
Sonar_Romi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bbc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ee8  08009d50  08009d50  00019d50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ac38  0800ac38  00020244  2**0
                  CONTENTS
  4 .ARM          00000008  0800ac38  0800ac38  0001ac38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ac40  0800ac40  00020244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ac40  0800ac40  0001ac40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ac44  0800ac44  0001ac44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000244  20000000  0800ac48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000890  20000244  0800ae8c  00020244  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ad4  0800ae8c  00020ad4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c237  00000000  00000000  00020274  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003acd  00000000  00000000  0003c4ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001660  00000000  00000000  0003ff78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014a0  00000000  00000000  000415d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023ce8  00000000  00000000  00042a78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001439a  00000000  00000000  00066760  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c9d75  00000000  00000000  0007aafa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014486f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006acc  00000000  00000000  001448ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000244 	.word	0x20000244
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009d34 	.word	0x08009d34

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000248 	.word	0x20000248
 80001cc:	08009d34 	.word	0x08009d34

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <appMain>:
// Hardware Revision bits
uint8_t RevBit[3];


// main application loop
void appMain(void){
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af02      	add	r7, sp, #8


	/* Check Hardware Revision Bits*/
	RevBit[0] =	HAL_GPIO_ReadPin(REV_BIT0_GPIO_Port, REV_BIT0_Pin);
 8000eae:	2102      	movs	r1, #2
 8000eb0:	4829      	ldr	r0, [pc, #164]	; (8000f58 <appMain+0xb0>)
 8000eb2:	f002 fead 	bl	8003c10 <HAL_GPIO_ReadPin>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	461a      	mov	r2, r3
 8000eba:	4b28      	ldr	r3, [pc, #160]	; (8000f5c <appMain+0xb4>)
 8000ebc:	701a      	strb	r2, [r3, #0]
	RevBit[1] =	HAL_GPIO_ReadPin(REV_BIT1_GPIO_Port, REV_BIT1_Pin);
 8000ebe:	2104      	movs	r1, #4
 8000ec0:	4825      	ldr	r0, [pc, #148]	; (8000f58 <appMain+0xb0>)
 8000ec2:	f002 fea5 	bl	8003c10 <HAL_GPIO_ReadPin>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	461a      	mov	r2, r3
 8000eca:	4b24      	ldr	r3, [pc, #144]	; (8000f5c <appMain+0xb4>)
 8000ecc:	705a      	strb	r2, [r3, #1]
	RevBit[2] =	HAL_GPIO_ReadPin(REV_BIT2_GPIO_Port, REV_BIT2_Pin);
 8000ece:	2108      	movs	r1, #8
 8000ed0:	4821      	ldr	r0, [pc, #132]	; (8000f58 <appMain+0xb0>)
 8000ed2:	f002 fe9d 	bl	8003c10 <HAL_GPIO_ReadPin>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	461a      	mov	r2, r3
 8000eda:	4b20      	ldr	r3, [pc, #128]	; (8000f5c <appMain+0xb4>)
 8000edc:	709a      	strb	r2, [r3, #2]


	printf("Sonar Test\r\n");
 8000ede:	4820      	ldr	r0, [pc, #128]	; (8000f60 <appMain+0xb8>)
 8000ee0:	f007 f86e 	bl	8007fc0 <puts>
	printf("Hardware Revision: %d%d%d\r\n",RevBit[2],RevBit[2],RevBit[2]);
 8000ee4:	4b1d      	ldr	r3, [pc, #116]	; (8000f5c <appMain+0xb4>)
 8000ee6:	789b      	ldrb	r3, [r3, #2]
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4b1c      	ldr	r3, [pc, #112]	; (8000f5c <appMain+0xb4>)
 8000eec:	789b      	ldrb	r3, [r3, #2]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	4b1a      	ldr	r3, [pc, #104]	; (8000f5c <appMain+0xb4>)
 8000ef2:	789b      	ldrb	r3, [r3, #2]
 8000ef4:	481b      	ldr	r0, [pc, #108]	; (8000f64 <appMain+0xbc>)
 8000ef6:	f006 ffef 	bl	8007ed8 <iprintf>

	//Initialize OLED
	SSD1306_Init();
 8000efa:	f000 f9bb 	bl	8001274 <SSD1306_Init>
	SSD1306_Clear();
 8000efe:	f000 fbde 	bl	80016be <SSD1306_Clear>
	SSD1306_DrawBitmap(0, 0, ologic, 128, 64, 1);
 8000f02:	2301      	movs	r3, #1
 8000f04:	9301      	str	r3, [sp, #4]
 8000f06:	2340      	movs	r3, #64	; 0x40
 8000f08:	9300      	str	r3, [sp, #0]
 8000f0a:	2380      	movs	r3, #128	; 0x80
 8000f0c:	4a16      	ldr	r2, [pc, #88]	; (8000f68 <appMain+0xc0>)
 8000f0e:	2100      	movs	r1, #0
 8000f10:	2000      	movs	r0, #0
 8000f12:	f000 f947 	bl	80011a4 <SSD1306_DrawBitmap>
	SSD1306_UpdateScreen();
 8000f16:	f000 fa71 	bl	80013fc <SSD1306_UpdateScreen>
	HAL_Delay(2000);
 8000f1a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f1e:	f002 f9bf 	bl	80032a0 <HAL_Delay>
	SSD1306_Clear();
 8000f22:	f000 fbcc 	bl	80016be <SSD1306_Clear>
	SSD1306_GotoXY(30, 0);
 8000f26:	2100      	movs	r1, #0
 8000f28:	201e      	movs	r0, #30
 8000f2a:	f000 fb0d 	bl	8001548 <SSD1306_GotoXY>
	SSD1306_Puts("Sonar Test", &Font_7x10, 1);
 8000f2e:	2201      	movs	r2, #1
 8000f30:	490e      	ldr	r1, [pc, #56]	; (8000f6c <appMain+0xc4>)
 8000f32:	480f      	ldr	r0, [pc, #60]	; (8000f70 <appMain+0xc8>)
 8000f34:	f000 fb9e 	bl	8001674 <SSD1306_Puts>
	SSD1306_UpdateScreen();
 8000f38:	f000 fa60 	bl	80013fc <SSD1306_UpdateScreen>


	//Main program to loop forever
	while(1){
		printf("Check Sonars\r\n");
 8000f3c:	480d      	ldr	r0, [pc, #52]	; (8000f74 <appMain+0xcc>)
 8000f3e:	f007 f83f 	bl	8007fc0 <puts>
		//Check the sonars
		checkSonar(&SONARS[SONAR1]);
 8000f42:	480d      	ldr	r0, [pc, #52]	; (8000f78 <appMain+0xd0>)
 8000f44:	f000 f81c 	bl	8000f80 <checkSonar>
		checkSonar(&SONARS[SONAR2]);
 8000f48:	480c      	ldr	r0, [pc, #48]	; (8000f7c <appMain+0xd4>)
 8000f4a:	f000 f819 	bl	8000f80 <checkSonar>

		HAL_Delay(1000);
 8000f4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f52:	f002 f9a5 	bl	80032a0 <HAL_Delay>
		printf("Check Sonars\r\n");
 8000f56:	e7f1      	b.n	8000f3c <appMain+0x94>
 8000f58:	40020800 	.word	0x40020800
 8000f5c:	2000068c 	.word	0x2000068c
 8000f60:	08009d68 	.word	0x08009d68
 8000f64:	08009d74 	.word	0x08009d74
 8000f68:	08009df4 	.word	0x08009df4
 8000f6c:	20000060 	.word	0x20000060
 8000f70:	08009d90 	.word	0x08009d90
 8000f74:	08009d9c 	.word	0x08009d9c
 8000f78:	20000000 	.word	0x20000000
 8000f7c:	20000020 	.word	0x20000020

08000f80 <checkSonar>:
const float speedOfSound = 0.0171821; //cm/uSec divided by 2 since its the speed to reach the object and come back


void uSec_Delay(uint32_t uSec);

void checkSonar(SONAR_STATUS *sonar){
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(sonar->trig_port,sonar->trig_pin,RESET); //Set the Trigger pin low
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	2200      	movs	r2, #0
 8000f96:	4619      	mov	r1, r3
 8000f98:	f002 fe52 	bl	8003c40 <HAL_GPIO_WritePin>
	uSec_Delay(3);
 8000f9c:	2003      	movs	r0, #3
 8000f9e:	f000 f8cf 	bl	8001140 <uSec_Delay>
	HAL_GPIO_WritePin(sonar->trig_port,sonar->trig_pin,SET);//keep high for 10uS
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	689b      	ldr	r3, [r3, #8]
 8000fac:	b29b      	uxth	r3, r3
 8000fae:	2201      	movs	r2, #1
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	f002 fe45 	bl	8003c40 <HAL_GPIO_WritePin>
	uSec_Delay(10); /* This is a 10uS delay*/
 8000fb6:	200a      	movs	r0, #10
 8000fb8:	f000 f8c2 	bl	8001140 <uSec_Delay>
	HAL_GPIO_WritePin(sonar->trig_port,sonar->trig_pin,RESET);//Set to low again to start reading
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	2200      	movs	r2, #0
 8000fca:	4619      	mov	r1, r3
 8000fcc:	f002 fe38 	bl	8003c40 <HAL_GPIO_WritePin>

	//2. ECHO signal pulse width
	//Start IC timer (switch case to pick correct timer)
		switch (sonar->trig_pin) {
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d003      	beq.n	8000fe0 <checkSonar+0x60>
 8000fd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fdc:	d005      	beq.n	8000fea <checkSonar+0x6a>
			case TRIGR_Pin:
				HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
				break;

			default:
				break;
 8000fde:	e009      	b.n	8000ff4 <checkSonar+0x74>
				HAL_TIM_IC_Start_IT(&htim12, TIM_CHANNEL_2);
 8000fe0:	2104      	movs	r1, #4
 8000fe2:	4833      	ldr	r0, [pc, #204]	; (80010b0 <checkSonar+0x130>)
 8000fe4:	f004 f944 	bl	8005270 <HAL_TIM_IC_Start_IT>
				break;
 8000fe8:	e004      	b.n	8000ff4 <checkSonar+0x74>
				HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 8000fea:	2104      	movs	r1, #4
 8000fec:	4831      	ldr	r0, [pc, #196]	; (80010b4 <checkSonar+0x134>)
 8000fee:	f004 f93f 	bl	8005270 <HAL_TIM_IC_Start_IT>
				break;
 8000ff2:	bf00      	nop
		}

		//HAL_TIM_IC_Start_IT(&htim12, TIM_CHANNEL_2);

		//Wait for IC flag
		uint32_t startTick = HAL_GetTick();
 8000ff4:	f002 f948 	bl	8003288 <HAL_GetTick>
 8000ff8:	60f8      	str	r0, [r7, #12]
		do{
			if(icFlag) break;
 8000ffa:	4b2f      	ldr	r3, [pc, #188]	; (80010b8 <checkSonar+0x138>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d108      	bne.n	8001014 <checkSonar+0x94>
		}while((HAL_GetTick() - startTick) < 500);  // timeout of 500ms
 8001002:	f002 f941 	bl	8003288 <HAL_GetTick>
 8001006:	4602      	mov	r2, r0
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	1ad3      	subs	r3, r2, r3
 800100c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001010:	d3f3      	bcc.n	8000ffa <checkSonar+0x7a>
 8001012:	e000      	b.n	8001016 <checkSonar+0x96>
			if(icFlag) break;
 8001014:	bf00      	nop
		icFlag = 0;
 8001016:	4b28      	ldr	r3, [pc, #160]	; (80010b8 <checkSonar+0x138>)
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]

		switch (sonar->trig_pin) {
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	689b      	ldr	r3, [r3, #8]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d003      	beq.n	800102c <checkSonar+0xac>
 8001024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001028:	d005      	beq.n	8001036 <checkSonar+0xb6>
			case TRIGR_Pin:
				HAL_TIM_IC_Stop_IT(&htim1, TIM_CHANNEL_2);
				break;

			default:
				break;
 800102a:	e009      	b.n	8001040 <checkSonar+0xc0>
				HAL_TIM_IC_Stop_IT(&htim12, TIM_CHANNEL_2);
 800102c:	2104      	movs	r1, #4
 800102e:	4820      	ldr	r0, [pc, #128]	; (80010b0 <checkSonar+0x130>)
 8001030:	f004 f986 	bl	8005340 <HAL_TIM_IC_Stop_IT>
				break;
 8001034:	e004      	b.n	8001040 <checkSonar+0xc0>
				HAL_TIM_IC_Stop_IT(&htim1, TIM_CHANNEL_2);
 8001036:	2104      	movs	r1, #4
 8001038:	481e      	ldr	r0, [pc, #120]	; (80010b4 <checkSonar+0x134>)
 800103a:	f004 f981 	bl	8005340 <HAL_TIM_IC_Stop_IT>
				break;
 800103e:	bf00      	nop
		}

		//HAL_TIM_IC_Stop_IT(&htim12, TIM_CHANNEL_2);

		//Calculate distance in cm
		if(edge2Time > edge1Time){
 8001040:	4b1e      	ldr	r3, [pc, #120]	; (80010bc <checkSonar+0x13c>)
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	4b1e      	ldr	r3, [pc, #120]	; (80010c0 <checkSonar+0x140>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	429a      	cmp	r2, r3
 800104a:	d914      	bls.n	8001076 <checkSonar+0xf6>
			sonar->distance = ((edge2Time - edge1Time) + 0.0f)*speedOfSound;
 800104c:	4b1b      	ldr	r3, [pc, #108]	; (80010bc <checkSonar+0x13c>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	4b1b      	ldr	r3, [pc, #108]	; (80010c0 <checkSonar+0x140>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	ee07 3a90 	vmov	s15, r3
 800105a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800105e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80010c4 <checkSonar+0x144>
 8001062:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001066:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80010c8 <checkSonar+0x148>
 800106a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	edc3 7a07 	vstr	s15, [r3, #28]
 8001074:	e003      	b.n	800107e <checkSonar+0xfe>
		}else{
			sonar->distance = 0.0f;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	f04f 0200 	mov.w	r2, #0
 800107c:	61da      	str	r2, [r3, #28]
		}


	//Print to UART terminal for debugging
	printf("%s Sonar Distance (cm): %f\n\n\r",sonar->sonar_ch,sonar->distance);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681c      	ldr	r4, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	69db      	ldr	r3, [r3, #28]
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff fa5e 	bl	8000548 <__aeabi_f2d>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	4621      	mov	r1, r4
 8001092:	480e      	ldr	r0, [pc, #56]	; (80010cc <checkSonar+0x14c>)
 8001094:	f006 ff20 	bl	8007ed8 <iprintf>
	printf("Edge Time 1: %ld \t Edge Time 2: %ld\n\n\r",edge1Time,edge2Time);
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <checkSonar+0x140>)
 800109a:	6819      	ldr	r1, [r3, #0]
 800109c:	4b07      	ldr	r3, [pc, #28]	; (80010bc <checkSonar+0x13c>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	461a      	mov	r2, r3
 80010a2:	480b      	ldr	r0, [pc, #44]	; (80010d0 <checkSonar+0x150>)
 80010a4:	f006 ff18 	bl	8007ed8 <iprintf>

}
 80010a8:	bf00      	nop
 80010aa:	3714      	adds	r7, #20
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd90      	pop	{r4, r7, pc}
 80010b0:	200009cc 	.word	0x200009cc
 80010b4:	2000094c 	.word	0x2000094c
 80010b8:	20000260 	.word	0x20000260
 80010bc:	20000268 	.word	0x20000268
 80010c0:	20000264 	.word	0x20000264
 80010c4:	00000000 	.word	0x00000000
 80010c8:	3c8cc17a 	.word	0x3c8cc17a
 80010cc:	08009dac 	.word	0x08009dac
 80010d0:	08009dcc 	.word	0x08009dcc

080010d4 <HAL_TIM_IC_CaptureCallback>:


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

	HAL_GPIO_TogglePin(Blinky_GPIO_Port, Blinky_Pin);
 80010dc:	2120      	movs	r1, #32
 80010de:	4813      	ldr	r0, [pc, #76]	; (800112c <HAL_TIM_IC_CaptureCallback+0x58>)
 80010e0:	f002 fdc7 	bl	8003c72 <HAL_GPIO_TogglePin>

		if(captureIdx == 0) //First edge
 80010e4:	4b12      	ldr	r3, [pc, #72]	; (8001130 <HAL_TIM_IC_CaptureCallback+0x5c>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d10a      	bne.n	8001102 <HAL_TIM_IC_CaptureCallback+0x2e>
		{
			edge1Time = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); //__HAL_TIM_GetCounter(&htim3);//
 80010ec:	2104      	movs	r1, #4
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f004 fd4a 	bl	8005b88 <HAL_TIM_ReadCapturedValue>
 80010f4:	4602      	mov	r2, r0
 80010f6:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <HAL_TIM_IC_CaptureCallback+0x60>)
 80010f8:	601a      	str	r2, [r3, #0]

			captureIdx = 1;
 80010fa:	4b0d      	ldr	r3, [pc, #52]	; (8001130 <HAL_TIM_IC_CaptureCallback+0x5c>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	701a      	strb	r2, [r3, #0]
		{
			edge2Time = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
			captureIdx = 0;
			icFlag = 1;
		}
}
 8001100:	e010      	b.n	8001124 <HAL_TIM_IC_CaptureCallback+0x50>
		else if(captureIdx == 1) //Second edge
 8001102:	4b0b      	ldr	r3, [pc, #44]	; (8001130 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b01      	cmp	r3, #1
 8001108:	d10c      	bne.n	8001124 <HAL_TIM_IC_CaptureCallback+0x50>
			edge2Time = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800110a:	2104      	movs	r1, #4
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f004 fd3b 	bl	8005b88 <HAL_TIM_ReadCapturedValue>
 8001112:	4602      	mov	r2, r0
 8001114:	4b08      	ldr	r3, [pc, #32]	; (8001138 <HAL_TIM_IC_CaptureCallback+0x64>)
 8001116:	601a      	str	r2, [r3, #0]
			captureIdx = 0;
 8001118:	4b05      	ldr	r3, [pc, #20]	; (8001130 <HAL_TIM_IC_CaptureCallback+0x5c>)
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]
			icFlag = 1;
 800111e:	4b07      	ldr	r3, [pc, #28]	; (800113c <HAL_TIM_IC_CaptureCallback+0x68>)
 8001120:	2201      	movs	r2, #1
 8001122:	701a      	strb	r2, [r3, #0]
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	40020000 	.word	0x40020000
 8001130:	20000261 	.word	0x20000261
 8001134:	20000264 	.word	0x20000264
 8001138:	20000268 	.word	0x20000268
 800113c:	20000260 	.word	0x20000260

08001140 <uSec_Delay>:


void uSec_Delay(uint32_t uSec)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
	if(uSec < 2)uSec = 2;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2b01      	cmp	r3, #1
 800114c:	d801      	bhi.n	8001152 <uSec_Delay+0x12>
 800114e:	2302      	movs	r3, #2
 8001150:	607b      	str	r3, [r7, #4]
	uSTIM->ARR = uSec - 1; 	//Sets the value in the auto reload register
 8001152:	4a13      	ldr	r2, [pc, #76]	; (80011a0 <uSec_Delay+0x60>)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	3b01      	subs	r3, #1
 8001158:	62d3      	str	r3, [r2, #44]	; 0x2c
	uSTIM -> EGR = 1;		//Re-initialize the Timer
 800115a:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <uSec_Delay+0x60>)
 800115c:	2201      	movs	r2, #1
 800115e:	615a      	str	r2, [r3, #20]
	uSTIM -> SR &= ~1;  	//Resets the flag
 8001160:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <uSec_Delay+0x60>)
 8001162:	691b      	ldr	r3, [r3, #16]
 8001164:	4a0e      	ldr	r2, [pc, #56]	; (80011a0 <uSec_Delay+0x60>)
 8001166:	f023 0301 	bic.w	r3, r3, #1
 800116a:	6113      	str	r3, [r2, #16]
	uSTIM ->CR1 |= 1;		//Enables the counter
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <uSec_Delay+0x60>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a0b      	ldr	r2, [pc, #44]	; (80011a0 <uSec_Delay+0x60>)
 8001172:	f043 0301 	orr.w	r3, r3, #1
 8001176:	6013      	str	r3, [r2, #0]
	while((uSTIM -> SR&0x0001) != 1);
 8001178:	bf00      	nop
 800117a:	4b09      	ldr	r3, [pc, #36]	; (80011a0 <uSec_Delay+0x60>)
 800117c:	691b      	ldr	r3, [r3, #16]
 800117e:	f003 0301 	and.w	r3, r3, #1
 8001182:	2b01      	cmp	r3, #1
 8001184:	d1f9      	bne.n	800117a <uSec_Delay+0x3a>
	uSTIM -> SR &= ~(0x0001);
 8001186:	4b06      	ldr	r3, [pc, #24]	; (80011a0 <uSec_Delay+0x60>)
 8001188:	691b      	ldr	r3, [r3, #16]
 800118a:	4a05      	ldr	r2, [pc, #20]	; (80011a0 <uSec_Delay+0x60>)
 800118c:	f023 0301 	bic.w	r3, r3, #1
 8001190:	6113      	str	r3, [r2, #16]

}
 8001192:	bf00      	nop
 8001194:	370c      	adds	r7, #12
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	40001400 	.word	0x40001400

080011a4 <SSD1306_DrawBitmap>:

}


void SSD1306_DrawBitmap(int16_t x, int16_t y, const unsigned char* bitmap, int16_t w, int16_t h, uint16_t color)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60ba      	str	r2, [r7, #8]
 80011ac:	461a      	mov	r2, r3
 80011ae:	4603      	mov	r3, r0
 80011b0:	81fb      	strh	r3, [r7, #14]
 80011b2:	460b      	mov	r3, r1
 80011b4:	81bb      	strh	r3, [r7, #12]
 80011b6:	4613      	mov	r3, r2
 80011b8:	80fb      	strh	r3, [r7, #6]

    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 80011ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011be:	3307      	adds	r3, #7
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	da00      	bge.n	80011c6 <SSD1306_DrawBitmap+0x22>
 80011c4:	3307      	adds	r3, #7
 80011c6:	10db      	asrs	r3, r3, #3
 80011c8:	823b      	strh	r3, [r7, #16]
    uint8_t byte = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	75fb      	strb	r3, [r7, #23]

    for(int16_t j=0; j<h; j++, y++)
 80011ce:	2300      	movs	r3, #0
 80011d0:	82bb      	strh	r3, [r7, #20]
 80011d2:	e044      	b.n	800125e <SSD1306_DrawBitmap+0xba>
    {
        for(int16_t i=0; i<w; i++)
 80011d4:	2300      	movs	r3, #0
 80011d6:	827b      	strh	r3, [r7, #18]
 80011d8:	e02f      	b.n	800123a <SSD1306_DrawBitmap+0x96>
        {
            if(i & 7)
 80011da:	8a7b      	ldrh	r3, [r7, #18]
 80011dc:	f003 0307 	and.w	r3, r3, #7
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d003      	beq.n	80011ec <SSD1306_DrawBitmap+0x48>
            {
               byte <<= 1;
 80011e4:	7dfb      	ldrb	r3, [r7, #23]
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	75fb      	strb	r3, [r7, #23]
 80011ea:	e012      	b.n	8001212 <SSD1306_DrawBitmap+0x6e>
            }
            else
            {
               byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80011ec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80011f0:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80011f4:	fb02 f203 	mul.w	r2, r2, r3
 80011f8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	da00      	bge.n	8001202 <SSD1306_DrawBitmap+0x5e>
 8001200:	3307      	adds	r3, #7
 8001202:	10db      	asrs	r3, r3, #3
 8001204:	b21b      	sxth	r3, r3
 8001206:	4413      	add	r3, r2
 8001208:	461a      	mov	r2, r3
 800120a:	68bb      	ldr	r3, [r7, #8]
 800120c:	4413      	add	r3, r2
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	75fb      	strb	r3, [r7, #23]
            }
            if(byte & 0x80) SSD1306_DrawPixel(x+i, y, color);
 8001212:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001216:	2b00      	cmp	r3, #0
 8001218:	da09      	bge.n	800122e <SSD1306_DrawBitmap+0x8a>
 800121a:	89fa      	ldrh	r2, [r7, #14]
 800121c:	8a7b      	ldrh	r3, [r7, #18]
 800121e:	4413      	add	r3, r2
 8001220:	b29b      	uxth	r3, r3
 8001222:	89b9      	ldrh	r1, [r7, #12]
 8001224:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001226:	b2d2      	uxtb	r2, r2
 8001228:	4618      	mov	r0, r3
 800122a:	f000 f92d 	bl	8001488 <SSD1306_DrawPixel>
        for(int16_t i=0; i<w; i++)
 800122e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001232:	b29b      	uxth	r3, r3
 8001234:	3301      	adds	r3, #1
 8001236:	b29b      	uxth	r3, r3
 8001238:	827b      	strh	r3, [r7, #18]
 800123a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800123e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001242:	429a      	cmp	r2, r3
 8001244:	dbc9      	blt.n	80011da <SSD1306_DrawBitmap+0x36>
    for(int16_t j=0; j<h; j++, y++)
 8001246:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800124a:	b29b      	uxth	r3, r3
 800124c:	3301      	adds	r3, #1
 800124e:	b29b      	uxth	r3, r3
 8001250:	82bb      	strh	r3, [r7, #20]
 8001252:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001256:	b29b      	uxth	r3, r3
 8001258:	3301      	adds	r3, #1
 800125a:	b29b      	uxth	r3, r3
 800125c:	81bb      	strh	r3, [r7, #12]
 800125e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001262:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001266:	429a      	cmp	r2, r3
 8001268:	dbb4      	blt.n	80011d4 <SSD1306_DrawBitmap+0x30>
        }
    }
}
 800126a:	bf00      	nop
 800126c:	3718      	adds	r7, #24
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800127a:	f000 fa29 	bl	80016d0 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800127e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001282:	2201      	movs	r2, #1
 8001284:	2178      	movs	r1, #120	; 0x78
 8001286:	485b      	ldr	r0, [pc, #364]	; (80013f4 <SSD1306_Init+0x180>)
 8001288:	f002 ff68 	bl	800415c <HAL_I2C_IsDeviceReady>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001292:	2300      	movs	r3, #0
 8001294:	e0a9      	b.n	80013ea <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8001296:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800129a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800129c:	e002      	b.n	80012a4 <SSD1306_Init+0x30>
		p--;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	3b01      	subs	r3, #1
 80012a2:	607b      	str	r3, [r7, #4]
	while(p>0)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d1f9      	bne.n	800129e <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80012aa:	22ae      	movs	r2, #174	; 0xae
 80012ac:	2100      	movs	r1, #0
 80012ae:	2078      	movs	r0, #120	; 0x78
 80012b0:	f000 fa6a 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80012b4:	2220      	movs	r2, #32
 80012b6:	2100      	movs	r1, #0
 80012b8:	2078      	movs	r0, #120	; 0x78
 80012ba:	f000 fa65 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80012be:	2210      	movs	r2, #16
 80012c0:	2100      	movs	r1, #0
 80012c2:	2078      	movs	r0, #120	; 0x78
 80012c4:	f000 fa60 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80012c8:	22b0      	movs	r2, #176	; 0xb0
 80012ca:	2100      	movs	r1, #0
 80012cc:	2078      	movs	r0, #120	; 0x78
 80012ce:	f000 fa5b 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80012d2:	22c8      	movs	r2, #200	; 0xc8
 80012d4:	2100      	movs	r1, #0
 80012d6:	2078      	movs	r0, #120	; 0x78
 80012d8:	f000 fa56 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80012dc:	2200      	movs	r2, #0
 80012de:	2100      	movs	r1, #0
 80012e0:	2078      	movs	r0, #120	; 0x78
 80012e2:	f000 fa51 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80012e6:	2210      	movs	r2, #16
 80012e8:	2100      	movs	r1, #0
 80012ea:	2078      	movs	r0, #120	; 0x78
 80012ec:	f000 fa4c 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80012f0:	2240      	movs	r2, #64	; 0x40
 80012f2:	2100      	movs	r1, #0
 80012f4:	2078      	movs	r0, #120	; 0x78
 80012f6:	f000 fa47 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80012fa:	2281      	movs	r2, #129	; 0x81
 80012fc:	2100      	movs	r1, #0
 80012fe:	2078      	movs	r0, #120	; 0x78
 8001300:	f000 fa42 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001304:	22ff      	movs	r2, #255	; 0xff
 8001306:	2100      	movs	r1, #0
 8001308:	2078      	movs	r0, #120	; 0x78
 800130a:	f000 fa3d 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800130e:	22a1      	movs	r2, #161	; 0xa1
 8001310:	2100      	movs	r1, #0
 8001312:	2078      	movs	r0, #120	; 0x78
 8001314:	f000 fa38 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001318:	22a6      	movs	r2, #166	; 0xa6
 800131a:	2100      	movs	r1, #0
 800131c:	2078      	movs	r0, #120	; 0x78
 800131e:	f000 fa33 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001322:	22a8      	movs	r2, #168	; 0xa8
 8001324:	2100      	movs	r1, #0
 8001326:	2078      	movs	r0, #120	; 0x78
 8001328:	f000 fa2e 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 800132c:	223f      	movs	r2, #63	; 0x3f
 800132e:	2100      	movs	r1, #0
 8001330:	2078      	movs	r0, #120	; 0x78
 8001332:	f000 fa29 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001336:	22a4      	movs	r2, #164	; 0xa4
 8001338:	2100      	movs	r1, #0
 800133a:	2078      	movs	r0, #120	; 0x78
 800133c:	f000 fa24 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001340:	22d3      	movs	r2, #211	; 0xd3
 8001342:	2100      	movs	r1, #0
 8001344:	2078      	movs	r0, #120	; 0x78
 8001346:	f000 fa1f 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800134a:	2200      	movs	r2, #0
 800134c:	2100      	movs	r1, #0
 800134e:	2078      	movs	r0, #120	; 0x78
 8001350:	f000 fa1a 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001354:	22d5      	movs	r2, #213	; 0xd5
 8001356:	2100      	movs	r1, #0
 8001358:	2078      	movs	r0, #120	; 0x78
 800135a:	f000 fa15 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800135e:	22f0      	movs	r2, #240	; 0xf0
 8001360:	2100      	movs	r1, #0
 8001362:	2078      	movs	r0, #120	; 0x78
 8001364:	f000 fa10 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001368:	22d9      	movs	r2, #217	; 0xd9
 800136a:	2100      	movs	r1, #0
 800136c:	2078      	movs	r0, #120	; 0x78
 800136e:	f000 fa0b 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001372:	2222      	movs	r2, #34	; 0x22
 8001374:	2100      	movs	r1, #0
 8001376:	2078      	movs	r0, #120	; 0x78
 8001378:	f000 fa06 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800137c:	22da      	movs	r2, #218	; 0xda
 800137e:	2100      	movs	r1, #0
 8001380:	2078      	movs	r0, #120	; 0x78
 8001382:	f000 fa01 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001386:	2212      	movs	r2, #18
 8001388:	2100      	movs	r1, #0
 800138a:	2078      	movs	r0, #120	; 0x78
 800138c:	f000 f9fc 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001390:	22db      	movs	r2, #219	; 0xdb
 8001392:	2100      	movs	r1, #0
 8001394:	2078      	movs	r0, #120	; 0x78
 8001396:	f000 f9f7 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800139a:	2220      	movs	r2, #32
 800139c:	2100      	movs	r1, #0
 800139e:	2078      	movs	r0, #120	; 0x78
 80013a0:	f000 f9f2 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80013a4:	228d      	movs	r2, #141	; 0x8d
 80013a6:	2100      	movs	r1, #0
 80013a8:	2078      	movs	r0, #120	; 0x78
 80013aa:	f000 f9ed 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80013ae:	2214      	movs	r2, #20
 80013b0:	2100      	movs	r1, #0
 80013b2:	2078      	movs	r0, #120	; 0x78
 80013b4:	f000 f9e8 	bl	8001788 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80013b8:	22af      	movs	r2, #175	; 0xaf
 80013ba:	2100      	movs	r1, #0
 80013bc:	2078      	movs	r0, #120	; 0x78
 80013be:	f000 f9e3 	bl	8001788 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80013c2:	222e      	movs	r2, #46	; 0x2e
 80013c4:	2100      	movs	r1, #0
 80013c6:	2078      	movs	r0, #120	; 0x78
 80013c8:	f000 f9de 	bl	8001788 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80013cc:	2000      	movs	r0, #0
 80013ce:	f000 f843 	bl	8001458 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80013d2:	f000 f813 	bl	80013fc <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80013d6:	4b08      	ldr	r3, [pc, #32]	; (80013f8 <SSD1306_Init+0x184>)
 80013d8:	2200      	movs	r2, #0
 80013da:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80013dc:	4b06      	ldr	r3, [pc, #24]	; (80013f8 <SSD1306_Init+0x184>)
 80013de:	2200      	movs	r2, #0
 80013e0:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80013e2:	4b05      	ldr	r3, [pc, #20]	; (80013f8 <SSD1306_Init+0x184>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80013e8:	2301      	movs	r3, #1
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000720 	.word	0x20000720
 80013f8:	2000066c 	.word	0x2000066c

080013fc <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8001402:	2300      	movs	r3, #0
 8001404:	71fb      	strb	r3, [r7, #7]
 8001406:	e01d      	b.n	8001444 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001408:	79fb      	ldrb	r3, [r7, #7]
 800140a:	3b50      	subs	r3, #80	; 0x50
 800140c:	b2db      	uxtb	r3, r3
 800140e:	461a      	mov	r2, r3
 8001410:	2100      	movs	r1, #0
 8001412:	2078      	movs	r0, #120	; 0x78
 8001414:	f000 f9b8 	bl	8001788 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001418:	2200      	movs	r2, #0
 800141a:	2100      	movs	r1, #0
 800141c:	2078      	movs	r0, #120	; 0x78
 800141e:	f000 f9b3 	bl	8001788 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001422:	2210      	movs	r2, #16
 8001424:	2100      	movs	r1, #0
 8001426:	2078      	movs	r0, #120	; 0x78
 8001428:	f000 f9ae 	bl	8001788 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 800142c:	79fb      	ldrb	r3, [r7, #7]
 800142e:	01db      	lsls	r3, r3, #7
 8001430:	4a08      	ldr	r2, [pc, #32]	; (8001454 <SSD1306_UpdateScreen+0x58>)
 8001432:	441a      	add	r2, r3
 8001434:	2380      	movs	r3, #128	; 0x80
 8001436:	2140      	movs	r1, #64	; 0x40
 8001438:	2078      	movs	r0, #120	; 0x78
 800143a:	f000 f95d 	bl	80016f8 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	3301      	adds	r3, #1
 8001442:	71fb      	strb	r3, [r7, #7]
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	2b07      	cmp	r3, #7
 8001448:	d9de      	bls.n	8001408 <SSD1306_UpdateScreen+0xc>
	}
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	2000026c 	.word	0x2000026c

08001458 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001462:	79fb      	ldrb	r3, [r7, #7]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d101      	bne.n	800146c <SSD1306_Fill+0x14>
 8001468:	2300      	movs	r3, #0
 800146a:	e000      	b.n	800146e <SSD1306_Fill+0x16>
 800146c:	23ff      	movs	r3, #255	; 0xff
 800146e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001472:	4619      	mov	r1, r3
 8001474:	4803      	ldr	r0, [pc, #12]	; (8001484 <SSD1306_Fill+0x2c>)
 8001476:	f006 f8cb 	bl	8007610 <memset>
}
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	2000026c 	.word	0x2000026c

08001488 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	80fb      	strh	r3, [r7, #6]
 8001492:	460b      	mov	r3, r1
 8001494:	80bb      	strh	r3, [r7, #4]
 8001496:	4613      	mov	r3, r2
 8001498:	70fb      	strb	r3, [r7, #3]
	if (
 800149a:	88fb      	ldrh	r3, [r7, #6]
 800149c:	2b7f      	cmp	r3, #127	; 0x7f
 800149e:	d848      	bhi.n	8001532 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80014a0:	88bb      	ldrh	r3, [r7, #4]
 80014a2:	2b3f      	cmp	r3, #63	; 0x3f
 80014a4:	d845      	bhi.n	8001532 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80014a6:	4b26      	ldr	r3, [pc, #152]	; (8001540 <SSD1306_DrawPixel+0xb8>)
 80014a8:	791b      	ldrb	r3, [r3, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d006      	beq.n	80014bc <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80014ae:	78fb      	ldrb	r3, [r7, #3]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	bf0c      	ite	eq
 80014b4:	2301      	moveq	r3, #1
 80014b6:	2300      	movne	r3, #0
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80014bc:	78fb      	ldrb	r3, [r7, #3]
 80014be:	2b01      	cmp	r3, #1
 80014c0:	d11a      	bne.n	80014f8 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80014c2:	88fa      	ldrh	r2, [r7, #6]
 80014c4:	88bb      	ldrh	r3, [r7, #4]
 80014c6:	08db      	lsrs	r3, r3, #3
 80014c8:	b298      	uxth	r0, r3
 80014ca:	4603      	mov	r3, r0
 80014cc:	01db      	lsls	r3, r3, #7
 80014ce:	4413      	add	r3, r2
 80014d0:	4a1c      	ldr	r2, [pc, #112]	; (8001544 <SSD1306_DrawPixel+0xbc>)
 80014d2:	5cd3      	ldrb	r3, [r2, r3]
 80014d4:	b25a      	sxtb	r2, r3
 80014d6:	88bb      	ldrh	r3, [r7, #4]
 80014d8:	f003 0307 	and.w	r3, r3, #7
 80014dc:	2101      	movs	r1, #1
 80014de:	fa01 f303 	lsl.w	r3, r1, r3
 80014e2:	b25b      	sxtb	r3, r3
 80014e4:	4313      	orrs	r3, r2
 80014e6:	b259      	sxtb	r1, r3
 80014e8:	88fa      	ldrh	r2, [r7, #6]
 80014ea:	4603      	mov	r3, r0
 80014ec:	01db      	lsls	r3, r3, #7
 80014ee:	4413      	add	r3, r2
 80014f0:	b2c9      	uxtb	r1, r1
 80014f2:	4a14      	ldr	r2, [pc, #80]	; (8001544 <SSD1306_DrawPixel+0xbc>)
 80014f4:	54d1      	strb	r1, [r2, r3]
 80014f6:	e01d      	b.n	8001534 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80014f8:	88fa      	ldrh	r2, [r7, #6]
 80014fa:	88bb      	ldrh	r3, [r7, #4]
 80014fc:	08db      	lsrs	r3, r3, #3
 80014fe:	b298      	uxth	r0, r3
 8001500:	4603      	mov	r3, r0
 8001502:	01db      	lsls	r3, r3, #7
 8001504:	4413      	add	r3, r2
 8001506:	4a0f      	ldr	r2, [pc, #60]	; (8001544 <SSD1306_DrawPixel+0xbc>)
 8001508:	5cd3      	ldrb	r3, [r2, r3]
 800150a:	b25a      	sxtb	r2, r3
 800150c:	88bb      	ldrh	r3, [r7, #4]
 800150e:	f003 0307 	and.w	r3, r3, #7
 8001512:	2101      	movs	r1, #1
 8001514:	fa01 f303 	lsl.w	r3, r1, r3
 8001518:	b25b      	sxtb	r3, r3
 800151a:	43db      	mvns	r3, r3
 800151c:	b25b      	sxtb	r3, r3
 800151e:	4013      	ands	r3, r2
 8001520:	b259      	sxtb	r1, r3
 8001522:	88fa      	ldrh	r2, [r7, #6]
 8001524:	4603      	mov	r3, r0
 8001526:	01db      	lsls	r3, r3, #7
 8001528:	4413      	add	r3, r2
 800152a:	b2c9      	uxtb	r1, r1
 800152c:	4a05      	ldr	r2, [pc, #20]	; (8001544 <SSD1306_DrawPixel+0xbc>)
 800152e:	54d1      	strb	r1, [r2, r3]
 8001530:	e000      	b.n	8001534 <SSD1306_DrawPixel+0xac>
		return;
 8001532:	bf00      	nop
	}
}
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	2000066c 	.word	0x2000066c
 8001544:	2000026c 	.word	0x2000026c

08001548 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	460a      	mov	r2, r1
 8001552:	80fb      	strh	r3, [r7, #6]
 8001554:	4613      	mov	r3, r2
 8001556:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001558:	4a05      	ldr	r2, [pc, #20]	; (8001570 <SSD1306_GotoXY+0x28>)
 800155a:	88fb      	ldrh	r3, [r7, #6]
 800155c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800155e:	4a04      	ldr	r2, [pc, #16]	; (8001570 <SSD1306_GotoXY+0x28>)
 8001560:	88bb      	ldrh	r3, [r7, #4]
 8001562:	8053      	strh	r3, [r2, #2]
}
 8001564:	bf00      	nop
 8001566:	370c      	adds	r7, #12
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	2000066c 	.word	0x2000066c

08001574 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001574:	b580      	push	{r7, lr}
 8001576:	b086      	sub	sp, #24
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	6039      	str	r1, [r7, #0]
 800157e:	71fb      	strb	r3, [r7, #7]
 8001580:	4613      	mov	r3, r2
 8001582:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001584:	4b3a      	ldr	r3, [pc, #232]	; (8001670 <SSD1306_Putc+0xfc>)
 8001586:	881b      	ldrh	r3, [r3, #0]
 8001588:	461a      	mov	r2, r3
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	4413      	add	r3, r2
	if (
 8001590:	2b7f      	cmp	r3, #127	; 0x7f
 8001592:	dc07      	bgt.n	80015a4 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001594:	4b36      	ldr	r3, [pc, #216]	; (8001670 <SSD1306_Putc+0xfc>)
 8001596:	885b      	ldrh	r3, [r3, #2]
 8001598:	461a      	mov	r2, r3
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	785b      	ldrb	r3, [r3, #1]
 800159e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80015a0:	2b3f      	cmp	r3, #63	; 0x3f
 80015a2:	dd01      	ble.n	80015a8 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	e05e      	b.n	8001666 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80015a8:	2300      	movs	r3, #0
 80015aa:	617b      	str	r3, [r7, #20]
 80015ac:	e04b      	b.n	8001646 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685a      	ldr	r2, [r3, #4]
 80015b2:	79fb      	ldrb	r3, [r7, #7]
 80015b4:	3b20      	subs	r3, #32
 80015b6:	6839      	ldr	r1, [r7, #0]
 80015b8:	7849      	ldrb	r1, [r1, #1]
 80015ba:	fb01 f303 	mul.w	r3, r1, r3
 80015be:	4619      	mov	r1, r3
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	440b      	add	r3, r1
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	4413      	add	r3, r2
 80015c8:	881b      	ldrh	r3, [r3, #0]
 80015ca:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80015cc:	2300      	movs	r3, #0
 80015ce:	613b      	str	r3, [r7, #16]
 80015d0:	e030      	b.n	8001634 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d010      	beq.n	8001604 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80015e2:	4b23      	ldr	r3, [pc, #140]	; (8001670 <SSD1306_Putc+0xfc>)
 80015e4:	881a      	ldrh	r2, [r3, #0]
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	4413      	add	r3, r2
 80015ec:	b298      	uxth	r0, r3
 80015ee:	4b20      	ldr	r3, [pc, #128]	; (8001670 <SSD1306_Putc+0xfc>)
 80015f0:	885a      	ldrh	r2, [r3, #2]
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	4413      	add	r3, r2
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	79ba      	ldrb	r2, [r7, #6]
 80015fc:	4619      	mov	r1, r3
 80015fe:	f7ff ff43 	bl	8001488 <SSD1306_DrawPixel>
 8001602:	e014      	b.n	800162e <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001604:	4b1a      	ldr	r3, [pc, #104]	; (8001670 <SSD1306_Putc+0xfc>)
 8001606:	881a      	ldrh	r2, [r3, #0]
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	b29b      	uxth	r3, r3
 800160c:	4413      	add	r3, r2
 800160e:	b298      	uxth	r0, r3
 8001610:	4b17      	ldr	r3, [pc, #92]	; (8001670 <SSD1306_Putc+0xfc>)
 8001612:	885a      	ldrh	r2, [r3, #2]
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	b29b      	uxth	r3, r3
 8001618:	4413      	add	r3, r2
 800161a:	b299      	uxth	r1, r3
 800161c:	79bb      	ldrb	r3, [r7, #6]
 800161e:	2b00      	cmp	r3, #0
 8001620:	bf0c      	ite	eq
 8001622:	2301      	moveq	r3, #1
 8001624:	2300      	movne	r3, #0
 8001626:	b2db      	uxtb	r3, r3
 8001628:	461a      	mov	r2, r3
 800162a:	f7ff ff2d 	bl	8001488 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	3301      	adds	r3, #1
 8001632:	613b      	str	r3, [r7, #16]
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	461a      	mov	r2, r3
 800163a:	693b      	ldr	r3, [r7, #16]
 800163c:	4293      	cmp	r3, r2
 800163e:	d3c8      	bcc.n	80015d2 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	3301      	adds	r3, #1
 8001644:	617b      	str	r3, [r7, #20]
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	785b      	ldrb	r3, [r3, #1]
 800164a:	461a      	mov	r2, r3
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	4293      	cmp	r3, r2
 8001650:	d3ad      	bcc.n	80015ae <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001652:	4b07      	ldr	r3, [pc, #28]	; (8001670 <SSD1306_Putc+0xfc>)
 8001654:	881a      	ldrh	r2, [r3, #0]
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	781b      	ldrb	r3, [r3, #0]
 800165a:	b29b      	uxth	r3, r3
 800165c:	4413      	add	r3, r2
 800165e:	b29a      	uxth	r2, r3
 8001660:	4b03      	ldr	r3, [pc, #12]	; (8001670 <SSD1306_Putc+0xfc>)
 8001662:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001664:	79fb      	ldrb	r3, [r7, #7]
}
 8001666:	4618      	mov	r0, r3
 8001668:	3718      	adds	r7, #24
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	2000066c 	.word	0x2000066c

08001674 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	4613      	mov	r3, r2
 8001680:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001682:	e012      	b.n	80016aa <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	79fa      	ldrb	r2, [r7, #7]
 800168a:	68b9      	ldr	r1, [r7, #8]
 800168c:	4618      	mov	r0, r3
 800168e:	f7ff ff71 	bl	8001574 <SSD1306_Putc>
 8001692:	4603      	mov	r3, r0
 8001694:	461a      	mov	r2, r3
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	429a      	cmp	r2, r3
 800169c:	d002      	beq.n	80016a4 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	e008      	b.n	80016b6 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	3301      	adds	r3, #1
 80016a8:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1e8      	bne.n	8001684 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	781b      	ldrb	r3, [r3, #0]
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <SSD1306_Clear>:
}
 


void SSD1306_Clear (void)
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80016c2:	2000      	movs	r0, #0
 80016c4:	f7ff fec8 	bl	8001458 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 80016c8:	f7ff fe98 	bl	80013fc <SSD1306_UpdateScreen>
}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80016d6:	4b07      	ldr	r3, [pc, #28]	; (80016f4 <ssd1306_I2C_Init+0x24>)
 80016d8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80016da:	e002      	b.n	80016e2 <ssd1306_I2C_Init+0x12>
		p--;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3b01      	subs	r3, #1
 80016e0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1f9      	bne.n	80016dc <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80016e8:	bf00      	nop
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr
 80016f4:	0003d090 	.word	0x0003d090

080016f8 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80016f8:	b590      	push	{r4, r7, lr}
 80016fa:	b0c7      	sub	sp, #284	; 0x11c
 80016fc:	af02      	add	r7, sp, #8
 80016fe:	4604      	mov	r4, r0
 8001700:	4608      	mov	r0, r1
 8001702:	4639      	mov	r1, r7
 8001704:	600a      	str	r2, [r1, #0]
 8001706:	4619      	mov	r1, r3
 8001708:	1dfb      	adds	r3, r7, #7
 800170a:	4622      	mov	r2, r4
 800170c:	701a      	strb	r2, [r3, #0]
 800170e:	1dbb      	adds	r3, r7, #6
 8001710:	4602      	mov	r2, r0
 8001712:	701a      	strb	r2, [r3, #0]
 8001714:	1d3b      	adds	r3, r7, #4
 8001716:	460a      	mov	r2, r1
 8001718:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 800171a:	f107 030c 	add.w	r3, r7, #12
 800171e:	1dba      	adds	r2, r7, #6
 8001720:	7812      	ldrb	r2, [r2, #0]
 8001722:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001724:	2300      	movs	r3, #0
 8001726:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800172a:	e010      	b.n	800174e <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 800172c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001730:	463a      	mov	r2, r7
 8001732:	6812      	ldr	r2, [r2, #0]
 8001734:	441a      	add	r2, r3
 8001736:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800173a:	3301      	adds	r3, #1
 800173c:	7811      	ldrb	r1, [r2, #0]
 800173e:	f107 020c 	add.w	r2, r7, #12
 8001742:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001744:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001748:	3301      	adds	r3, #1
 800174a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800174e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001752:	b29b      	uxth	r3, r3
 8001754:	1d3a      	adds	r2, r7, #4
 8001756:	8812      	ldrh	r2, [r2, #0]
 8001758:	429a      	cmp	r2, r3
 800175a:	d8e7      	bhi.n	800172c <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800175c:	1dfb      	adds	r3, r7, #7
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	b299      	uxth	r1, r3
 8001762:	1d3b      	adds	r3, r7, #4
 8001764:	881b      	ldrh	r3, [r3, #0]
 8001766:	3301      	adds	r3, #1
 8001768:	b298      	uxth	r0, r3
 800176a:	f107 020c 	add.w	r2, r7, #12
 800176e:	230a      	movs	r3, #10
 8001770:	9300      	str	r3, [sp, #0]
 8001772:	4603      	mov	r3, r0
 8001774:	4803      	ldr	r0, [pc, #12]	; (8001784 <ssd1306_I2C_WriteMulti+0x8c>)
 8001776:	f002 fbf3 	bl	8003f60 <HAL_I2C_Master_Transmit>
}
 800177a:	bf00      	nop
 800177c:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001780:	46bd      	mov	sp, r7
 8001782:	bd90      	pop	{r4, r7, pc}
 8001784:	20000720 	.word	0x20000720

08001788 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af02      	add	r7, sp, #8
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
 8001792:	460b      	mov	r3, r1
 8001794:	71bb      	strb	r3, [r7, #6]
 8001796:	4613      	mov	r3, r2
 8001798:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800179a:	79bb      	ldrb	r3, [r7, #6]
 800179c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800179e:	797b      	ldrb	r3, [r7, #5]
 80017a0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80017a2:	79fb      	ldrb	r3, [r7, #7]
 80017a4:	b299      	uxth	r1, r3
 80017a6:	f107 020c 	add.w	r2, r7, #12
 80017aa:	230a      	movs	r3, #10
 80017ac:	9300      	str	r3, [sp, #0]
 80017ae:	2302      	movs	r3, #2
 80017b0:	4803      	ldr	r0, [pc, #12]	; (80017c0 <ssd1306_I2C_Write+0x38>)
 80017b2:	f002 fbd5 	bl	8003f60 <HAL_I2C_Master_Transmit>
}
 80017b6:	bf00      	nop
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000720 	.word	0x20000720

080017c4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80017c8:	4b16      	ldr	r3, [pc, #88]	; (8001824 <MX_CAN1_Init+0x60>)
 80017ca:	4a17      	ldr	r2, [pc, #92]	; (8001828 <MX_CAN1_Init+0x64>)
 80017cc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80017ce:	4b15      	ldr	r3, [pc, #84]	; (8001824 <MX_CAN1_Init+0x60>)
 80017d0:	2210      	movs	r2, #16
 80017d2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80017d4:	4b13      	ldr	r3, [pc, #76]	; (8001824 <MX_CAN1_Init+0x60>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80017da:	4b12      	ldr	r3, [pc, #72]	; (8001824 <MX_CAN1_Init+0x60>)
 80017dc:	2200      	movs	r2, #0
 80017de:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80017e0:	4b10      	ldr	r3, [pc, #64]	; (8001824 <MX_CAN1_Init+0x60>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80017e6:	4b0f      	ldr	r3, [pc, #60]	; (8001824 <MX_CAN1_Init+0x60>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80017ec:	4b0d      	ldr	r3, [pc, #52]	; (8001824 <MX_CAN1_Init+0x60>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80017f2:	4b0c      	ldr	r3, [pc, #48]	; (8001824 <MX_CAN1_Init+0x60>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80017f8:	4b0a      	ldr	r3, [pc, #40]	; (8001824 <MX_CAN1_Init+0x60>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80017fe:	4b09      	ldr	r3, [pc, #36]	; (8001824 <MX_CAN1_Init+0x60>)
 8001800:	2200      	movs	r2, #0
 8001802:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001804:	4b07      	ldr	r3, [pc, #28]	; (8001824 <MX_CAN1_Init+0x60>)
 8001806:	2200      	movs	r2, #0
 8001808:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800180a:	4b06      	ldr	r3, [pc, #24]	; (8001824 <MX_CAN1_Init+0x60>)
 800180c:	2200      	movs	r2, #0
 800180e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001810:	4804      	ldr	r0, [pc, #16]	; (8001824 <MX_CAN1_Init+0x60>)
 8001812:	f001 fd67 	bl	80032e4 <HAL_CAN_Init>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 800181c:	f000 fbd3 	bl	8001fc6 <Error_Handler>
  }

}
 8001820:	bf00      	nop
 8001822:	bd80      	pop	{r7, pc}
 8001824:	20000690 	.word	0x20000690
 8001828:	40006400 	.word	0x40006400

0800182c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b08a      	sub	sp, #40	; 0x28
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001834:	f107 0314 	add.w	r3, r7, #20
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
 800183e:	609a      	str	r2, [r3, #8]
 8001840:	60da      	str	r2, [r3, #12]
 8001842:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a19      	ldr	r2, [pc, #100]	; (80018b0 <HAL_CAN_MspInit+0x84>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d12c      	bne.n	80018a8 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800184e:	2300      	movs	r3, #0
 8001850:	613b      	str	r3, [r7, #16]
 8001852:	4b18      	ldr	r3, [pc, #96]	; (80018b4 <HAL_CAN_MspInit+0x88>)
 8001854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001856:	4a17      	ldr	r2, [pc, #92]	; (80018b4 <HAL_CAN_MspInit+0x88>)
 8001858:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800185c:	6413      	str	r3, [r2, #64]	; 0x40
 800185e:	4b15      	ldr	r3, [pc, #84]	; (80018b4 <HAL_CAN_MspInit+0x88>)
 8001860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001862:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001866:	613b      	str	r3, [r7, #16]
 8001868:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <HAL_CAN_MspInit+0x88>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	4a10      	ldr	r2, [pc, #64]	; (80018b4 <HAL_CAN_MspInit+0x88>)
 8001874:	f043 0301 	orr.w	r3, r3, #1
 8001878:	6313      	str	r3, [r2, #48]	; 0x30
 800187a:	4b0e      	ldr	r3, [pc, #56]	; (80018b4 <HAL_CAN_MspInit+0x88>)
 800187c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187e:	f003 0301 	and.w	r3, r3, #1
 8001882:	60fb      	str	r3, [r7, #12]
 8001884:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001886:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800188a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800188c:	2302      	movs	r3, #2
 800188e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001890:	2300      	movs	r3, #0
 8001892:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001894:	2303      	movs	r3, #3
 8001896:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001898:	2309      	movs	r3, #9
 800189a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800189c:	f107 0314 	add.w	r3, r7, #20
 80018a0:	4619      	mov	r1, r3
 80018a2:	4805      	ldr	r0, [pc, #20]	; (80018b8 <HAL_CAN_MspInit+0x8c>)
 80018a4:	f002 f81a 	bl	80038dc <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80018a8:	bf00      	nop
 80018aa:	3728      	adds	r7, #40	; 0x28
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	40006400 	.word	0x40006400
 80018b4:	40023800 	.word	0x40023800
 80018b8:	40020000 	.word	0x40020000

080018bc <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80018c2:	463b      	mov	r3, r7
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80018ca:	4b0f      	ldr	r3, [pc, #60]	; (8001908 <MX_DAC_Init+0x4c>)
 80018cc:	4a0f      	ldr	r2, [pc, #60]	; (800190c <MX_DAC_Init+0x50>)
 80018ce:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80018d0:	480d      	ldr	r0, [pc, #52]	; (8001908 <MX_DAC_Init+0x4c>)
 80018d2:	f001 ff14 	bl	80036fe <HAL_DAC_Init>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d001      	beq.n	80018e0 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80018dc:	f000 fb73 	bl	8001fc6 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80018e0:	2300      	movs	r3, #0
 80018e2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80018e4:	2300      	movs	r3, #0
 80018e6:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80018e8:	463b      	mov	r3, r7
 80018ea:	2200      	movs	r2, #0
 80018ec:	4619      	mov	r1, r3
 80018ee:	4806      	ldr	r0, [pc, #24]	; (8001908 <MX_DAC_Init+0x4c>)
 80018f0:	f001 ff7b 	bl	80037ea <HAL_DAC_ConfigChannel>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80018fa:	f000 fb64 	bl	8001fc6 <Error_Handler>
  }

}
 80018fe:	bf00      	nop
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	200006b8 	.word	0x200006b8
 800190c:	40007400 	.word	0x40007400

08001910 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b08a      	sub	sp, #40	; 0x28
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001918:	f107 0314 	add.w	r3, r7, #20
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	605a      	str	r2, [r3, #4]
 8001922:	609a      	str	r2, [r3, #8]
 8001924:	60da      	str	r2, [r3, #12]
 8001926:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a1b      	ldr	r2, [pc, #108]	; (800199c <HAL_DAC_MspInit+0x8c>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d12f      	bne.n	8001992 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001932:	2300      	movs	r3, #0
 8001934:	613b      	str	r3, [r7, #16]
 8001936:	4b1a      	ldr	r3, [pc, #104]	; (80019a0 <HAL_DAC_MspInit+0x90>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	4a19      	ldr	r2, [pc, #100]	; (80019a0 <HAL_DAC_MspInit+0x90>)
 800193c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001940:	6413      	str	r3, [r2, #64]	; 0x40
 8001942:	4b17      	ldr	r3, [pc, #92]	; (80019a0 <HAL_DAC_MspInit+0x90>)
 8001944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001946:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800194a:	613b      	str	r3, [r7, #16]
 800194c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	4b13      	ldr	r3, [pc, #76]	; (80019a0 <HAL_DAC_MspInit+0x90>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	4a12      	ldr	r2, [pc, #72]	; (80019a0 <HAL_DAC_MspInit+0x90>)
 8001958:	f043 0301 	orr.w	r3, r3, #1
 800195c:	6313      	str	r3, [r2, #48]	; 0x30
 800195e:	4b10      	ldr	r3, [pc, #64]	; (80019a0 <HAL_DAC_MspInit+0x90>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800196a:	2310      	movs	r3, #16
 800196c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800196e:	2303      	movs	r3, #3
 8001970:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001976:	f107 0314 	add.w	r3, r7, #20
 800197a:	4619      	mov	r1, r3
 800197c:	4809      	ldr	r0, [pc, #36]	; (80019a4 <HAL_DAC_MspInit+0x94>)
 800197e:	f001 ffad 	bl	80038dc <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001982:	2200      	movs	r2, #0
 8001984:	2100      	movs	r1, #0
 8001986:	2036      	movs	r0, #54	; 0x36
 8001988:	f001 fe83 	bl	8003692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800198c:	2036      	movs	r0, #54	; 0x36
 800198e:	f001 fe9c 	bl	80036ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8001992:	bf00      	nop
 8001994:	3728      	adds	r7, #40	; 0x28
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	40007400 	.word	0x40007400
 80019a0:	40023800 	.word	0x40023800
 80019a4:	40020000 	.word	0x40020000

080019a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b08a      	sub	sp, #40	; 0x28
 80019ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ae:	f107 0314 	add.w	r3, r7, #20
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	605a      	str	r2, [r3, #4]
 80019b8:	609a      	str	r2, [r3, #8]
 80019ba:	60da      	str	r2, [r3, #12]
 80019bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019be:	2300      	movs	r3, #0
 80019c0:	613b      	str	r3, [r7, #16]
 80019c2:	4b6e      	ldr	r3, [pc, #440]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	4a6d      	ldr	r2, [pc, #436]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 80019c8:	f043 0304 	orr.w	r3, r3, #4
 80019cc:	6313      	str	r3, [r2, #48]	; 0x30
 80019ce:	4b6b      	ldr	r3, [pc, #428]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	f003 0304 	and.w	r3, r3, #4
 80019d6:	613b      	str	r3, [r7, #16]
 80019d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019da:	2300      	movs	r3, #0
 80019dc:	60fb      	str	r3, [r7, #12]
 80019de:	4b67      	ldr	r3, [pc, #412]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	4a66      	ldr	r2, [pc, #408]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 80019e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019e8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ea:	4b64      	ldr	r3, [pc, #400]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019f2:	60fb      	str	r3, [r7, #12]
 80019f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	4b60      	ldr	r3, [pc, #384]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	4a5f      	ldr	r2, [pc, #380]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	6313      	str	r3, [r2, #48]	; 0x30
 8001a06:	4b5d      	ldr	r3, [pc, #372]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	607b      	str	r3, [r7, #4]
 8001a16:	4b59      	ldr	r3, [pc, #356]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	4a58      	ldr	r2, [pc, #352]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 8001a1c:	f043 0302 	orr.w	r3, r3, #2
 8001a20:	6313      	str	r3, [r2, #48]	; 0x30
 8001a22:	4b56      	ldr	r3, [pc, #344]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a2e:	2300      	movs	r3, #0
 8001a30:	603b      	str	r3, [r7, #0]
 8001a32:	4b52      	ldr	r3, [pc, #328]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	4a51      	ldr	r2, [pc, #324]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 8001a38:	f043 0308 	orr.w	r3, r3, #8
 8001a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3e:	4b4f      	ldr	r3, [pc, #316]	; (8001b7c <MX_GPIO_Init+0x1d4>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	f003 0308 	and.w	r3, r3, #8
 8001a46:	603b      	str	r3, [r7, #0]
 8001a48:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IMU_RST_Pin|REV_BIT0_Pin|RGB_INT1_Pin|RGB_INT2_Pin
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	f241 1173 	movw	r1, #4467	; 0x1173
 8001a50:	484b      	ldr	r0, [pc, #300]	; (8001b80 <MX_GPIO_Init+0x1d8>)
 8001a52:	f002 f8f5 	bl	8003c40 <HAL_GPIO_WritePin>
                          |ROMI_SLPL_Pin|TRIG_CTR_Pin|ROMI_DIRL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Blinky_Pin|TRIGR_Pin|SPI_CS_AUX_Pin, GPIO_PIN_RESET);
 8001a56:	2200      	movs	r2, #0
 8001a58:	f248 4120 	movw	r1, #33824	; 0x8420
 8001a5c:	4849      	ldr	r0, [pc, #292]	; (8001b84 <MX_GPIO_Init+0x1dc>)
 8001a5e:	f002 f8ef 	bl	8003c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TRIGL_Pin|ROMI_DIRR_Pin|ROMI_SLPR_Pin, GPIO_PIN_RESET);
 8001a62:	2200      	movs	r2, #0
 8001a64:	f246 0101 	movw	r1, #24577	; 0x6001
 8001a68:	4847      	ldr	r0, [pc, #284]	; (8001b88 <MX_GPIO_Init+0x1e0>)
 8001a6a:	f002 f8e9 	bl	8003c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_FLASH_GPIO_Port, SPI_CS_FLASH_Pin, GPIO_PIN_RESET);
 8001a6e:	2200      	movs	r2, #0
 8001a70:	2104      	movs	r1, #4
 8001a72:	4846      	ldr	r0, [pc, #280]	; (8001b8c <MX_GPIO_Init+0x1e4>)
 8001a74:	f002 f8e4 	bl	8003c40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_BTN_Pin;
 8001a78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a7e:	4b44      	ldr	r3, [pc, #272]	; (8001b90 <MX_GPIO_Init+0x1e8>)
 8001a80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OLED_BTN_GPIO_Port, &GPIO_InitStruct);
 8001a86:	f107 0314 	add.w	r3, r7, #20
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	483c      	ldr	r0, [pc, #240]	; (8001b80 <MX_GPIO_Init+0x1d8>)
 8001a8e:	f001 ff25 	bl	80038dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = IMU_RST_Pin|REV_BIT0_Pin|RGB_INT1_Pin|RGB_INT2_Pin
 8001a92:	f241 1373 	movw	r3, #4467	; 0x1173
 8001a96:	617b      	str	r3, [r7, #20]
                          |ROMI_SLPL_Pin|TRIG_CTR_Pin|ROMI_DIRL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001aa4:	f107 0314 	add.w	r3, r7, #20
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4835      	ldr	r0, [pc, #212]	; (8001b80 <MX_GPIO_Init+0x1d8>)
 8001aac:	f001 ff16 	bl	80038dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = REV_BIT1_Pin|REV_BIT2_Pin;
 8001ab0:	230c      	movs	r3, #12
 8001ab2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	482f      	ldr	r0, [pc, #188]	; (8001b80 <MX_GPIO_Init+0x1d8>)
 8001ac4:	f001 ff0a 	bl	80038dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Blinky_Pin|TRIGR_Pin|SPI_CS_AUX_Pin;
 8001ac8:	f248 4320 	movw	r3, #33824	; 0x8420
 8001acc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ada:	f107 0314 	add.w	r3, r7, #20
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4828      	ldr	r0, [pc, #160]	; (8001b84 <MX_GPIO_Init+0x1dc>)
 8001ae2:	f001 fefb 	bl	80038dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TRIGL_Pin|ROMI_DIRR_Pin|ROMI_SLPR_Pin;
 8001ae6:	f246 0301 	movw	r3, #24577	; 0x6001
 8001aea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aec:	2301      	movs	r3, #1
 8001aee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af4:	2300      	movs	r3, #0
 8001af6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	4619      	mov	r1, r3
 8001afe:	4822      	ldr	r0, [pc, #136]	; (8001b88 <MX_GPIO_Init+0x1e0>)
 8001b00:	f001 feec 	bl	80038dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = QTRR_Pin|QTRL_Pin;
 8001b04:	f241 0304 	movw	r3, #4100	; 0x1004
 8001b08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b0a:	4b22      	ldr	r3, [pc, #136]	; (8001b94 <MX_GPIO_Init+0x1ec>)
 8001b0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b12:	f107 0314 	add.w	r3, r7, #20
 8001b16:	4619      	mov	r1, r3
 8001b18:	481b      	ldr	r0, [pc, #108]	; (8001b88 <MX_GPIO_Init+0x1e0>)
 8001b1a:	f001 fedf 	bl	80038dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ECHO_CTR_Pin;
 8001b1e:	2380      	movs	r3, #128	; 0x80
 8001b20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b22:	4b1c      	ldr	r3, [pc, #112]	; (8001b94 <MX_GPIO_Init+0x1ec>)
 8001b24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ECHO_CTR_GPIO_Port, &GPIO_InitStruct);
 8001b2a:	f107 0314 	add.w	r3, r7, #20
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4813      	ldr	r0, [pc, #76]	; (8001b80 <MX_GPIO_Init+0x1d8>)
 8001b32:	f001 fed3 	bl	80038dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_FLASH_Pin;
 8001b36:	2304      	movs	r3, #4
 8001b38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b42:	2300      	movs	r3, #0
 8001b44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_FLASH_GPIO_Port, &GPIO_InitStruct);
 8001b46:	f107 0314 	add.w	r3, r7, #20
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	480f      	ldr	r0, [pc, #60]	; (8001b8c <MX_GPIO_Init+0x1e4>)
 8001b4e:	f001 fec5 	bl	80038dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001b52:	2200      	movs	r2, #0
 8001b54:	2100      	movs	r1, #0
 8001b56:	2017      	movs	r0, #23
 8001b58:	f001 fd9b 	bl	8003692 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b5c:	2017      	movs	r0, #23
 8001b5e:	f001 fdb4 	bl	80036ca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b62:	2200      	movs	r2, #0
 8001b64:	2100      	movs	r1, #0
 8001b66:	2028      	movs	r0, #40	; 0x28
 8001b68:	f001 fd93 	bl	8003692 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b6c:	2028      	movs	r0, #40	; 0x28
 8001b6e:	f001 fdac 	bl	80036ca <HAL_NVIC_EnableIRQ>

}
 8001b72:	bf00      	nop
 8001b74:	3728      	adds	r7, #40	; 0x28
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40023800 	.word	0x40023800
 8001b80:	40020800 	.word	0x40020800
 8001b84:	40020000 	.word	0x40020000
 8001b88:	40020400 	.word	0x40020400
 8001b8c:	40020c00 	.word	0x40020c00
 8001b90:	10210000 	.word	0x10210000
 8001b94:	10110000 	.word	0x10110000

08001b98 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001b9c:	4b12      	ldr	r3, [pc, #72]	; (8001be8 <MX_I2C1_Init+0x50>)
 8001b9e:	4a13      	ldr	r2, [pc, #76]	; (8001bec <MX_I2C1_Init+0x54>)
 8001ba0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001ba2:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <MX_I2C1_Init+0x50>)
 8001ba4:	4a12      	ldr	r2, [pc, #72]	; (8001bf0 <MX_I2C1_Init+0x58>)
 8001ba6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ba8:	4b0f      	ldr	r3, [pc, #60]	; (8001be8 <MX_I2C1_Init+0x50>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001bae:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <MX_I2C1_Init+0x50>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bb4:	4b0c      	ldr	r3, [pc, #48]	; (8001be8 <MX_I2C1_Init+0x50>)
 8001bb6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bbc:	4b0a      	ldr	r3, [pc, #40]	; (8001be8 <MX_I2C1_Init+0x50>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001bc2:	4b09      	ldr	r3, [pc, #36]	; (8001be8 <MX_I2C1_Init+0x50>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bc8:	4b07      	ldr	r3, [pc, #28]	; (8001be8 <MX_I2C1_Init+0x50>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bce:	4b06      	ldr	r3, [pc, #24]	; (8001be8 <MX_I2C1_Init+0x50>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bd4:	4804      	ldr	r0, [pc, #16]	; (8001be8 <MX_I2C1_Init+0x50>)
 8001bd6:	f002 f88b 	bl	8003cf0 <HAL_I2C_Init>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001be0:	f000 f9f1 	bl	8001fc6 <Error_Handler>
  }

}
 8001be4:	bf00      	nop
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000720 	.word	0x20000720
 8001bec:	40005400 	.word	0x40005400
 8001bf0:	00061a80 	.word	0x00061a80

08001bf4 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 8001bf8:	4b12      	ldr	r3, [pc, #72]	; (8001c44 <MX_I2C3_Init+0x50>)
 8001bfa:	4a13      	ldr	r2, [pc, #76]	; (8001c48 <MX_I2C3_Init+0x54>)
 8001bfc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001bfe:	4b11      	ldr	r3, [pc, #68]	; (8001c44 <MX_I2C3_Init+0x50>)
 8001c00:	4a12      	ldr	r2, [pc, #72]	; (8001c4c <MX_I2C3_Init+0x58>)
 8001c02:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c04:	4b0f      	ldr	r3, [pc, #60]	; (8001c44 <MX_I2C3_Init+0x50>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001c0a:	4b0e      	ldr	r3, [pc, #56]	; (8001c44 <MX_I2C3_Init+0x50>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c10:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <MX_I2C3_Init+0x50>)
 8001c12:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c16:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c18:	4b0a      	ldr	r3, [pc, #40]	; (8001c44 <MX_I2C3_Init+0x50>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001c1e:	4b09      	ldr	r3, [pc, #36]	; (8001c44 <MX_I2C3_Init+0x50>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c24:	4b07      	ldr	r3, [pc, #28]	; (8001c44 <MX_I2C3_Init+0x50>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c2a:	4b06      	ldr	r3, [pc, #24]	; (8001c44 <MX_I2C3_Init+0x50>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001c30:	4804      	ldr	r0, [pc, #16]	; (8001c44 <MX_I2C3_Init+0x50>)
 8001c32:	f002 f85d 	bl	8003cf0 <HAL_I2C_Init>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001c3c:	f000 f9c3 	bl	8001fc6 <Error_Handler>
  }

}
 8001c40:	bf00      	nop
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	200006cc 	.word	0x200006cc
 8001c48:	40005c00 	.word	0x40005c00
 8001c4c:	000186a0 	.word	0x000186a0

08001c50 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08c      	sub	sp, #48	; 0x30
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 031c 	add.w	r3, r7, #28
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a42      	ldr	r2, [pc, #264]	; (8001d78 <HAL_I2C_MspInit+0x128>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d12d      	bne.n	8001cce <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	61bb      	str	r3, [r7, #24]
 8001c76:	4b41      	ldr	r3, [pc, #260]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7a:	4a40      	ldr	r2, [pc, #256]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001c7c:	f043 0302 	orr.w	r3, r3, #2
 8001c80:	6313      	str	r3, [r2, #48]	; 0x30
 8001c82:	4b3e      	ldr	r3, [pc, #248]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	61bb      	str	r3, [r7, #24]
 8001c8c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001c8e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001c92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c94:	2312      	movs	r3, #18
 8001c96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ca0:	2304      	movs	r3, #4
 8001ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ca4:	f107 031c 	add.w	r3, r7, #28
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4835      	ldr	r0, [pc, #212]	; (8001d80 <HAL_I2C_MspInit+0x130>)
 8001cac:	f001 fe16 	bl	80038dc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]
 8001cb4:	4b31      	ldr	r3, [pc, #196]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb8:	4a30      	ldr	r2, [pc, #192]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001cba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001cbe:	6413      	str	r3, [r2, #64]	; 0x40
 8001cc0:	4b2e      	ldr	r3, [pc, #184]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cc8:	617b      	str	r3, [r7, #20]
 8001cca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001ccc:	e050      	b.n	8001d70 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a2c      	ldr	r2, [pc, #176]	; (8001d84 <HAL_I2C_MspInit+0x134>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d14b      	bne.n	8001d70 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cd8:	2300      	movs	r3, #0
 8001cda:	613b      	str	r3, [r7, #16]
 8001cdc:	4b27      	ldr	r3, [pc, #156]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce0:	4a26      	ldr	r2, [pc, #152]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001ce2:	f043 0304 	orr.w	r3, r3, #4
 8001ce6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce8:	4b24      	ldr	r3, [pc, #144]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cec:	f003 0304 	and.w	r3, r3, #4
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	4b20      	ldr	r3, [pc, #128]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfc:	4a1f      	ldr	r2, [pc, #124]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001cfe:	f043 0301 	orr.w	r3, r3, #1
 8001d02:	6313      	str	r3, [r2, #48]	; 0x30
 8001d04:	4b1d      	ldr	r3, [pc, #116]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d08:	f003 0301 	and.w	r3, r3, #1
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d16:	2312      	movs	r3, #18
 8001d18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d1e:	2303      	movs	r3, #3
 8001d20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001d22:	2304      	movs	r3, #4
 8001d24:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d26:	f107 031c 	add.w	r3, r7, #28
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4816      	ldr	r0, [pc, #88]	; (8001d88 <HAL_I2C_MspInit+0x138>)
 8001d2e:	f001 fdd5 	bl	80038dc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d38:	2312      	movs	r3, #18
 8001d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d40:	2303      	movs	r3, #3
 8001d42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001d44:	2304      	movs	r3, #4
 8001d46:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d48:	f107 031c 	add.w	r3, r7, #28
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	480f      	ldr	r0, [pc, #60]	; (8001d8c <HAL_I2C_MspInit+0x13c>)
 8001d50:	f001 fdc4 	bl	80038dc <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001d54:	2300      	movs	r3, #0
 8001d56:	60bb      	str	r3, [r7, #8]
 8001d58:	4b08      	ldr	r3, [pc, #32]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5c:	4a07      	ldr	r2, [pc, #28]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001d5e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001d62:	6413      	str	r3, [r2, #64]	; 0x40
 8001d64:	4b05      	ldr	r3, [pc, #20]	; (8001d7c <HAL_I2C_MspInit+0x12c>)
 8001d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d68:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d6c:	60bb      	str	r3, [r7, #8]
 8001d6e:	68bb      	ldr	r3, [r7, #8]
}
 8001d70:	bf00      	nop
 8001d72:	3730      	adds	r7, #48	; 0x30
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40005400 	.word	0x40005400
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40020400 	.word	0x40020400
 8001d84:	40005c00 	.word	0x40005c00
 8001d88:	40020800 	.word	0x40020800
 8001d8c:	40020000 	.word	0x40020000

08001d90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d94:	f001 fa12 	bl	80031bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d98:	f000 f828 	bl	8001dec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d9c:	f7ff fe04 	bl	80019a8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001da0:	f000 fb74 	bl	800248c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001da4:	f000 fbe8 	bl	8002578 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001da8:	f001 f904 	bl	8002fb4 <MX_USART2_UART_Init>
  MX_DAC_Init();
 8001dac:	f7ff fd86 	bl	80018bc <MX_DAC_Init>
  MX_I2C1_Init();
 8001db0:	f7ff fef2 	bl	8001b98 <MX_I2C1_Init>
  MX_I2C3_Init();
 8001db4:	f7ff ff1e 	bl	8001bf4 <MX_I2C3_Init>
  MX_SPI1_Init();
 8001db8:	f000 f90c 	bl	8001fd4 <MX_SPI1_Init>
  MX_TIM4_Init();
 8001dbc:	f000 fc30 	bl	8002620 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001dc0:	f000 fca4 	bl	800270c <MX_TIM5_Init>
  MX_TIM6_Init();
 8001dc4:	f000 fcf6 	bl	80027b4 <MX_TIM6_Init>
  MX_TIM11_Init();
 8001dc8:	f000 fde4 	bl	8002994 <MX_TIM11_Init>
  MX_USART3_UART_Init();
 8001dcc:	f001 f91c 	bl	8003008 <MX_USART3_UART_Init>
  MX_CAN1_Init();
 8001dd0:	f7ff fcf8 	bl	80017c4 <MX_CAN1_Init>
  MX_TIM7_Init();
 8001dd4:	f000 fd24 	bl	8002820 <MX_TIM7_Init>
  MX_TIM1_Init();
 8001dd8:	f000 fae4 	bl	80023a4 <MX_TIM1_Init>
  MX_TIM12_Init();
 8001ddc:	f000 fe28 	bl	8002a30 <MX_TIM12_Init>
  MX_TIM8_Init();
 8001de0:	f000 fd54 	bl	800288c <MX_TIM8_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  appMain(); // will not return from here
 8001de4:	f7ff f860 	bl	8000ea8 <appMain>
 8001de8:	e7fc      	b.n	8001de4 <main+0x54>
	...

08001dec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b094      	sub	sp, #80	; 0x50
 8001df0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001df2:	f107 0320 	add.w	r3, r7, #32
 8001df6:	2230      	movs	r2, #48	; 0x30
 8001df8:	2100      	movs	r1, #0
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f005 fc08 	bl	8007610 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e00:	f107 030c 	add.w	r3, r7, #12
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	609a      	str	r2, [r3, #8]
 8001e0c:	60da      	str	r2, [r3, #12]
 8001e0e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e10:	2300      	movs	r3, #0
 8001e12:	60bb      	str	r3, [r7, #8]
 8001e14:	4b28      	ldr	r3, [pc, #160]	; (8001eb8 <SystemClock_Config+0xcc>)
 8001e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e18:	4a27      	ldr	r2, [pc, #156]	; (8001eb8 <SystemClock_Config+0xcc>)
 8001e1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e1e:	6413      	str	r3, [r2, #64]	; 0x40
 8001e20:	4b25      	ldr	r3, [pc, #148]	; (8001eb8 <SystemClock_Config+0xcc>)
 8001e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e28:	60bb      	str	r3, [r7, #8]
 8001e2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	607b      	str	r3, [r7, #4]
 8001e30:	4b22      	ldr	r3, [pc, #136]	; (8001ebc <SystemClock_Config+0xd0>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a21      	ldr	r2, [pc, #132]	; (8001ebc <SystemClock_Config+0xd0>)
 8001e36:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e3a:	6013      	str	r3, [r2, #0]
 8001e3c:	4b1f      	ldr	r3, [pc, #124]	; (8001ebc <SystemClock_Config+0xd0>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e44:	607b      	str	r3, [r7, #4]
 8001e46:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e50:	2310      	movs	r3, #16
 8001e52:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e54:	2302      	movs	r3, #2
 8001e56:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e5c:	2308      	movs	r3, #8
 8001e5e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001e60:	2364      	movs	r3, #100	; 0x64
 8001e62:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e64:	2302      	movs	r3, #2
 8001e66:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e68:	2304      	movs	r3, #4
 8001e6a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e6c:	f107 0320 	add.w	r3, r7, #32
 8001e70:	4618      	mov	r0, r3
 8001e72:	f002 fcab 	bl	80047cc <HAL_RCC_OscConfig>
 8001e76:	4603      	mov	r3, r0
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d001      	beq.n	8001e80 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e7c:	f000 f8a3 	bl	8001fc6 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e80:	230f      	movs	r3, #15
 8001e82:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e84:	2302      	movs	r3, #2
 8001e86:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e8c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e90:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e96:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e98:	f107 030c 	add.w	r3, r7, #12
 8001e9c:	2103      	movs	r1, #3
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f002 ff04 	bl	8004cac <HAL_RCC_ClockConfig>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001eaa:	f000 f88c 	bl	8001fc6 <Error_Handler>
  }
}
 8001eae:	bf00      	nop
 8001eb0:	3750      	adds	r7, #80	; 0x50
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40023800 	.word	0x40023800
 8001ebc:	40007000 	.word	0x40007000

08001ec0 <__io_putchar>:

/* USER CODE BEGIN 4 */

/* This function sets up the serial printf*/
int __io_putchar(int ch) {
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef sts = HAL_UART_Transmit(&IO_UART ,(uint8_t*)&ch,1,10);
 8001ec8:	1d39      	adds	r1, r7, #4
 8001eca:	230a      	movs	r3, #10
 8001ecc:	2201      	movs	r2, #1
 8001ece:	4808      	ldr	r0, [pc, #32]	; (8001ef0 <__io_putchar+0x30>)
 8001ed0:	f004 fc2f 	bl	8006732 <HAL_UART_Transmit>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	73fb      	strb	r3, [r7, #15]
    if(sts == HAL_OK) {
 8001ed8:	7bfb      	ldrb	r3, [r7, #15]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d101      	bne.n	8001ee2 <__io_putchar+0x22>
        return ch;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	e001      	b.n	8001ee6 <__io_putchar+0x26>
    }
    return EOF;
 8001ee2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000a8c 	.word	0x20000a8c

08001ef4 <__io_getchar>:
int __io_getchar(void) {
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
    if(__HAL_UART_GET_FLAG(&IO_UART , UART_FLAG_RXNE)) {
 8001efa:	4b1f      	ldr	r3, [pc, #124]	; (8001f78 <__io_getchar+0x84>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0320 	and.w	r3, r3, #32
 8001f04:	2b20      	cmp	r3, #32
 8001f06:	d130      	bne.n	8001f6a <__io_getchar+0x76>
        uint8_t ch=0;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	73bb      	strb	r3, [r7, #14]
        __HAL_UART_CLEAR_FEFLAG(&IO_UART );
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60bb      	str	r3, [r7, #8]
 8001f10:	4b19      	ldr	r3, [pc, #100]	; (8001f78 <__io_getchar+0x84>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	60bb      	str	r3, [r7, #8]
 8001f18:	4b17      	ldr	r3, [pc, #92]	; (8001f78 <__io_getchar+0x84>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	60bb      	str	r3, [r7, #8]
 8001f20:	68bb      	ldr	r3, [r7, #8]
        __HAL_UART_CLEAR_OREFLAG(&IO_UART );
 8001f22:	2300      	movs	r3, #0
 8001f24:	607b      	str	r3, [r7, #4]
 8001f26:	4b14      	ldr	r3, [pc, #80]	; (8001f78 <__io_getchar+0x84>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	607b      	str	r3, [r7, #4]
 8001f2e:	4b12      	ldr	r3, [pc, #72]	; (8001f78 <__io_getchar+0x84>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	607b      	str	r3, [r7, #4]
 8001f36:	687b      	ldr	r3, [r7, #4]
        __HAL_UART_CLEAR_PEFLAG(&IO_UART );
 8001f38:	2300      	movs	r3, #0
 8001f3a:	603b      	str	r3, [r7, #0]
 8001f3c:	4b0e      	ldr	r3, [pc, #56]	; (8001f78 <__io_getchar+0x84>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	603b      	str	r3, [r7, #0]
 8001f44:	4b0c      	ldr	r3, [pc, #48]	; (8001f78 <__io_getchar+0x84>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	603b      	str	r3, [r7, #0]
 8001f4c:	683b      	ldr	r3, [r7, #0]
        HAL_StatusTypeDef sts = HAL_UART_Receive(&IO_UART ,&ch,1,1);
 8001f4e:	f107 010e 	add.w	r1, r7, #14
 8001f52:	2301      	movs	r3, #1
 8001f54:	2201      	movs	r2, #1
 8001f56:	4808      	ldr	r0, [pc, #32]	; (8001f78 <__io_getchar+0x84>)
 8001f58:	f004 fc84 	bl	8006864 <HAL_UART_Receive>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	73fb      	strb	r3, [r7, #15]
        if(sts == HAL_OK) {
 8001f60:	7bfb      	ldrb	r3, [r7, #15]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d101      	bne.n	8001f6a <__io_getchar+0x76>
            return (int)ch;
 8001f66:	7bbb      	ldrb	r3, [r7, #14]
 8001f68:	e001      	b.n	8001f6e <__io_getchar+0x7a>
        }
    }
    return EOF;
 8001f6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3710      	adds	r7, #16
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	20000a8c 	.word	0x20000a8c

08001f7c <_read>:
int _read(int file, char *ptr, int len){
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b086      	sub	sp, #24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
int DataIdx;
    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001f88:	2300      	movs	r3, #0
 8001f8a:	617b      	str	r3, [r7, #20]
 8001f8c:	e012      	b.n	8001fb4 <_read+0x38>
        int ch =  __io_getchar();
 8001f8e:	f7ff ffb1 	bl	8001ef4 <__io_getchar>
 8001f92:	6138      	str	r0, [r7, #16]
        if(ch != EOF) {
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f9a:	d006      	beq.n	8001faa <_read+0x2e>
             *ptr++ = ch;
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	1c5a      	adds	r2, r3, #1
 8001fa0:	60ba      	str	r2, [r7, #8]
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	b2d2      	uxtb	r2, r2
 8001fa6:	701a      	strb	r2, [r3, #0]
 8001fa8:	e001      	b.n	8001fae <_read+0x32>
        }
        else {
            return DataIdx;
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	e007      	b.n	8001fbe <_read+0x42>
    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	617b      	str	r3, [r7, #20]
 8001fb4:	697a      	ldr	r2, [r7, #20]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	dbe8      	blt.n	8001f8e <_read+0x12>
        }
    }
    return len;
 8001fbc:	687b      	ldr	r3, [r7, #4]
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3718      	adds	r7, #24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001fca:	bf00      	nop
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8001fd8:	4b17      	ldr	r3, [pc, #92]	; (8002038 <MX_SPI1_Init+0x64>)
 8001fda:	4a18      	ldr	r2, [pc, #96]	; (800203c <MX_SPI1_Init+0x68>)
 8001fdc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001fde:	4b16      	ldr	r3, [pc, #88]	; (8002038 <MX_SPI1_Init+0x64>)
 8001fe0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001fe4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001fe6:	4b14      	ldr	r3, [pc, #80]	; (8002038 <MX_SPI1_Init+0x64>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001fec:	4b12      	ldr	r3, [pc, #72]	; (8002038 <MX_SPI1_Init+0x64>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ff2:	4b11      	ldr	r3, [pc, #68]	; (8002038 <MX_SPI1_Init+0x64>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ff8:	4b0f      	ldr	r3, [pc, #60]	; (8002038 <MX_SPI1_Init+0x64>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ffe:	4b0e      	ldr	r3, [pc, #56]	; (8002038 <MX_SPI1_Init+0x64>)
 8002000:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002004:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002006:	4b0c      	ldr	r3, [pc, #48]	; (8002038 <MX_SPI1_Init+0x64>)
 8002008:	2200      	movs	r2, #0
 800200a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800200c:	4b0a      	ldr	r3, [pc, #40]	; (8002038 <MX_SPI1_Init+0x64>)
 800200e:	2200      	movs	r2, #0
 8002010:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002012:	4b09      	ldr	r3, [pc, #36]	; (8002038 <MX_SPI1_Init+0x64>)
 8002014:	2200      	movs	r2, #0
 8002016:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002018:	4b07      	ldr	r3, [pc, #28]	; (8002038 <MX_SPI1_Init+0x64>)
 800201a:	2200      	movs	r2, #0
 800201c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800201e:	4b06      	ldr	r3, [pc, #24]	; (8002038 <MX_SPI1_Init+0x64>)
 8002020:	220a      	movs	r2, #10
 8002022:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002024:	4804      	ldr	r0, [pc, #16]	; (8002038 <MX_SPI1_Init+0x64>)
 8002026:	f003 f833 	bl	8005090 <HAL_SPI_Init>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002030:	f7ff ffc9 	bl	8001fc6 <Error_Handler>
  }

}
 8002034:	bf00      	nop
 8002036:	bd80      	pop	{r7, pc}
 8002038:	20000774 	.word	0x20000774
 800203c:	40013000 	.word	0x40013000

08002040 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b08a      	sub	sp, #40	; 0x28
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002048:	f107 0314 	add.w	r3, r7, #20
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	605a      	str	r2, [r3, #4]
 8002052:	609a      	str	r2, [r3, #8]
 8002054:	60da      	str	r2, [r3, #12]
 8002056:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a28      	ldr	r2, [pc, #160]	; (8002100 <HAL_SPI_MspInit+0xc0>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d149      	bne.n	80020f6 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002062:	2300      	movs	r3, #0
 8002064:	613b      	str	r3, [r7, #16]
 8002066:	4b27      	ldr	r3, [pc, #156]	; (8002104 <HAL_SPI_MspInit+0xc4>)
 8002068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800206a:	4a26      	ldr	r2, [pc, #152]	; (8002104 <HAL_SPI_MspInit+0xc4>)
 800206c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002070:	6453      	str	r3, [r2, #68]	; 0x44
 8002072:	4b24      	ldr	r3, [pc, #144]	; (8002104 <HAL_SPI_MspInit+0xc4>)
 8002074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002076:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800207a:	613b      	str	r3, [r7, #16]
 800207c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	4b20      	ldr	r3, [pc, #128]	; (8002104 <HAL_SPI_MspInit+0xc4>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002086:	4a1f      	ldr	r2, [pc, #124]	; (8002104 <HAL_SPI_MspInit+0xc4>)
 8002088:	f043 0301 	orr.w	r3, r3, #1
 800208c:	6313      	str	r3, [r2, #48]	; 0x30
 800208e:	4b1d      	ldr	r3, [pc, #116]	; (8002104 <HAL_SPI_MspInit+0xc4>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800209a:	2300      	movs	r3, #0
 800209c:	60bb      	str	r3, [r7, #8]
 800209e:	4b19      	ldr	r3, [pc, #100]	; (8002104 <HAL_SPI_MspInit+0xc4>)
 80020a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a2:	4a18      	ldr	r2, [pc, #96]	; (8002104 <HAL_SPI_MspInit+0xc4>)
 80020a4:	f043 0302 	orr.w	r3, r3, #2
 80020a8:	6313      	str	r3, [r2, #48]	; 0x30
 80020aa:	4b16      	ldr	r3, [pc, #88]	; (8002104 <HAL_SPI_MspInit+0xc4>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	60bb      	str	r3, [r7, #8]
 80020b4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020b6:	23c0      	movs	r3, #192	; 0xc0
 80020b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ba:	2302      	movs	r3, #2
 80020bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c2:	2303      	movs	r3, #3
 80020c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020c6:	2305      	movs	r3, #5
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ca:	f107 0314 	add.w	r3, r7, #20
 80020ce:	4619      	mov	r1, r3
 80020d0:	480d      	ldr	r0, [pc, #52]	; (8002108 <HAL_SPI_MspInit+0xc8>)
 80020d2:	f001 fc03 	bl	80038dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80020d6:	2308      	movs	r3, #8
 80020d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020da:	2302      	movs	r3, #2
 80020dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020de:	2300      	movs	r3, #0
 80020e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e2:	2303      	movs	r3, #3
 80020e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80020e6:	2305      	movs	r3, #5
 80020e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ea:	f107 0314 	add.w	r3, r7, #20
 80020ee:	4619      	mov	r1, r3
 80020f0:	4806      	ldr	r0, [pc, #24]	; (800210c <HAL_SPI_MspInit+0xcc>)
 80020f2:	f001 fbf3 	bl	80038dc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80020f6:	bf00      	nop
 80020f8:	3728      	adds	r7, #40	; 0x28
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40013000 	.word	0x40013000
 8002104:	40023800 	.word	0x40023800
 8002108:	40020000 	.word	0x40020000
 800210c:	40020400 	.word	0x40020400

08002110 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002116:	2300      	movs	r3, #0
 8002118:	607b      	str	r3, [r7, #4]
 800211a:	4b10      	ldr	r3, [pc, #64]	; (800215c <HAL_MspInit+0x4c>)
 800211c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211e:	4a0f      	ldr	r2, [pc, #60]	; (800215c <HAL_MspInit+0x4c>)
 8002120:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002124:	6453      	str	r3, [r2, #68]	; 0x44
 8002126:	4b0d      	ldr	r3, [pc, #52]	; (800215c <HAL_MspInit+0x4c>)
 8002128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800212a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800212e:	607b      	str	r3, [r7, #4]
 8002130:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	603b      	str	r3, [r7, #0]
 8002136:	4b09      	ldr	r3, [pc, #36]	; (800215c <HAL_MspInit+0x4c>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	4a08      	ldr	r2, [pc, #32]	; (800215c <HAL_MspInit+0x4c>)
 800213c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002140:	6413      	str	r3, [r2, #64]	; 0x40
 8002142:	4b06      	ldr	r3, [pc, #24]	; (800215c <HAL_MspInit+0x4c>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800214a:	603b      	str	r3, [r7, #0]
 800214c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800214e:	bf00      	nop
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	40023800 	.word	0x40023800

08002160 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002164:	bf00      	nop
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800216e:	b480      	push	{r7}
 8002170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002172:	e7fe      	b.n	8002172 <HardFault_Handler+0x4>

08002174 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002174:	b480      	push	{r7}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002178:	e7fe      	b.n	8002178 <MemManage_Handler+0x4>

0800217a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800217a:	b480      	push	{r7}
 800217c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800217e:	e7fe      	b.n	800217e <BusFault_Handler+0x4>

08002180 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002184:	e7fe      	b.n	8002184 <UsageFault_Handler+0x4>

08002186 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002186:	b480      	push	{r7}
 8002188:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002198:	bf00      	nop
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021a2:	b480      	push	{r7}
 80021a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021a6:	bf00      	nop
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021b4:	f001 f854 	bl	8003260 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021b8:	bf00      	nop
 80021ba:	bd80      	pop	{r7, pc}

080021bc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80021c0:	2080      	movs	r0, #128	; 0x80
 80021c2:	f001 fd71 	bl	8003ca8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021d0:	4802      	ldr	r0, [pc, #8]	; (80021dc <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80021d2:	f003 f9b7 	bl	8005544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	2000094c 	.word	0x2000094c

080021e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80021e4:	4802      	ldr	r0, [pc, #8]	; (80021f0 <TIM2_IRQHandler+0x10>)
 80021e6:	f003 f9ad 	bl	8005544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	2000098c 	.word	0x2000098c

080021f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80021f8:	4802      	ldr	r0, [pc, #8]	; (8002204 <USART2_IRQHandler+0x10>)
 80021fa:	f004 fbd9 	bl	80069b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20000a8c 	.word	0x20000a8c

08002208 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800220c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002210:	f001 fd4a 	bl	8003ca8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002214:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002218:	f001 fd46 	bl	8003ca8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800221c:	bf00      	nop
 800221e:	bd80      	pop	{r7, pc}

08002220 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002224:	4803      	ldr	r0, [pc, #12]	; (8002234 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8002226:	f003 f98d 	bl	8005544 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 800222a:	4803      	ldr	r0, [pc, #12]	; (8002238 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 800222c:	f003 f98a 	bl	8005544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8002230:	bf00      	nop
 8002232:	bd80      	pop	{r7, pc}
 8002234:	200007cc 	.word	0x200007cc
 8002238:	200009cc 	.word	0x200009cc

0800223c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8002240:	4803      	ldr	r0, [pc, #12]	; (8002250 <TIM6_DAC_IRQHandler+0x14>)
 8002242:	f001 fa7e 	bl	8003742 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8002246:	4803      	ldr	r0, [pc, #12]	; (8002254 <TIM6_DAC_IRQHandler+0x18>)
 8002248:	f003 f97c 	bl	8005544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800224c:	bf00      	nop
 800224e:	bd80      	pop	{r7, pc}
 8002250:	200006b8 	.word	0x200006b8
 8002254:	2000090c 	.word	0x2000090c

08002258 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800225c:	4802      	ldr	r0, [pc, #8]	; (8002268 <TIM7_IRQHandler+0x10>)
 800225e:	f003 f971 	bl	8005544 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000a0c 	.word	0x20000a0c

0800226c <_write>:

return len;
}

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002278:	2300      	movs	r3, #0
 800227a:	617b      	str	r3, [r7, #20]
 800227c:	e009      	b.n	8002292 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	1c5a      	adds	r2, r3, #1
 8002282:	60ba      	str	r2, [r7, #8]
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7ff fe1a 	bl	8001ec0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	3301      	adds	r3, #1
 8002290:	617b      	str	r3, [r7, #20]
 8002292:	697a      	ldr	r2, [r7, #20]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	429a      	cmp	r2, r3
 8002298:	dbf1      	blt.n	800227e <_write+0x12>
	}
	return len;
 800229a:	687b      	ldr	r3, [r7, #4]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <_close>:

int _close(int file)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
	return -1;
 80022ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022cc:	605a      	str	r2, [r3, #4]
	return 0;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <_isatty>:

int _isatty(int file)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
	return 1;
 80022e4:	2301      	movs	r3, #1
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	370c      	adds	r7, #12
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr

080022f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022f2:	b480      	push	{r7}
 80022f4:	b085      	sub	sp, #20
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	60f8      	str	r0, [r7, #12]
 80022fa:	60b9      	str	r1, [r7, #8]
 80022fc:	607a      	str	r2, [r7, #4]
	return 0;
 80022fe:	2300      	movs	r3, #0
}
 8002300:	4618      	mov	r0, r3
 8002302:	3714      	adds	r7, #20
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002314:	4a14      	ldr	r2, [pc, #80]	; (8002368 <_sbrk+0x5c>)
 8002316:	4b15      	ldr	r3, [pc, #84]	; (800236c <_sbrk+0x60>)
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002320:	4b13      	ldr	r3, [pc, #76]	; (8002370 <_sbrk+0x64>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d102      	bne.n	800232e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002328:	4b11      	ldr	r3, [pc, #68]	; (8002370 <_sbrk+0x64>)
 800232a:	4a12      	ldr	r2, [pc, #72]	; (8002374 <_sbrk+0x68>)
 800232c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800232e:	4b10      	ldr	r3, [pc, #64]	; (8002370 <_sbrk+0x64>)
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4413      	add	r3, r2
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	429a      	cmp	r2, r3
 800233a:	d207      	bcs.n	800234c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800233c:	f005 f93e 	bl	80075bc <__errno>
 8002340:	4602      	mov	r2, r0
 8002342:	230c      	movs	r3, #12
 8002344:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002346:	f04f 33ff 	mov.w	r3, #4294967295
 800234a:	e009      	b.n	8002360 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800234c:	4b08      	ldr	r3, [pc, #32]	; (8002370 <_sbrk+0x64>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002352:	4b07      	ldr	r3, [pc, #28]	; (8002370 <_sbrk+0x64>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4413      	add	r3, r2
 800235a:	4a05      	ldr	r2, [pc, #20]	; (8002370 <_sbrk+0x64>)
 800235c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800235e:	68fb      	ldr	r3, [r7, #12]
}
 8002360:	4618      	mov	r0, r3
 8002362:	3718      	adds	r7, #24
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	20020000 	.word	0x20020000
 800236c:	00000400 	.word	0x00000400
 8002370:	20000674 	.word	0x20000674
 8002374:	20000ad8 	.word	0x20000ad8

08002378 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800237c:	4b08      	ldr	r3, [pc, #32]	; (80023a0 <SystemInit+0x28>)
 800237e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002382:	4a07      	ldr	r2, [pc, #28]	; (80023a0 <SystemInit+0x28>)
 8002384:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002388:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800238c:	4b04      	ldr	r3, [pc, #16]	; (80023a0 <SystemInit+0x28>)
 800238e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002392:	609a      	str	r2, [r3, #8]
#endif
}
 8002394:	bf00      	nop
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	e000ed00 	.word	0xe000ed00

080023a4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim11;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b08a      	sub	sp, #40	; 0x28
 80023a8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023aa:	f107 0318 	add.w	r3, r7, #24
 80023ae:	2200      	movs	r2, #0
 80023b0:	601a      	str	r2, [r3, #0]
 80023b2:	605a      	str	r2, [r3, #4]
 80023b4:	609a      	str	r2, [r3, #8]
 80023b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023b8:	f107 0310 	add.w	r3, r7, #16
 80023bc:	2200      	movs	r2, #0
 80023be:	601a      	str	r2, [r3, #0]
 80023c0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80023c2:	463b      	mov	r3, r7
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	605a      	str	r2, [r3, #4]
 80023ca:	609a      	str	r2, [r3, #8]
 80023cc:	60da      	str	r2, [r3, #12]

  htim1.Instance = TIM1;
 80023ce:	4b2d      	ldr	r3, [pc, #180]	; (8002484 <MX_TIM1_Init+0xe0>)
 80023d0:	4a2d      	ldr	r2, [pc, #180]	; (8002488 <MX_TIM1_Init+0xe4>)
 80023d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 50-1;
 80023d4:	4b2b      	ldr	r3, [pc, #172]	; (8002484 <MX_TIM1_Init+0xe0>)
 80023d6:	2231      	movs	r2, #49	; 0x31
 80023d8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023da:	4b2a      	ldr	r3, [pc, #168]	; (8002484 <MX_TIM1_Init+0xe0>)
 80023dc:	2200      	movs	r2, #0
 80023de:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80023e0:	4b28      	ldr	r3, [pc, #160]	; (8002484 <MX_TIM1_Init+0xe0>)
 80023e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023e6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023e8:	4b26      	ldr	r3, [pc, #152]	; (8002484 <MX_TIM1_Init+0xe0>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80023ee:	4b25      	ldr	r3, [pc, #148]	; (8002484 <MX_TIM1_Init+0xe0>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023f4:	4b23      	ldr	r3, [pc, #140]	; (8002484 <MX_TIM1_Init+0xe0>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80023fa:	4822      	ldr	r0, [pc, #136]	; (8002484 <MX_TIM1_Init+0xe0>)
 80023fc:	f002 feac 	bl	8005158 <HAL_TIM_Base_Init>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8002406:	f7ff fdde 	bl	8001fc6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800240a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800240e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002410:	f107 0318 	add.w	r3, r7, #24
 8002414:	4619      	mov	r1, r3
 8002416:	481b      	ldr	r0, [pc, #108]	; (8002484 <MX_TIM1_Init+0xe0>)
 8002418:	f003 fafe 	bl	8005a18 <HAL_TIM_ConfigClockSource>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002422:	f7ff fdd0 	bl	8001fc6 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002426:	4817      	ldr	r0, [pc, #92]	; (8002484 <MX_TIM1_Init+0xe0>)
 8002428:	f002 feec 	bl	8005204 <HAL_TIM_IC_Init>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002432:	f7ff fdc8 	bl	8001fc6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002436:	2300      	movs	r3, #0
 8002438:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800243a:	2300      	movs	r3, #0
 800243c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800243e:	f107 0310 	add.w	r3, r7, #16
 8002442:	4619      	mov	r1, r3
 8002444:	480f      	ldr	r0, [pc, #60]	; (8002484 <MX_TIM1_Init+0xe0>)
 8002446:	f004 f845 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8002450:	f7ff fdb9 	bl	8001fc6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002454:	230a      	movs	r3, #10
 8002456:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002458:	2301      	movs	r3, #1
 800245a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800245c:	2300      	movs	r3, #0
 800245e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 4;
 8002460:	2304      	movs	r3, #4
 8002462:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002464:	463b      	mov	r3, r7
 8002466:	2204      	movs	r2, #4
 8002468:	4619      	mov	r1, r3
 800246a:	4806      	ldr	r0, [pc, #24]	; (8002484 <MX_TIM1_Init+0xe0>)
 800246c:	f003 f972 	bl	8005754 <HAL_TIM_IC_ConfigChannel>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8002476:	f7ff fda6 	bl	8001fc6 <Error_Handler>
  }

}
 800247a:	bf00      	nop
 800247c:	3728      	adds	r7, #40	; 0x28
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	2000094c 	.word	0x2000094c
 8002488:	40010000 	.word	0x40010000

0800248c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b08e      	sub	sp, #56	; 0x38
 8002490:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002492:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002496:	2200      	movs	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	605a      	str	r2, [r3, #4]
 800249c:	609a      	str	r2, [r3, #8]
 800249e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024a0:	f107 0320 	add.w	r3, r7, #32
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024aa:	1d3b      	adds	r3, r7, #4
 80024ac:	2200      	movs	r2, #0
 80024ae:	601a      	str	r2, [r3, #0]
 80024b0:	605a      	str	r2, [r3, #4]
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	60da      	str	r2, [r3, #12]
 80024b6:	611a      	str	r2, [r3, #16]
 80024b8:	615a      	str	r2, [r3, #20]
 80024ba:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80024bc:	4b2d      	ldr	r3, [pc, #180]	; (8002574 <MX_TIM2_Init+0xe8>)
 80024be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80024c2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 80024c4:	4b2b      	ldr	r3, [pc, #172]	; (8002574 <MX_TIM2_Init+0xe8>)
 80024c6:	2201      	movs	r2, #1
 80024c8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ca:	4b2a      	ldr	r3, [pc, #168]	; (8002574 <MX_TIM2_Init+0xe8>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = MOTOR_PWM_PERIOD;
 80024d0:	4b28      	ldr	r3, [pc, #160]	; (8002574 <MX_TIM2_Init+0xe8>)
 80024d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024d8:	4b26      	ldr	r3, [pc, #152]	; (8002574 <MX_TIM2_Init+0xe8>)
 80024da:	2200      	movs	r2, #0
 80024dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024de:	4b25      	ldr	r3, [pc, #148]	; (8002574 <MX_TIM2_Init+0xe8>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024e4:	4823      	ldr	r0, [pc, #140]	; (8002574 <MX_TIM2_Init+0xe8>)
 80024e6:	f002 fe37 	bl	8005158 <HAL_TIM_Base_Init>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80024f0:	f7ff fd69 	bl	8001fc6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024f8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80024fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024fe:	4619      	mov	r1, r3
 8002500:	481c      	ldr	r0, [pc, #112]	; (8002574 <MX_TIM2_Init+0xe8>)
 8002502:	f003 fa89 	bl	8005a18 <HAL_TIM_ConfigClockSource>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800250c:	f7ff fd5b 	bl	8001fc6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002510:	4818      	ldr	r0, [pc, #96]	; (8002574 <MX_TIM2_Init+0xe8>)
 8002512:	f002 fe4c 	bl	80051ae <HAL_TIM_PWM_Init>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800251c:	f7ff fd53 	bl	8001fc6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002520:	2300      	movs	r3, #0
 8002522:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002524:	2300      	movs	r3, #0
 8002526:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002528:	f107 0320 	add.w	r3, r7, #32
 800252c:	4619      	mov	r1, r3
 800252e:	4811      	ldr	r0, [pc, #68]	; (8002574 <MX_TIM2_Init+0xe8>)
 8002530:	f003 ffd0 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800253a:	f7ff fd44 	bl	8001fc6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800253e:	2360      	movs	r3, #96	; 0x60
 8002540:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002542:	2300      	movs	r3, #0
 8002544:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002546:	2300      	movs	r3, #0
 8002548:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800254a:	2300      	movs	r3, #0
 800254c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800254e:	1d3b      	adds	r3, r7, #4
 8002550:	2208      	movs	r2, #8
 8002552:	4619      	mov	r1, r3
 8002554:	4807      	ldr	r0, [pc, #28]	; (8002574 <MX_TIM2_Init+0xe8>)
 8002556:	f003 f999 	bl	800588c <HAL_TIM_PWM_ConfigChannel>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d001      	beq.n	8002564 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002560:	f7ff fd31 	bl	8001fc6 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8002564:	4803      	ldr	r0, [pc, #12]	; (8002574 <MX_TIM2_Init+0xe8>)
 8002566:	f000 fc79 	bl	8002e5c <HAL_TIM_MspPostInit>

}
 800256a:	bf00      	nop
 800256c:	3738      	adds	r7, #56	; 0x38
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	2000098c 	.word	0x2000098c

08002578 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b08c      	sub	sp, #48	; 0x30
 800257c:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 800257e:	f107 030c 	add.w	r3, r7, #12
 8002582:	2224      	movs	r2, #36	; 0x24
 8002584:	2100      	movs	r1, #0
 8002586:	4618      	mov	r0, r3
 8002588:	f005 f842 	bl	8007610 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800258c:	1d3b      	adds	r3, r7, #4
 800258e:	2200      	movs	r2, #0
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8002594:	4b20      	ldr	r3, [pc, #128]	; (8002618 <MX_TIM3_Init+0xa0>)
 8002596:	4a21      	ldr	r2, [pc, #132]	; (800261c <MX_TIM3_Init+0xa4>)
 8002598:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800259a:	4b1f      	ldr	r3, [pc, #124]	; (8002618 <MX_TIM3_Init+0xa0>)
 800259c:	2200      	movs	r2, #0
 800259e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025a0:	4b1d      	ldr	r3, [pc, #116]	; (8002618 <MX_TIM3_Init+0xa0>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 80025a6:	4b1c      	ldr	r3, [pc, #112]	; (8002618 <MX_TIM3_Init+0xa0>)
 80025a8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025ac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025ae:	4b1a      	ldr	r3, [pc, #104]	; (8002618 <MX_TIM3_Init+0xa0>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025b4:	4b18      	ldr	r3, [pc, #96]	; (8002618 <MX_TIM3_Init+0xa0>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80025ba:	2303      	movs	r3, #3
 80025bc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025be:	2300      	movs	r3, #0
 80025c0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025c2:	2301      	movs	r3, #1
 80025c4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025c6:	2300      	movs	r3, #0
 80025c8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80025ca:	2300      	movs	r3, #0
 80025cc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025ce:	2300      	movs	r3, #0
 80025d0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025d2:	2301      	movs	r3, #1
 80025d4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80025d6:	2300      	movs	r3, #0
 80025d8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80025da:	2300      	movs	r3, #0
 80025dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80025de:	f107 030c 	add.w	r3, r7, #12
 80025e2:	4619      	mov	r1, r3
 80025e4:	480c      	ldr	r0, [pc, #48]	; (8002618 <MX_TIM3_Init+0xa0>)
 80025e6:	f002 ff1b 	bl	8005420 <HAL_TIM_Encoder_Init>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80025f0:	f7ff fce9 	bl	8001fc6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025f4:	2300      	movs	r3, #0
 80025f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025f8:	2300      	movs	r3, #0
 80025fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025fc:	1d3b      	adds	r3, r7, #4
 80025fe:	4619      	mov	r1, r3
 8002600:	4805      	ldr	r0, [pc, #20]	; (8002618 <MX_TIM3_Init+0xa0>)
 8002602:	f003 ff67 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 800260c:	f7ff fcdb 	bl	8001fc6 <Error_Handler>
  }

}
 8002610:	bf00      	nop
 8002612:	3730      	adds	r7, #48	; 0x30
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	2000088c 	.word	0x2000088c
 800261c:	40000400 	.word	0x40000400

08002620 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b08e      	sub	sp, #56	; 0x38
 8002624:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002626:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800262a:	2200      	movs	r2, #0
 800262c:	601a      	str	r2, [r3, #0]
 800262e:	605a      	str	r2, [r3, #4]
 8002630:	609a      	str	r2, [r3, #8]
 8002632:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002634:	f107 0320 	add.w	r3, r7, #32
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800263e:	1d3b      	adds	r3, r7, #4
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	605a      	str	r2, [r3, #4]
 8002646:	609a      	str	r2, [r3, #8]
 8002648:	60da      	str	r2, [r3, #12]
 800264a:	611a      	str	r2, [r3, #16]
 800264c:	615a      	str	r2, [r3, #20]
 800264e:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8002650:	4b2c      	ldr	r3, [pc, #176]	; (8002704 <MX_TIM4_Init+0xe4>)
 8002652:	4a2d      	ldr	r2, [pc, #180]	; (8002708 <MX_TIM4_Init+0xe8>)
 8002654:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2-1;
 8002656:	4b2b      	ldr	r3, [pc, #172]	; (8002704 <MX_TIM4_Init+0xe4>)
 8002658:	2201      	movs	r2, #1
 800265a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800265c:	4b29      	ldr	r3, [pc, #164]	; (8002704 <MX_TIM4_Init+0xe4>)
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = MOTOR_PWM_PERIOD;
 8002662:	4b28      	ldr	r3, [pc, #160]	; (8002704 <MX_TIM4_Init+0xe4>)
 8002664:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002668:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800266a:	4b26      	ldr	r3, [pc, #152]	; (8002704 <MX_TIM4_Init+0xe4>)
 800266c:	2200      	movs	r2, #0
 800266e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002670:	4b24      	ldr	r3, [pc, #144]	; (8002704 <MX_TIM4_Init+0xe4>)
 8002672:	2200      	movs	r2, #0
 8002674:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002676:	4823      	ldr	r0, [pc, #140]	; (8002704 <MX_TIM4_Init+0xe4>)
 8002678:	f002 fd6e 	bl	8005158 <HAL_TIM_Base_Init>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002682:	f7ff fca0 	bl	8001fc6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002686:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800268a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800268c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002690:	4619      	mov	r1, r3
 8002692:	481c      	ldr	r0, [pc, #112]	; (8002704 <MX_TIM4_Init+0xe4>)
 8002694:	f003 f9c0 	bl	8005a18 <HAL_TIM_ConfigClockSource>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	d001      	beq.n	80026a2 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800269e:	f7ff fc92 	bl	8001fc6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80026a2:	4818      	ldr	r0, [pc, #96]	; (8002704 <MX_TIM4_Init+0xe4>)
 80026a4:	f002 fd83 	bl	80051ae <HAL_TIM_PWM_Init>
 80026a8:	4603      	mov	r3, r0
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d001      	beq.n	80026b2 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80026ae:	f7ff fc8a 	bl	8001fc6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026b2:	2300      	movs	r3, #0
 80026b4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026b6:	2300      	movs	r3, #0
 80026b8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80026ba:	f107 0320 	add.w	r3, r7, #32
 80026be:	4619      	mov	r1, r3
 80026c0:	4810      	ldr	r0, [pc, #64]	; (8002704 <MX_TIM4_Init+0xe4>)
 80026c2:	f003 ff07 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80026cc:	f7ff fc7b 	bl	8001fc6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026d0:	2360      	movs	r3, #96	; 0x60
 80026d2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80026d4:	2300      	movs	r3, #0
 80026d6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026d8:	2300      	movs	r3, #0
 80026da:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026e0:	1d3b      	adds	r3, r7, #4
 80026e2:	2200      	movs	r2, #0
 80026e4:	4619      	mov	r1, r3
 80026e6:	4807      	ldr	r0, [pc, #28]	; (8002704 <MX_TIM4_Init+0xe4>)
 80026e8:	f003 f8d0 	bl	800588c <HAL_TIM_PWM_ConfigChannel>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 80026f2:	f7ff fc68 	bl	8001fc6 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 80026f6:	4803      	ldr	r0, [pc, #12]	; (8002704 <MX_TIM4_Init+0xe4>)
 80026f8:	f000 fbb0 	bl	8002e5c <HAL_TIM_MspPostInit>

}
 80026fc:	bf00      	nop
 80026fe:	3738      	adds	r7, #56	; 0x38
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	2000080c 	.word	0x2000080c
 8002708:	40000800 	.word	0x40000800

0800270c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b08c      	sub	sp, #48	; 0x30
 8002710:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8002712:	f107 030c 	add.w	r3, r7, #12
 8002716:	2224      	movs	r2, #36	; 0x24
 8002718:	2100      	movs	r1, #0
 800271a:	4618      	mov	r0, r3
 800271c:	f004 ff78 	bl	8007610 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002720:	1d3b      	adds	r3, r7, #4
 8002722:	2200      	movs	r2, #0
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8002728:	4b20      	ldr	r3, [pc, #128]	; (80027ac <MX_TIM5_Init+0xa0>)
 800272a:	4a21      	ldr	r2, [pc, #132]	; (80027b0 <MX_TIM5_Init+0xa4>)
 800272c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800272e:	4b1f      	ldr	r3, [pc, #124]	; (80027ac <MX_TIM5_Init+0xa0>)
 8002730:	2200      	movs	r2, #0
 8002732:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002734:	4b1d      	ldr	r3, [pc, #116]	; (80027ac <MX_TIM5_Init+0xa0>)
 8002736:	2200      	movs	r2, #0
 8002738:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFF;
 800273a:	4b1c      	ldr	r3, [pc, #112]	; (80027ac <MX_TIM5_Init+0xa0>)
 800273c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002740:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002742:	4b1a      	ldr	r3, [pc, #104]	; (80027ac <MX_TIM5_Init+0xa0>)
 8002744:	2200      	movs	r2, #0
 8002746:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002748:	4b18      	ldr	r3, [pc, #96]	; (80027ac <MX_TIM5_Init+0xa0>)
 800274a:	2200      	movs	r2, #0
 800274c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800274e:	2303      	movs	r3, #3
 8002750:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002752:	2300      	movs	r3, #0
 8002754:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002756:	2301      	movs	r3, #1
 8002758:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800275a:	2300      	movs	r3, #0
 800275c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800275e:	2300      	movs	r3, #0
 8002760:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002762:	2300      	movs	r3, #0
 8002764:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002766:	2301      	movs	r3, #1
 8002768:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800276a:	2300      	movs	r3, #0
 800276c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800276e:	2300      	movs	r3, #0
 8002770:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8002772:	f107 030c 	add.w	r3, r7, #12
 8002776:	4619      	mov	r1, r3
 8002778:	480c      	ldr	r0, [pc, #48]	; (80027ac <MX_TIM5_Init+0xa0>)
 800277a:	f002 fe51 	bl	8005420 <HAL_TIM_Encoder_Init>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8002784:	f7ff fc1f 	bl	8001fc6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002788:	2300      	movs	r3, #0
 800278a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800278c:	2300      	movs	r3, #0
 800278e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002790:	1d3b      	adds	r3, r7, #4
 8002792:	4619      	mov	r1, r3
 8002794:	4805      	ldr	r0, [pc, #20]	; (80027ac <MX_TIM5_Init+0xa0>)
 8002796:	f003 fe9d 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80027a0:	f7ff fc11 	bl	8001fc6 <Error_Handler>
  }

}
 80027a4:	bf00      	nop
 80027a6:	3730      	adds	r7, #48	; 0x30
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	2000084c 	.word	0x2000084c
 80027b0:	40000c00 	.word	0x40000c00

080027b4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027ba:	463b      	mov	r3, r7
 80027bc:	2200      	movs	r2, #0
 80027be:	601a      	str	r2, [r3, #0]
 80027c0:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 80027c2:	4b15      	ldr	r3, [pc, #84]	; (8002818 <MX_TIM6_Init+0x64>)
 80027c4:	4a15      	ldr	r2, [pc, #84]	; (800281c <MX_TIM6_Init+0x68>)
 80027c6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 800-1;
 80027c8:	4b13      	ldr	r3, [pc, #76]	; (8002818 <MX_TIM6_Init+0x64>)
 80027ca:	f240 321f 	movw	r2, #799	; 0x31f
 80027ce:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027d0:	4b11      	ldr	r3, [pc, #68]	; (8002818 <MX_TIM6_Init+0x64>)
 80027d2:	2200      	movs	r2, #0
 80027d4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 6241;
 80027d6:	4b10      	ldr	r3, [pc, #64]	; (8002818 <MX_TIM6_Init+0x64>)
 80027d8:	f641 0261 	movw	r2, #6241	; 0x1861
 80027dc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027de:	4b0e      	ldr	r3, [pc, #56]	; (8002818 <MX_TIM6_Init+0x64>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80027e4:	480c      	ldr	r0, [pc, #48]	; (8002818 <MX_TIM6_Init+0x64>)
 80027e6:	f002 fcb7 	bl	8005158 <HAL_TIM_Base_Init>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80027f0:	f7ff fbe9 	bl	8001fc6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027f4:	2300      	movs	r3, #0
 80027f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027f8:	2300      	movs	r3, #0
 80027fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80027fc:	463b      	mov	r3, r7
 80027fe:	4619      	mov	r1, r3
 8002800:	4805      	ldr	r0, [pc, #20]	; (8002818 <MX_TIM6_Init+0x64>)
 8002802:	f003 fe67 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800280c:	f7ff fbdb 	bl	8001fc6 <Error_Handler>
  }

}
 8002810:	bf00      	nop
 8002812:	3708      	adds	r7, #8
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}
 8002818:	2000090c 	.word	0x2000090c
 800281c:	40001000 	.word	0x40001000

08002820 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002826:	463b      	mov	r3, r7
 8002828:	2200      	movs	r2, #0
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	605a      	str	r2, [r3, #4]

  htim7.Instance = TIM7;
 800282e:	4b15      	ldr	r3, [pc, #84]	; (8002884 <MX_TIM7_Init+0x64>)
 8002830:	4a15      	ldr	r2, [pc, #84]	; (8002888 <MX_TIM7_Init+0x68>)
 8002832:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 51-1;
 8002834:	4b13      	ldr	r3, [pc, #76]	; (8002884 <MX_TIM7_Init+0x64>)
 8002836:	2232      	movs	r2, #50	; 0x32
 8002838:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800283a:	4b12      	ldr	r3, [pc, #72]	; (8002884 <MX_TIM7_Init+0x64>)
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000;
 8002840:	4b10      	ldr	r3, [pc, #64]	; (8002884 <MX_TIM7_Init+0x64>)
 8002842:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002846:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002848:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <MX_TIM7_Init+0x64>)
 800284a:	2200      	movs	r2, #0
 800284c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800284e:	480d      	ldr	r0, [pc, #52]	; (8002884 <MX_TIM7_Init+0x64>)
 8002850:	f002 fc82 	bl	8005158 <HAL_TIM_Base_Init>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800285a:	f7ff fbb4 	bl	8001fc6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800285e:	2300      	movs	r3, #0
 8002860:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002862:	2300      	movs	r3, #0
 8002864:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002866:	463b      	mov	r3, r7
 8002868:	4619      	mov	r1, r3
 800286a:	4806      	ldr	r0, [pc, #24]	; (8002884 <MX_TIM7_Init+0x64>)
 800286c:	f003 fe32 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002876:	f7ff fba6 	bl	8001fc6 <Error_Handler>
  }

}
 800287a:	bf00      	nop
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	20000a0c 	.word	0x20000a0c
 8002888:	40001400 	.word	0x40001400

0800288c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b092      	sub	sp, #72	; 0x48
 8002890:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002892:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002896:	2200      	movs	r2, #0
 8002898:	601a      	str	r2, [r3, #0]
 800289a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800289c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	60da      	str	r2, [r3, #12]
 80028aa:	611a      	str	r2, [r3, #16]
 80028ac:	615a      	str	r2, [r3, #20]
 80028ae:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80028b0:	1d3b      	adds	r3, r7, #4
 80028b2:	2220      	movs	r2, #32
 80028b4:	2100      	movs	r1, #0
 80028b6:	4618      	mov	r0, r3
 80028b8:	f004 feaa 	bl	8007610 <memset>

  htim8.Instance = TIM8;
 80028bc:	4b33      	ldr	r3, [pc, #204]	; (800298c <MX_TIM8_Init+0x100>)
 80028be:	4a34      	ldr	r2, [pc, #208]	; (8002990 <MX_TIM8_Init+0x104>)
 80028c0:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80028c2:	4b32      	ldr	r3, [pc, #200]	; (800298c <MX_TIM8_Init+0x100>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028c8:	4b30      	ldr	r3, [pc, #192]	; (800298c <MX_TIM8_Init+0x100>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80028ce:	4b2f      	ldr	r3, [pc, #188]	; (800298c <MX_TIM8_Init+0x100>)
 80028d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028d4:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028d6:	4b2d      	ldr	r3, [pc, #180]	; (800298c <MX_TIM8_Init+0x100>)
 80028d8:	2200      	movs	r2, #0
 80028da:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80028dc:	4b2b      	ldr	r3, [pc, #172]	; (800298c <MX_TIM8_Init+0x100>)
 80028de:	2200      	movs	r2, #0
 80028e0:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028e2:	4b2a      	ldr	r3, [pc, #168]	; (800298c <MX_TIM8_Init+0x100>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80028e8:	4828      	ldr	r0, [pc, #160]	; (800298c <MX_TIM8_Init+0x100>)
 80028ea:	f002 fc60 	bl	80051ae <HAL_TIM_PWM_Init>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 80028f4:	f7ff fb67 	bl	8001fc6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028f8:	2300      	movs	r3, #0
 80028fa:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028fc:	2300      	movs	r3, #0
 80028fe:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002900:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002904:	4619      	mov	r1, r3
 8002906:	4821      	ldr	r0, [pc, #132]	; (800298c <MX_TIM8_Init+0x100>)
 8002908:	f003 fde4 	bl	80064d4 <HAL_TIMEx_MasterConfigSynchronization>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8002912:	f7ff fb58 	bl	8001fc6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002916:	2360      	movs	r3, #96	; 0x60
 8002918:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800291a:	2300      	movs	r3, #0
 800291c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800291e:	2300      	movs	r3, #0
 8002920:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002922:	2300      	movs	r3, #0
 8002924:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002926:	2300      	movs	r3, #0
 8002928:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800292a:	2300      	movs	r3, #0
 800292c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800292e:	2300      	movs	r3, #0
 8002930:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002932:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002936:	2208      	movs	r2, #8
 8002938:	4619      	mov	r1, r3
 800293a:	4814      	ldr	r0, [pc, #80]	; (800298c <MX_TIM8_Init+0x100>)
 800293c:	f002 ffa6 	bl	800588c <HAL_TIM_PWM_ConfigChannel>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8002946:	f7ff fb3e 	bl	8001fc6 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800294a:	2300      	movs	r3, #0
 800294c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800294e:	2300      	movs	r3, #0
 8002950:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002952:	2300      	movs	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002956:	2300      	movs	r3, #0
 8002958:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800295a:	2300      	movs	r3, #0
 800295c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800295e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002962:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002964:	2300      	movs	r3, #0
 8002966:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002968:	1d3b      	adds	r3, r7, #4
 800296a:	4619      	mov	r1, r3
 800296c:	4807      	ldr	r0, [pc, #28]	; (800298c <MX_TIM8_Init+0x100>)
 800296e:	f003 fe2d 	bl	80065cc <HAL_TIMEx_ConfigBreakDeadTime>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d001      	beq.n	800297c <MX_TIM8_Init+0xf0>
  {
    Error_Handler();
 8002978:	f7ff fb25 	bl	8001fc6 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 800297c:	4803      	ldr	r0, [pc, #12]	; (800298c <MX_TIM8_Init+0x100>)
 800297e:	f000 fa6d 	bl	8002e5c <HAL_TIM_MspPostInit>

}
 8002982:	bf00      	nop
 8002984:	3748      	adds	r7, #72	; 0x48
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	200007cc 	.word	0x200007cc
 8002990:	40010400 	.word	0x40010400

08002994 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b088      	sub	sp, #32
 8002998:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 800299a:	1d3b      	adds	r3, r7, #4
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	605a      	str	r2, [r3, #4]
 80029a2:	609a      	str	r2, [r3, #8]
 80029a4:	60da      	str	r2, [r3, #12]
 80029a6:	611a      	str	r2, [r3, #16]
 80029a8:	615a      	str	r2, [r3, #20]
 80029aa:	619a      	str	r2, [r3, #24]

  htim11.Instance = TIM11;
 80029ac:	4b1e      	ldr	r3, [pc, #120]	; (8002a28 <MX_TIM11_Init+0x94>)
 80029ae:	4a1f      	ldr	r2, [pc, #124]	; (8002a2c <MX_TIM11_Init+0x98>)
 80029b0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 80029b2:	4b1d      	ldr	r3, [pc, #116]	; (8002a28 <MX_TIM11_Init+0x94>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029b8:	4b1b      	ldr	r3, [pc, #108]	; (8002a28 <MX_TIM11_Init+0x94>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 80029be:	4b1a      	ldr	r3, [pc, #104]	; (8002a28 <MX_TIM11_Init+0x94>)
 80029c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029c4:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029c6:	4b18      	ldr	r3, [pc, #96]	; (8002a28 <MX_TIM11_Init+0x94>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029cc:	4b16      	ldr	r3, [pc, #88]	; (8002a28 <MX_TIM11_Init+0x94>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80029d2:	4815      	ldr	r0, [pc, #84]	; (8002a28 <MX_TIM11_Init+0x94>)
 80029d4:	f002 fbc0 	bl	8005158 <HAL_TIM_Base_Init>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 80029de:	f7ff faf2 	bl	8001fc6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 80029e2:	4811      	ldr	r0, [pc, #68]	; (8002a28 <MX_TIM11_Init+0x94>)
 80029e4:	f002 fbe3 	bl	80051ae <HAL_TIM_PWM_Init>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 80029ee:	f7ff faea 	bl	8001fc6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029f2:	2360      	movs	r3, #96	; 0x60
 80029f4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80029f6:	2300      	movs	r3, #0
 80029f8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029fa:	2300      	movs	r3, #0
 80029fc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029fe:	2300      	movs	r3, #0
 8002a00:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a02:	1d3b      	adds	r3, r7, #4
 8002a04:	2200      	movs	r2, #0
 8002a06:	4619      	mov	r1, r3
 8002a08:	4807      	ldr	r0, [pc, #28]	; (8002a28 <MX_TIM11_Init+0x94>)
 8002a0a:	f002 ff3f 	bl	800588c <HAL_TIM_PWM_ConfigChannel>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d001      	beq.n	8002a18 <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8002a14:	f7ff fad7 	bl	8001fc6 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim11);
 8002a18:	4803      	ldr	r0, [pc, #12]	; (8002a28 <MX_TIM11_Init+0x94>)
 8002a1a:	f000 fa1f 	bl	8002e5c <HAL_TIM_MspPostInit>

}
 8002a1e:	bf00      	nop
 8002a20:	3720      	adds	r7, #32
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	200008cc 	.word	0x200008cc
 8002a2c:	40014800 	.word	0x40014800

08002a30 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b088      	sub	sp, #32
 8002a34:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a36:	f107 0310 	add.w	r3, r7, #16
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	601a      	str	r2, [r3, #0]
 8002a3e:	605a      	str	r2, [r3, #4]
 8002a40:	609a      	str	r2, [r3, #8]
 8002a42:	60da      	str	r2, [r3, #12]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002a44:	463b      	mov	r3, r7
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	605a      	str	r2, [r3, #4]
 8002a4c:	609a      	str	r2, [r3, #8]
 8002a4e:	60da      	str	r2, [r3, #12]

  htim12.Instance = TIM12;
 8002a50:	4b23      	ldr	r3, [pc, #140]	; (8002ae0 <MX_TIM12_Init+0xb0>)
 8002a52:	4a24      	ldr	r2, [pc, #144]	; (8002ae4 <MX_TIM12_Init+0xb4>)
 8002a54:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 50-1;
 8002a56:	4b22      	ldr	r3, [pc, #136]	; (8002ae0 <MX_TIM12_Init+0xb0>)
 8002a58:	2231      	movs	r2, #49	; 0x31
 8002a5a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a5c:	4b20      	ldr	r3, [pc, #128]	; (8002ae0 <MX_TIM12_Init+0xb0>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8002a62:	4b1f      	ldr	r3, [pc, #124]	; (8002ae0 <MX_TIM12_Init+0xb0>)
 8002a64:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a68:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a6a:	4b1d      	ldr	r3, [pc, #116]	; (8002ae0 <MX_TIM12_Init+0xb0>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a70:	4b1b      	ldr	r3, [pc, #108]	; (8002ae0 <MX_TIM12_Init+0xb0>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8002a76:	481a      	ldr	r0, [pc, #104]	; (8002ae0 <MX_TIM12_Init+0xb0>)
 8002a78:	f002 fb6e 	bl	8005158 <HAL_TIM_Base_Init>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <MX_TIM12_Init+0x56>
  {
    Error_Handler();
 8002a82:	f7ff faa0 	bl	8001fc6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a8a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8002a8c:	f107 0310 	add.w	r3, r7, #16
 8002a90:	4619      	mov	r1, r3
 8002a92:	4813      	ldr	r0, [pc, #76]	; (8002ae0 <MX_TIM12_Init+0xb0>)
 8002a94:	f002 ffc0 	bl	8005a18 <HAL_TIM_ConfigClockSource>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <MX_TIM12_Init+0x72>
  {
    Error_Handler();
 8002a9e:	f7ff fa92 	bl	8001fc6 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 8002aa2:	480f      	ldr	r0, [pc, #60]	; (8002ae0 <MX_TIM12_Init+0xb0>)
 8002aa4:	f002 fbae 	bl	8005204 <HAL_TIM_IC_Init>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <MX_TIM12_Init+0x82>
  {
    Error_Handler();
 8002aae:	f7ff fa8a 	bl	8001fc6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002ab2:	230a      	movs	r3, #10
 8002ab4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002aba:	2300      	movs	r3, #0
 8002abc:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002ac2:	463b      	mov	r3, r7
 8002ac4:	2204      	movs	r2, #4
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4805      	ldr	r0, [pc, #20]	; (8002ae0 <MX_TIM12_Init+0xb0>)
 8002aca:	f002 fe43 	bl	8005754 <HAL_TIM_IC_ConfigChannel>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <MX_TIM12_Init+0xa8>
  {
    Error_Handler();
 8002ad4:	f7ff fa77 	bl	8001fc6 <Error_Handler>
  }

}
 8002ad8:	bf00      	nop
 8002ada:	3720      	adds	r7, #32
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	200009cc 	.word	0x200009cc
 8002ae4:	40001800 	.word	0x40001800

08002ae8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b090      	sub	sp, #64	; 0x40
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002af0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]
 8002af8:	605a      	str	r2, [r3, #4]
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	60da      	str	r2, [r3, #12]
 8002afe:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a79      	ldr	r2, [pc, #484]	; (8002cec <HAL_TIM_Base_MspInit+0x204>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d135      	bne.n	8002b76 <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b0e:	4b78      	ldr	r3, [pc, #480]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002b10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b12:	4a77      	ldr	r2, [pc, #476]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002b14:	f043 0301 	orr.w	r3, r3, #1
 8002b18:	6453      	str	r3, [r2, #68]	; 0x44
 8002b1a:	4b75      	ldr	r3, [pc, #468]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b1e:	f003 0301 	and.w	r3, r3, #1
 8002b22:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b24:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	627b      	str	r3, [r7, #36]	; 0x24
 8002b2a:	4b71      	ldr	r3, [pc, #452]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2e:	4a70      	ldr	r2, [pc, #448]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002b30:	f043 0301 	orr.w	r3, r3, #1
 8002b34:	6313      	str	r3, [r2, #48]	; 0x30
 8002b36:	4b6e      	ldr	r3, [pc, #440]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	627b      	str	r3, [r7, #36]	; 0x24
 8002b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ECHOR_Pin;
 8002b42:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b50:	2300      	movs	r3, #0
 8002b52:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002b54:	2301      	movs	r3, #1
 8002b56:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ECHOR_GPIO_Port, &GPIO_InitStruct);
 8002b58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4865      	ldr	r0, [pc, #404]	; (8002cf4 <HAL_TIM_Base_MspInit+0x20c>)
 8002b60:	f000 febc 	bl	80038dc <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002b64:	2200      	movs	r2, #0
 8002b66:	2100      	movs	r1, #0
 8002b68:	2018      	movs	r0, #24
 8002b6a:	f000 fd92 	bl	8003692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002b6e:	2018      	movs	r0, #24
 8002b70:	f000 fdab 	bl	80036ca <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8002b74:	e0b5      	b.n	8002ce2 <HAL_TIM_Base_MspInit+0x1fa>
  else if(tim_baseHandle->Instance==TIM2)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b7e:	d116      	bne.n	8002bae <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b80:	2300      	movs	r3, #0
 8002b82:	623b      	str	r3, [r7, #32]
 8002b84:	4b5a      	ldr	r3, [pc, #360]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b88:	4a59      	ldr	r2, [pc, #356]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002b8a:	f043 0301 	orr.w	r3, r3, #1
 8002b8e:	6413      	str	r3, [r2, #64]	; 0x40
 8002b90:	4b57      	ldr	r3, [pc, #348]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b94:	f003 0301 	and.w	r3, r3, #1
 8002b98:	623b      	str	r3, [r7, #32]
 8002b9a:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	201c      	movs	r0, #28
 8002ba2:	f000 fd76 	bl	8003692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002ba6:	201c      	movs	r0, #28
 8002ba8:	f000 fd8f 	bl	80036ca <HAL_NVIC_EnableIRQ>
}
 8002bac:	e099      	b.n	8002ce2 <HAL_TIM_Base_MspInit+0x1fa>
  else if(tim_baseHandle->Instance==TIM4)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a51      	ldr	r2, [pc, #324]	; (8002cf8 <HAL_TIM_Base_MspInit+0x210>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d10e      	bne.n	8002bd6 <HAL_TIM_Base_MspInit+0xee>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002bb8:	2300      	movs	r3, #0
 8002bba:	61fb      	str	r3, [r7, #28]
 8002bbc:	4b4c      	ldr	r3, [pc, #304]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc0:	4a4b      	ldr	r2, [pc, #300]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002bc2:	f043 0304 	orr.w	r3, r3, #4
 8002bc6:	6413      	str	r3, [r2, #64]	; 0x40
 8002bc8:	4b49      	ldr	r3, [pc, #292]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bcc:	f003 0304 	and.w	r3, r3, #4
 8002bd0:	61fb      	str	r3, [r7, #28]
 8002bd2:	69fb      	ldr	r3, [r7, #28]
}
 8002bd4:	e085      	b.n	8002ce2 <HAL_TIM_Base_MspInit+0x1fa>
  else if(tim_baseHandle->Instance==TIM6)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a48      	ldr	r2, [pc, #288]	; (8002cfc <HAL_TIM_Base_MspInit+0x214>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d116      	bne.n	8002c0e <HAL_TIM_Base_MspInit+0x126>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002be0:	2300      	movs	r3, #0
 8002be2:	61bb      	str	r3, [r7, #24]
 8002be4:	4b42      	ldr	r3, [pc, #264]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be8:	4a41      	ldr	r2, [pc, #260]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002bea:	f043 0310 	orr.w	r3, r3, #16
 8002bee:	6413      	str	r3, [r2, #64]	; 0x40
 8002bf0:	4b3f      	ldr	r3, [pc, #252]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf4:	f003 0310 	and.w	r3, r3, #16
 8002bf8:	61bb      	str	r3, [r7, #24]
 8002bfa:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	2100      	movs	r1, #0
 8002c00:	2036      	movs	r0, #54	; 0x36
 8002c02:	f000 fd46 	bl	8003692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002c06:	2036      	movs	r0, #54	; 0x36
 8002c08:	f000 fd5f 	bl	80036ca <HAL_NVIC_EnableIRQ>
}
 8002c0c:	e069      	b.n	8002ce2 <HAL_TIM_Base_MspInit+0x1fa>
  else if(tim_baseHandle->Instance==TIM7)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a3b      	ldr	r2, [pc, #236]	; (8002d00 <HAL_TIM_Base_MspInit+0x218>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d116      	bne.n	8002c46 <HAL_TIM_Base_MspInit+0x15e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002c18:	2300      	movs	r3, #0
 8002c1a:	617b      	str	r3, [r7, #20]
 8002c1c:	4b34      	ldr	r3, [pc, #208]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c20:	4a33      	ldr	r2, [pc, #204]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002c22:	f043 0320 	orr.w	r3, r3, #32
 8002c26:	6413      	str	r3, [r2, #64]	; 0x40
 8002c28:	4b31      	ldr	r3, [pc, #196]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2c:	f003 0320 	and.w	r3, r3, #32
 8002c30:	617b      	str	r3, [r7, #20]
 8002c32:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002c34:	2200      	movs	r2, #0
 8002c36:	2100      	movs	r1, #0
 8002c38:	2037      	movs	r0, #55	; 0x37
 8002c3a:	f000 fd2a 	bl	8003692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002c3e:	2037      	movs	r0, #55	; 0x37
 8002c40:	f000 fd43 	bl	80036ca <HAL_NVIC_EnableIRQ>
}
 8002c44:	e04d      	b.n	8002ce2 <HAL_TIM_Base_MspInit+0x1fa>
  else if(tim_baseHandle->Instance==TIM11)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a2e      	ldr	r2, [pc, #184]	; (8002d04 <HAL_TIM_Base_MspInit+0x21c>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d10e      	bne.n	8002c6e <HAL_TIM_Base_MspInit+0x186>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002c50:	2300      	movs	r3, #0
 8002c52:	613b      	str	r3, [r7, #16]
 8002c54:	4b26      	ldr	r3, [pc, #152]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002c56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c58:	4a25      	ldr	r2, [pc, #148]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002c5a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c5e:	6453      	str	r3, [r2, #68]	; 0x44
 8002c60:	4b23      	ldr	r3, [pc, #140]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c68:	613b      	str	r3, [r7, #16]
 8002c6a:	693b      	ldr	r3, [r7, #16]
}
 8002c6c:	e039      	b.n	8002ce2 <HAL_TIM_Base_MspInit+0x1fa>
  else if(tim_baseHandle->Instance==TIM12)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a25      	ldr	r2, [pc, #148]	; (8002d08 <HAL_TIM_Base_MspInit+0x220>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d134      	bne.n	8002ce2 <HAL_TIM_Base_MspInit+0x1fa>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002c78:	2300      	movs	r3, #0
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	4b1c      	ldr	r3, [pc, #112]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c80:	4a1b      	ldr	r2, [pc, #108]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002c82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c86:	6413      	str	r3, [r2, #64]	; 0x40
 8002c88:	4b19      	ldr	r3, [pc, #100]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c90:	60fb      	str	r3, [r7, #12]
 8002c92:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c94:	2300      	movs	r3, #0
 8002c96:	60bb      	str	r3, [r7, #8]
 8002c98:	4b15      	ldr	r3, [pc, #84]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9c:	4a14      	ldr	r2, [pc, #80]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002c9e:	f043 0302 	orr.w	r3, r3, #2
 8002ca2:	6313      	str	r3, [r2, #48]	; 0x30
 8002ca4:	4b12      	ldr	r3, [pc, #72]	; (8002cf0 <HAL_TIM_Base_MspInit+0x208>)
 8002ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca8:	f003 0302 	and.w	r3, r3, #2
 8002cac:	60bb      	str	r3, [r7, #8]
 8002cae:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ECHOL_Pin;
 8002cb0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002cc2:	2309      	movs	r3, #9
 8002cc4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ECHOL_GPIO_Port, &GPIO_InitStruct);
 8002cc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002cca:	4619      	mov	r1, r3
 8002ccc:	480f      	ldr	r0, [pc, #60]	; (8002d0c <HAL_TIM_Base_MspInit+0x224>)
 8002cce:	f000 fe05 	bl	80038dc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	202b      	movs	r0, #43	; 0x2b
 8002cd8:	f000 fcdb 	bl	8003692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002cdc:	202b      	movs	r0, #43	; 0x2b
 8002cde:	f000 fcf4 	bl	80036ca <HAL_NVIC_EnableIRQ>
}
 8002ce2:	bf00      	nop
 8002ce4:	3740      	adds	r7, #64	; 0x40
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40010000 	.word	0x40010000
 8002cf0:	40023800 	.word	0x40023800
 8002cf4:	40020000 	.word	0x40020000
 8002cf8:	40000800 	.word	0x40000800
 8002cfc:	40001000 	.word	0x40001000
 8002d00:	40001400 	.word	0x40001400
 8002d04:	40014800 	.word	0x40014800
 8002d08:	40001800 	.word	0x40001800
 8002d0c:	40020400 	.word	0x40020400

08002d10 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b08c      	sub	sp, #48	; 0x30
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d18:	f107 031c 	add.w	r3, r7, #28
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	601a      	str	r2, [r3, #0]
 8002d20:	605a      	str	r2, [r3, #4]
 8002d22:	609a      	str	r2, [r3, #8]
 8002d24:	60da      	str	r2, [r3, #12]
 8002d26:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a32      	ldr	r2, [pc, #200]	; (8002df8 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d12c      	bne.n	8002d8c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d32:	2300      	movs	r3, #0
 8002d34:	61bb      	str	r3, [r7, #24]
 8002d36:	4b31      	ldr	r3, [pc, #196]	; (8002dfc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3a:	4a30      	ldr	r2, [pc, #192]	; (8002dfc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d3c:	f043 0302 	orr.w	r3, r3, #2
 8002d40:	6413      	str	r3, [r2, #64]	; 0x40
 8002d42:	4b2e      	ldr	r3, [pc, #184]	; (8002dfc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	61bb      	str	r3, [r7, #24]
 8002d4c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	617b      	str	r3, [r7, #20]
 8002d52:	4b2a      	ldr	r3, [pc, #168]	; (8002dfc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d56:	4a29      	ldr	r2, [pc, #164]	; (8002dfc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d58:	f043 0302 	orr.w	r3, r3, #2
 8002d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d5e:	4b27      	ldr	r3, [pc, #156]	; (8002dfc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	617b      	str	r3, [r7, #20]
 8002d68:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENCR_CHA_Pin|ENCR_CHB_Pin;
 8002d6a:	2330      	movs	r3, #48	; 0x30
 8002d6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d6e:	2302      	movs	r3, #2
 8002d70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d72:	2300      	movs	r3, #0
 8002d74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d76:	2300      	movs	r3, #0
 8002d78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d7e:	f107 031c 	add.w	r3, r7, #28
 8002d82:	4619      	mov	r1, r3
 8002d84:	481e      	ldr	r0, [pc, #120]	; (8002e00 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002d86:	f000 fda9 	bl	80038dc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002d8a:	e030      	b.n	8002dee <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM5)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a1c      	ldr	r2, [pc, #112]	; (8002e04 <HAL_TIM_Encoder_MspInit+0xf4>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d12b      	bne.n	8002dee <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002d96:	2300      	movs	r3, #0
 8002d98:	613b      	str	r3, [r7, #16]
 8002d9a:	4b18      	ldr	r3, [pc, #96]	; (8002dfc <HAL_TIM_Encoder_MspInit+0xec>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	4a17      	ldr	r2, [pc, #92]	; (8002dfc <HAL_TIM_Encoder_MspInit+0xec>)
 8002da0:	f043 0308 	orr.w	r3, r3, #8
 8002da4:	6413      	str	r3, [r2, #64]	; 0x40
 8002da6:	4b15      	ldr	r3, [pc, #84]	; (8002dfc <HAL_TIM_Encoder_MspInit+0xec>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	f003 0308 	and.w	r3, r3, #8
 8002dae:	613b      	str	r3, [r7, #16]
 8002db0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	60fb      	str	r3, [r7, #12]
 8002db6:	4b11      	ldr	r3, [pc, #68]	; (8002dfc <HAL_TIM_Encoder_MspInit+0xec>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dba:	4a10      	ldr	r2, [pc, #64]	; (8002dfc <HAL_TIM_Encoder_MspInit+0xec>)
 8002dbc:	f043 0301 	orr.w	r3, r3, #1
 8002dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002dc2:	4b0e      	ldr	r3, [pc, #56]	; (8002dfc <HAL_TIM_Encoder_MspInit+0xec>)
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	60fb      	str	r3, [r7, #12]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCL_CHA_Pin|ENCL_CHB_Pin;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002dde:	2302      	movs	r3, #2
 8002de0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002de2:	f107 031c 	add.w	r3, r7, #28
 8002de6:	4619      	mov	r1, r3
 8002de8:	4807      	ldr	r0, [pc, #28]	; (8002e08 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002dea:	f000 fd77 	bl	80038dc <HAL_GPIO_Init>
}
 8002dee:	bf00      	nop
 8002df0:	3730      	adds	r7, #48	; 0x30
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	40000400 	.word	0x40000400
 8002dfc:	40023800 	.word	0x40023800
 8002e00:	40020400 	.word	0x40020400
 8002e04:	40000c00 	.word	0x40000c00
 8002e08:	40020000 	.word	0x40020000

08002e0c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a0e      	ldr	r2, [pc, #56]	; (8002e54 <HAL_TIM_PWM_MspInit+0x48>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d115      	bne.n	8002e4a <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002e1e:	2300      	movs	r3, #0
 8002e20:	60fb      	str	r3, [r7, #12]
 8002e22:	4b0d      	ldr	r3, [pc, #52]	; (8002e58 <HAL_TIM_PWM_MspInit+0x4c>)
 8002e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e26:	4a0c      	ldr	r2, [pc, #48]	; (8002e58 <HAL_TIM_PWM_MspInit+0x4c>)
 8002e28:	f043 0302 	orr.w	r3, r3, #2
 8002e2c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e2e:	4b0a      	ldr	r3, [pc, #40]	; (8002e58 <HAL_TIM_PWM_MspInit+0x4c>)
 8002e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e32:	f003 0302 	and.w	r3, r3, #2
 8002e36:	60fb      	str	r3, [r7, #12]
 8002e38:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	2100      	movs	r1, #0
 8002e3e:	202b      	movs	r0, #43	; 0x2b
 8002e40:	f000 fc27 	bl	8003692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002e44:	202b      	movs	r0, #43	; 0x2b
 8002e46:	f000 fc40 	bl	80036ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002e4a:	bf00      	nop
 8002e4c:	3710      	adds	r7, #16
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	40010400 	.word	0x40010400
 8002e58:	40023800 	.word	0x40023800

08002e5c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b08c      	sub	sp, #48	; 0x30
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e64:	f107 031c 	add.w	r3, r7, #28
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]
 8002e6c:	605a      	str	r2, [r3, #4]
 8002e6e:	609a      	str	r2, [r3, #8]
 8002e70:	60da      	str	r2, [r3, #12]
 8002e72:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e7c:	d11f      	bne.n	8002ebe <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e7e:	2300      	movs	r3, #0
 8002e80:	61bb      	str	r3, [r7, #24]
 8002e82:	4b47      	ldr	r3, [pc, #284]	; (8002fa0 <HAL_TIM_MspPostInit+0x144>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e86:	4a46      	ldr	r2, [pc, #280]	; (8002fa0 <HAL_TIM_MspPostInit+0x144>)
 8002e88:	f043 0302 	orr.w	r3, r3, #2
 8002e8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e8e:	4b44      	ldr	r3, [pc, #272]	; (8002fa0 <HAL_TIM_MspPostInit+0x144>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	61bb      	str	r3, [r7, #24]
 8002e98:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = ROMI_PWMR_Pin;
 8002e9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002eac:	2301      	movs	r3, #1
 8002eae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ROMI_PWMR_GPIO_Port, &GPIO_InitStruct);
 8002eb0:	f107 031c 	add.w	r3, r7, #28
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	483b      	ldr	r0, [pc, #236]	; (8002fa4 <HAL_TIM_MspPostInit+0x148>)
 8002eb8:	f000 fd10 	bl	80038dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8002ebc:	e06b      	b.n	8002f96 <HAL_TIM_MspPostInit+0x13a>
  else if(timHandle->Instance==TIM4)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a39      	ldr	r2, [pc, #228]	; (8002fa8 <HAL_TIM_MspPostInit+0x14c>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d11e      	bne.n	8002f06 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ec8:	2300      	movs	r3, #0
 8002eca:	617b      	str	r3, [r7, #20]
 8002ecc:	4b34      	ldr	r3, [pc, #208]	; (8002fa0 <HAL_TIM_MspPostInit+0x144>)
 8002ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed0:	4a33      	ldr	r2, [pc, #204]	; (8002fa0 <HAL_TIM_MspPostInit+0x144>)
 8002ed2:	f043 0302 	orr.w	r3, r3, #2
 8002ed6:	6313      	str	r3, [r2, #48]	; 0x30
 8002ed8:	4b31      	ldr	r3, [pc, #196]	; (8002fa0 <HAL_TIM_MspPostInit+0x144>)
 8002eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002edc:	f003 0302 	and.w	r3, r3, #2
 8002ee0:	617b      	str	r3, [r7, #20]
 8002ee2:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ROMI_PWML_Pin;
 8002ee4:	2340      	movs	r3, #64	; 0x40
 8002ee6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee8:	2302      	movs	r3, #2
 8002eea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eec:	2300      	movs	r3, #0
 8002eee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(ROMI_PWML_GPIO_Port, &GPIO_InitStruct);
 8002ef8:	f107 031c 	add.w	r3, r7, #28
 8002efc:	4619      	mov	r1, r3
 8002efe:	4829      	ldr	r0, [pc, #164]	; (8002fa4 <HAL_TIM_MspPostInit+0x148>)
 8002f00:	f000 fcec 	bl	80038dc <HAL_GPIO_Init>
}
 8002f04:	e047      	b.n	8002f96 <HAL_TIM_MspPostInit+0x13a>
  else if(timHandle->Instance==TIM8)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a28      	ldr	r2, [pc, #160]	; (8002fac <HAL_TIM_MspPostInit+0x150>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d11e      	bne.n	8002f4e <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f10:	2300      	movs	r3, #0
 8002f12:	613b      	str	r3, [r7, #16]
 8002f14:	4b22      	ldr	r3, [pc, #136]	; (8002fa0 <HAL_TIM_MspPostInit+0x144>)
 8002f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f18:	4a21      	ldr	r2, [pc, #132]	; (8002fa0 <HAL_TIM_MspPostInit+0x144>)
 8002f1a:	f043 0302 	orr.w	r3, r3, #2
 8002f1e:	6313      	str	r3, [r2, #48]	; 0x30
 8002f20:	4b1f      	ldr	r3, [pc, #124]	; (8002fa0 <HAL_TIM_MspPostInit+0x144>)
 8002f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	613b      	str	r3, [r7, #16]
 8002f2a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SERVO1_PWM_Pin;
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f30:	2302      	movs	r3, #2
 8002f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f34:	2300      	movs	r3, #0
 8002f36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO1_PWM_GPIO_Port, &GPIO_InitStruct);
 8002f40:	f107 031c 	add.w	r3, r7, #28
 8002f44:	4619      	mov	r1, r3
 8002f46:	4817      	ldr	r0, [pc, #92]	; (8002fa4 <HAL_TIM_MspPostInit+0x148>)
 8002f48:	f000 fcc8 	bl	80038dc <HAL_GPIO_Init>
}
 8002f4c:	e023      	b.n	8002f96 <HAL_TIM_MspPostInit+0x13a>
  else if(timHandle->Instance==TIM11)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a17      	ldr	r2, [pc, #92]	; (8002fb0 <HAL_TIM_MspPostInit+0x154>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d11e      	bne.n	8002f96 <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f58:	2300      	movs	r3, #0
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	4b10      	ldr	r3, [pc, #64]	; (8002fa0 <HAL_TIM_MspPostInit+0x144>)
 8002f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f60:	4a0f      	ldr	r2, [pc, #60]	; (8002fa0 <HAL_TIM_MspPostInit+0x144>)
 8002f62:	f043 0302 	orr.w	r3, r3, #2
 8002f66:	6313      	str	r3, [r2, #48]	; 0x30
 8002f68:	4b0d      	ldr	r3, [pc, #52]	; (8002fa0 <HAL_TIM_MspPostInit+0x144>)
 8002f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6c:	f003 0302 	and.w	r3, r3, #2
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO2_PWM_Pin;
 8002f74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f7a:	2302      	movs	r3, #2
 8002f7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f82:	2300      	movs	r3, #0
 8002f84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8002f86:	2303      	movs	r3, #3
 8002f88:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SERVO2_PWM_GPIO_Port, &GPIO_InitStruct);
 8002f8a:	f107 031c 	add.w	r3, r7, #28
 8002f8e:	4619      	mov	r1, r3
 8002f90:	4804      	ldr	r0, [pc, #16]	; (8002fa4 <HAL_TIM_MspPostInit+0x148>)
 8002f92:	f000 fca3 	bl	80038dc <HAL_GPIO_Init>
}
 8002f96:	bf00      	nop
 8002f98:	3730      	adds	r7, #48	; 0x30
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40023800 	.word	0x40023800
 8002fa4:	40020400 	.word	0x40020400
 8002fa8:	40000800 	.word	0x40000800
 8002fac:	40010400 	.word	0x40010400
 8002fb0:	40014800 	.word	0x40014800

08002fb4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002fb8:	4b11      	ldr	r3, [pc, #68]	; (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fba:	4a12      	ldr	r2, [pc, #72]	; (8003004 <MX_USART2_UART_Init+0x50>)
 8002fbc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002fbe:	4b10      	ldr	r3, [pc, #64]	; (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fc0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002fc4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002fc6:	4b0e      	ldr	r3, [pc, #56]	; (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002fcc:	4b0c      	ldr	r3, [pc, #48]	; (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002fd2:	4b0b      	ldr	r3, [pc, #44]	; (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002fd8:	4b09      	ldr	r3, [pc, #36]	; (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fda:	220c      	movs	r2, #12
 8002fdc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fde:	4b08      	ldr	r3, [pc, #32]	; (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fe4:	4b06      	ldr	r3, [pc, #24]	; (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002fea:	4805      	ldr	r0, [pc, #20]	; (8003000 <MX_USART2_UART_Init+0x4c>)
 8002fec:	f003 fb54 	bl	8006698 <HAL_UART_Init>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002ff6:	f7fe ffe6 	bl	8001fc6 <Error_Handler>
  }

}
 8002ffa:	bf00      	nop
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	20000a8c 	.word	0x20000a8c
 8003004:	40004400 	.word	0x40004400

08003008 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 800300c:	4b11      	ldr	r3, [pc, #68]	; (8003054 <MX_USART3_UART_Init+0x4c>)
 800300e:	4a12      	ldr	r2, [pc, #72]	; (8003058 <MX_USART3_UART_Init+0x50>)
 8003010:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003012:	4b10      	ldr	r3, [pc, #64]	; (8003054 <MX_USART3_UART_Init+0x4c>)
 8003014:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003018:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800301a:	4b0e      	ldr	r3, [pc, #56]	; (8003054 <MX_USART3_UART_Init+0x4c>)
 800301c:	2200      	movs	r2, #0
 800301e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003020:	4b0c      	ldr	r3, [pc, #48]	; (8003054 <MX_USART3_UART_Init+0x4c>)
 8003022:	2200      	movs	r2, #0
 8003024:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003026:	4b0b      	ldr	r3, [pc, #44]	; (8003054 <MX_USART3_UART_Init+0x4c>)
 8003028:	2200      	movs	r2, #0
 800302a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800302c:	4b09      	ldr	r3, [pc, #36]	; (8003054 <MX_USART3_UART_Init+0x4c>)
 800302e:	220c      	movs	r2, #12
 8003030:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003032:	4b08      	ldr	r3, [pc, #32]	; (8003054 <MX_USART3_UART_Init+0x4c>)
 8003034:	2200      	movs	r2, #0
 8003036:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003038:	4b06      	ldr	r3, [pc, #24]	; (8003054 <MX_USART3_UART_Init+0x4c>)
 800303a:	2200      	movs	r2, #0
 800303c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800303e:	4805      	ldr	r0, [pc, #20]	; (8003054 <MX_USART3_UART_Init+0x4c>)
 8003040:	f003 fb2a 	bl	8006698 <HAL_UART_Init>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800304a:	f7fe ffbc 	bl	8001fc6 <Error_Handler>
  }

}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	20000a4c 	.word	0x20000a4c
 8003058:	40004800 	.word	0x40004800

0800305c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b08c      	sub	sp, #48	; 0x30
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003064:	f107 031c 	add.w	r3, r7, #28
 8003068:	2200      	movs	r2, #0
 800306a:	601a      	str	r2, [r3, #0]
 800306c:	605a      	str	r2, [r3, #4]
 800306e:	609a      	str	r2, [r3, #8]
 8003070:	60da      	str	r2, [r3, #12]
 8003072:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a36      	ldr	r2, [pc, #216]	; (8003154 <HAL_UART_MspInit+0xf8>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d134      	bne.n	80030e8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800307e:	2300      	movs	r3, #0
 8003080:	61bb      	str	r3, [r7, #24]
 8003082:	4b35      	ldr	r3, [pc, #212]	; (8003158 <HAL_UART_MspInit+0xfc>)
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	4a34      	ldr	r2, [pc, #208]	; (8003158 <HAL_UART_MspInit+0xfc>)
 8003088:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800308c:	6413      	str	r3, [r2, #64]	; 0x40
 800308e:	4b32      	ldr	r3, [pc, #200]	; (8003158 <HAL_UART_MspInit+0xfc>)
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003096:	61bb      	str	r3, [r7, #24]
 8003098:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800309a:	2300      	movs	r3, #0
 800309c:	617b      	str	r3, [r7, #20]
 800309e:	4b2e      	ldr	r3, [pc, #184]	; (8003158 <HAL_UART_MspInit+0xfc>)
 80030a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a2:	4a2d      	ldr	r2, [pc, #180]	; (8003158 <HAL_UART_MspInit+0xfc>)
 80030a4:	f043 0301 	orr.w	r3, r3, #1
 80030a8:	6313      	str	r3, [r2, #48]	; 0x30
 80030aa:	4b2b      	ldr	r3, [pc, #172]	; (8003158 <HAL_UART_MspInit+0xfc>)
 80030ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	617b      	str	r3, [r7, #20]
 80030b4:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80030b6:	230c      	movs	r3, #12
 80030b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ba:	2302      	movs	r3, #2
 80030bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030be:	2300      	movs	r3, #0
 80030c0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030c2:	2303      	movs	r3, #3
 80030c4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80030c6:	2307      	movs	r3, #7
 80030c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ca:	f107 031c 	add.w	r3, r7, #28
 80030ce:	4619      	mov	r1, r3
 80030d0:	4822      	ldr	r0, [pc, #136]	; (800315c <HAL_UART_MspInit+0x100>)
 80030d2:	f000 fc03 	bl	80038dc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80030d6:	2200      	movs	r2, #0
 80030d8:	2100      	movs	r1, #0
 80030da:	2026      	movs	r0, #38	; 0x26
 80030dc:	f000 fad9 	bl	8003692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80030e0:	2026      	movs	r0, #38	; 0x26
 80030e2:	f000 faf2 	bl	80036ca <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80030e6:	e031      	b.n	800314c <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART3)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a1c      	ldr	r2, [pc, #112]	; (8003160 <HAL_UART_MspInit+0x104>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d12c      	bne.n	800314c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80030f2:	2300      	movs	r3, #0
 80030f4:	613b      	str	r3, [r7, #16]
 80030f6:	4b18      	ldr	r3, [pc, #96]	; (8003158 <HAL_UART_MspInit+0xfc>)
 80030f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fa:	4a17      	ldr	r2, [pc, #92]	; (8003158 <HAL_UART_MspInit+0xfc>)
 80030fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003100:	6413      	str	r3, [r2, #64]	; 0x40
 8003102:	4b15      	ldr	r3, [pc, #84]	; (8003158 <HAL_UART_MspInit+0xfc>)
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800310a:	613b      	str	r3, [r7, #16]
 800310c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800310e:	2300      	movs	r3, #0
 8003110:	60fb      	str	r3, [r7, #12]
 8003112:	4b11      	ldr	r3, [pc, #68]	; (8003158 <HAL_UART_MspInit+0xfc>)
 8003114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003116:	4a10      	ldr	r2, [pc, #64]	; (8003158 <HAL_UART_MspInit+0xfc>)
 8003118:	f043 0304 	orr.w	r3, r3, #4
 800311c:	6313      	str	r3, [r2, #48]	; 0x30
 800311e:	4b0e      	ldr	r3, [pc, #56]	; (8003158 <HAL_UART_MspInit+0xfc>)
 8003120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003122:	f003 0304 	and.w	r3, r3, #4
 8003126:	60fb      	str	r3, [r7, #12]
 8003128:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800312a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800312e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003130:	2302      	movs	r3, #2
 8003132:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003134:	2300      	movs	r3, #0
 8003136:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003138:	2303      	movs	r3, #3
 800313a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800313c:	2307      	movs	r3, #7
 800313e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003140:	f107 031c 	add.w	r3, r7, #28
 8003144:	4619      	mov	r1, r3
 8003146:	4807      	ldr	r0, [pc, #28]	; (8003164 <HAL_UART_MspInit+0x108>)
 8003148:	f000 fbc8 	bl	80038dc <HAL_GPIO_Init>
}
 800314c:	bf00      	nop
 800314e:	3730      	adds	r7, #48	; 0x30
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	40004400 	.word	0x40004400
 8003158:	40023800 	.word	0x40023800
 800315c:	40020000 	.word	0x40020000
 8003160:	40004800 	.word	0x40004800
 8003164:	40020800 	.word	0x40020800

08003168 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003168:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031a0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800316c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800316e:	e003      	b.n	8003178 <LoopCopyDataInit>

08003170 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003170:	4b0c      	ldr	r3, [pc, #48]	; (80031a4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003172:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003174:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003176:	3104      	adds	r1, #4

08003178 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003178:	480b      	ldr	r0, [pc, #44]	; (80031a8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800317a:	4b0c      	ldr	r3, [pc, #48]	; (80031ac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800317c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800317e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003180:	d3f6      	bcc.n	8003170 <CopyDataInit>
  ldr  r2, =_sbss
 8003182:	4a0b      	ldr	r2, [pc, #44]	; (80031b0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003184:	e002      	b.n	800318c <LoopFillZerobss>

08003186 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003186:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003188:	f842 3b04 	str.w	r3, [r2], #4

0800318c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800318c:	4b09      	ldr	r3, [pc, #36]	; (80031b4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800318e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003190:	d3f9      	bcc.n	8003186 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003192:	f7ff f8f1 	bl	8002378 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003196:	f004 fa17 	bl	80075c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800319a:	f7fe fdf9 	bl	8001d90 <main>
  bx  lr    
 800319e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80031a0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80031a4:	0800ac48 	.word	0x0800ac48
  ldr  r0, =_sdata
 80031a8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80031ac:	20000244 	.word	0x20000244
  ldr  r2, =_sbss
 80031b0:	20000244 	.word	0x20000244
  ldr  r3, = _ebss
 80031b4:	20000ad4 	.word	0x20000ad4

080031b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031b8:	e7fe      	b.n	80031b8 <ADC_IRQHandler>
	...

080031bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031c0:	4b0e      	ldr	r3, [pc, #56]	; (80031fc <HAL_Init+0x40>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a0d      	ldr	r2, [pc, #52]	; (80031fc <HAL_Init+0x40>)
 80031c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80031cc:	4b0b      	ldr	r3, [pc, #44]	; (80031fc <HAL_Init+0x40>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a0a      	ldr	r2, [pc, #40]	; (80031fc <HAL_Init+0x40>)
 80031d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031d8:	4b08      	ldr	r3, [pc, #32]	; (80031fc <HAL_Init+0x40>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a07      	ldr	r2, [pc, #28]	; (80031fc <HAL_Init+0x40>)
 80031de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031e4:	2003      	movs	r0, #3
 80031e6:	f000 fa49 	bl	800367c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031ea:	2000      	movs	r0, #0
 80031ec:	f000 f808 	bl	8003200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031f0:	f7fe ff8e 	bl	8002110 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031f4:	2300      	movs	r3, #0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	bd80      	pop	{r7, pc}
 80031fa:	bf00      	nop
 80031fc:	40023c00 	.word	0x40023c00

08003200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003208:	4b12      	ldr	r3, [pc, #72]	; (8003254 <HAL_InitTick+0x54>)
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	4b12      	ldr	r3, [pc, #72]	; (8003258 <HAL_InitTick+0x58>)
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	4619      	mov	r1, r3
 8003212:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003216:	fbb3 f3f1 	udiv	r3, r3, r1
 800321a:	fbb2 f3f3 	udiv	r3, r2, r3
 800321e:	4618      	mov	r0, r3
 8003220:	f000 fa61 	bl	80036e6 <HAL_SYSTICK_Config>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e00e      	b.n	800324c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2b0f      	cmp	r3, #15
 8003232:	d80a      	bhi.n	800324a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003234:	2200      	movs	r2, #0
 8003236:	6879      	ldr	r1, [r7, #4]
 8003238:	f04f 30ff 	mov.w	r0, #4294967295
 800323c:	f000 fa29 	bl	8003692 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003240:	4a06      	ldr	r2, [pc, #24]	; (800325c <HAL_InitTick+0x5c>)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003246:	2300      	movs	r3, #0
 8003248:	e000      	b.n	800324c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
}
 800324c:	4618      	mov	r0, r3
 800324e:	3708      	adds	r7, #8
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	20000068 	.word	0x20000068
 8003258:	20000070 	.word	0x20000070
 800325c:	2000006c 	.word	0x2000006c

08003260 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003264:	4b06      	ldr	r3, [pc, #24]	; (8003280 <HAL_IncTick+0x20>)
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	461a      	mov	r2, r3
 800326a:	4b06      	ldr	r3, [pc, #24]	; (8003284 <HAL_IncTick+0x24>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4413      	add	r3, r2
 8003270:	4a04      	ldr	r2, [pc, #16]	; (8003284 <HAL_IncTick+0x24>)
 8003272:	6013      	str	r3, [r2, #0]
}
 8003274:	bf00      	nop
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
 800327e:	bf00      	nop
 8003280:	20000070 	.word	0x20000070
 8003284:	20000acc 	.word	0x20000acc

08003288 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  return uwTick;
 800328c:	4b03      	ldr	r3, [pc, #12]	; (800329c <HAL_GetTick+0x14>)
 800328e:	681b      	ldr	r3, [r3, #0]
}
 8003290:	4618      	mov	r0, r3
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	20000acc 	.word	0x20000acc

080032a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b084      	sub	sp, #16
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032a8:	f7ff ffee 	bl	8003288 <HAL_GetTick>
 80032ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b8:	d005      	beq.n	80032c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032ba:	4b09      	ldr	r3, [pc, #36]	; (80032e0 <HAL_Delay+0x40>)
 80032bc:	781b      	ldrb	r3, [r3, #0]
 80032be:	461a      	mov	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	4413      	add	r3, r2
 80032c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032c6:	bf00      	nop
 80032c8:	f7ff ffde 	bl	8003288 <HAL_GetTick>
 80032cc:	4602      	mov	r2, r0
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	1ad3      	subs	r3, r2, r3
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d8f7      	bhi.n	80032c8 <HAL_Delay+0x28>
  {
  }
}
 80032d8:	bf00      	nop
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	20000070 	.word	0x20000070

080032e4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e0ed      	b.n	80034d2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d102      	bne.n	8003308 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7fe fa92 	bl	800182c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 0202 	bic.w	r2, r2, #2
 8003316:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003318:	f7ff ffb6 	bl	8003288 <HAL_GetTick>
 800331c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800331e:	e012      	b.n	8003346 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003320:	f7ff ffb2 	bl	8003288 <HAL_GetTick>
 8003324:	4602      	mov	r2, r0
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	1ad3      	subs	r3, r2, r3
 800332a:	2b0a      	cmp	r3, #10
 800332c:	d90b      	bls.n	8003346 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003332:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2205      	movs	r2, #5
 800333e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e0c5      	b.n	80034d2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f003 0302 	and.w	r3, r3, #2
 8003350:	2b00      	cmp	r3, #0
 8003352:	d1e5      	bne.n	8003320 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f042 0201 	orr.w	r2, r2, #1
 8003362:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003364:	f7ff ff90 	bl	8003288 <HAL_GetTick>
 8003368:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800336a:	e012      	b.n	8003392 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800336c:	f7ff ff8c 	bl	8003288 <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b0a      	cmp	r3, #10
 8003378:	d90b      	bls.n	8003392 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2205      	movs	r2, #5
 800338a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e09f      	b.n	80034d2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f003 0301 	and.w	r3, r3, #1
 800339c:	2b00      	cmp	r3, #0
 800339e:	d0e5      	beq.n	800336c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	7e1b      	ldrb	r3, [r3, #24]
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d108      	bne.n	80033ba <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	e007      	b.n	80033ca <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	7e5b      	ldrb	r3, [r3, #25]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d108      	bne.n	80033e4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	e007      	b.n	80033f4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	7e9b      	ldrb	r3, [r3, #26]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d108      	bne.n	800340e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f042 0220 	orr.w	r2, r2, #32
 800340a:	601a      	str	r2, [r3, #0]
 800340c:	e007      	b.n	800341e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f022 0220 	bic.w	r2, r2, #32
 800341c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	7edb      	ldrb	r3, [r3, #27]
 8003422:	2b01      	cmp	r3, #1
 8003424:	d108      	bne.n	8003438 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 0210 	bic.w	r2, r2, #16
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	e007      	b.n	8003448 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f042 0210 	orr.w	r2, r2, #16
 8003446:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	7f1b      	ldrb	r3, [r3, #28]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d108      	bne.n	8003462 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f042 0208 	orr.w	r2, r2, #8
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	e007      	b.n	8003472 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 0208 	bic.w	r2, r2, #8
 8003470:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	7f5b      	ldrb	r3, [r3, #29]
 8003476:	2b01      	cmp	r3, #1
 8003478:	d108      	bne.n	800348c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f042 0204 	orr.w	r2, r2, #4
 8003488:	601a      	str	r2, [r3, #0]
 800348a:	e007      	b.n	800349c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f022 0204 	bic.w	r2, r2, #4
 800349a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	431a      	orrs	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	431a      	orrs	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	695b      	ldr	r3, [r3, #20]
 80034b0:	ea42 0103 	orr.w	r1, r2, r3
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	1e5a      	subs	r2, r3, #1
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	430a      	orrs	r2, r1
 80034c0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3710      	adds	r7, #16
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
	...

080034dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034dc:	b480      	push	{r7}
 80034de:	b085      	sub	sp, #20
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	f003 0307 	and.w	r3, r3, #7
 80034ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034ec:	4b0c      	ldr	r3, [pc, #48]	; (8003520 <__NVIC_SetPriorityGrouping+0x44>)
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034f2:	68ba      	ldr	r2, [r7, #8]
 80034f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80034f8:	4013      	ands	r3, r2
 80034fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003504:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003508:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800350c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800350e:	4a04      	ldr	r2, [pc, #16]	; (8003520 <__NVIC_SetPriorityGrouping+0x44>)
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	60d3      	str	r3, [r2, #12]
}
 8003514:	bf00      	nop
 8003516:	3714      	adds	r7, #20
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	e000ed00 	.word	0xe000ed00

08003524 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003524:	b480      	push	{r7}
 8003526:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003528:	4b04      	ldr	r3, [pc, #16]	; (800353c <__NVIC_GetPriorityGrouping+0x18>)
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	0a1b      	lsrs	r3, r3, #8
 800352e:	f003 0307 	and.w	r3, r3, #7
}
 8003532:	4618      	mov	r0, r3
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr
 800353c:	e000ed00 	.word	0xe000ed00

08003540 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003540:	b480      	push	{r7}
 8003542:	b083      	sub	sp, #12
 8003544:	af00      	add	r7, sp, #0
 8003546:	4603      	mov	r3, r0
 8003548:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800354a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800354e:	2b00      	cmp	r3, #0
 8003550:	db0b      	blt.n	800356a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003552:	79fb      	ldrb	r3, [r7, #7]
 8003554:	f003 021f 	and.w	r2, r3, #31
 8003558:	4907      	ldr	r1, [pc, #28]	; (8003578 <__NVIC_EnableIRQ+0x38>)
 800355a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800355e:	095b      	lsrs	r3, r3, #5
 8003560:	2001      	movs	r0, #1
 8003562:	fa00 f202 	lsl.w	r2, r0, r2
 8003566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	e000e100 	.word	0xe000e100

0800357c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	4603      	mov	r3, r0
 8003584:	6039      	str	r1, [r7, #0]
 8003586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800358c:	2b00      	cmp	r3, #0
 800358e:	db0a      	blt.n	80035a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	b2da      	uxtb	r2, r3
 8003594:	490c      	ldr	r1, [pc, #48]	; (80035c8 <__NVIC_SetPriority+0x4c>)
 8003596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800359a:	0112      	lsls	r2, r2, #4
 800359c:	b2d2      	uxtb	r2, r2
 800359e:	440b      	add	r3, r1
 80035a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035a4:	e00a      	b.n	80035bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	b2da      	uxtb	r2, r3
 80035aa:	4908      	ldr	r1, [pc, #32]	; (80035cc <__NVIC_SetPriority+0x50>)
 80035ac:	79fb      	ldrb	r3, [r7, #7]
 80035ae:	f003 030f 	and.w	r3, r3, #15
 80035b2:	3b04      	subs	r3, #4
 80035b4:	0112      	lsls	r2, r2, #4
 80035b6:	b2d2      	uxtb	r2, r2
 80035b8:	440b      	add	r3, r1
 80035ba:	761a      	strb	r2, [r3, #24]
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr
 80035c8:	e000e100 	.word	0xe000e100
 80035cc:	e000ed00 	.word	0xe000ed00

080035d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b089      	sub	sp, #36	; 0x24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f003 0307 	and.w	r3, r3, #7
 80035e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	f1c3 0307 	rsb	r3, r3, #7
 80035ea:	2b04      	cmp	r3, #4
 80035ec:	bf28      	it	cs
 80035ee:	2304      	movcs	r3, #4
 80035f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	3304      	adds	r3, #4
 80035f6:	2b06      	cmp	r3, #6
 80035f8:	d902      	bls.n	8003600 <NVIC_EncodePriority+0x30>
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	3b03      	subs	r3, #3
 80035fe:	e000      	b.n	8003602 <NVIC_EncodePriority+0x32>
 8003600:	2300      	movs	r3, #0
 8003602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003604:	f04f 32ff 	mov.w	r2, #4294967295
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	fa02 f303 	lsl.w	r3, r2, r3
 800360e:	43da      	mvns	r2, r3
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	401a      	ands	r2, r3
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003618:	f04f 31ff 	mov.w	r1, #4294967295
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	fa01 f303 	lsl.w	r3, r1, r3
 8003622:	43d9      	mvns	r1, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003628:	4313      	orrs	r3, r2
         );
}
 800362a:	4618      	mov	r0, r3
 800362c:	3724      	adds	r7, #36	; 0x24
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
	...

08003638 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	3b01      	subs	r3, #1
 8003644:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003648:	d301      	bcc.n	800364e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800364a:	2301      	movs	r3, #1
 800364c:	e00f      	b.n	800366e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800364e:	4a0a      	ldr	r2, [pc, #40]	; (8003678 <SysTick_Config+0x40>)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	3b01      	subs	r3, #1
 8003654:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003656:	210f      	movs	r1, #15
 8003658:	f04f 30ff 	mov.w	r0, #4294967295
 800365c:	f7ff ff8e 	bl	800357c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003660:	4b05      	ldr	r3, [pc, #20]	; (8003678 <SysTick_Config+0x40>)
 8003662:	2200      	movs	r2, #0
 8003664:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003666:	4b04      	ldr	r3, [pc, #16]	; (8003678 <SysTick_Config+0x40>)
 8003668:	2207      	movs	r2, #7
 800366a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	3708      	adds	r7, #8
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	e000e010 	.word	0xe000e010

0800367c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f7ff ff29 	bl	80034dc <__NVIC_SetPriorityGrouping>
}
 800368a:	bf00      	nop
 800368c:	3708      	adds	r7, #8
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}

08003692 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003692:	b580      	push	{r7, lr}
 8003694:	b086      	sub	sp, #24
 8003696:	af00      	add	r7, sp, #0
 8003698:	4603      	mov	r3, r0
 800369a:	60b9      	str	r1, [r7, #8]
 800369c:	607a      	str	r2, [r7, #4]
 800369e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036a0:	2300      	movs	r3, #0
 80036a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036a4:	f7ff ff3e 	bl	8003524 <__NVIC_GetPriorityGrouping>
 80036a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	68b9      	ldr	r1, [r7, #8]
 80036ae:	6978      	ldr	r0, [r7, #20]
 80036b0:	f7ff ff8e 	bl	80035d0 <NVIC_EncodePriority>
 80036b4:	4602      	mov	r2, r0
 80036b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036ba:	4611      	mov	r1, r2
 80036bc:	4618      	mov	r0, r3
 80036be:	f7ff ff5d 	bl	800357c <__NVIC_SetPriority>
}
 80036c2:	bf00      	nop
 80036c4:	3718      	adds	r7, #24
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}

080036ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ca:	b580      	push	{r7, lr}
 80036cc:	b082      	sub	sp, #8
 80036ce:	af00      	add	r7, sp, #0
 80036d0:	4603      	mov	r3, r0
 80036d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d8:	4618      	mov	r0, r3
 80036da:	f7ff ff31 	bl	8003540 <__NVIC_EnableIRQ>
}
 80036de:	bf00      	nop
 80036e0:	3708      	adds	r7, #8
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}

080036e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036e6:	b580      	push	{r7, lr}
 80036e8:	b082      	sub	sp, #8
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f7ff ffa2 	bl	8003638 <SysTick_Config>
 80036f4:	4603      	mov	r3, r0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80036fe:	b580      	push	{r7, lr}
 8003700:	b082      	sub	sp, #8
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d101      	bne.n	8003710 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	e014      	b.n	800373a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	791b      	ldrb	r3, [r3, #4]
 8003714:	b2db      	uxtb	r3, r3
 8003716:	2b00      	cmp	r3, #0
 8003718:	d105      	bne.n	8003726 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2200      	movs	r2, #0
 800371e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f7fe f8f5 	bl	8001910 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2202      	movs	r2, #2
 800372a:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2201      	movs	r2, #1
 8003736:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3708      	adds	r7, #8
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b082      	sub	sp, #8
 8003746:	af00      	add	r7, sp, #0
 8003748:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003750:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003754:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003758:	d118      	bne.n	800378c <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2204      	movs	r2, #4
 800375e:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	691b      	ldr	r3, [r3, #16]
 8003764:	f043 0201 	orr.w	r2, r3, #1
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003774:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003784:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 f825 	bl	80037d6 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003792:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003796:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800379a:	d118      	bne.n	80037ce <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2204      	movs	r2, #4
 80037a0:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	691b      	ldr	r3, [r3, #16]
 80037a6:	f043 0202 	orr.w	r2, r3, #2
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80037b6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80037c6:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80037c8:	6878      	ldr	r0, [r7, #4]
 80037ca:	f000 f85b 	bl	8003884 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 80037ce:	bf00      	nop
 80037d0:	3708      	adds	r7, #8
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80037d6:	b480      	push	{r7}
 80037d8:	b083      	sub	sp, #12
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80037de:	bf00      	nop
 80037e0:	370c      	adds	r7, #12
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr

080037ea <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80037ea:	b480      	push	{r7}
 80037ec:	b087      	sub	sp, #28
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	60f8      	str	r0, [r7, #12]
 80037f2:	60b9      	str	r1, [r7, #8]
 80037f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	617b      	str	r3, [r7, #20]
 80037fa:	2300      	movs	r3, #0
 80037fc:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	795b      	ldrb	r3, [r3, #5]
 8003802:	2b01      	cmp	r3, #1
 8003804:	d101      	bne.n	800380a <HAL_DAC_ConfigChannel+0x20>
 8003806:	2302      	movs	r3, #2
 8003808:	e036      	b.n	8003878 <HAL_DAC_ConfigChannel+0x8e>
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2201      	movs	r2, #1
 800380e:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2202      	movs	r2, #2
 8003814:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800381e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	43db      	mvns	r3, r3
 800382a:	697a      	ldr	r2, [r7, #20]
 800382c:	4013      	ands	r3, r2
 800382e:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	4313      	orrs	r3, r2
 800383a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800383c:	693a      	ldr	r2, [r7, #16]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	fa02 f303 	lsl.w	r3, r2, r3
 8003844:	697a      	ldr	r2, [r7, #20]
 8003846:	4313      	orrs	r3, r2
 8003848:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	6819      	ldr	r1, [r3, #0]
 8003858:	22c0      	movs	r2, #192	; 0xc0
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	fa02 f303 	lsl.w	r3, r2, r3
 8003860:	43da      	mvns	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	400a      	ands	r2, r1
 8003868:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2201      	movs	r2, #1
 800386e:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	371c      	adds	r7, #28
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 800388c:	bf00      	nop
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr

08003898 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d004      	beq.n	80038b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2280      	movs	r2, #128	; 0x80
 80038b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e00c      	b.n	80038d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2205      	movs	r2, #5
 80038ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 0201 	bic.w	r2, r2, #1
 80038cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038dc:	b480      	push	{r7}
 80038de:	b089      	sub	sp, #36	; 0x24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038ea:	2300      	movs	r3, #0
 80038ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038f2:	2300      	movs	r3, #0
 80038f4:	61fb      	str	r3, [r7, #28]
 80038f6:	e16b      	b.n	8003bd0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038f8:	2201      	movs	r2, #1
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003900:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	697a      	ldr	r2, [r7, #20]
 8003908:	4013      	ands	r3, r2
 800390a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	429a      	cmp	r2, r3
 8003912:	f040 815a 	bne.w	8003bca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	2b01      	cmp	r3, #1
 800391c:	d00b      	beq.n	8003936 <HAL_GPIO_Init+0x5a>
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	2b02      	cmp	r3, #2
 8003924:	d007      	beq.n	8003936 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800392a:	2b11      	cmp	r3, #17
 800392c:	d003      	beq.n	8003936 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	2b12      	cmp	r3, #18
 8003934:	d130      	bne.n	8003998 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	005b      	lsls	r3, r3, #1
 8003940:	2203      	movs	r2, #3
 8003942:	fa02 f303 	lsl.w	r3, r2, r3
 8003946:	43db      	mvns	r3, r3
 8003948:	69ba      	ldr	r2, [r7, #24]
 800394a:	4013      	ands	r3, r2
 800394c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	68da      	ldr	r2, [r3, #12]
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	005b      	lsls	r3, r3, #1
 8003956:	fa02 f303 	lsl.w	r3, r2, r3
 800395a:	69ba      	ldr	r2, [r7, #24]
 800395c:	4313      	orrs	r3, r2
 800395e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800396c:	2201      	movs	r2, #1
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	fa02 f303 	lsl.w	r3, r2, r3
 8003974:	43db      	mvns	r3, r3
 8003976:	69ba      	ldr	r2, [r7, #24]
 8003978:	4013      	ands	r3, r2
 800397a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	091b      	lsrs	r3, r3, #4
 8003982:	f003 0201 	and.w	r2, r3, #1
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	fa02 f303 	lsl.w	r3, r2, r3
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	4313      	orrs	r3, r2
 8003990:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	005b      	lsls	r3, r3, #1
 80039a2:	2203      	movs	r2, #3
 80039a4:	fa02 f303 	lsl.w	r3, r2, r3
 80039a8:	43db      	mvns	r3, r3
 80039aa:	69ba      	ldr	r2, [r7, #24]
 80039ac:	4013      	ands	r3, r2
 80039ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	689a      	ldr	r2, [r3, #8]
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	005b      	lsls	r3, r3, #1
 80039b8:	fa02 f303 	lsl.w	r3, r2, r3
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	4313      	orrs	r3, r2
 80039c0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d003      	beq.n	80039d8 <HAL_GPIO_Init+0xfc>
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	2b12      	cmp	r3, #18
 80039d6:	d123      	bne.n	8003a20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	08da      	lsrs	r2, r3, #3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	3208      	adds	r2, #8
 80039e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039e6:	69fb      	ldr	r3, [r7, #28]
 80039e8:	f003 0307 	and.w	r3, r3, #7
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	220f      	movs	r2, #15
 80039f0:	fa02 f303 	lsl.w	r3, r2, r3
 80039f4:	43db      	mvns	r3, r3
 80039f6:	69ba      	ldr	r2, [r7, #24]
 80039f8:	4013      	ands	r3, r2
 80039fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	691a      	ldr	r2, [r3, #16]
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	f003 0307 	and.w	r3, r3, #7
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	08da      	lsrs	r2, r3, #3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	3208      	adds	r2, #8
 8003a1a:	69b9      	ldr	r1, [r7, #24]
 8003a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	005b      	lsls	r3, r3, #1
 8003a2a:	2203      	movs	r2, #3
 8003a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a30:	43db      	mvns	r3, r3
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	4013      	ands	r3, r2
 8003a36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f003 0203 	and.w	r2, r3, #3
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	fa02 f303 	lsl.w	r3, r2, r3
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f000 80b4 	beq.w	8003bca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a62:	2300      	movs	r3, #0
 8003a64:	60fb      	str	r3, [r7, #12]
 8003a66:	4b5f      	ldr	r3, [pc, #380]	; (8003be4 <HAL_GPIO_Init+0x308>)
 8003a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a6a:	4a5e      	ldr	r2, [pc, #376]	; (8003be4 <HAL_GPIO_Init+0x308>)
 8003a6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a70:	6453      	str	r3, [r2, #68]	; 0x44
 8003a72:	4b5c      	ldr	r3, [pc, #368]	; (8003be4 <HAL_GPIO_Init+0x308>)
 8003a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a7a:	60fb      	str	r3, [r7, #12]
 8003a7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a7e:	4a5a      	ldr	r2, [pc, #360]	; (8003be8 <HAL_GPIO_Init+0x30c>)
 8003a80:	69fb      	ldr	r3, [r7, #28]
 8003a82:	089b      	lsrs	r3, r3, #2
 8003a84:	3302      	adds	r3, #2
 8003a86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	f003 0303 	and.w	r3, r3, #3
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	220f      	movs	r2, #15
 8003a96:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9a:	43db      	mvns	r3, r3
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a51      	ldr	r2, [pc, #324]	; (8003bec <HAL_GPIO_Init+0x310>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d02b      	beq.n	8003b02 <HAL_GPIO_Init+0x226>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a50      	ldr	r2, [pc, #320]	; (8003bf0 <HAL_GPIO_Init+0x314>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d025      	beq.n	8003afe <HAL_GPIO_Init+0x222>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a4f      	ldr	r2, [pc, #316]	; (8003bf4 <HAL_GPIO_Init+0x318>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d01f      	beq.n	8003afa <HAL_GPIO_Init+0x21e>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a4e      	ldr	r2, [pc, #312]	; (8003bf8 <HAL_GPIO_Init+0x31c>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d019      	beq.n	8003af6 <HAL_GPIO_Init+0x21a>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a4d      	ldr	r2, [pc, #308]	; (8003bfc <HAL_GPIO_Init+0x320>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d013      	beq.n	8003af2 <HAL_GPIO_Init+0x216>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a4c      	ldr	r2, [pc, #304]	; (8003c00 <HAL_GPIO_Init+0x324>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d00d      	beq.n	8003aee <HAL_GPIO_Init+0x212>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	4a4b      	ldr	r2, [pc, #300]	; (8003c04 <HAL_GPIO_Init+0x328>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d007      	beq.n	8003aea <HAL_GPIO_Init+0x20e>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	4a4a      	ldr	r2, [pc, #296]	; (8003c08 <HAL_GPIO_Init+0x32c>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d101      	bne.n	8003ae6 <HAL_GPIO_Init+0x20a>
 8003ae2:	2307      	movs	r3, #7
 8003ae4:	e00e      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003ae6:	2308      	movs	r3, #8
 8003ae8:	e00c      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003aea:	2306      	movs	r3, #6
 8003aec:	e00a      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003aee:	2305      	movs	r3, #5
 8003af0:	e008      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003af2:	2304      	movs	r3, #4
 8003af4:	e006      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003af6:	2303      	movs	r3, #3
 8003af8:	e004      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003afa:	2302      	movs	r3, #2
 8003afc:	e002      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003afe:	2301      	movs	r3, #1
 8003b00:	e000      	b.n	8003b04 <HAL_GPIO_Init+0x228>
 8003b02:	2300      	movs	r3, #0
 8003b04:	69fa      	ldr	r2, [r7, #28]
 8003b06:	f002 0203 	and.w	r2, r2, #3
 8003b0a:	0092      	lsls	r2, r2, #2
 8003b0c:	4093      	lsls	r3, r2
 8003b0e:	69ba      	ldr	r2, [r7, #24]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003b14:	4934      	ldr	r1, [pc, #208]	; (8003be8 <HAL_GPIO_Init+0x30c>)
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	089b      	lsrs	r3, r3, #2
 8003b1a:	3302      	adds	r3, #2
 8003b1c:	69ba      	ldr	r2, [r7, #24]
 8003b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b22:	4b3a      	ldr	r3, [pc, #232]	; (8003c0c <HAL_GPIO_Init+0x330>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	43db      	mvns	r3, r3
 8003b2c:	69ba      	ldr	r2, [r7, #24]
 8003b2e:	4013      	ands	r3, r2
 8003b30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d003      	beq.n	8003b46 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b46:	4a31      	ldr	r2, [pc, #196]	; (8003c0c <HAL_GPIO_Init+0x330>)
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003b4c:	4b2f      	ldr	r3, [pc, #188]	; (8003c0c <HAL_GPIO_Init+0x330>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	43db      	mvns	r3, r3
 8003b56:	69ba      	ldr	r2, [r7, #24]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d003      	beq.n	8003b70 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003b68:	69ba      	ldr	r2, [r7, #24]
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b70:	4a26      	ldr	r2, [pc, #152]	; (8003c0c <HAL_GPIO_Init+0x330>)
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003b76:	4b25      	ldr	r3, [pc, #148]	; (8003c0c <HAL_GPIO_Init+0x330>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	43db      	mvns	r3, r3
 8003b80:	69ba      	ldr	r2, [r7, #24]
 8003b82:	4013      	ands	r3, r2
 8003b84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d003      	beq.n	8003b9a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b9a:	4a1c      	ldr	r2, [pc, #112]	; (8003c0c <HAL_GPIO_Init+0x330>)
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ba0:	4b1a      	ldr	r3, [pc, #104]	; (8003c0c <HAL_GPIO_Init+0x330>)
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	43db      	mvns	r3, r3
 8003baa:	69ba      	ldr	r2, [r7, #24]
 8003bac:	4013      	ands	r3, r2
 8003bae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d003      	beq.n	8003bc4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003bbc:	69ba      	ldr	r2, [r7, #24]
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003bc4:	4a11      	ldr	r2, [pc, #68]	; (8003c0c <HAL_GPIO_Init+0x330>)
 8003bc6:	69bb      	ldr	r3, [r7, #24]
 8003bc8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	3301      	adds	r3, #1
 8003bce:	61fb      	str	r3, [r7, #28]
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	2b0f      	cmp	r3, #15
 8003bd4:	f67f ae90 	bls.w	80038f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bd8:	bf00      	nop
 8003bda:	3724      	adds	r7, #36	; 0x24
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr
 8003be4:	40023800 	.word	0x40023800
 8003be8:	40013800 	.word	0x40013800
 8003bec:	40020000 	.word	0x40020000
 8003bf0:	40020400 	.word	0x40020400
 8003bf4:	40020800 	.word	0x40020800
 8003bf8:	40020c00 	.word	0x40020c00
 8003bfc:	40021000 	.word	0x40021000
 8003c00:	40021400 	.word	0x40021400
 8003c04:	40021800 	.word	0x40021800
 8003c08:	40021c00 	.word	0x40021c00
 8003c0c:	40013c00 	.word	0x40013c00

08003c10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	460b      	mov	r3, r1
 8003c1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	691a      	ldr	r2, [r3, #16]
 8003c20:	887b      	ldrh	r3, [r7, #2]
 8003c22:	4013      	ands	r3, r2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d002      	beq.n	8003c2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	73fb      	strb	r3, [r7, #15]
 8003c2c:	e001      	b.n	8003c32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3714      	adds	r7, #20
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	460b      	mov	r3, r1
 8003c4a:	807b      	strh	r3, [r7, #2]
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003c50:	787b      	ldrb	r3, [r7, #1]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d003      	beq.n	8003c5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c56:	887a      	ldrh	r2, [r7, #2]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003c5c:	e003      	b.n	8003c66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003c5e:	887b      	ldrh	r3, [r7, #2]
 8003c60:	041a      	lsls	r2, r3, #16
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	619a      	str	r2, [r3, #24]
}
 8003c66:	bf00      	nop
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr

08003c72 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
 8003c7a:	460b      	mov	r3, r1
 8003c7c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	695a      	ldr	r2, [r3, #20]
 8003c82:	887b      	ldrh	r3, [r7, #2]
 8003c84:	401a      	ands	r2, r3
 8003c86:	887b      	ldrh	r3, [r7, #2]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	d104      	bne.n	8003c96 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003c8c:	887b      	ldrh	r3, [r7, #2]
 8003c8e:	041a      	lsls	r2, r3, #16
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8003c94:	e002      	b.n	8003c9c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8003c96:	887a      	ldrh	r2, [r7, #2]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	619a      	str	r2, [r3, #24]
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	4603      	mov	r3, r0
 8003cb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003cb2:	4b08      	ldr	r3, [pc, #32]	; (8003cd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cb4:	695a      	ldr	r2, [r3, #20]
 8003cb6:	88fb      	ldrh	r3, [r7, #6]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d006      	beq.n	8003ccc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003cbe:	4a05      	ldr	r2, [pc, #20]	; (8003cd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003cc0:	88fb      	ldrh	r3, [r7, #6]
 8003cc2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003cc4:	88fb      	ldrh	r3, [r7, #6]
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f000 f806 	bl	8003cd8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ccc:	bf00      	nop
 8003cce:	3708      	adds	r7, #8
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}
 8003cd4:	40013c00 	.word	0x40013c00

08003cd8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	4603      	mov	r3, r0
 8003ce0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003ce2:	bf00      	nop
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
	...

08003cf0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b084      	sub	sp, #16
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d101      	bne.n	8003d02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e11f      	b.n	8003f42 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d106      	bne.n	8003d1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7fd ff9a 	bl	8001c50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2224      	movs	r2, #36	; 0x24
 8003d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f022 0201 	bic.w	r2, r2, #1
 8003d32:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d42:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d52:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d54:	f001 f974 	bl	8005040 <HAL_RCC_GetPCLK1Freq>
 8003d58:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	4a7b      	ldr	r2, [pc, #492]	; (8003f4c <HAL_I2C_Init+0x25c>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d807      	bhi.n	8003d74 <HAL_I2C_Init+0x84>
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	4a7a      	ldr	r2, [pc, #488]	; (8003f50 <HAL_I2C_Init+0x260>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	bf94      	ite	ls
 8003d6c:	2301      	movls	r3, #1
 8003d6e:	2300      	movhi	r3, #0
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	e006      	b.n	8003d82 <HAL_I2C_Init+0x92>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	4a77      	ldr	r2, [pc, #476]	; (8003f54 <HAL_I2C_Init+0x264>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	bf94      	ite	ls
 8003d7c:	2301      	movls	r3, #1
 8003d7e:	2300      	movhi	r3, #0
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d001      	beq.n	8003d8a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e0db      	b.n	8003f42 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	4a72      	ldr	r2, [pc, #456]	; (8003f58 <HAL_I2C_Init+0x268>)
 8003d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d92:	0c9b      	lsrs	r3, r3, #18
 8003d94:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68ba      	ldr	r2, [r7, #8]
 8003da6:	430a      	orrs	r2, r1
 8003da8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6a1b      	ldr	r3, [r3, #32]
 8003db0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	4a64      	ldr	r2, [pc, #400]	; (8003f4c <HAL_I2C_Init+0x25c>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d802      	bhi.n	8003dc4 <HAL_I2C_Init+0xd4>
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	e009      	b.n	8003dd8 <HAL_I2C_Init+0xe8>
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003dca:	fb02 f303 	mul.w	r3, r2, r3
 8003dce:	4a63      	ldr	r2, [pc, #396]	; (8003f5c <HAL_I2C_Init+0x26c>)
 8003dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd4:	099b      	lsrs	r3, r3, #6
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	6812      	ldr	r2, [r2, #0]
 8003ddc:	430b      	orrs	r3, r1
 8003dde:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	69db      	ldr	r3, [r3, #28]
 8003de6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003dea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	4956      	ldr	r1, [pc, #344]	; (8003f4c <HAL_I2C_Init+0x25c>)
 8003df4:	428b      	cmp	r3, r1
 8003df6:	d80d      	bhi.n	8003e14 <HAL_I2C_Init+0x124>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	1e59      	subs	r1, r3, #1
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	005b      	lsls	r3, r3, #1
 8003e02:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e06:	3301      	adds	r3, #1
 8003e08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e0c:	2b04      	cmp	r3, #4
 8003e0e:	bf38      	it	cc
 8003e10:	2304      	movcc	r3, #4
 8003e12:	e04f      	b.n	8003eb4 <HAL_I2C_Init+0x1c4>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d111      	bne.n	8003e40 <HAL_I2C_Init+0x150>
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	1e58      	subs	r0, r3, #1
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6859      	ldr	r1, [r3, #4]
 8003e24:	460b      	mov	r3, r1
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	440b      	add	r3, r1
 8003e2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e2e:	3301      	adds	r3, #1
 8003e30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	bf0c      	ite	eq
 8003e38:	2301      	moveq	r3, #1
 8003e3a:	2300      	movne	r3, #0
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	e012      	b.n	8003e66 <HAL_I2C_Init+0x176>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	1e58      	subs	r0, r3, #1
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6859      	ldr	r1, [r3, #4]
 8003e48:	460b      	mov	r3, r1
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	440b      	add	r3, r1
 8003e4e:	0099      	lsls	r1, r3, #2
 8003e50:	440b      	add	r3, r1
 8003e52:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e56:	3301      	adds	r3, #1
 8003e58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	bf0c      	ite	eq
 8003e60:	2301      	moveq	r3, #1
 8003e62:	2300      	movne	r3, #0
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <HAL_I2C_Init+0x17e>
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e022      	b.n	8003eb4 <HAL_I2C_Init+0x1c4>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d10e      	bne.n	8003e94 <HAL_I2C_Init+0x1a4>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	1e58      	subs	r0, r3, #1
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6859      	ldr	r1, [r3, #4]
 8003e7e:	460b      	mov	r3, r1
 8003e80:	005b      	lsls	r3, r3, #1
 8003e82:	440b      	add	r3, r1
 8003e84:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e88:	3301      	adds	r3, #1
 8003e8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e92:	e00f      	b.n	8003eb4 <HAL_I2C_Init+0x1c4>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	1e58      	subs	r0, r3, #1
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6859      	ldr	r1, [r3, #4]
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	0099      	lsls	r1, r3, #2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eaa:	3301      	adds	r3, #1
 8003eac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eb0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003eb4:	6879      	ldr	r1, [r7, #4]
 8003eb6:	6809      	ldr	r1, [r1, #0]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	69da      	ldr	r2, [r3, #28]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a1b      	ldr	r3, [r3, #32]
 8003ece:	431a      	orrs	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003ee2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	6911      	ldr	r1, [r2, #16]
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	68d2      	ldr	r2, [r2, #12]
 8003eee:	4311      	orrs	r1, r2
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	6812      	ldr	r2, [r2, #0]
 8003ef4:	430b      	orrs	r3, r1
 8003ef6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	695a      	ldr	r2, [r3, #20]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	699b      	ldr	r3, [r3, #24]
 8003f0a:	431a      	orrs	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	430a      	orrs	r2, r1
 8003f12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f042 0201 	orr.w	r2, r2, #1
 8003f22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3710      	adds	r7, #16
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	000186a0 	.word	0x000186a0
 8003f50:	001e847f 	.word	0x001e847f
 8003f54:	003d08ff 	.word	0x003d08ff
 8003f58:	431bde83 	.word	0x431bde83
 8003f5c:	10624dd3 	.word	0x10624dd3

08003f60 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b088      	sub	sp, #32
 8003f64:	af02      	add	r7, sp, #8
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	607a      	str	r2, [r7, #4]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	817b      	strh	r3, [r7, #10]
 8003f70:	4613      	mov	r3, r2
 8003f72:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f74:	f7ff f988 	bl	8003288 <HAL_GetTick>
 8003f78:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	2b20      	cmp	r3, #32
 8003f84:	f040 80e0 	bne.w	8004148 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	9300      	str	r3, [sp, #0]
 8003f8c:	2319      	movs	r3, #25
 8003f8e:	2201      	movs	r2, #1
 8003f90:	4970      	ldr	r1, [pc, #448]	; (8004154 <HAL_I2C_Master_Transmit+0x1f4>)
 8003f92:	68f8      	ldr	r0, [r7, #12]
 8003f94:	f000 fa92 	bl	80044bc <I2C_WaitOnFlagUntilTimeout>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	e0d3      	b.n	800414a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d101      	bne.n	8003fb0 <HAL_I2C_Master_Transmit+0x50>
 8003fac:	2302      	movs	r3, #2
 8003fae:	e0cc      	b.n	800414a <HAL_I2C_Master_Transmit+0x1ea>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d007      	beq.n	8003fd6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f042 0201 	orr.w	r2, r2, #1
 8003fd4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003fe4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2221      	movs	r2, #33	; 0x21
 8003fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2210      	movs	r2, #16
 8003ff2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	893a      	ldrh	r2, [r7, #8]
 8004006:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800400c:	b29a      	uxth	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	4a50      	ldr	r2, [pc, #320]	; (8004158 <HAL_I2C_Master_Transmit+0x1f8>)
 8004016:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004018:	8979      	ldrh	r1, [r7, #10]
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	6a3a      	ldr	r2, [r7, #32]
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f000 f9ca 	bl	80043b8 <I2C_MasterRequestWrite>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e08d      	b.n	800414a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800402e:	2300      	movs	r3, #0
 8004030:	613b      	str	r3, [r7, #16]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	695b      	ldr	r3, [r3, #20]
 8004038:	613b      	str	r3, [r7, #16]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	699b      	ldr	r3, [r3, #24]
 8004040:	613b      	str	r3, [r7, #16]
 8004042:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004044:	e066      	b.n	8004114 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	6a39      	ldr	r1, [r7, #32]
 800404a:	68f8      	ldr	r0, [r7, #12]
 800404c:	f000 fb0c 	bl	8004668 <I2C_WaitOnTXEFlagUntilTimeout>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00d      	beq.n	8004072 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405a:	2b04      	cmp	r3, #4
 800405c:	d107      	bne.n	800406e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800406c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e06b      	b.n	800414a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004076:	781a      	ldrb	r2, [r3, #0]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004082:	1c5a      	adds	r2, r3, #1
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800408c:	b29b      	uxth	r3, r3
 800408e:	3b01      	subs	r3, #1
 8004090:	b29a      	uxth	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800409a:	3b01      	subs	r3, #1
 800409c:	b29a      	uxth	r2, r3
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	f003 0304 	and.w	r3, r3, #4
 80040ac:	2b04      	cmp	r3, #4
 80040ae:	d11b      	bne.n	80040e8 <HAL_I2C_Master_Transmit+0x188>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d017      	beq.n	80040e8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040bc:	781a      	ldrb	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c8:	1c5a      	adds	r2, r3, #1
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	3b01      	subs	r3, #1
 80040d6:	b29a      	uxth	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040e0:	3b01      	subs	r3, #1
 80040e2:	b29a      	uxth	r2, r3
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040e8:	697a      	ldr	r2, [r7, #20]
 80040ea:	6a39      	ldr	r1, [r7, #32]
 80040ec:	68f8      	ldr	r0, [r7, #12]
 80040ee:	f000 fafc 	bl	80046ea <I2C_WaitOnBTFFlagUntilTimeout>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d00d      	beq.n	8004114 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fc:	2b04      	cmp	r3, #4
 80040fe:	d107      	bne.n	8004110 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800410e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	e01a      	b.n	800414a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004118:	2b00      	cmp	r3, #0
 800411a:	d194      	bne.n	8004046 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800412a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2220      	movs	r2, #32
 8004130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2200      	movs	r2, #0
 8004138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004144:	2300      	movs	r3, #0
 8004146:	e000      	b.n	800414a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004148:	2302      	movs	r3, #2
  }
}
 800414a:	4618      	mov	r0, r3
 800414c:	3718      	adds	r7, #24
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	00100002 	.word	0x00100002
 8004158:	ffff0000 	.word	0xffff0000

0800415c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b08a      	sub	sp, #40	; 0x28
 8004160:	af02      	add	r7, sp, #8
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	607a      	str	r2, [r7, #4]
 8004166:	603b      	str	r3, [r7, #0]
 8004168:	460b      	mov	r3, r1
 800416a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800416c:	f7ff f88c 	bl	8003288 <HAL_GetTick>
 8004170:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8004172:	2301      	movs	r3, #1
 8004174:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800417c:	b2db      	uxtb	r3, r3
 800417e:	2b20      	cmp	r3, #32
 8004180:	f040 8111 	bne.w	80043a6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	9300      	str	r3, [sp, #0]
 8004188:	2319      	movs	r3, #25
 800418a:	2201      	movs	r2, #1
 800418c:	4988      	ldr	r1, [pc, #544]	; (80043b0 <HAL_I2C_IsDeviceReady+0x254>)
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f000 f994 	bl	80044bc <I2C_WaitOnFlagUntilTimeout>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800419a:	2302      	movs	r3, #2
 800419c:	e104      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d101      	bne.n	80041ac <HAL_I2C_IsDeviceReady+0x50>
 80041a8:	2302      	movs	r3, #2
 80041aa:	e0fd      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0301 	and.w	r3, r3, #1
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d007      	beq.n	80041d2 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f042 0201 	orr.w	r2, r2, #1
 80041d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	681a      	ldr	r2, [r3, #0]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80041e0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2224      	movs	r2, #36	; 0x24
 80041e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2200      	movs	r2, #0
 80041ee:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	4a70      	ldr	r2, [pc, #448]	; (80043b4 <HAL_I2C_IsDeviceReady+0x258>)
 80041f4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004204:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	9300      	str	r3, [sp, #0]
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	2200      	movs	r2, #0
 800420e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	f000 f952 	bl	80044bc <I2C_WaitOnFlagUntilTimeout>
 8004218:	4603      	mov	r3, r0
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00d      	beq.n	800423a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004228:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800422c:	d103      	bne.n	8004236 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004234:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e0b6      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800423a:	897b      	ldrh	r3, [r7, #10]
 800423c:	b2db      	uxtb	r3, r3
 800423e:	461a      	mov	r2, r3
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004248:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800424a:	f7ff f81d 	bl	8003288 <HAL_GetTick>
 800424e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	f003 0302 	and.w	r3, r3, #2
 800425a:	2b02      	cmp	r3, #2
 800425c:	bf0c      	ite	eq
 800425e:	2301      	moveq	r3, #1
 8004260:	2300      	movne	r3, #0
 8004262:	b2db      	uxtb	r3, r3
 8004264:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	695b      	ldr	r3, [r3, #20]
 800426c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004274:	bf0c      	ite	eq
 8004276:	2301      	moveq	r3, #1
 8004278:	2300      	movne	r3, #0
 800427a:	b2db      	uxtb	r3, r3
 800427c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800427e:	e025      	b.n	80042cc <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004280:	f7ff f802 	bl	8003288 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	683a      	ldr	r2, [r7, #0]
 800428c:	429a      	cmp	r2, r3
 800428e:	d302      	bcc.n	8004296 <HAL_I2C_IsDeviceReady+0x13a>
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d103      	bne.n	800429e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	22a0      	movs	r2, #160	; 0xa0
 800429a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	695b      	ldr	r3, [r3, #20]
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	bf0c      	ite	eq
 80042ac:	2301      	moveq	r3, #1
 80042ae:	2300      	movne	r3, #0
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042c2:	bf0c      	ite	eq
 80042c4:	2301      	moveq	r3, #1
 80042c6:	2300      	movne	r3, #0
 80042c8:	b2db      	uxtb	r3, r3
 80042ca:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	2ba0      	cmp	r3, #160	; 0xa0
 80042d6:	d005      	beq.n	80042e4 <HAL_I2C_IsDeviceReady+0x188>
 80042d8:	7dfb      	ldrb	r3, [r7, #23]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d102      	bne.n	80042e4 <HAL_I2C_IsDeviceReady+0x188>
 80042de:	7dbb      	ldrb	r3, [r7, #22]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d0cd      	beq.n	8004280 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2220      	movs	r2, #32
 80042e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	695b      	ldr	r3, [r3, #20]
 80042f2:	f003 0302 	and.w	r3, r3, #2
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d129      	bne.n	800434e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004308:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800430a:	2300      	movs	r3, #0
 800430c:	613b      	str	r3, [r7, #16]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	613b      	str	r3, [r7, #16]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	699b      	ldr	r3, [r3, #24]
 800431c:	613b      	str	r3, [r7, #16]
 800431e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	9300      	str	r3, [sp, #0]
 8004324:	2319      	movs	r3, #25
 8004326:	2201      	movs	r2, #1
 8004328:	4921      	ldr	r1, [pc, #132]	; (80043b0 <HAL_I2C_IsDeviceReady+0x254>)
 800432a:	68f8      	ldr	r0, [r7, #12]
 800432c:	f000 f8c6 	bl	80044bc <I2C_WaitOnFlagUntilTimeout>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d001      	beq.n	800433a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e036      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2220      	movs	r2, #32
 800433e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800434a:	2300      	movs	r3, #0
 800434c:	e02c      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800435c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004366:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	9300      	str	r3, [sp, #0]
 800436c:	2319      	movs	r3, #25
 800436e:	2201      	movs	r2, #1
 8004370:	490f      	ldr	r1, [pc, #60]	; (80043b0 <HAL_I2C_IsDeviceReady+0x254>)
 8004372:	68f8      	ldr	r0, [r7, #12]
 8004374:	f000 f8a2 	bl	80044bc <I2C_WaitOnFlagUntilTimeout>
 8004378:	4603      	mov	r3, r0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d001      	beq.n	8004382 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e012      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	3301      	adds	r3, #1
 8004386:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004388:	69ba      	ldr	r2, [r7, #24]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	429a      	cmp	r2, r3
 800438e:	f4ff af32 	bcc.w	80041f6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2220      	movs	r2, #32
 8004396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2200      	movs	r2, #0
 800439e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e000      	b.n	80043a8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80043a6:	2302      	movs	r3, #2
  }
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3720      	adds	r7, #32
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	00100002 	.word	0x00100002
 80043b4:	ffff0000 	.word	0xffff0000

080043b8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b088      	sub	sp, #32
 80043bc:	af02      	add	r7, sp, #8
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	607a      	str	r2, [r7, #4]
 80043c2:	603b      	str	r3, [r7, #0]
 80043c4:	460b      	mov	r3, r1
 80043c6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043cc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	2b08      	cmp	r3, #8
 80043d2:	d006      	beq.n	80043e2 <I2C_MasterRequestWrite+0x2a>
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d003      	beq.n	80043e2 <I2C_MasterRequestWrite+0x2a>
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80043e0:	d108      	bne.n	80043f4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043f0:	601a      	str	r2, [r3, #0]
 80043f2:	e00b      	b.n	800440c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043f8:	2b12      	cmp	r3, #18
 80043fa:	d107      	bne.n	800440c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800440a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	9300      	str	r3, [sp, #0]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004418:	68f8      	ldr	r0, [r7, #12]
 800441a:	f000 f84f 	bl	80044bc <I2C_WaitOnFlagUntilTimeout>
 800441e:	4603      	mov	r3, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d00d      	beq.n	8004440 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800442e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004432:	d103      	bne.n	800443c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f44f 7200 	mov.w	r2, #512	; 0x200
 800443a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e035      	b.n	80044ac <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	691b      	ldr	r3, [r3, #16]
 8004444:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004448:	d108      	bne.n	800445c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800444a:	897b      	ldrh	r3, [r7, #10]
 800444c:	b2db      	uxtb	r3, r3
 800444e:	461a      	mov	r2, r3
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004458:	611a      	str	r2, [r3, #16]
 800445a:	e01b      	b.n	8004494 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800445c:	897b      	ldrh	r3, [r7, #10]
 800445e:	11db      	asrs	r3, r3, #7
 8004460:	b2db      	uxtb	r3, r3
 8004462:	f003 0306 	and.w	r3, r3, #6
 8004466:	b2db      	uxtb	r3, r3
 8004468:	f063 030f 	orn	r3, r3, #15
 800446c:	b2da      	uxtb	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	490e      	ldr	r1, [pc, #56]	; (80044b4 <I2C_MasterRequestWrite+0xfc>)
 800447a:	68f8      	ldr	r0, [r7, #12]
 800447c:	f000 f875 	bl	800456a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e010      	b.n	80044ac <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800448a:	897b      	ldrh	r3, [r7, #10]
 800448c:	b2da      	uxtb	r2, r3
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	4907      	ldr	r1, [pc, #28]	; (80044b8 <I2C_MasterRequestWrite+0x100>)
 800449a:	68f8      	ldr	r0, [r7, #12]
 800449c:	f000 f865 	bl	800456a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044a0:	4603      	mov	r3, r0
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d001      	beq.n	80044aa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e000      	b.n	80044ac <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80044aa:	2300      	movs	r3, #0
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3718      	adds	r7, #24
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	00010008 	.word	0x00010008
 80044b8:	00010002 	.word	0x00010002

080044bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	603b      	str	r3, [r7, #0]
 80044c8:	4613      	mov	r3, r2
 80044ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044cc:	e025      	b.n	800451a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044d4:	d021      	beq.n	800451a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044d6:	f7fe fed7 	bl	8003288 <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	69bb      	ldr	r3, [r7, #24]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	683a      	ldr	r2, [r7, #0]
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d302      	bcc.n	80044ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d116      	bne.n	800451a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2220      	movs	r2, #32
 80044f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004506:	f043 0220 	orr.w	r2, r3, #32
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e023      	b.n	8004562 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	0c1b      	lsrs	r3, r3, #16
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b01      	cmp	r3, #1
 8004522:	d10d      	bne.n	8004540 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	695b      	ldr	r3, [r3, #20]
 800452a:	43da      	mvns	r2, r3
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	4013      	ands	r3, r2
 8004530:	b29b      	uxth	r3, r3
 8004532:	2b00      	cmp	r3, #0
 8004534:	bf0c      	ite	eq
 8004536:	2301      	moveq	r3, #1
 8004538:	2300      	movne	r3, #0
 800453a:	b2db      	uxtb	r3, r3
 800453c:	461a      	mov	r2, r3
 800453e:	e00c      	b.n	800455a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	43da      	mvns	r2, r3
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	4013      	ands	r3, r2
 800454c:	b29b      	uxth	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	bf0c      	ite	eq
 8004552:	2301      	moveq	r3, #1
 8004554:	2300      	movne	r3, #0
 8004556:	b2db      	uxtb	r3, r3
 8004558:	461a      	mov	r2, r3
 800455a:	79fb      	ldrb	r3, [r7, #7]
 800455c:	429a      	cmp	r2, r3
 800455e:	d0b6      	beq.n	80044ce <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3710      	adds	r7, #16
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b084      	sub	sp, #16
 800456e:	af00      	add	r7, sp, #0
 8004570:	60f8      	str	r0, [r7, #12]
 8004572:	60b9      	str	r1, [r7, #8]
 8004574:	607a      	str	r2, [r7, #4]
 8004576:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004578:	e051      	b.n	800461e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	695b      	ldr	r3, [r3, #20]
 8004580:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004584:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004588:	d123      	bne.n	80045d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004598:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80045a2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2220      	movs	r2, #32
 80045ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045be:	f043 0204 	orr.w	r2, r3, #4
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e046      	b.n	8004660 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d8:	d021      	beq.n	800461e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045da:	f7fe fe55 	bl	8003288 <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	1ad3      	subs	r3, r2, r3
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d302      	bcc.n	80045f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d116      	bne.n	800461e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2220      	movs	r2, #32
 80045fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460a:	f043 0220 	orr.w	r2, r3, #32
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e020      	b.n	8004660 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	0c1b      	lsrs	r3, r3, #16
 8004622:	b2db      	uxtb	r3, r3
 8004624:	2b01      	cmp	r3, #1
 8004626:	d10c      	bne.n	8004642 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	43da      	mvns	r2, r3
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	4013      	ands	r3, r2
 8004634:	b29b      	uxth	r3, r3
 8004636:	2b00      	cmp	r3, #0
 8004638:	bf14      	ite	ne
 800463a:	2301      	movne	r3, #1
 800463c:	2300      	moveq	r3, #0
 800463e:	b2db      	uxtb	r3, r3
 8004640:	e00b      	b.n	800465a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	699b      	ldr	r3, [r3, #24]
 8004648:	43da      	mvns	r2, r3
 800464a:	68bb      	ldr	r3, [r7, #8]
 800464c:	4013      	ands	r3, r2
 800464e:	b29b      	uxth	r3, r3
 8004650:	2b00      	cmp	r3, #0
 8004652:	bf14      	ite	ne
 8004654:	2301      	movne	r3, #1
 8004656:	2300      	moveq	r3, #0
 8004658:	b2db      	uxtb	r3, r3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d18d      	bne.n	800457a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800465e:	2300      	movs	r3, #0
}
 8004660:	4618      	mov	r0, r3
 8004662:	3710      	adds	r7, #16
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}

08004668 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	60f8      	str	r0, [r7, #12]
 8004670:	60b9      	str	r1, [r7, #8]
 8004672:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004674:	e02d      	b.n	80046d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 f878 	bl	800476c <I2C_IsAcknowledgeFailed>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d001      	beq.n	8004686 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e02d      	b.n	80046e2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800468c:	d021      	beq.n	80046d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800468e:	f7fe fdfb 	bl	8003288 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	68ba      	ldr	r2, [r7, #8]
 800469a:	429a      	cmp	r2, r3
 800469c:	d302      	bcc.n	80046a4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d116      	bne.n	80046d2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2220      	movs	r2, #32
 80046ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046be:	f043 0220 	orr.w	r2, r3, #32
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e007      	b.n	80046e2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	695b      	ldr	r3, [r3, #20]
 80046d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046dc:	2b80      	cmp	r3, #128	; 0x80
 80046de:	d1ca      	bne.n	8004676 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}

080046ea <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b084      	sub	sp, #16
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	60f8      	str	r0, [r7, #12]
 80046f2:	60b9      	str	r1, [r7, #8]
 80046f4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046f6:	e02d      	b.n	8004754 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80046f8:	68f8      	ldr	r0, [r7, #12]
 80046fa:	f000 f837 	bl	800476c <I2C_IsAcknowledgeFailed>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d001      	beq.n	8004708 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e02d      	b.n	8004764 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800470e:	d021      	beq.n	8004754 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004710:	f7fe fdba 	bl	8003288 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	68ba      	ldr	r2, [r7, #8]
 800471c:	429a      	cmp	r2, r3
 800471e:	d302      	bcc.n	8004726 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d116      	bne.n	8004754 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004740:	f043 0220 	orr.w	r2, r3, #32
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e007      	b.n	8004764 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	695b      	ldr	r3, [r3, #20]
 800475a:	f003 0304 	and.w	r3, r3, #4
 800475e:	2b04      	cmp	r3, #4
 8004760:	d1ca      	bne.n	80046f8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800477e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004782:	d11b      	bne.n	80047bc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800478c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2220      	movs	r2, #32
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a8:	f043 0204 	orr.w	r2, r3, #4
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e000      	b.n	80047be <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	370c      	adds	r7, #12
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr
	...

080047cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b086      	sub	sp, #24
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d101      	bne.n	80047de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e25b      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f003 0301 	and.w	r3, r3, #1
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d075      	beq.n	80048d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047ea:	4ba3      	ldr	r3, [pc, #652]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 030c 	and.w	r3, r3, #12
 80047f2:	2b04      	cmp	r3, #4
 80047f4:	d00c      	beq.n	8004810 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80047f6:	4ba0      	ldr	r3, [pc, #640]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80047fe:	2b08      	cmp	r3, #8
 8004800:	d112      	bne.n	8004828 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004802:	4b9d      	ldr	r3, [pc, #628]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800480a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800480e:	d10b      	bne.n	8004828 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004810:	4b99      	ldr	r3, [pc, #612]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004818:	2b00      	cmp	r3, #0
 800481a:	d05b      	beq.n	80048d4 <HAL_RCC_OscConfig+0x108>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d157      	bne.n	80048d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004824:	2301      	movs	r3, #1
 8004826:	e236      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004830:	d106      	bne.n	8004840 <HAL_RCC_OscConfig+0x74>
 8004832:	4b91      	ldr	r3, [pc, #580]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a90      	ldr	r2, [pc, #576]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004838:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800483c:	6013      	str	r3, [r2, #0]
 800483e:	e01d      	b.n	800487c <HAL_RCC_OscConfig+0xb0>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004848:	d10c      	bne.n	8004864 <HAL_RCC_OscConfig+0x98>
 800484a:	4b8b      	ldr	r3, [pc, #556]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a8a      	ldr	r2, [pc, #552]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004850:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004854:	6013      	str	r3, [r2, #0]
 8004856:	4b88      	ldr	r3, [pc, #544]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a87      	ldr	r2, [pc, #540]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 800485c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004860:	6013      	str	r3, [r2, #0]
 8004862:	e00b      	b.n	800487c <HAL_RCC_OscConfig+0xb0>
 8004864:	4b84      	ldr	r3, [pc, #528]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a83      	ldr	r2, [pc, #524]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 800486a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800486e:	6013      	str	r3, [r2, #0]
 8004870:	4b81      	ldr	r3, [pc, #516]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a80      	ldr	r2, [pc, #512]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004876:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800487a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d013      	beq.n	80048ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004884:	f7fe fd00 	bl	8003288 <HAL_GetTick>
 8004888:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800488a:	e008      	b.n	800489e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800488c:	f7fe fcfc 	bl	8003288 <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	2b64      	cmp	r3, #100	; 0x64
 8004898:	d901      	bls.n	800489e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e1fb      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800489e:	4b76      	ldr	r3, [pc, #472]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d0f0      	beq.n	800488c <HAL_RCC_OscConfig+0xc0>
 80048aa:	e014      	b.n	80048d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048ac:	f7fe fcec 	bl	8003288 <HAL_GetTick>
 80048b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048b2:	e008      	b.n	80048c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048b4:	f7fe fce8 	bl	8003288 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	2b64      	cmp	r3, #100	; 0x64
 80048c0:	d901      	bls.n	80048c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e1e7      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80048c6:	4b6c      	ldr	r3, [pc, #432]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d1f0      	bne.n	80048b4 <HAL_RCC_OscConfig+0xe8>
 80048d2:	e000      	b.n	80048d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 0302 	and.w	r3, r3, #2
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d063      	beq.n	80049aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048e2:	4b65      	ldr	r3, [pc, #404]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f003 030c 	and.w	r3, r3, #12
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00b      	beq.n	8004906 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048ee:	4b62      	ldr	r3, [pc, #392]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80048f6:	2b08      	cmp	r3, #8
 80048f8:	d11c      	bne.n	8004934 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80048fa:	4b5f      	ldr	r3, [pc, #380]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d116      	bne.n	8004934 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004906:	4b5c      	ldr	r3, [pc, #368]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 0302 	and.w	r3, r3, #2
 800490e:	2b00      	cmp	r3, #0
 8004910:	d005      	beq.n	800491e <HAL_RCC_OscConfig+0x152>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d001      	beq.n	800491e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e1bb      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800491e:	4b56      	ldr	r3, [pc, #344]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	00db      	lsls	r3, r3, #3
 800492c:	4952      	ldr	r1, [pc, #328]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 800492e:	4313      	orrs	r3, r2
 8004930:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004932:	e03a      	b.n	80049aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d020      	beq.n	800497e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800493c:	4b4f      	ldr	r3, [pc, #316]	; (8004a7c <HAL_RCC_OscConfig+0x2b0>)
 800493e:	2201      	movs	r2, #1
 8004940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004942:	f7fe fca1 	bl	8003288 <HAL_GetTick>
 8004946:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004948:	e008      	b.n	800495c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800494a:	f7fe fc9d 	bl	8003288 <HAL_GetTick>
 800494e:	4602      	mov	r2, r0
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	2b02      	cmp	r3, #2
 8004956:	d901      	bls.n	800495c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004958:	2303      	movs	r3, #3
 800495a:	e19c      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800495c:	4b46      	ldr	r3, [pc, #280]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0302 	and.w	r3, r3, #2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d0f0      	beq.n	800494a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004968:	4b43      	ldr	r3, [pc, #268]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	691b      	ldr	r3, [r3, #16]
 8004974:	00db      	lsls	r3, r3, #3
 8004976:	4940      	ldr	r1, [pc, #256]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004978:	4313      	orrs	r3, r2
 800497a:	600b      	str	r3, [r1, #0]
 800497c:	e015      	b.n	80049aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800497e:	4b3f      	ldr	r3, [pc, #252]	; (8004a7c <HAL_RCC_OscConfig+0x2b0>)
 8004980:	2200      	movs	r2, #0
 8004982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004984:	f7fe fc80 	bl	8003288 <HAL_GetTick>
 8004988:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800498a:	e008      	b.n	800499e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800498c:	f7fe fc7c 	bl	8003288 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	2b02      	cmp	r3, #2
 8004998:	d901      	bls.n	800499e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e17b      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800499e:	4b36      	ldr	r3, [pc, #216]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1f0      	bne.n	800498c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f003 0308 	and.w	r3, r3, #8
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d030      	beq.n	8004a18 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d016      	beq.n	80049ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80049be:	4b30      	ldr	r3, [pc, #192]	; (8004a80 <HAL_RCC_OscConfig+0x2b4>)
 80049c0:	2201      	movs	r2, #1
 80049c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049c4:	f7fe fc60 	bl	8003288 <HAL_GetTick>
 80049c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049ca:	e008      	b.n	80049de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049cc:	f7fe fc5c 	bl	8003288 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d901      	bls.n	80049de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e15b      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80049de:	4b26      	ldr	r3, [pc, #152]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 80049e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d0f0      	beq.n	80049cc <HAL_RCC_OscConfig+0x200>
 80049ea:	e015      	b.n	8004a18 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80049ec:	4b24      	ldr	r3, [pc, #144]	; (8004a80 <HAL_RCC_OscConfig+0x2b4>)
 80049ee:	2200      	movs	r2, #0
 80049f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049f2:	f7fe fc49 	bl	8003288 <HAL_GetTick>
 80049f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80049f8:	e008      	b.n	8004a0c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80049fa:	f7fe fc45 	bl	8003288 <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	2b02      	cmp	r3, #2
 8004a06:	d901      	bls.n	8004a0c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e144      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a0c:	4b1a      	ldr	r3, [pc, #104]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004a0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a10:	f003 0302 	and.w	r3, r3, #2
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1f0      	bne.n	80049fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0304 	and.w	r3, r3, #4
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f000 80a0 	beq.w	8004b66 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004a26:	2300      	movs	r3, #0
 8004a28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004a2a:	4b13      	ldr	r3, [pc, #76]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d10f      	bne.n	8004a56 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a36:	2300      	movs	r3, #0
 8004a38:	60bb      	str	r3, [r7, #8]
 8004a3a:	4b0f      	ldr	r3, [pc, #60]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3e:	4a0e      	ldr	r2, [pc, #56]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a44:	6413      	str	r3, [r2, #64]	; 0x40
 8004a46:	4b0c      	ldr	r3, [pc, #48]	; (8004a78 <HAL_RCC_OscConfig+0x2ac>)
 8004a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a4e:	60bb      	str	r3, [r7, #8]
 8004a50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a52:	2301      	movs	r3, #1
 8004a54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a56:	4b0b      	ldr	r3, [pc, #44]	; (8004a84 <HAL_RCC_OscConfig+0x2b8>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d121      	bne.n	8004aa6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004a62:	4b08      	ldr	r3, [pc, #32]	; (8004a84 <HAL_RCC_OscConfig+0x2b8>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a07      	ldr	r2, [pc, #28]	; (8004a84 <HAL_RCC_OscConfig+0x2b8>)
 8004a68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004a6e:	f7fe fc0b 	bl	8003288 <HAL_GetTick>
 8004a72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a74:	e011      	b.n	8004a9a <HAL_RCC_OscConfig+0x2ce>
 8004a76:	bf00      	nop
 8004a78:	40023800 	.word	0x40023800
 8004a7c:	42470000 	.word	0x42470000
 8004a80:	42470e80 	.word	0x42470e80
 8004a84:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a88:	f7fe fbfe 	bl	8003288 <HAL_GetTick>
 8004a8c:	4602      	mov	r2, r0
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d901      	bls.n	8004a9a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e0fd      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004a9a:	4b81      	ldr	r3, [pc, #516]	; (8004ca0 <HAL_RCC_OscConfig+0x4d4>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d0f0      	beq.n	8004a88 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d106      	bne.n	8004abc <HAL_RCC_OscConfig+0x2f0>
 8004aae:	4b7d      	ldr	r3, [pc, #500]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004ab0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ab2:	4a7c      	ldr	r2, [pc, #496]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004ab4:	f043 0301 	orr.w	r3, r3, #1
 8004ab8:	6713      	str	r3, [r2, #112]	; 0x70
 8004aba:	e01c      	b.n	8004af6 <HAL_RCC_OscConfig+0x32a>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	689b      	ldr	r3, [r3, #8]
 8004ac0:	2b05      	cmp	r3, #5
 8004ac2:	d10c      	bne.n	8004ade <HAL_RCC_OscConfig+0x312>
 8004ac4:	4b77      	ldr	r3, [pc, #476]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004ac6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ac8:	4a76      	ldr	r2, [pc, #472]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004aca:	f043 0304 	orr.w	r3, r3, #4
 8004ace:	6713      	str	r3, [r2, #112]	; 0x70
 8004ad0:	4b74      	ldr	r3, [pc, #464]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004ad2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ad4:	4a73      	ldr	r2, [pc, #460]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004ad6:	f043 0301 	orr.w	r3, r3, #1
 8004ada:	6713      	str	r3, [r2, #112]	; 0x70
 8004adc:	e00b      	b.n	8004af6 <HAL_RCC_OscConfig+0x32a>
 8004ade:	4b71      	ldr	r3, [pc, #452]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ae2:	4a70      	ldr	r2, [pc, #448]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004ae4:	f023 0301 	bic.w	r3, r3, #1
 8004ae8:	6713      	str	r3, [r2, #112]	; 0x70
 8004aea:	4b6e      	ldr	r3, [pc, #440]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aee:	4a6d      	ldr	r2, [pc, #436]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004af0:	f023 0304 	bic.w	r3, r3, #4
 8004af4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d015      	beq.n	8004b2a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004afe:	f7fe fbc3 	bl	8003288 <HAL_GetTick>
 8004b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b04:	e00a      	b.n	8004b1c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b06:	f7fe fbbf 	bl	8003288 <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d901      	bls.n	8004b1c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004b18:	2303      	movs	r3, #3
 8004b1a:	e0bc      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b1c:	4b61      	ldr	r3, [pc, #388]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b20:	f003 0302 	and.w	r3, r3, #2
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d0ee      	beq.n	8004b06 <HAL_RCC_OscConfig+0x33a>
 8004b28:	e014      	b.n	8004b54 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b2a:	f7fe fbad 	bl	8003288 <HAL_GetTick>
 8004b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b30:	e00a      	b.n	8004b48 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b32:	f7fe fba9 	bl	8003288 <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d901      	bls.n	8004b48 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004b44:	2303      	movs	r3, #3
 8004b46:	e0a6      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004b48:	4b56      	ldr	r3, [pc, #344]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004b4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b4c:	f003 0302 	and.w	r3, r3, #2
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d1ee      	bne.n	8004b32 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b54:	7dfb      	ldrb	r3, [r7, #23]
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d105      	bne.n	8004b66 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b5a:	4b52      	ldr	r3, [pc, #328]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b5e:	4a51      	ldr	r2, [pc, #324]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004b60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b64:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	f000 8092 	beq.w	8004c94 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004b70:	4b4c      	ldr	r3, [pc, #304]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	f003 030c 	and.w	r3, r3, #12
 8004b78:	2b08      	cmp	r3, #8
 8004b7a:	d05c      	beq.n	8004c36 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	699b      	ldr	r3, [r3, #24]
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d141      	bne.n	8004c08 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b84:	4b48      	ldr	r3, [pc, #288]	; (8004ca8 <HAL_RCC_OscConfig+0x4dc>)
 8004b86:	2200      	movs	r2, #0
 8004b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b8a:	f7fe fb7d 	bl	8003288 <HAL_GetTick>
 8004b8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b90:	e008      	b.n	8004ba4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b92:	f7fe fb79 	bl	8003288 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	2b02      	cmp	r3, #2
 8004b9e:	d901      	bls.n	8004ba4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004ba0:	2303      	movs	r3, #3
 8004ba2:	e078      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ba4:	4b3f      	ldr	r3, [pc, #252]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d1f0      	bne.n	8004b92 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	69da      	ldr	r2, [r3, #28]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6a1b      	ldr	r3, [r3, #32]
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bbe:	019b      	lsls	r3, r3, #6
 8004bc0:	431a      	orrs	r2, r3
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bc6:	085b      	lsrs	r3, r3, #1
 8004bc8:	3b01      	subs	r3, #1
 8004bca:	041b      	lsls	r3, r3, #16
 8004bcc:	431a      	orrs	r2, r3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd2:	061b      	lsls	r3, r3, #24
 8004bd4:	4933      	ldr	r1, [pc, #204]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bda:	4b33      	ldr	r3, [pc, #204]	; (8004ca8 <HAL_RCC_OscConfig+0x4dc>)
 8004bdc:	2201      	movs	r2, #1
 8004bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004be0:	f7fe fb52 	bl	8003288 <HAL_GetTick>
 8004be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004be6:	e008      	b.n	8004bfa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004be8:	f7fe fb4e 	bl	8003288 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d901      	bls.n	8004bfa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e04d      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bfa:	4b2a      	ldr	r3, [pc, #168]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d0f0      	beq.n	8004be8 <HAL_RCC_OscConfig+0x41c>
 8004c06:	e045      	b.n	8004c94 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c08:	4b27      	ldr	r3, [pc, #156]	; (8004ca8 <HAL_RCC_OscConfig+0x4dc>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c0e:	f7fe fb3b 	bl	8003288 <HAL_GetTick>
 8004c12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c14:	e008      	b.n	8004c28 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c16:	f7fe fb37 	bl	8003288 <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	693b      	ldr	r3, [r7, #16]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d901      	bls.n	8004c28 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004c24:	2303      	movs	r3, #3
 8004c26:	e036      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c28:	4b1e      	ldr	r3, [pc, #120]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d1f0      	bne.n	8004c16 <HAL_RCC_OscConfig+0x44a>
 8004c34:	e02e      	b.n	8004c94 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d101      	bne.n	8004c42 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e029      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004c42:	4b18      	ldr	r3, [pc, #96]	; (8004ca4 <HAL_RCC_OscConfig+0x4d8>)
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	69db      	ldr	r3, [r3, #28]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d11c      	bne.n	8004c90 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d115      	bne.n	8004c90 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d10d      	bne.n	8004c90 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d106      	bne.n	8004c90 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d001      	beq.n	8004c94 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e000      	b.n	8004c96 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004c94:	2300      	movs	r3, #0
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3718      	adds	r7, #24
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bd80      	pop	{r7, pc}
 8004c9e:	bf00      	nop
 8004ca0:	40007000 	.word	0x40007000
 8004ca4:	40023800 	.word	0x40023800
 8004ca8:	42470060 	.word	0x42470060

08004cac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b084      	sub	sp, #16
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d101      	bne.n	8004cc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e0cc      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cc0:	4b68      	ldr	r3, [pc, #416]	; (8004e64 <HAL_RCC_ClockConfig+0x1b8>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 030f 	and.w	r3, r3, #15
 8004cc8:	683a      	ldr	r2, [r7, #0]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	d90c      	bls.n	8004ce8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cce:	4b65      	ldr	r3, [pc, #404]	; (8004e64 <HAL_RCC_ClockConfig+0x1b8>)
 8004cd0:	683a      	ldr	r2, [r7, #0]
 8004cd2:	b2d2      	uxtb	r2, r2
 8004cd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cd6:	4b63      	ldr	r3, [pc, #396]	; (8004e64 <HAL_RCC_ClockConfig+0x1b8>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	429a      	cmp	r2, r3
 8004ce2:	d001      	beq.n	8004ce8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e0b8      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d020      	beq.n	8004d36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0304 	and.w	r3, r3, #4
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d005      	beq.n	8004d0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d00:	4b59      	ldr	r3, [pc, #356]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	4a58      	ldr	r2, [pc, #352]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004d0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 0308 	and.w	r3, r3, #8
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d005      	beq.n	8004d24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d18:	4b53      	ldr	r3, [pc, #332]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	4a52      	ldr	r2, [pc, #328]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004d22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d24:	4b50      	ldr	r3, [pc, #320]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	494d      	ldr	r1, [pc, #308]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d32:	4313      	orrs	r3, r2
 8004d34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0301 	and.w	r3, r3, #1
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d044      	beq.n	8004dcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d107      	bne.n	8004d5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d4a:	4b47      	ldr	r3, [pc, #284]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d119      	bne.n	8004d8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e07f      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d003      	beq.n	8004d6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d66:	2b03      	cmp	r3, #3
 8004d68:	d107      	bne.n	8004d7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d6a:	4b3f      	ldr	r3, [pc, #252]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d109      	bne.n	8004d8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e06f      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d7a:	4b3b      	ldr	r3, [pc, #236]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d101      	bne.n	8004d8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e067      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d8a:	4b37      	ldr	r3, [pc, #220]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f023 0203 	bic.w	r2, r3, #3
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	4934      	ldr	r1, [pc, #208]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d9c:	f7fe fa74 	bl	8003288 <HAL_GetTick>
 8004da0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004da2:	e00a      	b.n	8004dba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004da4:	f7fe fa70 	bl	8003288 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	f241 3288 	movw	r2, #5000	; 0x1388
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d901      	bls.n	8004dba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e04f      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dba:	4b2b      	ldr	r3, [pc, #172]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f003 020c 	and.w	r2, r3, #12
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d1eb      	bne.n	8004da4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dcc:	4b25      	ldr	r3, [pc, #148]	; (8004e64 <HAL_RCC_ClockConfig+0x1b8>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 030f 	and.w	r3, r3, #15
 8004dd4:	683a      	ldr	r2, [r7, #0]
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d20c      	bcs.n	8004df4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dda:	4b22      	ldr	r3, [pc, #136]	; (8004e64 <HAL_RCC_ClockConfig+0x1b8>)
 8004ddc:	683a      	ldr	r2, [r7, #0]
 8004dde:	b2d2      	uxtb	r2, r2
 8004de0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004de2:	4b20      	ldr	r3, [pc, #128]	; (8004e64 <HAL_RCC_ClockConfig+0x1b8>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 030f 	and.w	r3, r3, #15
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d001      	beq.n	8004df4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	e032      	b.n	8004e5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0304 	and.w	r3, r3, #4
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d008      	beq.n	8004e12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e00:	4b19      	ldr	r3, [pc, #100]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	4916      	ldr	r1, [pc, #88]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0e:	4313      	orrs	r3, r2
 8004e10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0308 	and.w	r3, r3, #8
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d009      	beq.n	8004e32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e1e:	4b12      	ldr	r3, [pc, #72]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	691b      	ldr	r3, [r3, #16]
 8004e2a:	00db      	lsls	r3, r3, #3
 8004e2c:	490e      	ldr	r1, [pc, #56]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e32:	f000 f821 	bl	8004e78 <HAL_RCC_GetSysClockFreq>
 8004e36:	4601      	mov	r1, r0
 8004e38:	4b0b      	ldr	r3, [pc, #44]	; (8004e68 <HAL_RCC_ClockConfig+0x1bc>)
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	091b      	lsrs	r3, r3, #4
 8004e3e:	f003 030f 	and.w	r3, r3, #15
 8004e42:	4a0a      	ldr	r2, [pc, #40]	; (8004e6c <HAL_RCC_ClockConfig+0x1c0>)
 8004e44:	5cd3      	ldrb	r3, [r2, r3]
 8004e46:	fa21 f303 	lsr.w	r3, r1, r3
 8004e4a:	4a09      	ldr	r2, [pc, #36]	; (8004e70 <HAL_RCC_ClockConfig+0x1c4>)
 8004e4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e4e:	4b09      	ldr	r3, [pc, #36]	; (8004e74 <HAL_RCC_ClockConfig+0x1c8>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7fe f9d4 	bl	8003200 <HAL_InitTick>

  return HAL_OK;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	40023c00 	.word	0x40023c00
 8004e68:	40023800 	.word	0x40023800
 8004e6c:	0800a960 	.word	0x0800a960
 8004e70:	20000068 	.word	0x20000068
 8004e74:	2000006c 	.word	0x2000006c

08004e78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e7a:	b085      	sub	sp, #20
 8004e7c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	607b      	str	r3, [r7, #4]
 8004e82:	2300      	movs	r3, #0
 8004e84:	60fb      	str	r3, [r7, #12]
 8004e86:	2300      	movs	r3, #0
 8004e88:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e8e:	4b63      	ldr	r3, [pc, #396]	; (800501c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	f003 030c 	and.w	r3, r3, #12
 8004e96:	2b04      	cmp	r3, #4
 8004e98:	d007      	beq.n	8004eaa <HAL_RCC_GetSysClockFreq+0x32>
 8004e9a:	2b08      	cmp	r3, #8
 8004e9c:	d008      	beq.n	8004eb0 <HAL_RCC_GetSysClockFreq+0x38>
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	f040 80b4 	bne.w	800500c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ea4:	4b5e      	ldr	r3, [pc, #376]	; (8005020 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004ea6:	60bb      	str	r3, [r7, #8]
       break;
 8004ea8:	e0b3      	b.n	8005012 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004eaa:	4b5e      	ldr	r3, [pc, #376]	; (8005024 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004eac:	60bb      	str	r3, [r7, #8]
      break;
 8004eae:	e0b0      	b.n	8005012 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004eb0:	4b5a      	ldr	r3, [pc, #360]	; (800501c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004eb8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004eba:	4b58      	ldr	r3, [pc, #352]	; (800501c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d04a      	beq.n	8004f5c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ec6:	4b55      	ldr	r3, [pc, #340]	; (800501c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	099b      	lsrs	r3, r3, #6
 8004ecc:	f04f 0400 	mov.w	r4, #0
 8004ed0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004ed4:	f04f 0200 	mov.w	r2, #0
 8004ed8:	ea03 0501 	and.w	r5, r3, r1
 8004edc:	ea04 0602 	and.w	r6, r4, r2
 8004ee0:	4629      	mov	r1, r5
 8004ee2:	4632      	mov	r2, r6
 8004ee4:	f04f 0300 	mov.w	r3, #0
 8004ee8:	f04f 0400 	mov.w	r4, #0
 8004eec:	0154      	lsls	r4, r2, #5
 8004eee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004ef2:	014b      	lsls	r3, r1, #5
 8004ef4:	4619      	mov	r1, r3
 8004ef6:	4622      	mov	r2, r4
 8004ef8:	1b49      	subs	r1, r1, r5
 8004efa:	eb62 0206 	sbc.w	r2, r2, r6
 8004efe:	f04f 0300 	mov.w	r3, #0
 8004f02:	f04f 0400 	mov.w	r4, #0
 8004f06:	0194      	lsls	r4, r2, #6
 8004f08:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004f0c:	018b      	lsls	r3, r1, #6
 8004f0e:	1a5b      	subs	r3, r3, r1
 8004f10:	eb64 0402 	sbc.w	r4, r4, r2
 8004f14:	f04f 0100 	mov.w	r1, #0
 8004f18:	f04f 0200 	mov.w	r2, #0
 8004f1c:	00e2      	lsls	r2, r4, #3
 8004f1e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004f22:	00d9      	lsls	r1, r3, #3
 8004f24:	460b      	mov	r3, r1
 8004f26:	4614      	mov	r4, r2
 8004f28:	195b      	adds	r3, r3, r5
 8004f2a:	eb44 0406 	adc.w	r4, r4, r6
 8004f2e:	f04f 0100 	mov.w	r1, #0
 8004f32:	f04f 0200 	mov.w	r2, #0
 8004f36:	0262      	lsls	r2, r4, #9
 8004f38:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004f3c:	0259      	lsls	r1, r3, #9
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4614      	mov	r4, r2
 8004f42:	4618      	mov	r0, r3
 8004f44:	4621      	mov	r1, r4
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f04f 0400 	mov.w	r4, #0
 8004f4c:	461a      	mov	r2, r3
 8004f4e:	4623      	mov	r3, r4
 8004f50:	f7fb fe2a 	bl	8000ba8 <__aeabi_uldivmod>
 8004f54:	4603      	mov	r3, r0
 8004f56:	460c      	mov	r4, r1
 8004f58:	60fb      	str	r3, [r7, #12]
 8004f5a:	e049      	b.n	8004ff0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f5c:	4b2f      	ldr	r3, [pc, #188]	; (800501c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	099b      	lsrs	r3, r3, #6
 8004f62:	f04f 0400 	mov.w	r4, #0
 8004f66:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004f6a:	f04f 0200 	mov.w	r2, #0
 8004f6e:	ea03 0501 	and.w	r5, r3, r1
 8004f72:	ea04 0602 	and.w	r6, r4, r2
 8004f76:	4629      	mov	r1, r5
 8004f78:	4632      	mov	r2, r6
 8004f7a:	f04f 0300 	mov.w	r3, #0
 8004f7e:	f04f 0400 	mov.w	r4, #0
 8004f82:	0154      	lsls	r4, r2, #5
 8004f84:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004f88:	014b      	lsls	r3, r1, #5
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	4622      	mov	r2, r4
 8004f8e:	1b49      	subs	r1, r1, r5
 8004f90:	eb62 0206 	sbc.w	r2, r2, r6
 8004f94:	f04f 0300 	mov.w	r3, #0
 8004f98:	f04f 0400 	mov.w	r4, #0
 8004f9c:	0194      	lsls	r4, r2, #6
 8004f9e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004fa2:	018b      	lsls	r3, r1, #6
 8004fa4:	1a5b      	subs	r3, r3, r1
 8004fa6:	eb64 0402 	sbc.w	r4, r4, r2
 8004faa:	f04f 0100 	mov.w	r1, #0
 8004fae:	f04f 0200 	mov.w	r2, #0
 8004fb2:	00e2      	lsls	r2, r4, #3
 8004fb4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004fb8:	00d9      	lsls	r1, r3, #3
 8004fba:	460b      	mov	r3, r1
 8004fbc:	4614      	mov	r4, r2
 8004fbe:	195b      	adds	r3, r3, r5
 8004fc0:	eb44 0406 	adc.w	r4, r4, r6
 8004fc4:	f04f 0100 	mov.w	r1, #0
 8004fc8:	f04f 0200 	mov.w	r2, #0
 8004fcc:	02a2      	lsls	r2, r4, #10
 8004fce:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004fd2:	0299      	lsls	r1, r3, #10
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	4614      	mov	r4, r2
 8004fd8:	4618      	mov	r0, r3
 8004fda:	4621      	mov	r1, r4
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f04f 0400 	mov.w	r4, #0
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	4623      	mov	r3, r4
 8004fe6:	f7fb fddf 	bl	8000ba8 <__aeabi_uldivmod>
 8004fea:	4603      	mov	r3, r0
 8004fec:	460c      	mov	r4, r1
 8004fee:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ff0:	4b0a      	ldr	r3, [pc, #40]	; (800501c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	0c1b      	lsrs	r3, r3, #16
 8004ff6:	f003 0303 	and.w	r3, r3, #3
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	005b      	lsls	r3, r3, #1
 8004ffe:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005000:	68fa      	ldr	r2, [r7, #12]
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	fbb2 f3f3 	udiv	r3, r2, r3
 8005008:	60bb      	str	r3, [r7, #8]
      break;
 800500a:	e002      	b.n	8005012 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800500c:	4b04      	ldr	r3, [pc, #16]	; (8005020 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800500e:	60bb      	str	r3, [r7, #8]
      break;
 8005010:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005012:	68bb      	ldr	r3, [r7, #8]
}
 8005014:	4618      	mov	r0, r3
 8005016:	3714      	adds	r7, #20
 8005018:	46bd      	mov	sp, r7
 800501a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800501c:	40023800 	.word	0x40023800
 8005020:	00f42400 	.word	0x00f42400
 8005024:	007a1200 	.word	0x007a1200

08005028 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005028:	b480      	push	{r7}
 800502a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800502c:	4b03      	ldr	r3, [pc, #12]	; (800503c <HAL_RCC_GetHCLKFreq+0x14>)
 800502e:	681b      	ldr	r3, [r3, #0]
}
 8005030:	4618      	mov	r0, r3
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr
 800503a:	bf00      	nop
 800503c:	20000068 	.word	0x20000068

08005040 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005044:	f7ff fff0 	bl	8005028 <HAL_RCC_GetHCLKFreq>
 8005048:	4601      	mov	r1, r0
 800504a:	4b05      	ldr	r3, [pc, #20]	; (8005060 <HAL_RCC_GetPCLK1Freq+0x20>)
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	0a9b      	lsrs	r3, r3, #10
 8005050:	f003 0307 	and.w	r3, r3, #7
 8005054:	4a03      	ldr	r2, [pc, #12]	; (8005064 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005056:	5cd3      	ldrb	r3, [r2, r3]
 8005058:	fa21 f303 	lsr.w	r3, r1, r3
}
 800505c:	4618      	mov	r0, r3
 800505e:	bd80      	pop	{r7, pc}
 8005060:	40023800 	.word	0x40023800
 8005064:	0800a970 	.word	0x0800a970

08005068 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800506c:	f7ff ffdc 	bl	8005028 <HAL_RCC_GetHCLKFreq>
 8005070:	4601      	mov	r1, r0
 8005072:	4b05      	ldr	r3, [pc, #20]	; (8005088 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	0b5b      	lsrs	r3, r3, #13
 8005078:	f003 0307 	and.w	r3, r3, #7
 800507c:	4a03      	ldr	r2, [pc, #12]	; (800508c <HAL_RCC_GetPCLK2Freq+0x24>)
 800507e:	5cd3      	ldrb	r3, [r2, r3]
 8005080:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005084:	4618      	mov	r0, r3
 8005086:	bd80      	pop	{r7, pc}
 8005088:	40023800 	.word	0x40023800
 800508c:	0800a970 	.word	0x0800a970

08005090 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e056      	b.n	8005150 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050ae:	b2db      	uxtb	r3, r3
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d106      	bne.n	80050c2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f7fc ffbf 	bl	8002040 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2202      	movs	r2, #2
 80050c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050d8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	685a      	ldr	r2, [r3, #4]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	431a      	orrs	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	431a      	orrs	r2, r3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	691b      	ldr	r3, [r3, #16]
 80050ee:	431a      	orrs	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	695b      	ldr	r3, [r3, #20]
 80050f4:	431a      	orrs	r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	699b      	ldr	r3, [r3, #24]
 80050fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050fe:	431a      	orrs	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	69db      	ldr	r3, [r3, #28]
 8005104:	431a      	orrs	r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a1b      	ldr	r3, [r3, #32]
 800510a:	ea42 0103 	orr.w	r1, r2, r3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	430a      	orrs	r2, r1
 8005118:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	699b      	ldr	r3, [r3, #24]
 800511e:	0c1b      	lsrs	r3, r3, #16
 8005120:	f003 0104 	and.w	r1, r3, #4
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	430a      	orrs	r2, r1
 800512e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	69da      	ldr	r2, [r3, #28]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800513e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2201      	movs	r2, #1
 800514a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	3708      	adds	r7, #8
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d101      	bne.n	800516a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e01d      	b.n	80051a6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b00      	cmp	r3, #0
 8005174:	d106      	bne.n	8005184 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f7fd fcb2 	bl	8002ae8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2202      	movs	r2, #2
 8005188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	3304      	adds	r3, #4
 8005194:	4619      	mov	r1, r3
 8005196:	4610      	mov	r0, r2
 8005198:	f000 fd62 	bl	8005c60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3708      	adds	r7, #8
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}

080051ae <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051ae:	b580      	push	{r7, lr}
 80051b0:	b082      	sub	sp, #8
 80051b2:	af00      	add	r7, sp, #0
 80051b4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d101      	bne.n	80051c0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	e01d      	b.n	80051fc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d106      	bne.n	80051da <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f7fd fe19 	bl	8002e0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2202      	movs	r2, #2
 80051de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	3304      	adds	r3, #4
 80051ea:	4619      	mov	r1, r3
 80051ec:	4610      	mov	r0, r2
 80051ee:	f000 fd37 	bl	8005c60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2201      	movs	r2, #1
 80051f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3708      	adds	r7, #8
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}

08005204 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b082      	sub	sp, #8
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d101      	bne.n	8005216 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e01d      	b.n	8005252 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800521c:	b2db      	uxtb	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d106      	bne.n	8005230 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f000 f815 	bl	800525a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2202      	movs	r2, #2
 8005234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	3304      	adds	r3, #4
 8005240:	4619      	mov	r1, r3
 8005242:	4610      	mov	r0, r2
 8005244:	f000 fd0c 	bl	8005c60 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800525a:	b480      	push	{r7}
 800525c:	b083      	sub	sp, #12
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005262:	bf00      	nop
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
	...

08005270 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	2b0c      	cmp	r3, #12
 800527e:	d841      	bhi.n	8005304 <HAL_TIM_IC_Start_IT+0x94>
 8005280:	a201      	add	r2, pc, #4	; (adr r2, 8005288 <HAL_TIM_IC_Start_IT+0x18>)
 8005282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005286:	bf00      	nop
 8005288:	080052bd 	.word	0x080052bd
 800528c:	08005305 	.word	0x08005305
 8005290:	08005305 	.word	0x08005305
 8005294:	08005305 	.word	0x08005305
 8005298:	080052cf 	.word	0x080052cf
 800529c:	08005305 	.word	0x08005305
 80052a0:	08005305 	.word	0x08005305
 80052a4:	08005305 	.word	0x08005305
 80052a8:	080052e1 	.word	0x080052e1
 80052ac:	08005305 	.word	0x08005305
 80052b0:	08005305 	.word	0x08005305
 80052b4:	08005305 	.word	0x08005305
 80052b8:	080052f3 	.word	0x080052f3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68da      	ldr	r2, [r3, #12]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f042 0202 	orr.w	r2, r2, #2
 80052ca:	60da      	str	r2, [r3, #12]
      break;
 80052cc:	e01b      	b.n	8005306 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68da      	ldr	r2, [r3, #12]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f042 0204 	orr.w	r2, r2, #4
 80052dc:	60da      	str	r2, [r3, #12]
      break;
 80052de:	e012      	b.n	8005306 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	68da      	ldr	r2, [r3, #12]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f042 0208 	orr.w	r2, r2, #8
 80052ee:	60da      	str	r2, [r3, #12]
      break;
 80052f0:	e009      	b.n	8005306 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68da      	ldr	r2, [r3, #12]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f042 0210 	orr.w	r2, r2, #16
 8005300:	60da      	str	r2, [r3, #12]
      break;
 8005302:	e000      	b.n	8005306 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8005304:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2201      	movs	r2, #1
 800530c:	6839      	ldr	r1, [r7, #0]
 800530e:	4618      	mov	r0, r3
 8005310:	f001 f8ba 	bl	8006488 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f003 0307 	and.w	r3, r3, #7
 800531e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2b06      	cmp	r3, #6
 8005324:	d007      	beq.n	8005336 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f042 0201 	orr.w	r2, r2, #1
 8005334:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005336:	2300      	movs	r3, #0
}
 8005338:	4618      	mov	r0, r3
 800533a:	3710      	adds	r7, #16
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}

08005340 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b082      	sub	sp, #8
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	2b0c      	cmp	r3, #12
 800534e:	d841      	bhi.n	80053d4 <HAL_TIM_IC_Stop_IT+0x94>
 8005350:	a201      	add	r2, pc, #4	; (adr r2, 8005358 <HAL_TIM_IC_Stop_IT+0x18>)
 8005352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005356:	bf00      	nop
 8005358:	0800538d 	.word	0x0800538d
 800535c:	080053d5 	.word	0x080053d5
 8005360:	080053d5 	.word	0x080053d5
 8005364:	080053d5 	.word	0x080053d5
 8005368:	0800539f 	.word	0x0800539f
 800536c:	080053d5 	.word	0x080053d5
 8005370:	080053d5 	.word	0x080053d5
 8005374:	080053d5 	.word	0x080053d5
 8005378:	080053b1 	.word	0x080053b1
 800537c:	080053d5 	.word	0x080053d5
 8005380:	080053d5 	.word	0x080053d5
 8005384:	080053d5 	.word	0x080053d5
 8005388:	080053c3 	.word	0x080053c3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68da      	ldr	r2, [r3, #12]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f022 0202 	bic.w	r2, r2, #2
 800539a:	60da      	str	r2, [r3, #12]
      break;
 800539c:	e01b      	b.n	80053d6 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68da      	ldr	r2, [r3, #12]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f022 0204 	bic.w	r2, r2, #4
 80053ac:	60da      	str	r2, [r3, #12]
      break;
 80053ae:	e012      	b.n	80053d6 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68da      	ldr	r2, [r3, #12]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f022 0208 	bic.w	r2, r2, #8
 80053be:	60da      	str	r2, [r3, #12]
      break;
 80053c0:	e009      	b.n	80053d6 <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68da      	ldr	r2, [r3, #12]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f022 0210 	bic.w	r2, r2, #16
 80053d0:	60da      	str	r2, [r3, #12]
      break;
 80053d2:	e000      	b.n	80053d6 <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 80053d4:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2200      	movs	r2, #0
 80053dc:	6839      	ldr	r1, [r7, #0]
 80053de:	4618      	mov	r0, r3
 80053e0:	f001 f852 	bl	8006488 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	6a1a      	ldr	r2, [r3, #32]
 80053ea:	f241 1311 	movw	r3, #4369	; 0x1111
 80053ee:	4013      	ands	r3, r2
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d10f      	bne.n	8005414 <HAL_TIM_IC_Stop_IT+0xd4>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	6a1a      	ldr	r2, [r3, #32]
 80053fa:	f240 4344 	movw	r3, #1092	; 0x444
 80053fe:	4013      	ands	r3, r2
 8005400:	2b00      	cmp	r3, #0
 8005402:	d107      	bne.n	8005414 <HAL_TIM_IC_Stop_IT+0xd4>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f022 0201 	bic.w	r2, r2, #1
 8005412:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3708      	adds	r7, #8
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop

08005420 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b086      	sub	sp, #24
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d101      	bne.n	8005434 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e083      	b.n	800553c <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b00      	cmp	r3, #0
 800543e:	d106      	bne.n	800544e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f7fd fc61 	bl	8002d10 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2202      	movs	r2, #2
 8005452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	6812      	ldr	r2, [r2, #0]
 8005460:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005464:	f023 0307 	bic.w	r3, r3, #7
 8005468:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	3304      	adds	r3, #4
 8005472:	4619      	mov	r1, r3
 8005474:	4610      	mov	r0, r2
 8005476:	f000 fbf3 	bl	8005c60 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	6a1b      	ldr	r3, [r3, #32]
 8005490:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	697a      	ldr	r2, [r7, #20]
 8005498:	4313      	orrs	r3, r2
 800549a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054a2:	f023 0303 	bic.w	r3, r3, #3
 80054a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	689a      	ldr	r2, [r3, #8]
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	699b      	ldr	r3, [r3, #24]
 80054b0:	021b      	lsls	r3, r3, #8
 80054b2:	4313      	orrs	r3, r2
 80054b4:	693a      	ldr	r2, [r7, #16]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80054c0:	f023 030c 	bic.w	r3, r3, #12
 80054c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80054cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	68da      	ldr	r2, [r3, #12]
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	69db      	ldr	r3, [r3, #28]
 80054da:	021b      	lsls	r3, r3, #8
 80054dc:	4313      	orrs	r3, r2
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	691b      	ldr	r3, [r3, #16]
 80054e8:	011a      	lsls	r2, r3, #4
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	6a1b      	ldr	r3, [r3, #32]
 80054ee:	031b      	lsls	r3, r3, #12
 80054f0:	4313      	orrs	r3, r2
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80054fe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005506:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	685a      	ldr	r2, [r3, #4]
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	695b      	ldr	r3, [r3, #20]
 8005510:	011b      	lsls	r3, r3, #4
 8005512:	4313      	orrs	r3, r2
 8005514:	68fa      	ldr	r2, [r7, #12]
 8005516:	4313      	orrs	r3, r2
 8005518:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	697a      	ldr	r2, [r7, #20]
 8005520:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2201      	movs	r2, #1
 8005536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3718      	adds	r7, #24
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b082      	sub	sp, #8
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	f003 0302 	and.w	r3, r3, #2
 8005556:	2b02      	cmp	r3, #2
 8005558:	d122      	bne.n	80055a0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	f003 0302 	and.w	r3, r3, #2
 8005564:	2b02      	cmp	r3, #2
 8005566:	d11b      	bne.n	80055a0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f06f 0202 	mvn.w	r2, #2
 8005570:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2201      	movs	r2, #1
 8005576:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	699b      	ldr	r3, [r3, #24]
 800557e:	f003 0303 	and.w	r3, r3, #3
 8005582:	2b00      	cmp	r3, #0
 8005584:	d003      	beq.n	800558e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f7fb fda4 	bl	80010d4 <HAL_TIM_IC_CaptureCallback>
 800558c:	e005      	b.n	800559a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 fb48 	bl	8005c24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005594:	6878      	ldr	r0, [r7, #4]
 8005596:	f000 fb4f 	bl	8005c38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	f003 0304 	and.w	r3, r3, #4
 80055aa:	2b04      	cmp	r3, #4
 80055ac:	d122      	bne.n	80055f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	f003 0304 	and.w	r3, r3, #4
 80055b8:	2b04      	cmp	r3, #4
 80055ba:	d11b      	bne.n	80055f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f06f 0204 	mvn.w	r2, #4
 80055c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2202      	movs	r2, #2
 80055ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d003      	beq.n	80055e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f7fb fd7a 	bl	80010d4 <HAL_TIM_IC_CaptureCallback>
 80055e0:	e005      	b.n	80055ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 fb1e 	bl	8005c24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 fb25 	bl	8005c38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2200      	movs	r2, #0
 80055f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	691b      	ldr	r3, [r3, #16]
 80055fa:	f003 0308 	and.w	r3, r3, #8
 80055fe:	2b08      	cmp	r3, #8
 8005600:	d122      	bne.n	8005648 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	f003 0308 	and.w	r3, r3, #8
 800560c:	2b08      	cmp	r3, #8
 800560e:	d11b      	bne.n	8005648 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f06f 0208 	mvn.w	r2, #8
 8005618:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2204      	movs	r2, #4
 800561e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	69db      	ldr	r3, [r3, #28]
 8005626:	f003 0303 	and.w	r3, r3, #3
 800562a:	2b00      	cmp	r3, #0
 800562c:	d003      	beq.n	8005636 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f7fb fd50 	bl	80010d4 <HAL_TIM_IC_CaptureCallback>
 8005634:	e005      	b.n	8005642 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 faf4 	bl	8005c24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 fafb 	bl	8005c38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	f003 0310 	and.w	r3, r3, #16
 8005652:	2b10      	cmp	r3, #16
 8005654:	d122      	bne.n	800569c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	f003 0310 	and.w	r3, r3, #16
 8005660:	2b10      	cmp	r3, #16
 8005662:	d11b      	bne.n	800569c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f06f 0210 	mvn.w	r2, #16
 800566c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2208      	movs	r2, #8
 8005672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	69db      	ldr	r3, [r3, #28]
 800567a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800567e:	2b00      	cmp	r3, #0
 8005680:	d003      	beq.n	800568a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f7fb fd26 	bl	80010d4 <HAL_TIM_IC_CaptureCallback>
 8005688:	e005      	b.n	8005696 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 faca 	bl	8005c24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f000 fad1 	bl	8005c38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d10e      	bne.n	80056c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	f003 0301 	and.w	r3, r3, #1
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d107      	bne.n	80056c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f06f 0201 	mvn.w	r2, #1
 80056c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 faa4 	bl	8005c10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056d2:	2b80      	cmp	r3, #128	; 0x80
 80056d4:	d10e      	bne.n	80056f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056e0:	2b80      	cmp	r3, #128	; 0x80
 80056e2:	d107      	bne.n	80056f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80056ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f000 ffc8 	bl	8006684 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056fe:	2b40      	cmp	r3, #64	; 0x40
 8005700:	d10e      	bne.n	8005720 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800570c:	2b40      	cmp	r3, #64	; 0x40
 800570e:	d107      	bne.n	8005720 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f000 fa96 	bl	8005c4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	691b      	ldr	r3, [r3, #16]
 8005726:	f003 0320 	and.w	r3, r3, #32
 800572a:	2b20      	cmp	r3, #32
 800572c:	d10e      	bne.n	800574c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	68db      	ldr	r3, [r3, #12]
 8005734:	f003 0320 	and.w	r3, r3, #32
 8005738:	2b20      	cmp	r3, #32
 800573a:	d107      	bne.n	800574c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f06f 0220 	mvn.w	r2, #32
 8005744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 ff92 	bl	8006670 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800574c:	bf00      	nop
 800574e:	3708      	adds	r7, #8
 8005750:	46bd      	mov	sp, r7
 8005752:	bd80      	pop	{r7, pc}

08005754 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005766:	2b01      	cmp	r3, #1
 8005768:	d101      	bne.n	800576e <HAL_TIM_IC_ConfigChannel+0x1a>
 800576a:	2302      	movs	r3, #2
 800576c:	e08a      	b.n	8005884 <HAL_TIM_IC_ConfigChannel+0x130>
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2201      	movs	r2, #1
 8005772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2202      	movs	r2, #2
 800577a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d11b      	bne.n	80057bc <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	6818      	ldr	r0, [r3, #0]
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	6819      	ldr	r1, [r3, #0]
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	685a      	ldr	r2, [r3, #4]
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	f000 fcb4 	bl	8006100 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	699a      	ldr	r2, [r3, #24]
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 020c 	bic.w	r2, r2, #12
 80057a6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	6999      	ldr	r1, [r3, #24]
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	689a      	ldr	r2, [r3, #8]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	430a      	orrs	r2, r1
 80057b8:	619a      	str	r2, [r3, #24]
 80057ba:	e05a      	b.n	8005872 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2b04      	cmp	r3, #4
 80057c0:	d11c      	bne.n	80057fc <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6818      	ldr	r0, [r3, #0]
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	6819      	ldr	r1, [r3, #0]
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	685a      	ldr	r2, [r3, #4]
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	f000 fd38 	bl	8006246 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	699a      	ldr	r2, [r3, #24]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80057e4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	6999      	ldr	r1, [r3, #24]
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	021a      	lsls	r2, r3, #8
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	430a      	orrs	r2, r1
 80057f8:	619a      	str	r2, [r3, #24]
 80057fa:	e03a      	b.n	8005872 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2b08      	cmp	r3, #8
 8005800:	d11b      	bne.n	800583a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6818      	ldr	r0, [r3, #0]
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	6819      	ldr	r1, [r3, #0]
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	685a      	ldr	r2, [r3, #4]
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	68db      	ldr	r3, [r3, #12]
 8005812:	f000 fd85 	bl	8006320 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	69da      	ldr	r2, [r3, #28]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f022 020c 	bic.w	r2, r2, #12
 8005824:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	69d9      	ldr	r1, [r3, #28]
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	689a      	ldr	r2, [r3, #8]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	430a      	orrs	r2, r1
 8005836:	61da      	str	r2, [r3, #28]
 8005838:	e01b      	b.n	8005872 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	6818      	ldr	r0, [r3, #0]
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	6819      	ldr	r1, [r3, #0]
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	685a      	ldr	r2, [r3, #4]
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	f000 fda5 	bl	8006398 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	69da      	ldr	r2, [r3, #28]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800585c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	69d9      	ldr	r1, [r3, #28]
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	689b      	ldr	r3, [r3, #8]
 8005868:	021a      	lsls	r2, r3, #8
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	430a      	orrs	r2, r1
 8005870:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005882:	2300      	movs	r3, #0
}
 8005884:	4618      	mov	r0, r3
 8005886:	3710      	adds	r7, #16
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}

0800588c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d101      	bne.n	80058a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80058a2:	2302      	movs	r3, #2
 80058a4:	e0b4      	b.n	8005a10 <HAL_TIM_PWM_ConfigChannel+0x184>
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2201      	movs	r2, #1
 80058aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2202      	movs	r2, #2
 80058b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2b0c      	cmp	r3, #12
 80058ba:	f200 809f 	bhi.w	80059fc <HAL_TIM_PWM_ConfigChannel+0x170>
 80058be:	a201      	add	r2, pc, #4	; (adr r2, 80058c4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80058c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c4:	080058f9 	.word	0x080058f9
 80058c8:	080059fd 	.word	0x080059fd
 80058cc:	080059fd 	.word	0x080059fd
 80058d0:	080059fd 	.word	0x080059fd
 80058d4:	08005939 	.word	0x08005939
 80058d8:	080059fd 	.word	0x080059fd
 80058dc:	080059fd 	.word	0x080059fd
 80058e0:	080059fd 	.word	0x080059fd
 80058e4:	0800597b 	.word	0x0800597b
 80058e8:	080059fd 	.word	0x080059fd
 80058ec:	080059fd 	.word	0x080059fd
 80058f0:	080059fd 	.word	0x080059fd
 80058f4:	080059bb 	.word	0x080059bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68b9      	ldr	r1, [r7, #8]
 80058fe:	4618      	mov	r0, r3
 8005900:	f000 fa4e 	bl	8005da0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	699a      	ldr	r2, [r3, #24]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f042 0208 	orr.w	r2, r2, #8
 8005912:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	699a      	ldr	r2, [r3, #24]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f022 0204 	bic.w	r2, r2, #4
 8005922:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	6999      	ldr	r1, [r3, #24]
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	691a      	ldr	r2, [r3, #16]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	430a      	orrs	r2, r1
 8005934:	619a      	str	r2, [r3, #24]
      break;
 8005936:	e062      	b.n	80059fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	68b9      	ldr	r1, [r7, #8]
 800593e:	4618      	mov	r0, r3
 8005940:	f000 fa9e 	bl	8005e80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	699a      	ldr	r2, [r3, #24]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005952:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	699a      	ldr	r2, [r3, #24]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005962:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	6999      	ldr	r1, [r3, #24]
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	021a      	lsls	r2, r3, #8
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	430a      	orrs	r2, r1
 8005976:	619a      	str	r2, [r3, #24]
      break;
 8005978:	e041      	b.n	80059fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68b9      	ldr	r1, [r7, #8]
 8005980:	4618      	mov	r0, r3
 8005982:	f000 faf3 	bl	8005f6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	69da      	ldr	r2, [r3, #28]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f042 0208 	orr.w	r2, r2, #8
 8005994:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	69da      	ldr	r2, [r3, #28]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f022 0204 	bic.w	r2, r2, #4
 80059a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	69d9      	ldr	r1, [r3, #28]
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	691a      	ldr	r2, [r3, #16]
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	430a      	orrs	r2, r1
 80059b6:	61da      	str	r2, [r3, #28]
      break;
 80059b8:	e021      	b.n	80059fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	68b9      	ldr	r1, [r7, #8]
 80059c0:	4618      	mov	r0, r3
 80059c2:	f000 fb47 	bl	8006054 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	69da      	ldr	r2, [r3, #28]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	69da      	ldr	r2, [r3, #28]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	69d9      	ldr	r1, [r3, #28]
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	021a      	lsls	r2, r3, #8
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	430a      	orrs	r2, r1
 80059f8:	61da      	str	r2, [r3, #28]
      break;
 80059fa:	e000      	b.n	80059fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80059fc:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2201      	movs	r2, #1
 8005a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3710      	adds	r7, #16
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d101      	bne.n	8005a30 <HAL_TIM_ConfigClockSource+0x18>
 8005a2c:	2302      	movs	r3, #2
 8005a2e:	e0a6      	b.n	8005b7e <HAL_TIM_ConfigClockSource+0x166>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2202      	movs	r2, #2
 8005a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a4e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a56:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68fa      	ldr	r2, [r7, #12]
 8005a5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2b40      	cmp	r3, #64	; 0x40
 8005a66:	d067      	beq.n	8005b38 <HAL_TIM_ConfigClockSource+0x120>
 8005a68:	2b40      	cmp	r3, #64	; 0x40
 8005a6a:	d80b      	bhi.n	8005a84 <HAL_TIM_ConfigClockSource+0x6c>
 8005a6c:	2b10      	cmp	r3, #16
 8005a6e:	d073      	beq.n	8005b58 <HAL_TIM_ConfigClockSource+0x140>
 8005a70:	2b10      	cmp	r3, #16
 8005a72:	d802      	bhi.n	8005a7a <HAL_TIM_ConfigClockSource+0x62>
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d06f      	beq.n	8005b58 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005a78:	e078      	b.n	8005b6c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005a7a:	2b20      	cmp	r3, #32
 8005a7c:	d06c      	beq.n	8005b58 <HAL_TIM_ConfigClockSource+0x140>
 8005a7e:	2b30      	cmp	r3, #48	; 0x30
 8005a80:	d06a      	beq.n	8005b58 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005a82:	e073      	b.n	8005b6c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005a84:	2b70      	cmp	r3, #112	; 0x70
 8005a86:	d00d      	beq.n	8005aa4 <HAL_TIM_ConfigClockSource+0x8c>
 8005a88:	2b70      	cmp	r3, #112	; 0x70
 8005a8a:	d804      	bhi.n	8005a96 <HAL_TIM_ConfigClockSource+0x7e>
 8005a8c:	2b50      	cmp	r3, #80	; 0x50
 8005a8e:	d033      	beq.n	8005af8 <HAL_TIM_ConfigClockSource+0xe0>
 8005a90:	2b60      	cmp	r3, #96	; 0x60
 8005a92:	d041      	beq.n	8005b18 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005a94:	e06a      	b.n	8005b6c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005a96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a9a:	d066      	beq.n	8005b6a <HAL_TIM_ConfigClockSource+0x152>
 8005a9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aa0:	d017      	beq.n	8005ad2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005aa2:	e063      	b.n	8005b6c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6818      	ldr	r0, [r3, #0]
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	6899      	ldr	r1, [r3, #8]
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	685a      	ldr	r2, [r3, #4]
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	f000 fcc8 	bl	8006448 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005ac6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	609a      	str	r2, [r3, #8]
      break;
 8005ad0:	e04c      	b.n	8005b6c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6818      	ldr	r0, [r3, #0]
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	6899      	ldr	r1, [r3, #8]
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685a      	ldr	r2, [r3, #4]
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	68db      	ldr	r3, [r3, #12]
 8005ae2:	f000 fcb1 	bl	8006448 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689a      	ldr	r2, [r3, #8]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005af4:	609a      	str	r2, [r3, #8]
      break;
 8005af6:	e039      	b.n	8005b6c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6818      	ldr	r0, [r3, #0]
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	6859      	ldr	r1, [r3, #4]
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	461a      	mov	r2, r3
 8005b06:	f000 fb6f 	bl	80061e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2150      	movs	r1, #80	; 0x50
 8005b10:	4618      	mov	r0, r3
 8005b12:	f000 fc7e 	bl	8006412 <TIM_ITRx_SetConfig>
      break;
 8005b16:	e029      	b.n	8005b6c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6818      	ldr	r0, [r3, #0]
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	6859      	ldr	r1, [r3, #4]
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	461a      	mov	r2, r3
 8005b26:	f000 fbcb 	bl	80062c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2160      	movs	r1, #96	; 0x60
 8005b30:	4618      	mov	r0, r3
 8005b32:	f000 fc6e 	bl	8006412 <TIM_ITRx_SetConfig>
      break;
 8005b36:	e019      	b.n	8005b6c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6818      	ldr	r0, [r3, #0]
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	6859      	ldr	r1, [r3, #4]
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	461a      	mov	r2, r3
 8005b46:	f000 fb4f 	bl	80061e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2140      	movs	r1, #64	; 0x40
 8005b50:	4618      	mov	r0, r3
 8005b52:	f000 fc5e 	bl	8006412 <TIM_ITRx_SetConfig>
      break;
 8005b56:	e009      	b.n	8005b6c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4619      	mov	r1, r3
 8005b62:	4610      	mov	r0, r2
 8005b64:	f000 fc55 	bl	8006412 <TIM_ITRx_SetConfig>
      break;
 8005b68:	e000      	b.n	8005b6c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005b6a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b7c:	2300      	movs	r3, #0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3710      	adds	r7, #16
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}
	...

08005b88 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b085      	sub	sp, #20
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005b92:	2300      	movs	r3, #0
 8005b94:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	2b0c      	cmp	r3, #12
 8005b9a:	d831      	bhi.n	8005c00 <HAL_TIM_ReadCapturedValue+0x78>
 8005b9c:	a201      	add	r2, pc, #4	; (adr r2, 8005ba4 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba2:	bf00      	nop
 8005ba4:	08005bd9 	.word	0x08005bd9
 8005ba8:	08005c01 	.word	0x08005c01
 8005bac:	08005c01 	.word	0x08005c01
 8005bb0:	08005c01 	.word	0x08005c01
 8005bb4:	08005be3 	.word	0x08005be3
 8005bb8:	08005c01 	.word	0x08005c01
 8005bbc:	08005c01 	.word	0x08005c01
 8005bc0:	08005c01 	.word	0x08005c01
 8005bc4:	08005bed 	.word	0x08005bed
 8005bc8:	08005c01 	.word	0x08005c01
 8005bcc:	08005c01 	.word	0x08005c01
 8005bd0:	08005c01 	.word	0x08005c01
 8005bd4:	08005bf7 	.word	0x08005bf7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005bde:	60fb      	str	r3, [r7, #12]

      break;
 8005be0:	e00f      	b.n	8005c02 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005be8:	60fb      	str	r3, [r7, #12]

      break;
 8005bea:	e00a      	b.n	8005c02 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bf2:	60fb      	str	r3, [r7, #12]

      break;
 8005bf4:	e005      	b.n	8005c02 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bfc:	60fb      	str	r3, [r7, #12]

      break;
 8005bfe:	e000      	b.n	8005c02 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005c00:	bf00      	nop
  }

  return tmpreg;
 8005c02:	68fb      	ldr	r3, [r7, #12]
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3714      	adds	r7, #20
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005c18:	bf00      	nop
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr

08005c24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b083      	sub	sp, #12
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c2c:	bf00      	nop
 8005c2e:	370c      	adds	r7, #12
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr

08005c60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b085      	sub	sp, #20
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a40      	ldr	r2, [pc, #256]	; (8005d74 <TIM_Base_SetConfig+0x114>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d013      	beq.n	8005ca0 <TIM_Base_SetConfig+0x40>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c7e:	d00f      	beq.n	8005ca0 <TIM_Base_SetConfig+0x40>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a3d      	ldr	r2, [pc, #244]	; (8005d78 <TIM_Base_SetConfig+0x118>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d00b      	beq.n	8005ca0 <TIM_Base_SetConfig+0x40>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a3c      	ldr	r2, [pc, #240]	; (8005d7c <TIM_Base_SetConfig+0x11c>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d007      	beq.n	8005ca0 <TIM_Base_SetConfig+0x40>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a3b      	ldr	r2, [pc, #236]	; (8005d80 <TIM_Base_SetConfig+0x120>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d003      	beq.n	8005ca0 <TIM_Base_SetConfig+0x40>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a3a      	ldr	r2, [pc, #232]	; (8005d84 <TIM_Base_SetConfig+0x124>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d108      	bne.n	8005cb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ca6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a2f      	ldr	r2, [pc, #188]	; (8005d74 <TIM_Base_SetConfig+0x114>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d02b      	beq.n	8005d12 <TIM_Base_SetConfig+0xb2>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cc0:	d027      	beq.n	8005d12 <TIM_Base_SetConfig+0xb2>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a2c      	ldr	r2, [pc, #176]	; (8005d78 <TIM_Base_SetConfig+0x118>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d023      	beq.n	8005d12 <TIM_Base_SetConfig+0xb2>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a2b      	ldr	r2, [pc, #172]	; (8005d7c <TIM_Base_SetConfig+0x11c>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d01f      	beq.n	8005d12 <TIM_Base_SetConfig+0xb2>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a2a      	ldr	r2, [pc, #168]	; (8005d80 <TIM_Base_SetConfig+0x120>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d01b      	beq.n	8005d12 <TIM_Base_SetConfig+0xb2>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a29      	ldr	r2, [pc, #164]	; (8005d84 <TIM_Base_SetConfig+0x124>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d017      	beq.n	8005d12 <TIM_Base_SetConfig+0xb2>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a28      	ldr	r2, [pc, #160]	; (8005d88 <TIM_Base_SetConfig+0x128>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d013      	beq.n	8005d12 <TIM_Base_SetConfig+0xb2>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a27      	ldr	r2, [pc, #156]	; (8005d8c <TIM_Base_SetConfig+0x12c>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d00f      	beq.n	8005d12 <TIM_Base_SetConfig+0xb2>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a26      	ldr	r2, [pc, #152]	; (8005d90 <TIM_Base_SetConfig+0x130>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d00b      	beq.n	8005d12 <TIM_Base_SetConfig+0xb2>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a25      	ldr	r2, [pc, #148]	; (8005d94 <TIM_Base_SetConfig+0x134>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d007      	beq.n	8005d12 <TIM_Base_SetConfig+0xb2>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a24      	ldr	r2, [pc, #144]	; (8005d98 <TIM_Base_SetConfig+0x138>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d003      	beq.n	8005d12 <TIM_Base_SetConfig+0xb2>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a23      	ldr	r2, [pc, #140]	; (8005d9c <TIM_Base_SetConfig+0x13c>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d108      	bne.n	8005d24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	68fa      	ldr	r2, [r7, #12]
 8005d20:	4313      	orrs	r3, r2
 8005d22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	695b      	ldr	r3, [r3, #20]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	68fa      	ldr	r2, [r7, #12]
 8005d36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	689a      	ldr	r2, [r3, #8]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a0a      	ldr	r2, [pc, #40]	; (8005d74 <TIM_Base_SetConfig+0x114>)
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	d003      	beq.n	8005d58 <TIM_Base_SetConfig+0xf8>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4a0c      	ldr	r2, [pc, #48]	; (8005d84 <TIM_Base_SetConfig+0x124>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d103      	bne.n	8005d60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	691a      	ldr	r2, [r3, #16]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	615a      	str	r2, [r3, #20]
}
 8005d66:	bf00      	nop
 8005d68:	3714      	adds	r7, #20
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	40010000 	.word	0x40010000
 8005d78:	40000400 	.word	0x40000400
 8005d7c:	40000800 	.word	0x40000800
 8005d80:	40000c00 	.word	0x40000c00
 8005d84:	40010400 	.word	0x40010400
 8005d88:	40014000 	.word	0x40014000
 8005d8c:	40014400 	.word	0x40014400
 8005d90:	40014800 	.word	0x40014800
 8005d94:	40001800 	.word	0x40001800
 8005d98:	40001c00 	.word	0x40001c00
 8005d9c:	40002000 	.word	0x40002000

08005da0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b087      	sub	sp, #28
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a1b      	ldr	r3, [r3, #32]
 8005dae:	f023 0201 	bic.w	r2, r3, #1
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	699b      	ldr	r3, [r3, #24]
 8005dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f023 0303 	bic.w	r3, r3, #3
 8005dd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68fa      	ldr	r2, [r7, #12]
 8005dde:	4313      	orrs	r3, r2
 8005de0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	f023 0302 	bic.w	r3, r3, #2
 8005de8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	4a20      	ldr	r2, [pc, #128]	; (8005e78 <TIM_OC1_SetConfig+0xd8>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d003      	beq.n	8005e04 <TIM_OC1_SetConfig+0x64>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a1f      	ldr	r2, [pc, #124]	; (8005e7c <TIM_OC1_SetConfig+0xdc>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d10c      	bne.n	8005e1e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	f023 0308 	bic.w	r3, r3, #8
 8005e0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	697a      	ldr	r2, [r7, #20]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	f023 0304 	bic.w	r3, r3, #4
 8005e1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a15      	ldr	r2, [pc, #84]	; (8005e78 <TIM_OC1_SetConfig+0xd8>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d003      	beq.n	8005e2e <TIM_OC1_SetConfig+0x8e>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a14      	ldr	r2, [pc, #80]	; (8005e7c <TIM_OC1_SetConfig+0xdc>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d111      	bne.n	8005e52 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	695b      	ldr	r3, [r3, #20]
 8005e42:	693a      	ldr	r2, [r7, #16]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	699b      	ldr	r3, [r3, #24]
 8005e4c:	693a      	ldr	r2, [r7, #16]
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	693a      	ldr	r2, [r7, #16]
 8005e56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	685a      	ldr	r2, [r3, #4]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	697a      	ldr	r2, [r7, #20]
 8005e6a:	621a      	str	r2, [r3, #32]
}
 8005e6c:	bf00      	nop
 8005e6e:	371c      	adds	r7, #28
 8005e70:	46bd      	mov	sp, r7
 8005e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e76:	4770      	bx	lr
 8005e78:	40010000 	.word	0x40010000
 8005e7c:	40010400 	.word	0x40010400

08005e80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b087      	sub	sp, #28
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a1b      	ldr	r3, [r3, #32]
 8005e8e:	f023 0210 	bic.w	r2, r3, #16
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6a1b      	ldr	r3, [r3, #32]
 8005e9a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	699b      	ldr	r3, [r3, #24]
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005eae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005eb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	021b      	lsls	r3, r3, #8
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	f023 0320 	bic.w	r3, r3, #32
 8005eca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	011b      	lsls	r3, r3, #4
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a22      	ldr	r2, [pc, #136]	; (8005f64 <TIM_OC2_SetConfig+0xe4>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d003      	beq.n	8005ee8 <TIM_OC2_SetConfig+0x68>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a21      	ldr	r2, [pc, #132]	; (8005f68 <TIM_OC2_SetConfig+0xe8>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d10d      	bne.n	8005f04 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005eee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	011b      	lsls	r3, r3, #4
 8005ef6:	697a      	ldr	r2, [r7, #20]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f02:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	4a17      	ldr	r2, [pc, #92]	; (8005f64 <TIM_OC2_SetConfig+0xe4>)
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d003      	beq.n	8005f14 <TIM_OC2_SetConfig+0x94>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a16      	ldr	r2, [pc, #88]	; (8005f68 <TIM_OC2_SetConfig+0xe8>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d113      	bne.n	8005f3c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f1a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f22:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	695b      	ldr	r3, [r3, #20]
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	699b      	ldr	r3, [r3, #24]
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	693a      	ldr	r2, [r7, #16]
 8005f38:	4313      	orrs	r3, r2
 8005f3a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	693a      	ldr	r2, [r7, #16]
 8005f40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	68fa      	ldr	r2, [r7, #12]
 8005f46:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	685a      	ldr	r2, [r3, #4]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	621a      	str	r2, [r3, #32]
}
 8005f56:	bf00      	nop
 8005f58:	371c      	adds	r7, #28
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f60:	4770      	bx	lr
 8005f62:	bf00      	nop
 8005f64:	40010000 	.word	0x40010000
 8005f68:	40010400 	.word	0x40010400

08005f6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b087      	sub	sp, #28
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a1b      	ldr	r3, [r3, #32]
 8005f7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6a1b      	ldr	r3, [r3, #32]
 8005f86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	69db      	ldr	r3, [r3, #28]
 8005f92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f023 0303 	bic.w	r3, r3, #3
 8005fa2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	68fa      	ldr	r2, [r7, #12]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005fb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	689b      	ldr	r3, [r3, #8]
 8005fba:	021b      	lsls	r3, r3, #8
 8005fbc:	697a      	ldr	r2, [r7, #20]
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a21      	ldr	r2, [pc, #132]	; (800604c <TIM_OC3_SetConfig+0xe0>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d003      	beq.n	8005fd2 <TIM_OC3_SetConfig+0x66>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a20      	ldr	r2, [pc, #128]	; (8006050 <TIM_OC3_SetConfig+0xe4>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d10d      	bne.n	8005fee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	68db      	ldr	r3, [r3, #12]
 8005fde:	021b      	lsls	r3, r3, #8
 8005fe0:	697a      	ldr	r2, [r7, #20]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4a16      	ldr	r2, [pc, #88]	; (800604c <TIM_OC3_SetConfig+0xe0>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d003      	beq.n	8005ffe <TIM_OC3_SetConfig+0x92>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a15      	ldr	r2, [pc, #84]	; (8006050 <TIM_OC3_SetConfig+0xe4>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d113      	bne.n	8006026 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006004:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800600c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	695b      	ldr	r3, [r3, #20]
 8006012:	011b      	lsls	r3, r3, #4
 8006014:	693a      	ldr	r2, [r7, #16]
 8006016:	4313      	orrs	r3, r2
 8006018:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	011b      	lsls	r3, r3, #4
 8006020:	693a      	ldr	r2, [r7, #16]
 8006022:	4313      	orrs	r3, r2
 8006024:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	693a      	ldr	r2, [r7, #16]
 800602a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	68fa      	ldr	r2, [r7, #12]
 8006030:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	685a      	ldr	r2, [r3, #4]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	697a      	ldr	r2, [r7, #20]
 800603e:	621a      	str	r2, [r3, #32]
}
 8006040:	bf00      	nop
 8006042:	371c      	adds	r7, #28
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr
 800604c:	40010000 	.word	0x40010000
 8006050:	40010400 	.word	0x40010400

08006054 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006054:	b480      	push	{r7}
 8006056:	b087      	sub	sp, #28
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
 800605c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a1b      	ldr	r3, [r3, #32]
 8006062:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6a1b      	ldr	r3, [r3, #32]
 800606e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	69db      	ldr	r3, [r3, #28]
 800607a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800608a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	021b      	lsls	r3, r3, #8
 8006092:	68fa      	ldr	r2, [r7, #12]
 8006094:	4313      	orrs	r3, r2
 8006096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800609e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	031b      	lsls	r3, r3, #12
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	4313      	orrs	r3, r2
 80060aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	4a12      	ldr	r2, [pc, #72]	; (80060f8 <TIM_OC4_SetConfig+0xa4>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d003      	beq.n	80060bc <TIM_OC4_SetConfig+0x68>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	4a11      	ldr	r2, [pc, #68]	; (80060fc <TIM_OC4_SetConfig+0xa8>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d109      	bne.n	80060d0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80060c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	695b      	ldr	r3, [r3, #20]
 80060c8:	019b      	lsls	r3, r3, #6
 80060ca:	697a      	ldr	r2, [r7, #20]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	697a      	ldr	r2, [r7, #20]
 80060d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	685a      	ldr	r2, [r3, #4]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	693a      	ldr	r2, [r7, #16]
 80060e8:	621a      	str	r2, [r3, #32]
}
 80060ea:	bf00      	nop
 80060ec:	371c      	adds	r7, #28
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr
 80060f6:	bf00      	nop
 80060f8:	40010000 	.word	0x40010000
 80060fc:	40010400 	.word	0x40010400

08006100 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006100:	b480      	push	{r7}
 8006102:	b087      	sub	sp, #28
 8006104:	af00      	add	r7, sp, #0
 8006106:	60f8      	str	r0, [r7, #12]
 8006108:	60b9      	str	r1, [r7, #8]
 800610a:	607a      	str	r2, [r7, #4]
 800610c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	6a1b      	ldr	r3, [r3, #32]
 8006112:	f023 0201 	bic.w	r2, r3, #1
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6a1b      	ldr	r3, [r3, #32]
 8006124:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	4a28      	ldr	r2, [pc, #160]	; (80061cc <TIM_TI1_SetConfig+0xcc>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d01b      	beq.n	8006166 <TIM_TI1_SetConfig+0x66>
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006134:	d017      	beq.n	8006166 <TIM_TI1_SetConfig+0x66>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	4a25      	ldr	r2, [pc, #148]	; (80061d0 <TIM_TI1_SetConfig+0xd0>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d013      	beq.n	8006166 <TIM_TI1_SetConfig+0x66>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	4a24      	ldr	r2, [pc, #144]	; (80061d4 <TIM_TI1_SetConfig+0xd4>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d00f      	beq.n	8006166 <TIM_TI1_SetConfig+0x66>
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	4a23      	ldr	r2, [pc, #140]	; (80061d8 <TIM_TI1_SetConfig+0xd8>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d00b      	beq.n	8006166 <TIM_TI1_SetConfig+0x66>
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	4a22      	ldr	r2, [pc, #136]	; (80061dc <TIM_TI1_SetConfig+0xdc>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d007      	beq.n	8006166 <TIM_TI1_SetConfig+0x66>
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	4a21      	ldr	r2, [pc, #132]	; (80061e0 <TIM_TI1_SetConfig+0xe0>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d003      	beq.n	8006166 <TIM_TI1_SetConfig+0x66>
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	4a20      	ldr	r2, [pc, #128]	; (80061e4 <TIM_TI1_SetConfig+0xe4>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d101      	bne.n	800616a <TIM_TI1_SetConfig+0x6a>
 8006166:	2301      	movs	r3, #1
 8006168:	e000      	b.n	800616c <TIM_TI1_SetConfig+0x6c>
 800616a:	2300      	movs	r3, #0
 800616c:	2b00      	cmp	r3, #0
 800616e:	d008      	beq.n	8006182 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	f023 0303 	bic.w	r3, r3, #3
 8006176:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006178:	697a      	ldr	r2, [r7, #20]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	4313      	orrs	r3, r2
 800617e:	617b      	str	r3, [r7, #20]
 8006180:	e003      	b.n	800618a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	f043 0301 	orr.w	r3, r3, #1
 8006188:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006190:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	011b      	lsls	r3, r3, #4
 8006196:	b2db      	uxtb	r3, r3
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	4313      	orrs	r3, r2
 800619c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	f023 030a 	bic.w	r3, r3, #10
 80061a4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	f003 030a 	and.w	r3, r3, #10
 80061ac:	693a      	ldr	r2, [r7, #16]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	621a      	str	r2, [r3, #32]
}
 80061be:	bf00      	nop
 80061c0:	371c      	adds	r7, #28
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr
 80061ca:	bf00      	nop
 80061cc:	40010000 	.word	0x40010000
 80061d0:	40000400 	.word	0x40000400
 80061d4:	40000800 	.word	0x40000800
 80061d8:	40000c00 	.word	0x40000c00
 80061dc:	40010400 	.word	0x40010400
 80061e0:	40014000 	.word	0x40014000
 80061e4:	40001800 	.word	0x40001800

080061e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b087      	sub	sp, #28
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	60f8      	str	r0, [r7, #12]
 80061f0:	60b9      	str	r1, [r7, #8]
 80061f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	6a1b      	ldr	r3, [r3, #32]
 80061f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6a1b      	ldr	r3, [r3, #32]
 80061fe:	f023 0201 	bic.w	r2, r3, #1
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	699b      	ldr	r3, [r3, #24]
 800620a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006212:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	011b      	lsls	r3, r3, #4
 8006218:	693a      	ldr	r2, [r7, #16]
 800621a:	4313      	orrs	r3, r2
 800621c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	f023 030a 	bic.w	r3, r3, #10
 8006224:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006226:	697a      	ldr	r2, [r7, #20]
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	4313      	orrs	r3, r2
 800622c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	697a      	ldr	r2, [r7, #20]
 8006238:	621a      	str	r2, [r3, #32]
}
 800623a:	bf00      	nop
 800623c:	371c      	adds	r7, #28
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr

08006246 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006246:	b480      	push	{r7}
 8006248:	b087      	sub	sp, #28
 800624a:	af00      	add	r7, sp, #0
 800624c:	60f8      	str	r0, [r7, #12]
 800624e:	60b9      	str	r1, [r7, #8]
 8006250:	607a      	str	r2, [r7, #4]
 8006252:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6a1b      	ldr	r3, [r3, #32]
 8006258:	f023 0210 	bic.w	r2, r3, #16
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6a1b      	ldr	r3, [r3, #32]
 800626a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006272:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	021b      	lsls	r3, r3, #8
 8006278:	697a      	ldr	r2, [r7, #20]
 800627a:	4313      	orrs	r3, r2
 800627c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006284:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	031b      	lsls	r3, r3, #12
 800628a:	b29b      	uxth	r3, r3
 800628c:	697a      	ldr	r2, [r7, #20]
 800628e:	4313      	orrs	r3, r2
 8006290:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006298:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	011b      	lsls	r3, r3, #4
 800629e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80062a2:	693a      	ldr	r2, [r7, #16]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	697a      	ldr	r2, [r7, #20]
 80062ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	621a      	str	r2, [r3, #32]
}
 80062b4:	bf00      	nop
 80062b6:	371c      	adds	r7, #28
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b087      	sub	sp, #28
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	60f8      	str	r0, [r7, #12]
 80062c8:	60b9      	str	r1, [r7, #8]
 80062ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6a1b      	ldr	r3, [r3, #32]
 80062d0:	f023 0210 	bic.w	r2, r3, #16
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	699b      	ldr	r3, [r3, #24]
 80062dc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6a1b      	ldr	r3, [r3, #32]
 80062e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80062ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	031b      	lsls	r3, r3, #12
 80062f0:	697a      	ldr	r2, [r7, #20]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80062fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	011b      	lsls	r3, r3, #4
 8006302:	693a      	ldr	r2, [r7, #16]
 8006304:	4313      	orrs	r3, r2
 8006306:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	697a      	ldr	r2, [r7, #20]
 800630c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	693a      	ldr	r2, [r7, #16]
 8006312:	621a      	str	r2, [r3, #32]
}
 8006314:	bf00      	nop
 8006316:	371c      	adds	r7, #28
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006320:	b480      	push	{r7}
 8006322:	b087      	sub	sp, #28
 8006324:	af00      	add	r7, sp, #0
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	607a      	str	r2, [r7, #4]
 800632c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	6a1b      	ldr	r3, [r3, #32]
 8006332:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	69db      	ldr	r3, [r3, #28]
 800633e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6a1b      	ldr	r3, [r3, #32]
 8006344:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006346:	697b      	ldr	r3, [r7, #20]
 8006348:	f023 0303 	bic.w	r3, r3, #3
 800634c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	4313      	orrs	r3, r2
 8006354:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800635c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	011b      	lsls	r3, r3, #4
 8006362:	b2db      	uxtb	r3, r3
 8006364:	697a      	ldr	r2, [r7, #20]
 8006366:	4313      	orrs	r3, r2
 8006368:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006370:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	021b      	lsls	r3, r3, #8
 8006376:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800637a:	693a      	ldr	r2, [r7, #16]
 800637c:	4313      	orrs	r3, r2
 800637e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	697a      	ldr	r2, [r7, #20]
 8006384:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	693a      	ldr	r2, [r7, #16]
 800638a:	621a      	str	r2, [r3, #32]
}
 800638c:	bf00      	nop
 800638e:	371c      	adds	r7, #28
 8006390:	46bd      	mov	sp, r7
 8006392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006396:	4770      	bx	lr

08006398 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006398:	b480      	push	{r7}
 800639a:	b087      	sub	sp, #28
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]
 80063a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	6a1b      	ldr	r3, [r3, #32]
 80063aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	69db      	ldr	r3, [r3, #28]
 80063b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6a1b      	ldr	r3, [r3, #32]
 80063bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063c4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	021b      	lsls	r3, r3, #8
 80063ca:	697a      	ldr	r2, [r7, #20]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80063d6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	031b      	lsls	r3, r3, #12
 80063dc:	b29b      	uxth	r3, r3
 80063de:	697a      	ldr	r2, [r7, #20]
 80063e0:	4313      	orrs	r3, r2
 80063e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80063ea:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	031b      	lsls	r3, r3, #12
 80063f0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80063f4:	693a      	ldr	r2, [r7, #16]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	697a      	ldr	r2, [r7, #20]
 80063fe:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	693a      	ldr	r2, [r7, #16]
 8006404:	621a      	str	r2, [r3, #32]
}
 8006406:	bf00      	nop
 8006408:	371c      	adds	r7, #28
 800640a:	46bd      	mov	sp, r7
 800640c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006410:	4770      	bx	lr

08006412 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006412:	b480      	push	{r7}
 8006414:	b085      	sub	sp, #20
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
 800641a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006428:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800642a:	683a      	ldr	r2, [r7, #0]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	4313      	orrs	r3, r2
 8006430:	f043 0307 	orr.w	r3, r3, #7
 8006434:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	68fa      	ldr	r2, [r7, #12]
 800643a:	609a      	str	r2, [r3, #8]
}
 800643c:	bf00      	nop
 800643e:	3714      	adds	r7, #20
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr

08006448 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006448:	b480      	push	{r7}
 800644a:	b087      	sub	sp, #28
 800644c:	af00      	add	r7, sp, #0
 800644e:	60f8      	str	r0, [r7, #12]
 8006450:	60b9      	str	r1, [r7, #8]
 8006452:	607a      	str	r2, [r7, #4]
 8006454:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006462:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	021a      	lsls	r2, r3, #8
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	431a      	orrs	r2, r3
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	4313      	orrs	r3, r2
 8006470:	697a      	ldr	r2, [r7, #20]
 8006472:	4313      	orrs	r3, r2
 8006474:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	697a      	ldr	r2, [r7, #20]
 800647a:	609a      	str	r2, [r3, #8]
}
 800647c:	bf00      	nop
 800647e:	371c      	adds	r7, #28
 8006480:	46bd      	mov	sp, r7
 8006482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006486:	4770      	bx	lr

08006488 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006488:	b480      	push	{r7}
 800648a:	b087      	sub	sp, #28
 800648c:	af00      	add	r7, sp, #0
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	f003 031f 	and.w	r3, r3, #31
 800649a:	2201      	movs	r2, #1
 800649c:	fa02 f303 	lsl.w	r3, r2, r3
 80064a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6a1a      	ldr	r2, [r3, #32]
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	43db      	mvns	r3, r3
 80064aa:	401a      	ands	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6a1a      	ldr	r2, [r3, #32]
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	f003 031f 	and.w	r3, r3, #31
 80064ba:	6879      	ldr	r1, [r7, #4]
 80064bc:	fa01 f303 	lsl.w	r3, r1, r3
 80064c0:	431a      	orrs	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	621a      	str	r2, [r3, #32]
}
 80064c6:	bf00      	nop
 80064c8:	371c      	adds	r7, #28
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr
	...

080064d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b085      	sub	sp, #20
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d101      	bne.n	80064ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80064e8:	2302      	movs	r3, #2
 80064ea:	e05a      	b.n	80065a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2202      	movs	r2, #2
 80064f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006512:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	4313      	orrs	r3, r2
 800651c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	68fa      	ldr	r2, [r7, #12]
 8006524:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a21      	ldr	r2, [pc, #132]	; (80065b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d022      	beq.n	8006576 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006538:	d01d      	beq.n	8006576 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a1d      	ldr	r2, [pc, #116]	; (80065b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d018      	beq.n	8006576 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a1b      	ldr	r2, [pc, #108]	; (80065b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d013      	beq.n	8006576 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a1a      	ldr	r2, [pc, #104]	; (80065bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d00e      	beq.n	8006576 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a18      	ldr	r2, [pc, #96]	; (80065c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d009      	beq.n	8006576 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a17      	ldr	r2, [pc, #92]	; (80065c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d004      	beq.n	8006576 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a15      	ldr	r2, [pc, #84]	; (80065c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d10c      	bne.n	8006590 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800657c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	68ba      	ldr	r2, [r7, #8]
 8006584:	4313      	orrs	r3, r2
 8006586:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	68ba      	ldr	r2, [r7, #8]
 800658e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3714      	adds	r7, #20
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr
 80065ae:	bf00      	nop
 80065b0:	40010000 	.word	0x40010000
 80065b4:	40000400 	.word	0x40000400
 80065b8:	40000800 	.word	0x40000800
 80065bc:	40000c00 	.word	0x40000c00
 80065c0:	40010400 	.word	0x40010400
 80065c4:	40014000 	.word	0x40014000
 80065c8:	40001800 	.word	0x40001800

080065cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80065d6:	2300      	movs	r3, #0
 80065d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d101      	bne.n	80065e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80065e4:	2302      	movs	r3, #2
 80065e6:	e03d      	b.n	8006664 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	4313      	orrs	r3, r2
 80065fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	4313      	orrs	r3, r2
 800660a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	4313      	orrs	r3, r2
 8006618:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4313      	orrs	r3, r2
 8006626:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	691b      	ldr	r3, [r3, #16]
 8006632:	4313      	orrs	r3, r2
 8006634:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	695b      	ldr	r3, [r3, #20]
 8006640:	4313      	orrs	r3, r2
 8006642:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	69db      	ldr	r3, [r3, #28]
 800664e:	4313      	orrs	r3, r2
 8006650:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006662:	2300      	movs	r3, #0
}
 8006664:	4618      	mov	r0, r3
 8006666:	3714      	adds	r7, #20
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006678:	bf00      	nop
 800667a:	370c      	adds	r7, #12
 800667c:	46bd      	mov	sp, r7
 800667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006682:	4770      	bx	lr

08006684 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006684:	b480      	push	{r7}
 8006686:	b083      	sub	sp, #12
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800668c:	bf00      	nop
 800668e:	370c      	adds	r7, #12
 8006690:	46bd      	mov	sp, r7
 8006692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006696:	4770      	bx	lr

08006698 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d101      	bne.n	80066aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
 80066a8:	e03f      	b.n	800672a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80066b0:	b2db      	uxtb	r3, r3
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d106      	bne.n	80066c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066be:	6878      	ldr	r0, [r7, #4]
 80066c0:	f7fc fccc 	bl	800305c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2224      	movs	r2, #36	; 0x24
 80066c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68da      	ldr	r2, [r3, #12]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80066da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80066dc:	6878      	ldr	r0, [r7, #4]
 80066de:	f000 fbf1 	bl	8006ec4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	691a      	ldr	r2, [r3, #16]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80066f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	695a      	ldr	r2, [r3, #20]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006700:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68da      	ldr	r2, [r3, #12]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006710:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2220      	movs	r2, #32
 800671c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2220      	movs	r2, #32
 8006724:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006728:	2300      	movs	r3, #0
}
 800672a:	4618      	mov	r0, r3
 800672c:	3708      	adds	r7, #8
 800672e:	46bd      	mov	sp, r7
 8006730:	bd80      	pop	{r7, pc}

08006732 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006732:	b580      	push	{r7, lr}
 8006734:	b088      	sub	sp, #32
 8006736:	af02      	add	r7, sp, #8
 8006738:	60f8      	str	r0, [r7, #12]
 800673a:	60b9      	str	r1, [r7, #8]
 800673c:	603b      	str	r3, [r7, #0]
 800673e:	4613      	mov	r3, r2
 8006740:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006742:	2300      	movs	r3, #0
 8006744:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800674c:	b2db      	uxtb	r3, r3
 800674e:	2b20      	cmp	r3, #32
 8006750:	f040 8083 	bne.w	800685a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d002      	beq.n	8006760 <HAL_UART_Transmit+0x2e>
 800675a:	88fb      	ldrh	r3, [r7, #6]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d101      	bne.n	8006764 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006760:	2301      	movs	r3, #1
 8006762:	e07b      	b.n	800685c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800676a:	2b01      	cmp	r3, #1
 800676c:	d101      	bne.n	8006772 <HAL_UART_Transmit+0x40>
 800676e:	2302      	movs	r3, #2
 8006770:	e074      	b.n	800685c <HAL_UART_Transmit+0x12a>
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	2201      	movs	r2, #1
 8006776:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2200      	movs	r2, #0
 800677e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2221      	movs	r2, #33	; 0x21
 8006784:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006788:	f7fc fd7e 	bl	8003288 <HAL_GetTick>
 800678c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	88fa      	ldrh	r2, [r7, #6]
 8006792:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	88fa      	ldrh	r2, [r7, #6]
 8006798:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80067a2:	e042      	b.n	800682a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	3b01      	subs	r3, #1
 80067ac:	b29a      	uxth	r2, r3
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067ba:	d122      	bne.n	8006802 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	9300      	str	r3, [sp, #0]
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	2200      	movs	r2, #0
 80067c4:	2180      	movs	r1, #128	; 0x80
 80067c6:	68f8      	ldr	r0, [r7, #12]
 80067c8:	f000 fa10 	bl	8006bec <UART_WaitOnFlagUntilTimeout>
 80067cc:	4603      	mov	r3, r0
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d001      	beq.n	80067d6 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80067d2:	2303      	movs	r3, #3
 80067d4:	e042      	b.n	800685c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	881b      	ldrh	r3, [r3, #0]
 80067de:	461a      	mov	r2, r3
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80067e8:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d103      	bne.n	80067fa <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	3302      	adds	r3, #2
 80067f6:	60bb      	str	r3, [r7, #8]
 80067f8:	e017      	b.n	800682a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	3301      	adds	r3, #1
 80067fe:	60bb      	str	r3, [r7, #8]
 8006800:	e013      	b.n	800682a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	9300      	str	r3, [sp, #0]
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	2200      	movs	r2, #0
 800680a:	2180      	movs	r1, #128	; 0x80
 800680c:	68f8      	ldr	r0, [r7, #12]
 800680e:	f000 f9ed 	bl	8006bec <UART_WaitOnFlagUntilTimeout>
 8006812:	4603      	mov	r3, r0
 8006814:	2b00      	cmp	r3, #0
 8006816:	d001      	beq.n	800681c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8006818:	2303      	movs	r3, #3
 800681a:	e01f      	b.n	800685c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800681c:	68bb      	ldr	r3, [r7, #8]
 800681e:	1c5a      	adds	r2, r3, #1
 8006820:	60ba      	str	r2, [r7, #8]
 8006822:	781a      	ldrb	r2, [r3, #0]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800682e:	b29b      	uxth	r3, r3
 8006830:	2b00      	cmp	r3, #0
 8006832:	d1b7      	bne.n	80067a4 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	9300      	str	r3, [sp, #0]
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	2200      	movs	r2, #0
 800683c:	2140      	movs	r1, #64	; 0x40
 800683e:	68f8      	ldr	r0, [r7, #12]
 8006840:	f000 f9d4 	bl	8006bec <UART_WaitOnFlagUntilTimeout>
 8006844:	4603      	mov	r3, r0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d001      	beq.n	800684e <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	e006      	b.n	800685c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2220      	movs	r2, #32
 8006852:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8006856:	2300      	movs	r3, #0
 8006858:	e000      	b.n	800685c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800685a:	2302      	movs	r3, #2
  }
}
 800685c:	4618      	mov	r0, r3
 800685e:	3718      	adds	r7, #24
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}

08006864 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b088      	sub	sp, #32
 8006868:	af02      	add	r7, sp, #8
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	60b9      	str	r1, [r7, #8]
 800686e:	603b      	str	r3, [r7, #0]
 8006870:	4613      	mov	r3, r2
 8006872:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006874:	2300      	movs	r3, #0
 8006876:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800687e:	b2db      	uxtb	r3, r3
 8006880:	2b20      	cmp	r3, #32
 8006882:	f040 8090 	bne.w	80069a6 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d002      	beq.n	8006892 <HAL_UART_Receive+0x2e>
 800688c:	88fb      	ldrh	r3, [r7, #6]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d101      	bne.n	8006896 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e088      	b.n	80069a8 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800689c:	2b01      	cmp	r3, #1
 800689e:	d101      	bne.n	80068a4 <HAL_UART_Receive+0x40>
 80068a0:	2302      	movs	r3, #2
 80068a2:	e081      	b.n	80069a8 <HAL_UART_Receive+0x144>
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	2200      	movs	r2, #0
 80068b0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2222      	movs	r2, #34	; 0x22
 80068b6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80068ba:	f7fc fce5 	bl	8003288 <HAL_GetTick>
 80068be:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	88fa      	ldrh	r2, [r7, #6]
 80068c4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	88fa      	ldrh	r2, [r7, #6]
 80068ca:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2200      	movs	r2, #0
 80068d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80068d4:	e05c      	b.n	8006990 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80068da:	b29b      	uxth	r3, r3
 80068dc:	3b01      	subs	r3, #1
 80068de:	b29a      	uxth	r2, r3
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068ec:	d12b      	bne.n	8006946 <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	9300      	str	r3, [sp, #0]
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	2200      	movs	r2, #0
 80068f6:	2120      	movs	r1, #32
 80068f8:	68f8      	ldr	r0, [r7, #12]
 80068fa:	f000 f977 	bl	8006bec <UART_WaitOnFlagUntilTimeout>
 80068fe:	4603      	mov	r3, r0
 8006900:	2b00      	cmp	r3, #0
 8006902:	d001      	beq.n	8006908 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e04f      	b.n	80069a8 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	691b      	ldr	r3, [r3, #16]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d10c      	bne.n	800692e <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	b29b      	uxth	r3, r3
 800691c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006920:	b29a      	uxth	r2, r3
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	3302      	adds	r3, #2
 800692a:	60bb      	str	r3, [r7, #8]
 800692c:	e030      	b.n	8006990 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	b29b      	uxth	r3, r3
 8006936:	b2db      	uxtb	r3, r3
 8006938:	b29a      	uxth	r2, r3
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	3301      	adds	r3, #1
 8006942:	60bb      	str	r3, [r7, #8]
 8006944:	e024      	b.n	8006990 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	9300      	str	r3, [sp, #0]
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	2200      	movs	r2, #0
 800694e:	2120      	movs	r1, #32
 8006950:	68f8      	ldr	r0, [r7, #12]
 8006952:	f000 f94b 	bl	8006bec <UART_WaitOnFlagUntilTimeout>
 8006956:	4603      	mov	r3, r0
 8006958:	2b00      	cmp	r3, #0
 800695a:	d001      	beq.n	8006960 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 800695c:	2303      	movs	r3, #3
 800695e:	e023      	b.n	80069a8 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	691b      	ldr	r3, [r3, #16]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d108      	bne.n	800697a <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	6859      	ldr	r1, [r3, #4]
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	1c5a      	adds	r2, r3, #1
 8006972:	60ba      	str	r2, [r7, #8]
 8006974:	b2ca      	uxtb	r2, r1
 8006976:	701a      	strb	r2, [r3, #0]
 8006978:	e00a      	b.n	8006990 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	b2da      	uxtb	r2, r3
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	1c59      	adds	r1, r3, #1
 8006986:	60b9      	str	r1, [r7, #8]
 8006988:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800698c:	b2d2      	uxtb	r2, r2
 800698e:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006994:	b29b      	uxth	r3, r3
 8006996:	2b00      	cmp	r3, #0
 8006998:	d19d      	bne.n	80068d6 <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2220      	movs	r2, #32
 800699e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80069a2:	2300      	movs	r3, #0
 80069a4:	e000      	b.n	80069a8 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 80069a6:	2302      	movs	r3, #2
  }
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3718      	adds	r7, #24
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b088      	sub	sp, #32
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	695b      	ldr	r3, [r3, #20]
 80069ce:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80069d0:	2300      	movs	r3, #0
 80069d2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80069d4:	2300      	movs	r3, #0
 80069d6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	f003 030f 	and.w	r3, r3, #15
 80069de:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10d      	bne.n	8006a02 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80069e6:	69fb      	ldr	r3, [r7, #28]
 80069e8:	f003 0320 	and.w	r3, r3, #32
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d008      	beq.n	8006a02 <HAL_UART_IRQHandler+0x52>
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	f003 0320 	and.w	r3, r3, #32
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d003      	beq.n	8006a02 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f000 f9e0 	bl	8006dc0 <UART_Receive_IT>
      return;
 8006a00:	e0d1      	b.n	8006ba6 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f000 80b0 	beq.w	8006b6a <HAL_UART_IRQHandler+0x1ba>
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	f003 0301 	and.w	r3, r3, #1
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d105      	bne.n	8006a20 <HAL_UART_IRQHandler+0x70>
 8006a14:	69bb      	ldr	r3, [r7, #24]
 8006a16:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	f000 80a5 	beq.w	8006b6a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006a20:	69fb      	ldr	r3, [r7, #28]
 8006a22:	f003 0301 	and.w	r3, r3, #1
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d00a      	beq.n	8006a40 <HAL_UART_IRQHandler+0x90>
 8006a2a:	69bb      	ldr	r3, [r7, #24]
 8006a2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d005      	beq.n	8006a40 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a38:	f043 0201 	orr.w	r2, r3, #1
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	f003 0304 	and.w	r3, r3, #4
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d00a      	beq.n	8006a60 <HAL_UART_IRQHandler+0xb0>
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	f003 0301 	and.w	r3, r3, #1
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d005      	beq.n	8006a60 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a58:	f043 0202 	orr.w	r2, r3, #2
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	f003 0302 	and.w	r3, r3, #2
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d00a      	beq.n	8006a80 <HAL_UART_IRQHandler+0xd0>
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	f003 0301 	and.w	r3, r3, #1
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d005      	beq.n	8006a80 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a78:	f043 0204 	orr.w	r2, r3, #4
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	f003 0308 	and.w	r3, r3, #8
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d00f      	beq.n	8006aaa <HAL_UART_IRQHandler+0xfa>
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	f003 0320 	and.w	r3, r3, #32
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d104      	bne.n	8006a9e <HAL_UART_IRQHandler+0xee>
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d005      	beq.n	8006aaa <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aa2:	f043 0208 	orr.w	r2, r3, #8
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d078      	beq.n	8006ba4 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ab2:	69fb      	ldr	r3, [r7, #28]
 8006ab4:	f003 0320 	and.w	r3, r3, #32
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d007      	beq.n	8006acc <HAL_UART_IRQHandler+0x11c>
 8006abc:	69bb      	ldr	r3, [r7, #24]
 8006abe:	f003 0320 	and.w	r3, r3, #32
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d002      	beq.n	8006acc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 f97a 	bl	8006dc0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	695b      	ldr	r3, [r3, #20]
 8006ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad6:	2b40      	cmp	r3, #64	; 0x40
 8006ad8:	bf0c      	ite	eq
 8006ada:	2301      	moveq	r3, #1
 8006adc:	2300      	movne	r3, #0
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ae6:	f003 0308 	and.w	r3, r3, #8
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d102      	bne.n	8006af4 <HAL_UART_IRQHandler+0x144>
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d031      	beq.n	8006b58 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f000 f8c3 	bl	8006c80 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	695b      	ldr	r3, [r3, #20]
 8006b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b04:	2b40      	cmp	r3, #64	; 0x40
 8006b06:	d123      	bne.n	8006b50 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	695a      	ldr	r2, [r3, #20]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b16:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d013      	beq.n	8006b48 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b24:	4a21      	ldr	r2, [pc, #132]	; (8006bac <HAL_UART_IRQHandler+0x1fc>)
 8006b26:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f7fc feb3 	bl	8003898 <HAL_DMA_Abort_IT>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d016      	beq.n	8006b66 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006b42:	4610      	mov	r0, r2
 8006b44:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b46:	e00e      	b.n	8006b66 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f000 f845 	bl	8006bd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b4e:	e00a      	b.n	8006b66 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	f000 f841 	bl	8006bd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b56:	e006      	b.n	8006b66 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 f83d 	bl	8006bd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2200      	movs	r2, #0
 8006b62:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006b64:	e01e      	b.n	8006ba4 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b66:	bf00      	nop
    return;
 8006b68:	e01c      	b.n	8006ba4 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006b6a:	69fb      	ldr	r3, [r7, #28]
 8006b6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d008      	beq.n	8006b86 <HAL_UART_IRQHandler+0x1d6>
 8006b74:	69bb      	ldr	r3, [r7, #24]
 8006b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d003      	beq.n	8006b86 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 f8b0 	bl	8006ce4 <UART_Transmit_IT>
    return;
 8006b84:	e00f      	b.n	8006ba6 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006b86:	69fb      	ldr	r3, [r7, #28]
 8006b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d00a      	beq.n	8006ba6 <HAL_UART_IRQHandler+0x1f6>
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d005      	beq.n	8006ba6 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 f8f8 	bl	8006d90 <UART_EndTransmit_IT>
    return;
 8006ba0:	bf00      	nop
 8006ba2:	e000      	b.n	8006ba6 <HAL_UART_IRQHandler+0x1f6>
    return;
 8006ba4:	bf00      	nop
  }
}
 8006ba6:	3720      	adds	r7, #32
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	08006cbd 	.word	0x08006cbd

08006bb0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006bb8:	bf00      	nop
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006bcc:	bf00      	nop
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b083      	sub	sp, #12
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006be0:	bf00      	nop
 8006be2:	370c      	adds	r7, #12
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr

08006bec <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b084      	sub	sp, #16
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	60f8      	str	r0, [r7, #12]
 8006bf4:	60b9      	str	r1, [r7, #8]
 8006bf6:	603b      	str	r3, [r7, #0]
 8006bf8:	4613      	mov	r3, r2
 8006bfa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bfc:	e02c      	b.n	8006c58 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bfe:	69bb      	ldr	r3, [r7, #24]
 8006c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c04:	d028      	beq.n	8006c58 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006c06:	69bb      	ldr	r3, [r7, #24]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d007      	beq.n	8006c1c <UART_WaitOnFlagUntilTimeout+0x30>
 8006c0c:	f7fc fb3c 	bl	8003288 <HAL_GetTick>
 8006c10:	4602      	mov	r2, r0
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	69ba      	ldr	r2, [r7, #24]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d21d      	bcs.n	8006c58 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	68da      	ldr	r2, [r3, #12]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006c2a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	695a      	ldr	r2, [r3, #20]
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f022 0201 	bic.w	r2, r2, #1
 8006c3a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2220      	movs	r2, #32
 8006c40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2220      	movs	r2, #32
 8006c48:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006c54:	2303      	movs	r3, #3
 8006c56:	e00f      	b.n	8006c78 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	68bb      	ldr	r3, [r7, #8]
 8006c60:	4013      	ands	r3, r2
 8006c62:	68ba      	ldr	r2, [r7, #8]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	bf0c      	ite	eq
 8006c68:	2301      	moveq	r3, #1
 8006c6a:	2300      	movne	r3, #0
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	461a      	mov	r2, r3
 8006c70:	79fb      	ldrb	r3, [r7, #7]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d0c3      	beq.n	8006bfe <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3710      	adds	r7, #16
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}

08006c80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	68da      	ldr	r2, [r3, #12]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006c96:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	695a      	ldr	r2, [r3, #20]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f022 0201 	bic.w	r2, r2, #1
 8006ca6:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2220      	movs	r2, #32
 8006cac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cc8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006cd6:	68f8      	ldr	r0, [r7, #12]
 8006cd8:	f7ff ff7e 	bl	8006bd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006cdc:	bf00      	nop
 8006cde:	3710      	adds	r7, #16
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}

08006ce4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b085      	sub	sp, #20
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006cf2:	b2db      	uxtb	r3, r3
 8006cf4:	2b21      	cmp	r3, #33	; 0x21
 8006cf6:	d144      	bne.n	8006d82 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	689b      	ldr	r3, [r3, #8]
 8006cfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d00:	d11a      	bne.n	8006d38 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6a1b      	ldr	r3, [r3, #32]
 8006d06:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	881b      	ldrh	r3, [r3, #0]
 8006d0c:	461a      	mov	r2, r3
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d16:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	691b      	ldr	r3, [r3, #16]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d105      	bne.n	8006d2c <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6a1b      	ldr	r3, [r3, #32]
 8006d24:	1c9a      	adds	r2, r3, #2
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	621a      	str	r2, [r3, #32]
 8006d2a:	e00e      	b.n	8006d4a <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6a1b      	ldr	r3, [r3, #32]
 8006d30:	1c5a      	adds	r2, r3, #1
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	621a      	str	r2, [r3, #32]
 8006d36:	e008      	b.n	8006d4a <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6a1b      	ldr	r3, [r3, #32]
 8006d3c:	1c59      	adds	r1, r3, #1
 8006d3e:	687a      	ldr	r2, [r7, #4]
 8006d40:	6211      	str	r1, [r2, #32]
 8006d42:	781a      	ldrb	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	3b01      	subs	r3, #1
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	687a      	ldr	r2, [r7, #4]
 8006d56:	4619      	mov	r1, r3
 8006d58:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d10f      	bne.n	8006d7e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	68da      	ldr	r2, [r3, #12]
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006d6c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	68da      	ldr	r2, [r3, #12]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d7c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	e000      	b.n	8006d84 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006d82:	2302      	movs	r3, #2
  }
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	3714      	adds	r7, #20
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b082      	sub	sp, #8
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	68da      	ldr	r2, [r3, #12]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006da6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2220      	movs	r2, #32
 8006dac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f7ff fefd 	bl	8006bb0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006db6:	2300      	movs	r3, #0
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3708      	adds	r7, #8
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b084      	sub	sp, #16
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006dce:	b2db      	uxtb	r3, r3
 8006dd0:	2b22      	cmp	r3, #34	; 0x22
 8006dd2:	d171      	bne.n	8006eb8 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ddc:	d123      	bne.n	8006e26 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006de2:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	691b      	ldr	r3, [r3, #16]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d10e      	bne.n	8006e0a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	685b      	ldr	r3, [r3, #4]
 8006df2:	b29b      	uxth	r3, r3
 8006df4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006df8:	b29a      	uxth	r2, r3
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e02:	1c9a      	adds	r2, r3, #2
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	629a      	str	r2, [r3, #40]	; 0x28
 8006e08:	e029      	b.n	8006e5e <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	685b      	ldr	r3, [r3, #4]
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	b29a      	uxth	r2, r3
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e1e:	1c5a      	adds	r2, r3, #1
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	629a      	str	r2, [r3, #40]	; 0x28
 8006e24:	e01b      	b.n	8006e5e <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d10a      	bne.n	8006e44 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	6858      	ldr	r0, [r3, #4]
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e38:	1c59      	adds	r1, r3, #1
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	6291      	str	r1, [r2, #40]	; 0x28
 8006e3e:	b2c2      	uxtb	r2, r0
 8006e40:	701a      	strb	r2, [r3, #0]
 8006e42:	e00c      	b.n	8006e5e <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	b2da      	uxtb	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e50:	1c58      	adds	r0, r3, #1
 8006e52:	6879      	ldr	r1, [r7, #4]
 8006e54:	6288      	str	r0, [r1, #40]	; 0x28
 8006e56:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006e5a:	b2d2      	uxtb	r2, r2
 8006e5c:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	3b01      	subs	r3, #1
 8006e66:	b29b      	uxth	r3, r3
 8006e68:	687a      	ldr	r2, [r7, #4]
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d120      	bne.n	8006eb4 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	68da      	ldr	r2, [r3, #12]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f022 0220 	bic.w	r2, r2, #32
 8006e80:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	68da      	ldr	r2, [r3, #12]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006e90:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	695a      	ldr	r2, [r3, #20]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f022 0201 	bic.w	r2, r2, #1
 8006ea0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2220      	movs	r2, #32
 8006ea6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f7ff fe8a 	bl	8006bc4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	e002      	b.n	8006eba <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	e000      	b.n	8006eba <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006eb8:	2302      	movs	r3, #2
  }
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}
	...

08006ec4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ec8:	b085      	sub	sp, #20
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	691b      	ldr	r3, [r3, #16]
 8006ed4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	68da      	ldr	r2, [r3, #12]
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	430a      	orrs	r2, r1
 8006ee2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	689a      	ldr	r2, [r3, #8]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	431a      	orrs	r2, r3
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	695b      	ldr	r3, [r3, #20]
 8006ef2:	431a      	orrs	r2, r3
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	69db      	ldr	r3, [r3, #28]
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68db      	ldr	r3, [r3, #12]
 8006f02:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006f06:	f023 030c 	bic.w	r3, r3, #12
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	6812      	ldr	r2, [r2, #0]
 8006f0e:	68f9      	ldr	r1, [r7, #12]
 8006f10:	430b      	orrs	r3, r1
 8006f12:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	695b      	ldr	r3, [r3, #20]
 8006f1a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	699a      	ldr	r2, [r3, #24]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	430a      	orrs	r2, r1
 8006f28:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	69db      	ldr	r3, [r3, #28]
 8006f2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f32:	f040 818b 	bne.w	800724c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4ac1      	ldr	r2, [pc, #772]	; (8007240 <UART_SetConfig+0x37c>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d005      	beq.n	8006f4c <UART_SetConfig+0x88>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4abf      	ldr	r2, [pc, #764]	; (8007244 <UART_SetConfig+0x380>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	f040 80bd 	bne.w	80070c6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f4c:	f7fe f88c 	bl	8005068 <HAL_RCC_GetPCLK2Freq>
 8006f50:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	461d      	mov	r5, r3
 8006f56:	f04f 0600 	mov.w	r6, #0
 8006f5a:	46a8      	mov	r8, r5
 8006f5c:	46b1      	mov	r9, r6
 8006f5e:	eb18 0308 	adds.w	r3, r8, r8
 8006f62:	eb49 0409 	adc.w	r4, r9, r9
 8006f66:	4698      	mov	r8, r3
 8006f68:	46a1      	mov	r9, r4
 8006f6a:	eb18 0805 	adds.w	r8, r8, r5
 8006f6e:	eb49 0906 	adc.w	r9, r9, r6
 8006f72:	f04f 0100 	mov.w	r1, #0
 8006f76:	f04f 0200 	mov.w	r2, #0
 8006f7a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006f7e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006f82:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006f86:	4688      	mov	r8, r1
 8006f88:	4691      	mov	r9, r2
 8006f8a:	eb18 0005 	adds.w	r0, r8, r5
 8006f8e:	eb49 0106 	adc.w	r1, r9, r6
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	461d      	mov	r5, r3
 8006f98:	f04f 0600 	mov.w	r6, #0
 8006f9c:	196b      	adds	r3, r5, r5
 8006f9e:	eb46 0406 	adc.w	r4, r6, r6
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	4623      	mov	r3, r4
 8006fa6:	f7f9 fdff 	bl	8000ba8 <__aeabi_uldivmod>
 8006faa:	4603      	mov	r3, r0
 8006fac:	460c      	mov	r4, r1
 8006fae:	461a      	mov	r2, r3
 8006fb0:	4ba5      	ldr	r3, [pc, #660]	; (8007248 <UART_SetConfig+0x384>)
 8006fb2:	fba3 2302 	umull	r2, r3, r3, r2
 8006fb6:	095b      	lsrs	r3, r3, #5
 8006fb8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	461d      	mov	r5, r3
 8006fc0:	f04f 0600 	mov.w	r6, #0
 8006fc4:	46a9      	mov	r9, r5
 8006fc6:	46b2      	mov	sl, r6
 8006fc8:	eb19 0309 	adds.w	r3, r9, r9
 8006fcc:	eb4a 040a 	adc.w	r4, sl, sl
 8006fd0:	4699      	mov	r9, r3
 8006fd2:	46a2      	mov	sl, r4
 8006fd4:	eb19 0905 	adds.w	r9, r9, r5
 8006fd8:	eb4a 0a06 	adc.w	sl, sl, r6
 8006fdc:	f04f 0100 	mov.w	r1, #0
 8006fe0:	f04f 0200 	mov.w	r2, #0
 8006fe4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006fe8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006fec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006ff0:	4689      	mov	r9, r1
 8006ff2:	4692      	mov	sl, r2
 8006ff4:	eb19 0005 	adds.w	r0, r9, r5
 8006ff8:	eb4a 0106 	adc.w	r1, sl, r6
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	461d      	mov	r5, r3
 8007002:	f04f 0600 	mov.w	r6, #0
 8007006:	196b      	adds	r3, r5, r5
 8007008:	eb46 0406 	adc.w	r4, r6, r6
 800700c:	461a      	mov	r2, r3
 800700e:	4623      	mov	r3, r4
 8007010:	f7f9 fdca 	bl	8000ba8 <__aeabi_uldivmod>
 8007014:	4603      	mov	r3, r0
 8007016:	460c      	mov	r4, r1
 8007018:	461a      	mov	r2, r3
 800701a:	4b8b      	ldr	r3, [pc, #556]	; (8007248 <UART_SetConfig+0x384>)
 800701c:	fba3 1302 	umull	r1, r3, r3, r2
 8007020:	095b      	lsrs	r3, r3, #5
 8007022:	2164      	movs	r1, #100	; 0x64
 8007024:	fb01 f303 	mul.w	r3, r1, r3
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	00db      	lsls	r3, r3, #3
 800702c:	3332      	adds	r3, #50	; 0x32
 800702e:	4a86      	ldr	r2, [pc, #536]	; (8007248 <UART_SetConfig+0x384>)
 8007030:	fba2 2303 	umull	r2, r3, r2, r3
 8007034:	095b      	lsrs	r3, r3, #5
 8007036:	005b      	lsls	r3, r3, #1
 8007038:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800703c:	4498      	add	r8, r3
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	461d      	mov	r5, r3
 8007042:	f04f 0600 	mov.w	r6, #0
 8007046:	46a9      	mov	r9, r5
 8007048:	46b2      	mov	sl, r6
 800704a:	eb19 0309 	adds.w	r3, r9, r9
 800704e:	eb4a 040a 	adc.w	r4, sl, sl
 8007052:	4699      	mov	r9, r3
 8007054:	46a2      	mov	sl, r4
 8007056:	eb19 0905 	adds.w	r9, r9, r5
 800705a:	eb4a 0a06 	adc.w	sl, sl, r6
 800705e:	f04f 0100 	mov.w	r1, #0
 8007062:	f04f 0200 	mov.w	r2, #0
 8007066:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800706a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800706e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007072:	4689      	mov	r9, r1
 8007074:	4692      	mov	sl, r2
 8007076:	eb19 0005 	adds.w	r0, r9, r5
 800707a:	eb4a 0106 	adc.w	r1, sl, r6
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	461d      	mov	r5, r3
 8007084:	f04f 0600 	mov.w	r6, #0
 8007088:	196b      	adds	r3, r5, r5
 800708a:	eb46 0406 	adc.w	r4, r6, r6
 800708e:	461a      	mov	r2, r3
 8007090:	4623      	mov	r3, r4
 8007092:	f7f9 fd89 	bl	8000ba8 <__aeabi_uldivmod>
 8007096:	4603      	mov	r3, r0
 8007098:	460c      	mov	r4, r1
 800709a:	461a      	mov	r2, r3
 800709c:	4b6a      	ldr	r3, [pc, #424]	; (8007248 <UART_SetConfig+0x384>)
 800709e:	fba3 1302 	umull	r1, r3, r3, r2
 80070a2:	095b      	lsrs	r3, r3, #5
 80070a4:	2164      	movs	r1, #100	; 0x64
 80070a6:	fb01 f303 	mul.w	r3, r1, r3
 80070aa:	1ad3      	subs	r3, r2, r3
 80070ac:	00db      	lsls	r3, r3, #3
 80070ae:	3332      	adds	r3, #50	; 0x32
 80070b0:	4a65      	ldr	r2, [pc, #404]	; (8007248 <UART_SetConfig+0x384>)
 80070b2:	fba2 2303 	umull	r2, r3, r2, r3
 80070b6:	095b      	lsrs	r3, r3, #5
 80070b8:	f003 0207 	and.w	r2, r3, #7
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	4442      	add	r2, r8
 80070c2:	609a      	str	r2, [r3, #8]
 80070c4:	e26f      	b.n	80075a6 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80070c6:	f7fd ffbb 	bl	8005040 <HAL_RCC_GetPCLK1Freq>
 80070ca:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	461d      	mov	r5, r3
 80070d0:	f04f 0600 	mov.w	r6, #0
 80070d4:	46a8      	mov	r8, r5
 80070d6:	46b1      	mov	r9, r6
 80070d8:	eb18 0308 	adds.w	r3, r8, r8
 80070dc:	eb49 0409 	adc.w	r4, r9, r9
 80070e0:	4698      	mov	r8, r3
 80070e2:	46a1      	mov	r9, r4
 80070e4:	eb18 0805 	adds.w	r8, r8, r5
 80070e8:	eb49 0906 	adc.w	r9, r9, r6
 80070ec:	f04f 0100 	mov.w	r1, #0
 80070f0:	f04f 0200 	mov.w	r2, #0
 80070f4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80070f8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80070fc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007100:	4688      	mov	r8, r1
 8007102:	4691      	mov	r9, r2
 8007104:	eb18 0005 	adds.w	r0, r8, r5
 8007108:	eb49 0106 	adc.w	r1, r9, r6
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	461d      	mov	r5, r3
 8007112:	f04f 0600 	mov.w	r6, #0
 8007116:	196b      	adds	r3, r5, r5
 8007118:	eb46 0406 	adc.w	r4, r6, r6
 800711c:	461a      	mov	r2, r3
 800711e:	4623      	mov	r3, r4
 8007120:	f7f9 fd42 	bl	8000ba8 <__aeabi_uldivmod>
 8007124:	4603      	mov	r3, r0
 8007126:	460c      	mov	r4, r1
 8007128:	461a      	mov	r2, r3
 800712a:	4b47      	ldr	r3, [pc, #284]	; (8007248 <UART_SetConfig+0x384>)
 800712c:	fba3 2302 	umull	r2, r3, r3, r2
 8007130:	095b      	lsrs	r3, r3, #5
 8007132:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	461d      	mov	r5, r3
 800713a:	f04f 0600 	mov.w	r6, #0
 800713e:	46a9      	mov	r9, r5
 8007140:	46b2      	mov	sl, r6
 8007142:	eb19 0309 	adds.w	r3, r9, r9
 8007146:	eb4a 040a 	adc.w	r4, sl, sl
 800714a:	4699      	mov	r9, r3
 800714c:	46a2      	mov	sl, r4
 800714e:	eb19 0905 	adds.w	r9, r9, r5
 8007152:	eb4a 0a06 	adc.w	sl, sl, r6
 8007156:	f04f 0100 	mov.w	r1, #0
 800715a:	f04f 0200 	mov.w	r2, #0
 800715e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007162:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007166:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800716a:	4689      	mov	r9, r1
 800716c:	4692      	mov	sl, r2
 800716e:	eb19 0005 	adds.w	r0, r9, r5
 8007172:	eb4a 0106 	adc.w	r1, sl, r6
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	461d      	mov	r5, r3
 800717c:	f04f 0600 	mov.w	r6, #0
 8007180:	196b      	adds	r3, r5, r5
 8007182:	eb46 0406 	adc.w	r4, r6, r6
 8007186:	461a      	mov	r2, r3
 8007188:	4623      	mov	r3, r4
 800718a:	f7f9 fd0d 	bl	8000ba8 <__aeabi_uldivmod>
 800718e:	4603      	mov	r3, r0
 8007190:	460c      	mov	r4, r1
 8007192:	461a      	mov	r2, r3
 8007194:	4b2c      	ldr	r3, [pc, #176]	; (8007248 <UART_SetConfig+0x384>)
 8007196:	fba3 1302 	umull	r1, r3, r3, r2
 800719a:	095b      	lsrs	r3, r3, #5
 800719c:	2164      	movs	r1, #100	; 0x64
 800719e:	fb01 f303 	mul.w	r3, r1, r3
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	00db      	lsls	r3, r3, #3
 80071a6:	3332      	adds	r3, #50	; 0x32
 80071a8:	4a27      	ldr	r2, [pc, #156]	; (8007248 <UART_SetConfig+0x384>)
 80071aa:	fba2 2303 	umull	r2, r3, r2, r3
 80071ae:	095b      	lsrs	r3, r3, #5
 80071b0:	005b      	lsls	r3, r3, #1
 80071b2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80071b6:	4498      	add	r8, r3
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	461d      	mov	r5, r3
 80071bc:	f04f 0600 	mov.w	r6, #0
 80071c0:	46a9      	mov	r9, r5
 80071c2:	46b2      	mov	sl, r6
 80071c4:	eb19 0309 	adds.w	r3, r9, r9
 80071c8:	eb4a 040a 	adc.w	r4, sl, sl
 80071cc:	4699      	mov	r9, r3
 80071ce:	46a2      	mov	sl, r4
 80071d0:	eb19 0905 	adds.w	r9, r9, r5
 80071d4:	eb4a 0a06 	adc.w	sl, sl, r6
 80071d8:	f04f 0100 	mov.w	r1, #0
 80071dc:	f04f 0200 	mov.w	r2, #0
 80071e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80071e4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80071e8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80071ec:	4689      	mov	r9, r1
 80071ee:	4692      	mov	sl, r2
 80071f0:	eb19 0005 	adds.w	r0, r9, r5
 80071f4:	eb4a 0106 	adc.w	r1, sl, r6
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	461d      	mov	r5, r3
 80071fe:	f04f 0600 	mov.w	r6, #0
 8007202:	196b      	adds	r3, r5, r5
 8007204:	eb46 0406 	adc.w	r4, r6, r6
 8007208:	461a      	mov	r2, r3
 800720a:	4623      	mov	r3, r4
 800720c:	f7f9 fccc 	bl	8000ba8 <__aeabi_uldivmod>
 8007210:	4603      	mov	r3, r0
 8007212:	460c      	mov	r4, r1
 8007214:	461a      	mov	r2, r3
 8007216:	4b0c      	ldr	r3, [pc, #48]	; (8007248 <UART_SetConfig+0x384>)
 8007218:	fba3 1302 	umull	r1, r3, r3, r2
 800721c:	095b      	lsrs	r3, r3, #5
 800721e:	2164      	movs	r1, #100	; 0x64
 8007220:	fb01 f303 	mul.w	r3, r1, r3
 8007224:	1ad3      	subs	r3, r2, r3
 8007226:	00db      	lsls	r3, r3, #3
 8007228:	3332      	adds	r3, #50	; 0x32
 800722a:	4a07      	ldr	r2, [pc, #28]	; (8007248 <UART_SetConfig+0x384>)
 800722c:	fba2 2303 	umull	r2, r3, r2, r3
 8007230:	095b      	lsrs	r3, r3, #5
 8007232:	f003 0207 	and.w	r2, r3, #7
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4442      	add	r2, r8
 800723c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800723e:	e1b2      	b.n	80075a6 <UART_SetConfig+0x6e2>
 8007240:	40011000 	.word	0x40011000
 8007244:	40011400 	.word	0x40011400
 8007248:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4ad7      	ldr	r2, [pc, #860]	; (80075b0 <UART_SetConfig+0x6ec>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d005      	beq.n	8007262 <UART_SetConfig+0x39e>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	4ad6      	ldr	r2, [pc, #856]	; (80075b4 <UART_SetConfig+0x6f0>)
 800725c:	4293      	cmp	r3, r2
 800725e:	f040 80d1 	bne.w	8007404 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007262:	f7fd ff01 	bl	8005068 <HAL_RCC_GetPCLK2Freq>
 8007266:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	469a      	mov	sl, r3
 800726c:	f04f 0b00 	mov.w	fp, #0
 8007270:	46d0      	mov	r8, sl
 8007272:	46d9      	mov	r9, fp
 8007274:	eb18 0308 	adds.w	r3, r8, r8
 8007278:	eb49 0409 	adc.w	r4, r9, r9
 800727c:	4698      	mov	r8, r3
 800727e:	46a1      	mov	r9, r4
 8007280:	eb18 080a 	adds.w	r8, r8, sl
 8007284:	eb49 090b 	adc.w	r9, r9, fp
 8007288:	f04f 0100 	mov.w	r1, #0
 800728c:	f04f 0200 	mov.w	r2, #0
 8007290:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007294:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007298:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800729c:	4688      	mov	r8, r1
 800729e:	4691      	mov	r9, r2
 80072a0:	eb1a 0508 	adds.w	r5, sl, r8
 80072a4:	eb4b 0609 	adc.w	r6, fp, r9
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	4619      	mov	r1, r3
 80072ae:	f04f 0200 	mov.w	r2, #0
 80072b2:	f04f 0300 	mov.w	r3, #0
 80072b6:	f04f 0400 	mov.w	r4, #0
 80072ba:	0094      	lsls	r4, r2, #2
 80072bc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80072c0:	008b      	lsls	r3, r1, #2
 80072c2:	461a      	mov	r2, r3
 80072c4:	4623      	mov	r3, r4
 80072c6:	4628      	mov	r0, r5
 80072c8:	4631      	mov	r1, r6
 80072ca:	f7f9 fc6d 	bl	8000ba8 <__aeabi_uldivmod>
 80072ce:	4603      	mov	r3, r0
 80072d0:	460c      	mov	r4, r1
 80072d2:	461a      	mov	r2, r3
 80072d4:	4bb8      	ldr	r3, [pc, #736]	; (80075b8 <UART_SetConfig+0x6f4>)
 80072d6:	fba3 2302 	umull	r2, r3, r3, r2
 80072da:	095b      	lsrs	r3, r3, #5
 80072dc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	469b      	mov	fp, r3
 80072e4:	f04f 0c00 	mov.w	ip, #0
 80072e8:	46d9      	mov	r9, fp
 80072ea:	46e2      	mov	sl, ip
 80072ec:	eb19 0309 	adds.w	r3, r9, r9
 80072f0:	eb4a 040a 	adc.w	r4, sl, sl
 80072f4:	4699      	mov	r9, r3
 80072f6:	46a2      	mov	sl, r4
 80072f8:	eb19 090b 	adds.w	r9, r9, fp
 80072fc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007300:	f04f 0100 	mov.w	r1, #0
 8007304:	f04f 0200 	mov.w	r2, #0
 8007308:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800730c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007310:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007314:	4689      	mov	r9, r1
 8007316:	4692      	mov	sl, r2
 8007318:	eb1b 0509 	adds.w	r5, fp, r9
 800731c:	eb4c 060a 	adc.w	r6, ip, sl
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	4619      	mov	r1, r3
 8007326:	f04f 0200 	mov.w	r2, #0
 800732a:	f04f 0300 	mov.w	r3, #0
 800732e:	f04f 0400 	mov.w	r4, #0
 8007332:	0094      	lsls	r4, r2, #2
 8007334:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007338:	008b      	lsls	r3, r1, #2
 800733a:	461a      	mov	r2, r3
 800733c:	4623      	mov	r3, r4
 800733e:	4628      	mov	r0, r5
 8007340:	4631      	mov	r1, r6
 8007342:	f7f9 fc31 	bl	8000ba8 <__aeabi_uldivmod>
 8007346:	4603      	mov	r3, r0
 8007348:	460c      	mov	r4, r1
 800734a:	461a      	mov	r2, r3
 800734c:	4b9a      	ldr	r3, [pc, #616]	; (80075b8 <UART_SetConfig+0x6f4>)
 800734e:	fba3 1302 	umull	r1, r3, r3, r2
 8007352:	095b      	lsrs	r3, r3, #5
 8007354:	2164      	movs	r1, #100	; 0x64
 8007356:	fb01 f303 	mul.w	r3, r1, r3
 800735a:	1ad3      	subs	r3, r2, r3
 800735c:	011b      	lsls	r3, r3, #4
 800735e:	3332      	adds	r3, #50	; 0x32
 8007360:	4a95      	ldr	r2, [pc, #596]	; (80075b8 <UART_SetConfig+0x6f4>)
 8007362:	fba2 2303 	umull	r2, r3, r2, r3
 8007366:	095b      	lsrs	r3, r3, #5
 8007368:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800736c:	4498      	add	r8, r3
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	469b      	mov	fp, r3
 8007372:	f04f 0c00 	mov.w	ip, #0
 8007376:	46d9      	mov	r9, fp
 8007378:	46e2      	mov	sl, ip
 800737a:	eb19 0309 	adds.w	r3, r9, r9
 800737e:	eb4a 040a 	adc.w	r4, sl, sl
 8007382:	4699      	mov	r9, r3
 8007384:	46a2      	mov	sl, r4
 8007386:	eb19 090b 	adds.w	r9, r9, fp
 800738a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800738e:	f04f 0100 	mov.w	r1, #0
 8007392:	f04f 0200 	mov.w	r2, #0
 8007396:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800739a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800739e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80073a2:	4689      	mov	r9, r1
 80073a4:	4692      	mov	sl, r2
 80073a6:	eb1b 0509 	adds.w	r5, fp, r9
 80073aa:	eb4c 060a 	adc.w	r6, ip, sl
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	4619      	mov	r1, r3
 80073b4:	f04f 0200 	mov.w	r2, #0
 80073b8:	f04f 0300 	mov.w	r3, #0
 80073bc:	f04f 0400 	mov.w	r4, #0
 80073c0:	0094      	lsls	r4, r2, #2
 80073c2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80073c6:	008b      	lsls	r3, r1, #2
 80073c8:	461a      	mov	r2, r3
 80073ca:	4623      	mov	r3, r4
 80073cc:	4628      	mov	r0, r5
 80073ce:	4631      	mov	r1, r6
 80073d0:	f7f9 fbea 	bl	8000ba8 <__aeabi_uldivmod>
 80073d4:	4603      	mov	r3, r0
 80073d6:	460c      	mov	r4, r1
 80073d8:	461a      	mov	r2, r3
 80073da:	4b77      	ldr	r3, [pc, #476]	; (80075b8 <UART_SetConfig+0x6f4>)
 80073dc:	fba3 1302 	umull	r1, r3, r3, r2
 80073e0:	095b      	lsrs	r3, r3, #5
 80073e2:	2164      	movs	r1, #100	; 0x64
 80073e4:	fb01 f303 	mul.w	r3, r1, r3
 80073e8:	1ad3      	subs	r3, r2, r3
 80073ea:	011b      	lsls	r3, r3, #4
 80073ec:	3332      	adds	r3, #50	; 0x32
 80073ee:	4a72      	ldr	r2, [pc, #456]	; (80075b8 <UART_SetConfig+0x6f4>)
 80073f0:	fba2 2303 	umull	r2, r3, r2, r3
 80073f4:	095b      	lsrs	r3, r3, #5
 80073f6:	f003 020f 	and.w	r2, r3, #15
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4442      	add	r2, r8
 8007400:	609a      	str	r2, [r3, #8]
 8007402:	e0d0      	b.n	80075a6 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007404:	f7fd fe1c 	bl	8005040 <HAL_RCC_GetPCLK1Freq>
 8007408:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	469a      	mov	sl, r3
 800740e:	f04f 0b00 	mov.w	fp, #0
 8007412:	46d0      	mov	r8, sl
 8007414:	46d9      	mov	r9, fp
 8007416:	eb18 0308 	adds.w	r3, r8, r8
 800741a:	eb49 0409 	adc.w	r4, r9, r9
 800741e:	4698      	mov	r8, r3
 8007420:	46a1      	mov	r9, r4
 8007422:	eb18 080a 	adds.w	r8, r8, sl
 8007426:	eb49 090b 	adc.w	r9, r9, fp
 800742a:	f04f 0100 	mov.w	r1, #0
 800742e:	f04f 0200 	mov.w	r2, #0
 8007432:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007436:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800743a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800743e:	4688      	mov	r8, r1
 8007440:	4691      	mov	r9, r2
 8007442:	eb1a 0508 	adds.w	r5, sl, r8
 8007446:	eb4b 0609 	adc.w	r6, fp, r9
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	685b      	ldr	r3, [r3, #4]
 800744e:	4619      	mov	r1, r3
 8007450:	f04f 0200 	mov.w	r2, #0
 8007454:	f04f 0300 	mov.w	r3, #0
 8007458:	f04f 0400 	mov.w	r4, #0
 800745c:	0094      	lsls	r4, r2, #2
 800745e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007462:	008b      	lsls	r3, r1, #2
 8007464:	461a      	mov	r2, r3
 8007466:	4623      	mov	r3, r4
 8007468:	4628      	mov	r0, r5
 800746a:	4631      	mov	r1, r6
 800746c:	f7f9 fb9c 	bl	8000ba8 <__aeabi_uldivmod>
 8007470:	4603      	mov	r3, r0
 8007472:	460c      	mov	r4, r1
 8007474:	461a      	mov	r2, r3
 8007476:	4b50      	ldr	r3, [pc, #320]	; (80075b8 <UART_SetConfig+0x6f4>)
 8007478:	fba3 2302 	umull	r2, r3, r3, r2
 800747c:	095b      	lsrs	r3, r3, #5
 800747e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	469b      	mov	fp, r3
 8007486:	f04f 0c00 	mov.w	ip, #0
 800748a:	46d9      	mov	r9, fp
 800748c:	46e2      	mov	sl, ip
 800748e:	eb19 0309 	adds.w	r3, r9, r9
 8007492:	eb4a 040a 	adc.w	r4, sl, sl
 8007496:	4699      	mov	r9, r3
 8007498:	46a2      	mov	sl, r4
 800749a:	eb19 090b 	adds.w	r9, r9, fp
 800749e:	eb4a 0a0c 	adc.w	sl, sl, ip
 80074a2:	f04f 0100 	mov.w	r1, #0
 80074a6:	f04f 0200 	mov.w	r2, #0
 80074aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80074ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80074b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80074b6:	4689      	mov	r9, r1
 80074b8:	4692      	mov	sl, r2
 80074ba:	eb1b 0509 	adds.w	r5, fp, r9
 80074be:	eb4c 060a 	adc.w	r6, ip, sl
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	685b      	ldr	r3, [r3, #4]
 80074c6:	4619      	mov	r1, r3
 80074c8:	f04f 0200 	mov.w	r2, #0
 80074cc:	f04f 0300 	mov.w	r3, #0
 80074d0:	f04f 0400 	mov.w	r4, #0
 80074d4:	0094      	lsls	r4, r2, #2
 80074d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80074da:	008b      	lsls	r3, r1, #2
 80074dc:	461a      	mov	r2, r3
 80074de:	4623      	mov	r3, r4
 80074e0:	4628      	mov	r0, r5
 80074e2:	4631      	mov	r1, r6
 80074e4:	f7f9 fb60 	bl	8000ba8 <__aeabi_uldivmod>
 80074e8:	4603      	mov	r3, r0
 80074ea:	460c      	mov	r4, r1
 80074ec:	461a      	mov	r2, r3
 80074ee:	4b32      	ldr	r3, [pc, #200]	; (80075b8 <UART_SetConfig+0x6f4>)
 80074f0:	fba3 1302 	umull	r1, r3, r3, r2
 80074f4:	095b      	lsrs	r3, r3, #5
 80074f6:	2164      	movs	r1, #100	; 0x64
 80074f8:	fb01 f303 	mul.w	r3, r1, r3
 80074fc:	1ad3      	subs	r3, r2, r3
 80074fe:	011b      	lsls	r3, r3, #4
 8007500:	3332      	adds	r3, #50	; 0x32
 8007502:	4a2d      	ldr	r2, [pc, #180]	; (80075b8 <UART_SetConfig+0x6f4>)
 8007504:	fba2 2303 	umull	r2, r3, r2, r3
 8007508:	095b      	lsrs	r3, r3, #5
 800750a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800750e:	4498      	add	r8, r3
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	469b      	mov	fp, r3
 8007514:	f04f 0c00 	mov.w	ip, #0
 8007518:	46d9      	mov	r9, fp
 800751a:	46e2      	mov	sl, ip
 800751c:	eb19 0309 	adds.w	r3, r9, r9
 8007520:	eb4a 040a 	adc.w	r4, sl, sl
 8007524:	4699      	mov	r9, r3
 8007526:	46a2      	mov	sl, r4
 8007528:	eb19 090b 	adds.w	r9, r9, fp
 800752c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007530:	f04f 0100 	mov.w	r1, #0
 8007534:	f04f 0200 	mov.w	r2, #0
 8007538:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800753c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007540:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007544:	4689      	mov	r9, r1
 8007546:	4692      	mov	sl, r2
 8007548:	eb1b 0509 	adds.w	r5, fp, r9
 800754c:	eb4c 060a 	adc.w	r6, ip, sl
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	4619      	mov	r1, r3
 8007556:	f04f 0200 	mov.w	r2, #0
 800755a:	f04f 0300 	mov.w	r3, #0
 800755e:	f04f 0400 	mov.w	r4, #0
 8007562:	0094      	lsls	r4, r2, #2
 8007564:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007568:	008b      	lsls	r3, r1, #2
 800756a:	461a      	mov	r2, r3
 800756c:	4623      	mov	r3, r4
 800756e:	4628      	mov	r0, r5
 8007570:	4631      	mov	r1, r6
 8007572:	f7f9 fb19 	bl	8000ba8 <__aeabi_uldivmod>
 8007576:	4603      	mov	r3, r0
 8007578:	460c      	mov	r4, r1
 800757a:	461a      	mov	r2, r3
 800757c:	4b0e      	ldr	r3, [pc, #56]	; (80075b8 <UART_SetConfig+0x6f4>)
 800757e:	fba3 1302 	umull	r1, r3, r3, r2
 8007582:	095b      	lsrs	r3, r3, #5
 8007584:	2164      	movs	r1, #100	; 0x64
 8007586:	fb01 f303 	mul.w	r3, r1, r3
 800758a:	1ad3      	subs	r3, r2, r3
 800758c:	011b      	lsls	r3, r3, #4
 800758e:	3332      	adds	r3, #50	; 0x32
 8007590:	4a09      	ldr	r2, [pc, #36]	; (80075b8 <UART_SetConfig+0x6f4>)
 8007592:	fba2 2303 	umull	r2, r3, r2, r3
 8007596:	095b      	lsrs	r3, r3, #5
 8007598:	f003 020f 	and.w	r2, r3, #15
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4442      	add	r2, r8
 80075a2:	609a      	str	r2, [r3, #8]
}
 80075a4:	e7ff      	b.n	80075a6 <UART_SetConfig+0x6e2>
 80075a6:	bf00      	nop
 80075a8:	3714      	adds	r7, #20
 80075aa:	46bd      	mov	sp, r7
 80075ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b0:	40011000 	.word	0x40011000
 80075b4:	40011400 	.word	0x40011400
 80075b8:	51eb851f 	.word	0x51eb851f

080075bc <__errno>:
 80075bc:	4b01      	ldr	r3, [pc, #4]	; (80075c4 <__errno+0x8>)
 80075be:	6818      	ldr	r0, [r3, #0]
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	20000074 	.word	0x20000074

080075c8 <__libc_init_array>:
 80075c8:	b570      	push	{r4, r5, r6, lr}
 80075ca:	4e0d      	ldr	r6, [pc, #52]	; (8007600 <__libc_init_array+0x38>)
 80075cc:	4c0d      	ldr	r4, [pc, #52]	; (8007604 <__libc_init_array+0x3c>)
 80075ce:	1ba4      	subs	r4, r4, r6
 80075d0:	10a4      	asrs	r4, r4, #2
 80075d2:	2500      	movs	r5, #0
 80075d4:	42a5      	cmp	r5, r4
 80075d6:	d109      	bne.n	80075ec <__libc_init_array+0x24>
 80075d8:	4e0b      	ldr	r6, [pc, #44]	; (8007608 <__libc_init_array+0x40>)
 80075da:	4c0c      	ldr	r4, [pc, #48]	; (800760c <__libc_init_array+0x44>)
 80075dc:	f002 fbaa 	bl	8009d34 <_init>
 80075e0:	1ba4      	subs	r4, r4, r6
 80075e2:	10a4      	asrs	r4, r4, #2
 80075e4:	2500      	movs	r5, #0
 80075e6:	42a5      	cmp	r5, r4
 80075e8:	d105      	bne.n	80075f6 <__libc_init_array+0x2e>
 80075ea:	bd70      	pop	{r4, r5, r6, pc}
 80075ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80075f0:	4798      	blx	r3
 80075f2:	3501      	adds	r5, #1
 80075f4:	e7ee      	b.n	80075d4 <__libc_init_array+0xc>
 80075f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80075fa:	4798      	blx	r3
 80075fc:	3501      	adds	r5, #1
 80075fe:	e7f2      	b.n	80075e6 <__libc_init_array+0x1e>
 8007600:	0800ac40 	.word	0x0800ac40
 8007604:	0800ac40 	.word	0x0800ac40
 8007608:	0800ac40 	.word	0x0800ac40
 800760c:	0800ac44 	.word	0x0800ac44

08007610 <memset>:
 8007610:	4402      	add	r2, r0
 8007612:	4603      	mov	r3, r0
 8007614:	4293      	cmp	r3, r2
 8007616:	d100      	bne.n	800761a <memset+0xa>
 8007618:	4770      	bx	lr
 800761a:	f803 1b01 	strb.w	r1, [r3], #1
 800761e:	e7f9      	b.n	8007614 <memset+0x4>

08007620 <__cvt>:
 8007620:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007624:	ec55 4b10 	vmov	r4, r5, d0
 8007628:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800762a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800762e:	2d00      	cmp	r5, #0
 8007630:	460e      	mov	r6, r1
 8007632:	4691      	mov	r9, r2
 8007634:	4619      	mov	r1, r3
 8007636:	bfb8      	it	lt
 8007638:	4622      	movlt	r2, r4
 800763a:	462b      	mov	r3, r5
 800763c:	f027 0720 	bic.w	r7, r7, #32
 8007640:	bfbb      	ittet	lt
 8007642:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007646:	461d      	movlt	r5, r3
 8007648:	2300      	movge	r3, #0
 800764a:	232d      	movlt	r3, #45	; 0x2d
 800764c:	bfb8      	it	lt
 800764e:	4614      	movlt	r4, r2
 8007650:	2f46      	cmp	r7, #70	; 0x46
 8007652:	700b      	strb	r3, [r1, #0]
 8007654:	d004      	beq.n	8007660 <__cvt+0x40>
 8007656:	2f45      	cmp	r7, #69	; 0x45
 8007658:	d100      	bne.n	800765c <__cvt+0x3c>
 800765a:	3601      	adds	r6, #1
 800765c:	2102      	movs	r1, #2
 800765e:	e000      	b.n	8007662 <__cvt+0x42>
 8007660:	2103      	movs	r1, #3
 8007662:	ab03      	add	r3, sp, #12
 8007664:	9301      	str	r3, [sp, #4]
 8007666:	ab02      	add	r3, sp, #8
 8007668:	9300      	str	r3, [sp, #0]
 800766a:	4632      	mov	r2, r6
 800766c:	4653      	mov	r3, sl
 800766e:	ec45 4b10 	vmov	d0, r4, r5
 8007672:	f000 fdf9 	bl	8008268 <_dtoa_r>
 8007676:	2f47      	cmp	r7, #71	; 0x47
 8007678:	4680      	mov	r8, r0
 800767a:	d102      	bne.n	8007682 <__cvt+0x62>
 800767c:	f019 0f01 	tst.w	r9, #1
 8007680:	d026      	beq.n	80076d0 <__cvt+0xb0>
 8007682:	2f46      	cmp	r7, #70	; 0x46
 8007684:	eb08 0906 	add.w	r9, r8, r6
 8007688:	d111      	bne.n	80076ae <__cvt+0x8e>
 800768a:	f898 3000 	ldrb.w	r3, [r8]
 800768e:	2b30      	cmp	r3, #48	; 0x30
 8007690:	d10a      	bne.n	80076a8 <__cvt+0x88>
 8007692:	2200      	movs	r2, #0
 8007694:	2300      	movs	r3, #0
 8007696:	4620      	mov	r0, r4
 8007698:	4629      	mov	r1, r5
 800769a:	f7f9 fa15 	bl	8000ac8 <__aeabi_dcmpeq>
 800769e:	b918      	cbnz	r0, 80076a8 <__cvt+0x88>
 80076a0:	f1c6 0601 	rsb	r6, r6, #1
 80076a4:	f8ca 6000 	str.w	r6, [sl]
 80076a8:	f8da 3000 	ldr.w	r3, [sl]
 80076ac:	4499      	add	r9, r3
 80076ae:	2200      	movs	r2, #0
 80076b0:	2300      	movs	r3, #0
 80076b2:	4620      	mov	r0, r4
 80076b4:	4629      	mov	r1, r5
 80076b6:	f7f9 fa07 	bl	8000ac8 <__aeabi_dcmpeq>
 80076ba:	b938      	cbnz	r0, 80076cc <__cvt+0xac>
 80076bc:	2230      	movs	r2, #48	; 0x30
 80076be:	9b03      	ldr	r3, [sp, #12]
 80076c0:	454b      	cmp	r3, r9
 80076c2:	d205      	bcs.n	80076d0 <__cvt+0xb0>
 80076c4:	1c59      	adds	r1, r3, #1
 80076c6:	9103      	str	r1, [sp, #12]
 80076c8:	701a      	strb	r2, [r3, #0]
 80076ca:	e7f8      	b.n	80076be <__cvt+0x9e>
 80076cc:	f8cd 900c 	str.w	r9, [sp, #12]
 80076d0:	9b03      	ldr	r3, [sp, #12]
 80076d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80076d4:	eba3 0308 	sub.w	r3, r3, r8
 80076d8:	4640      	mov	r0, r8
 80076da:	6013      	str	r3, [r2, #0]
 80076dc:	b004      	add	sp, #16
 80076de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080076e2 <__exponent>:
 80076e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076e4:	2900      	cmp	r1, #0
 80076e6:	4604      	mov	r4, r0
 80076e8:	bfba      	itte	lt
 80076ea:	4249      	neglt	r1, r1
 80076ec:	232d      	movlt	r3, #45	; 0x2d
 80076ee:	232b      	movge	r3, #43	; 0x2b
 80076f0:	2909      	cmp	r1, #9
 80076f2:	f804 2b02 	strb.w	r2, [r4], #2
 80076f6:	7043      	strb	r3, [r0, #1]
 80076f8:	dd20      	ble.n	800773c <__exponent+0x5a>
 80076fa:	f10d 0307 	add.w	r3, sp, #7
 80076fe:	461f      	mov	r7, r3
 8007700:	260a      	movs	r6, #10
 8007702:	fb91 f5f6 	sdiv	r5, r1, r6
 8007706:	fb06 1115 	mls	r1, r6, r5, r1
 800770a:	3130      	adds	r1, #48	; 0x30
 800770c:	2d09      	cmp	r5, #9
 800770e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007712:	f103 32ff 	add.w	r2, r3, #4294967295
 8007716:	4629      	mov	r1, r5
 8007718:	dc09      	bgt.n	800772e <__exponent+0x4c>
 800771a:	3130      	adds	r1, #48	; 0x30
 800771c:	3b02      	subs	r3, #2
 800771e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007722:	42bb      	cmp	r3, r7
 8007724:	4622      	mov	r2, r4
 8007726:	d304      	bcc.n	8007732 <__exponent+0x50>
 8007728:	1a10      	subs	r0, r2, r0
 800772a:	b003      	add	sp, #12
 800772c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800772e:	4613      	mov	r3, r2
 8007730:	e7e7      	b.n	8007702 <__exponent+0x20>
 8007732:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007736:	f804 2b01 	strb.w	r2, [r4], #1
 800773a:	e7f2      	b.n	8007722 <__exponent+0x40>
 800773c:	2330      	movs	r3, #48	; 0x30
 800773e:	4419      	add	r1, r3
 8007740:	7083      	strb	r3, [r0, #2]
 8007742:	1d02      	adds	r2, r0, #4
 8007744:	70c1      	strb	r1, [r0, #3]
 8007746:	e7ef      	b.n	8007728 <__exponent+0x46>

08007748 <_printf_float>:
 8007748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800774c:	b08d      	sub	sp, #52	; 0x34
 800774e:	460c      	mov	r4, r1
 8007750:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007754:	4616      	mov	r6, r2
 8007756:	461f      	mov	r7, r3
 8007758:	4605      	mov	r5, r0
 800775a:	f001 fcb7 	bl	80090cc <_localeconv_r>
 800775e:	6803      	ldr	r3, [r0, #0]
 8007760:	9304      	str	r3, [sp, #16]
 8007762:	4618      	mov	r0, r3
 8007764:	f7f8 fd34 	bl	80001d0 <strlen>
 8007768:	2300      	movs	r3, #0
 800776a:	930a      	str	r3, [sp, #40]	; 0x28
 800776c:	f8d8 3000 	ldr.w	r3, [r8]
 8007770:	9005      	str	r0, [sp, #20]
 8007772:	3307      	adds	r3, #7
 8007774:	f023 0307 	bic.w	r3, r3, #7
 8007778:	f103 0208 	add.w	r2, r3, #8
 800777c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007780:	f8d4 b000 	ldr.w	fp, [r4]
 8007784:	f8c8 2000 	str.w	r2, [r8]
 8007788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007790:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007794:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007798:	9307      	str	r3, [sp, #28]
 800779a:	f8cd 8018 	str.w	r8, [sp, #24]
 800779e:	f04f 32ff 	mov.w	r2, #4294967295
 80077a2:	4ba7      	ldr	r3, [pc, #668]	; (8007a40 <_printf_float+0x2f8>)
 80077a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077a8:	f7f9 f9c0 	bl	8000b2c <__aeabi_dcmpun>
 80077ac:	bb70      	cbnz	r0, 800780c <_printf_float+0xc4>
 80077ae:	f04f 32ff 	mov.w	r2, #4294967295
 80077b2:	4ba3      	ldr	r3, [pc, #652]	; (8007a40 <_printf_float+0x2f8>)
 80077b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077b8:	f7f9 f99a 	bl	8000af0 <__aeabi_dcmple>
 80077bc:	bb30      	cbnz	r0, 800780c <_printf_float+0xc4>
 80077be:	2200      	movs	r2, #0
 80077c0:	2300      	movs	r3, #0
 80077c2:	4640      	mov	r0, r8
 80077c4:	4649      	mov	r1, r9
 80077c6:	f7f9 f989 	bl	8000adc <__aeabi_dcmplt>
 80077ca:	b110      	cbz	r0, 80077d2 <_printf_float+0x8a>
 80077cc:	232d      	movs	r3, #45	; 0x2d
 80077ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077d2:	4a9c      	ldr	r2, [pc, #624]	; (8007a44 <_printf_float+0x2fc>)
 80077d4:	4b9c      	ldr	r3, [pc, #624]	; (8007a48 <_printf_float+0x300>)
 80077d6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80077da:	bf8c      	ite	hi
 80077dc:	4690      	movhi	r8, r2
 80077de:	4698      	movls	r8, r3
 80077e0:	2303      	movs	r3, #3
 80077e2:	f02b 0204 	bic.w	r2, fp, #4
 80077e6:	6123      	str	r3, [r4, #16]
 80077e8:	6022      	str	r2, [r4, #0]
 80077ea:	f04f 0900 	mov.w	r9, #0
 80077ee:	9700      	str	r7, [sp, #0]
 80077f0:	4633      	mov	r3, r6
 80077f2:	aa0b      	add	r2, sp, #44	; 0x2c
 80077f4:	4621      	mov	r1, r4
 80077f6:	4628      	mov	r0, r5
 80077f8:	f000 f9e6 	bl	8007bc8 <_printf_common>
 80077fc:	3001      	adds	r0, #1
 80077fe:	f040 808d 	bne.w	800791c <_printf_float+0x1d4>
 8007802:	f04f 30ff 	mov.w	r0, #4294967295
 8007806:	b00d      	add	sp, #52	; 0x34
 8007808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800780c:	4642      	mov	r2, r8
 800780e:	464b      	mov	r3, r9
 8007810:	4640      	mov	r0, r8
 8007812:	4649      	mov	r1, r9
 8007814:	f7f9 f98a 	bl	8000b2c <__aeabi_dcmpun>
 8007818:	b110      	cbz	r0, 8007820 <_printf_float+0xd8>
 800781a:	4a8c      	ldr	r2, [pc, #560]	; (8007a4c <_printf_float+0x304>)
 800781c:	4b8c      	ldr	r3, [pc, #560]	; (8007a50 <_printf_float+0x308>)
 800781e:	e7da      	b.n	80077d6 <_printf_float+0x8e>
 8007820:	6861      	ldr	r1, [r4, #4]
 8007822:	1c4b      	adds	r3, r1, #1
 8007824:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007828:	a80a      	add	r0, sp, #40	; 0x28
 800782a:	d13e      	bne.n	80078aa <_printf_float+0x162>
 800782c:	2306      	movs	r3, #6
 800782e:	6063      	str	r3, [r4, #4]
 8007830:	2300      	movs	r3, #0
 8007832:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007836:	ab09      	add	r3, sp, #36	; 0x24
 8007838:	9300      	str	r3, [sp, #0]
 800783a:	ec49 8b10 	vmov	d0, r8, r9
 800783e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007842:	6022      	str	r2, [r4, #0]
 8007844:	f8cd a004 	str.w	sl, [sp, #4]
 8007848:	6861      	ldr	r1, [r4, #4]
 800784a:	4628      	mov	r0, r5
 800784c:	f7ff fee8 	bl	8007620 <__cvt>
 8007850:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007854:	2b47      	cmp	r3, #71	; 0x47
 8007856:	4680      	mov	r8, r0
 8007858:	d109      	bne.n	800786e <_printf_float+0x126>
 800785a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800785c:	1cd8      	adds	r0, r3, #3
 800785e:	db02      	blt.n	8007866 <_printf_float+0x11e>
 8007860:	6862      	ldr	r2, [r4, #4]
 8007862:	4293      	cmp	r3, r2
 8007864:	dd47      	ble.n	80078f6 <_printf_float+0x1ae>
 8007866:	f1aa 0a02 	sub.w	sl, sl, #2
 800786a:	fa5f fa8a 	uxtb.w	sl, sl
 800786e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007872:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007874:	d824      	bhi.n	80078c0 <_printf_float+0x178>
 8007876:	3901      	subs	r1, #1
 8007878:	4652      	mov	r2, sl
 800787a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800787e:	9109      	str	r1, [sp, #36]	; 0x24
 8007880:	f7ff ff2f 	bl	80076e2 <__exponent>
 8007884:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007886:	1813      	adds	r3, r2, r0
 8007888:	2a01      	cmp	r2, #1
 800788a:	4681      	mov	r9, r0
 800788c:	6123      	str	r3, [r4, #16]
 800788e:	dc02      	bgt.n	8007896 <_printf_float+0x14e>
 8007890:	6822      	ldr	r2, [r4, #0]
 8007892:	07d1      	lsls	r1, r2, #31
 8007894:	d501      	bpl.n	800789a <_printf_float+0x152>
 8007896:	3301      	adds	r3, #1
 8007898:	6123      	str	r3, [r4, #16]
 800789a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d0a5      	beq.n	80077ee <_printf_float+0xa6>
 80078a2:	232d      	movs	r3, #45	; 0x2d
 80078a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078a8:	e7a1      	b.n	80077ee <_printf_float+0xa6>
 80078aa:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80078ae:	f000 8177 	beq.w	8007ba0 <_printf_float+0x458>
 80078b2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80078b6:	d1bb      	bne.n	8007830 <_printf_float+0xe8>
 80078b8:	2900      	cmp	r1, #0
 80078ba:	d1b9      	bne.n	8007830 <_printf_float+0xe8>
 80078bc:	2301      	movs	r3, #1
 80078be:	e7b6      	b.n	800782e <_printf_float+0xe6>
 80078c0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80078c4:	d119      	bne.n	80078fa <_printf_float+0x1b2>
 80078c6:	2900      	cmp	r1, #0
 80078c8:	6863      	ldr	r3, [r4, #4]
 80078ca:	dd0c      	ble.n	80078e6 <_printf_float+0x19e>
 80078cc:	6121      	str	r1, [r4, #16]
 80078ce:	b913      	cbnz	r3, 80078d6 <_printf_float+0x18e>
 80078d0:	6822      	ldr	r2, [r4, #0]
 80078d2:	07d2      	lsls	r2, r2, #31
 80078d4:	d502      	bpl.n	80078dc <_printf_float+0x194>
 80078d6:	3301      	adds	r3, #1
 80078d8:	440b      	add	r3, r1
 80078da:	6123      	str	r3, [r4, #16]
 80078dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078de:	65a3      	str	r3, [r4, #88]	; 0x58
 80078e0:	f04f 0900 	mov.w	r9, #0
 80078e4:	e7d9      	b.n	800789a <_printf_float+0x152>
 80078e6:	b913      	cbnz	r3, 80078ee <_printf_float+0x1a6>
 80078e8:	6822      	ldr	r2, [r4, #0]
 80078ea:	07d0      	lsls	r0, r2, #31
 80078ec:	d501      	bpl.n	80078f2 <_printf_float+0x1aa>
 80078ee:	3302      	adds	r3, #2
 80078f0:	e7f3      	b.n	80078da <_printf_float+0x192>
 80078f2:	2301      	movs	r3, #1
 80078f4:	e7f1      	b.n	80078da <_printf_float+0x192>
 80078f6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80078fa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80078fe:	4293      	cmp	r3, r2
 8007900:	db05      	blt.n	800790e <_printf_float+0x1c6>
 8007902:	6822      	ldr	r2, [r4, #0]
 8007904:	6123      	str	r3, [r4, #16]
 8007906:	07d1      	lsls	r1, r2, #31
 8007908:	d5e8      	bpl.n	80078dc <_printf_float+0x194>
 800790a:	3301      	adds	r3, #1
 800790c:	e7e5      	b.n	80078da <_printf_float+0x192>
 800790e:	2b00      	cmp	r3, #0
 8007910:	bfd4      	ite	le
 8007912:	f1c3 0302 	rsble	r3, r3, #2
 8007916:	2301      	movgt	r3, #1
 8007918:	4413      	add	r3, r2
 800791a:	e7de      	b.n	80078da <_printf_float+0x192>
 800791c:	6823      	ldr	r3, [r4, #0]
 800791e:	055a      	lsls	r2, r3, #21
 8007920:	d407      	bmi.n	8007932 <_printf_float+0x1ea>
 8007922:	6923      	ldr	r3, [r4, #16]
 8007924:	4642      	mov	r2, r8
 8007926:	4631      	mov	r1, r6
 8007928:	4628      	mov	r0, r5
 800792a:	47b8      	blx	r7
 800792c:	3001      	adds	r0, #1
 800792e:	d12b      	bne.n	8007988 <_printf_float+0x240>
 8007930:	e767      	b.n	8007802 <_printf_float+0xba>
 8007932:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007936:	f240 80dc 	bls.w	8007af2 <_printf_float+0x3aa>
 800793a:	2200      	movs	r2, #0
 800793c:	2300      	movs	r3, #0
 800793e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007942:	f7f9 f8c1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007946:	2800      	cmp	r0, #0
 8007948:	d033      	beq.n	80079b2 <_printf_float+0x26a>
 800794a:	2301      	movs	r3, #1
 800794c:	4a41      	ldr	r2, [pc, #260]	; (8007a54 <_printf_float+0x30c>)
 800794e:	4631      	mov	r1, r6
 8007950:	4628      	mov	r0, r5
 8007952:	47b8      	blx	r7
 8007954:	3001      	adds	r0, #1
 8007956:	f43f af54 	beq.w	8007802 <_printf_float+0xba>
 800795a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800795e:	429a      	cmp	r2, r3
 8007960:	db02      	blt.n	8007968 <_printf_float+0x220>
 8007962:	6823      	ldr	r3, [r4, #0]
 8007964:	07d8      	lsls	r0, r3, #31
 8007966:	d50f      	bpl.n	8007988 <_printf_float+0x240>
 8007968:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800796c:	4631      	mov	r1, r6
 800796e:	4628      	mov	r0, r5
 8007970:	47b8      	blx	r7
 8007972:	3001      	adds	r0, #1
 8007974:	f43f af45 	beq.w	8007802 <_printf_float+0xba>
 8007978:	f04f 0800 	mov.w	r8, #0
 800797c:	f104 091a 	add.w	r9, r4, #26
 8007980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007982:	3b01      	subs	r3, #1
 8007984:	4543      	cmp	r3, r8
 8007986:	dc09      	bgt.n	800799c <_printf_float+0x254>
 8007988:	6823      	ldr	r3, [r4, #0]
 800798a:	079b      	lsls	r3, r3, #30
 800798c:	f100 8103 	bmi.w	8007b96 <_printf_float+0x44e>
 8007990:	68e0      	ldr	r0, [r4, #12]
 8007992:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007994:	4298      	cmp	r0, r3
 8007996:	bfb8      	it	lt
 8007998:	4618      	movlt	r0, r3
 800799a:	e734      	b.n	8007806 <_printf_float+0xbe>
 800799c:	2301      	movs	r3, #1
 800799e:	464a      	mov	r2, r9
 80079a0:	4631      	mov	r1, r6
 80079a2:	4628      	mov	r0, r5
 80079a4:	47b8      	blx	r7
 80079a6:	3001      	adds	r0, #1
 80079a8:	f43f af2b 	beq.w	8007802 <_printf_float+0xba>
 80079ac:	f108 0801 	add.w	r8, r8, #1
 80079b0:	e7e6      	b.n	8007980 <_printf_float+0x238>
 80079b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	dc2b      	bgt.n	8007a10 <_printf_float+0x2c8>
 80079b8:	2301      	movs	r3, #1
 80079ba:	4a26      	ldr	r2, [pc, #152]	; (8007a54 <_printf_float+0x30c>)
 80079bc:	4631      	mov	r1, r6
 80079be:	4628      	mov	r0, r5
 80079c0:	47b8      	blx	r7
 80079c2:	3001      	adds	r0, #1
 80079c4:	f43f af1d 	beq.w	8007802 <_printf_float+0xba>
 80079c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ca:	b923      	cbnz	r3, 80079d6 <_printf_float+0x28e>
 80079cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079ce:	b913      	cbnz	r3, 80079d6 <_printf_float+0x28e>
 80079d0:	6823      	ldr	r3, [r4, #0]
 80079d2:	07d9      	lsls	r1, r3, #31
 80079d4:	d5d8      	bpl.n	8007988 <_printf_float+0x240>
 80079d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079da:	4631      	mov	r1, r6
 80079dc:	4628      	mov	r0, r5
 80079de:	47b8      	blx	r7
 80079e0:	3001      	adds	r0, #1
 80079e2:	f43f af0e 	beq.w	8007802 <_printf_float+0xba>
 80079e6:	f04f 0900 	mov.w	r9, #0
 80079ea:	f104 0a1a 	add.w	sl, r4, #26
 80079ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079f0:	425b      	negs	r3, r3
 80079f2:	454b      	cmp	r3, r9
 80079f4:	dc01      	bgt.n	80079fa <_printf_float+0x2b2>
 80079f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079f8:	e794      	b.n	8007924 <_printf_float+0x1dc>
 80079fa:	2301      	movs	r3, #1
 80079fc:	4652      	mov	r2, sl
 80079fe:	4631      	mov	r1, r6
 8007a00:	4628      	mov	r0, r5
 8007a02:	47b8      	blx	r7
 8007a04:	3001      	adds	r0, #1
 8007a06:	f43f aefc 	beq.w	8007802 <_printf_float+0xba>
 8007a0a:	f109 0901 	add.w	r9, r9, #1
 8007a0e:	e7ee      	b.n	80079ee <_printf_float+0x2a6>
 8007a10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a14:	429a      	cmp	r2, r3
 8007a16:	bfa8      	it	ge
 8007a18:	461a      	movge	r2, r3
 8007a1a:	2a00      	cmp	r2, #0
 8007a1c:	4691      	mov	r9, r2
 8007a1e:	dd07      	ble.n	8007a30 <_printf_float+0x2e8>
 8007a20:	4613      	mov	r3, r2
 8007a22:	4631      	mov	r1, r6
 8007a24:	4642      	mov	r2, r8
 8007a26:	4628      	mov	r0, r5
 8007a28:	47b8      	blx	r7
 8007a2a:	3001      	adds	r0, #1
 8007a2c:	f43f aee9 	beq.w	8007802 <_printf_float+0xba>
 8007a30:	f104 031a 	add.w	r3, r4, #26
 8007a34:	f04f 0b00 	mov.w	fp, #0
 8007a38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a3c:	9306      	str	r3, [sp, #24]
 8007a3e:	e015      	b.n	8007a6c <_printf_float+0x324>
 8007a40:	7fefffff 	.word	0x7fefffff
 8007a44:	0800a980 	.word	0x0800a980
 8007a48:	0800a97c 	.word	0x0800a97c
 8007a4c:	0800a988 	.word	0x0800a988
 8007a50:	0800a984 	.word	0x0800a984
 8007a54:	0800a98c 	.word	0x0800a98c
 8007a58:	2301      	movs	r3, #1
 8007a5a:	9a06      	ldr	r2, [sp, #24]
 8007a5c:	4631      	mov	r1, r6
 8007a5e:	4628      	mov	r0, r5
 8007a60:	47b8      	blx	r7
 8007a62:	3001      	adds	r0, #1
 8007a64:	f43f aecd 	beq.w	8007802 <_printf_float+0xba>
 8007a68:	f10b 0b01 	add.w	fp, fp, #1
 8007a6c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007a70:	ebaa 0309 	sub.w	r3, sl, r9
 8007a74:	455b      	cmp	r3, fp
 8007a76:	dcef      	bgt.n	8007a58 <_printf_float+0x310>
 8007a78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	44d0      	add	r8, sl
 8007a80:	db15      	blt.n	8007aae <_printf_float+0x366>
 8007a82:	6823      	ldr	r3, [r4, #0]
 8007a84:	07da      	lsls	r2, r3, #31
 8007a86:	d412      	bmi.n	8007aae <_printf_float+0x366>
 8007a88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a8a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a8c:	eba3 020a 	sub.w	r2, r3, sl
 8007a90:	eba3 0a01 	sub.w	sl, r3, r1
 8007a94:	4592      	cmp	sl, r2
 8007a96:	bfa8      	it	ge
 8007a98:	4692      	movge	sl, r2
 8007a9a:	f1ba 0f00 	cmp.w	sl, #0
 8007a9e:	dc0e      	bgt.n	8007abe <_printf_float+0x376>
 8007aa0:	f04f 0800 	mov.w	r8, #0
 8007aa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007aa8:	f104 091a 	add.w	r9, r4, #26
 8007aac:	e019      	b.n	8007ae2 <_printf_float+0x39a>
 8007aae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ab2:	4631      	mov	r1, r6
 8007ab4:	4628      	mov	r0, r5
 8007ab6:	47b8      	blx	r7
 8007ab8:	3001      	adds	r0, #1
 8007aba:	d1e5      	bne.n	8007a88 <_printf_float+0x340>
 8007abc:	e6a1      	b.n	8007802 <_printf_float+0xba>
 8007abe:	4653      	mov	r3, sl
 8007ac0:	4642      	mov	r2, r8
 8007ac2:	4631      	mov	r1, r6
 8007ac4:	4628      	mov	r0, r5
 8007ac6:	47b8      	blx	r7
 8007ac8:	3001      	adds	r0, #1
 8007aca:	d1e9      	bne.n	8007aa0 <_printf_float+0x358>
 8007acc:	e699      	b.n	8007802 <_printf_float+0xba>
 8007ace:	2301      	movs	r3, #1
 8007ad0:	464a      	mov	r2, r9
 8007ad2:	4631      	mov	r1, r6
 8007ad4:	4628      	mov	r0, r5
 8007ad6:	47b8      	blx	r7
 8007ad8:	3001      	adds	r0, #1
 8007ada:	f43f ae92 	beq.w	8007802 <_printf_float+0xba>
 8007ade:	f108 0801 	add.w	r8, r8, #1
 8007ae2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ae6:	1a9b      	subs	r3, r3, r2
 8007ae8:	eba3 030a 	sub.w	r3, r3, sl
 8007aec:	4543      	cmp	r3, r8
 8007aee:	dcee      	bgt.n	8007ace <_printf_float+0x386>
 8007af0:	e74a      	b.n	8007988 <_printf_float+0x240>
 8007af2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007af4:	2a01      	cmp	r2, #1
 8007af6:	dc01      	bgt.n	8007afc <_printf_float+0x3b4>
 8007af8:	07db      	lsls	r3, r3, #31
 8007afa:	d53a      	bpl.n	8007b72 <_printf_float+0x42a>
 8007afc:	2301      	movs	r3, #1
 8007afe:	4642      	mov	r2, r8
 8007b00:	4631      	mov	r1, r6
 8007b02:	4628      	mov	r0, r5
 8007b04:	47b8      	blx	r7
 8007b06:	3001      	adds	r0, #1
 8007b08:	f43f ae7b 	beq.w	8007802 <_printf_float+0xba>
 8007b0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b10:	4631      	mov	r1, r6
 8007b12:	4628      	mov	r0, r5
 8007b14:	47b8      	blx	r7
 8007b16:	3001      	adds	r0, #1
 8007b18:	f108 0801 	add.w	r8, r8, #1
 8007b1c:	f43f ae71 	beq.w	8007802 <_printf_float+0xba>
 8007b20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b22:	2200      	movs	r2, #0
 8007b24:	f103 3aff 	add.w	sl, r3, #4294967295
 8007b28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	f7f8 ffcb 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b32:	b9c8      	cbnz	r0, 8007b68 <_printf_float+0x420>
 8007b34:	4653      	mov	r3, sl
 8007b36:	4642      	mov	r2, r8
 8007b38:	4631      	mov	r1, r6
 8007b3a:	4628      	mov	r0, r5
 8007b3c:	47b8      	blx	r7
 8007b3e:	3001      	adds	r0, #1
 8007b40:	d10e      	bne.n	8007b60 <_printf_float+0x418>
 8007b42:	e65e      	b.n	8007802 <_printf_float+0xba>
 8007b44:	2301      	movs	r3, #1
 8007b46:	4652      	mov	r2, sl
 8007b48:	4631      	mov	r1, r6
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	47b8      	blx	r7
 8007b4e:	3001      	adds	r0, #1
 8007b50:	f43f ae57 	beq.w	8007802 <_printf_float+0xba>
 8007b54:	f108 0801 	add.w	r8, r8, #1
 8007b58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b5a:	3b01      	subs	r3, #1
 8007b5c:	4543      	cmp	r3, r8
 8007b5e:	dcf1      	bgt.n	8007b44 <_printf_float+0x3fc>
 8007b60:	464b      	mov	r3, r9
 8007b62:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007b66:	e6de      	b.n	8007926 <_printf_float+0x1de>
 8007b68:	f04f 0800 	mov.w	r8, #0
 8007b6c:	f104 0a1a 	add.w	sl, r4, #26
 8007b70:	e7f2      	b.n	8007b58 <_printf_float+0x410>
 8007b72:	2301      	movs	r3, #1
 8007b74:	e7df      	b.n	8007b36 <_printf_float+0x3ee>
 8007b76:	2301      	movs	r3, #1
 8007b78:	464a      	mov	r2, r9
 8007b7a:	4631      	mov	r1, r6
 8007b7c:	4628      	mov	r0, r5
 8007b7e:	47b8      	blx	r7
 8007b80:	3001      	adds	r0, #1
 8007b82:	f43f ae3e 	beq.w	8007802 <_printf_float+0xba>
 8007b86:	f108 0801 	add.w	r8, r8, #1
 8007b8a:	68e3      	ldr	r3, [r4, #12]
 8007b8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007b8e:	1a9b      	subs	r3, r3, r2
 8007b90:	4543      	cmp	r3, r8
 8007b92:	dcf0      	bgt.n	8007b76 <_printf_float+0x42e>
 8007b94:	e6fc      	b.n	8007990 <_printf_float+0x248>
 8007b96:	f04f 0800 	mov.w	r8, #0
 8007b9a:	f104 0919 	add.w	r9, r4, #25
 8007b9e:	e7f4      	b.n	8007b8a <_printf_float+0x442>
 8007ba0:	2900      	cmp	r1, #0
 8007ba2:	f43f ae8b 	beq.w	80078bc <_printf_float+0x174>
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007bac:	ab09      	add	r3, sp, #36	; 0x24
 8007bae:	9300      	str	r3, [sp, #0]
 8007bb0:	ec49 8b10 	vmov	d0, r8, r9
 8007bb4:	6022      	str	r2, [r4, #0]
 8007bb6:	f8cd a004 	str.w	sl, [sp, #4]
 8007bba:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007bbe:	4628      	mov	r0, r5
 8007bc0:	f7ff fd2e 	bl	8007620 <__cvt>
 8007bc4:	4680      	mov	r8, r0
 8007bc6:	e648      	b.n	800785a <_printf_float+0x112>

08007bc8 <_printf_common>:
 8007bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bcc:	4691      	mov	r9, r2
 8007bce:	461f      	mov	r7, r3
 8007bd0:	688a      	ldr	r2, [r1, #8]
 8007bd2:	690b      	ldr	r3, [r1, #16]
 8007bd4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	bfb8      	it	lt
 8007bdc:	4613      	movlt	r3, r2
 8007bde:	f8c9 3000 	str.w	r3, [r9]
 8007be2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007be6:	4606      	mov	r6, r0
 8007be8:	460c      	mov	r4, r1
 8007bea:	b112      	cbz	r2, 8007bf2 <_printf_common+0x2a>
 8007bec:	3301      	adds	r3, #1
 8007bee:	f8c9 3000 	str.w	r3, [r9]
 8007bf2:	6823      	ldr	r3, [r4, #0]
 8007bf4:	0699      	lsls	r1, r3, #26
 8007bf6:	bf42      	ittt	mi
 8007bf8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007bfc:	3302      	addmi	r3, #2
 8007bfe:	f8c9 3000 	strmi.w	r3, [r9]
 8007c02:	6825      	ldr	r5, [r4, #0]
 8007c04:	f015 0506 	ands.w	r5, r5, #6
 8007c08:	d107      	bne.n	8007c1a <_printf_common+0x52>
 8007c0a:	f104 0a19 	add.w	sl, r4, #25
 8007c0e:	68e3      	ldr	r3, [r4, #12]
 8007c10:	f8d9 2000 	ldr.w	r2, [r9]
 8007c14:	1a9b      	subs	r3, r3, r2
 8007c16:	42ab      	cmp	r3, r5
 8007c18:	dc28      	bgt.n	8007c6c <_printf_common+0xa4>
 8007c1a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007c1e:	6822      	ldr	r2, [r4, #0]
 8007c20:	3300      	adds	r3, #0
 8007c22:	bf18      	it	ne
 8007c24:	2301      	movne	r3, #1
 8007c26:	0692      	lsls	r2, r2, #26
 8007c28:	d42d      	bmi.n	8007c86 <_printf_common+0xbe>
 8007c2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007c2e:	4639      	mov	r1, r7
 8007c30:	4630      	mov	r0, r6
 8007c32:	47c0      	blx	r8
 8007c34:	3001      	adds	r0, #1
 8007c36:	d020      	beq.n	8007c7a <_printf_common+0xb2>
 8007c38:	6823      	ldr	r3, [r4, #0]
 8007c3a:	68e5      	ldr	r5, [r4, #12]
 8007c3c:	f8d9 2000 	ldr.w	r2, [r9]
 8007c40:	f003 0306 	and.w	r3, r3, #6
 8007c44:	2b04      	cmp	r3, #4
 8007c46:	bf08      	it	eq
 8007c48:	1aad      	subeq	r5, r5, r2
 8007c4a:	68a3      	ldr	r3, [r4, #8]
 8007c4c:	6922      	ldr	r2, [r4, #16]
 8007c4e:	bf0c      	ite	eq
 8007c50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c54:	2500      	movne	r5, #0
 8007c56:	4293      	cmp	r3, r2
 8007c58:	bfc4      	itt	gt
 8007c5a:	1a9b      	subgt	r3, r3, r2
 8007c5c:	18ed      	addgt	r5, r5, r3
 8007c5e:	f04f 0900 	mov.w	r9, #0
 8007c62:	341a      	adds	r4, #26
 8007c64:	454d      	cmp	r5, r9
 8007c66:	d11a      	bne.n	8007c9e <_printf_common+0xd6>
 8007c68:	2000      	movs	r0, #0
 8007c6a:	e008      	b.n	8007c7e <_printf_common+0xb6>
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	4652      	mov	r2, sl
 8007c70:	4639      	mov	r1, r7
 8007c72:	4630      	mov	r0, r6
 8007c74:	47c0      	blx	r8
 8007c76:	3001      	adds	r0, #1
 8007c78:	d103      	bne.n	8007c82 <_printf_common+0xba>
 8007c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c82:	3501      	adds	r5, #1
 8007c84:	e7c3      	b.n	8007c0e <_printf_common+0x46>
 8007c86:	18e1      	adds	r1, r4, r3
 8007c88:	1c5a      	adds	r2, r3, #1
 8007c8a:	2030      	movs	r0, #48	; 0x30
 8007c8c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007c90:	4422      	add	r2, r4
 8007c92:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007c96:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007c9a:	3302      	adds	r3, #2
 8007c9c:	e7c5      	b.n	8007c2a <_printf_common+0x62>
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	4622      	mov	r2, r4
 8007ca2:	4639      	mov	r1, r7
 8007ca4:	4630      	mov	r0, r6
 8007ca6:	47c0      	blx	r8
 8007ca8:	3001      	adds	r0, #1
 8007caa:	d0e6      	beq.n	8007c7a <_printf_common+0xb2>
 8007cac:	f109 0901 	add.w	r9, r9, #1
 8007cb0:	e7d8      	b.n	8007c64 <_printf_common+0x9c>
	...

08007cb4 <_printf_i>:
 8007cb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007cb8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007cbc:	460c      	mov	r4, r1
 8007cbe:	7e09      	ldrb	r1, [r1, #24]
 8007cc0:	b085      	sub	sp, #20
 8007cc2:	296e      	cmp	r1, #110	; 0x6e
 8007cc4:	4617      	mov	r7, r2
 8007cc6:	4606      	mov	r6, r0
 8007cc8:	4698      	mov	r8, r3
 8007cca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ccc:	f000 80b3 	beq.w	8007e36 <_printf_i+0x182>
 8007cd0:	d822      	bhi.n	8007d18 <_printf_i+0x64>
 8007cd2:	2963      	cmp	r1, #99	; 0x63
 8007cd4:	d036      	beq.n	8007d44 <_printf_i+0x90>
 8007cd6:	d80a      	bhi.n	8007cee <_printf_i+0x3a>
 8007cd8:	2900      	cmp	r1, #0
 8007cda:	f000 80b9 	beq.w	8007e50 <_printf_i+0x19c>
 8007cde:	2958      	cmp	r1, #88	; 0x58
 8007ce0:	f000 8083 	beq.w	8007dea <_printf_i+0x136>
 8007ce4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ce8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007cec:	e032      	b.n	8007d54 <_printf_i+0xa0>
 8007cee:	2964      	cmp	r1, #100	; 0x64
 8007cf0:	d001      	beq.n	8007cf6 <_printf_i+0x42>
 8007cf2:	2969      	cmp	r1, #105	; 0x69
 8007cf4:	d1f6      	bne.n	8007ce4 <_printf_i+0x30>
 8007cf6:	6820      	ldr	r0, [r4, #0]
 8007cf8:	6813      	ldr	r3, [r2, #0]
 8007cfa:	0605      	lsls	r5, r0, #24
 8007cfc:	f103 0104 	add.w	r1, r3, #4
 8007d00:	d52a      	bpl.n	8007d58 <_printf_i+0xa4>
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	6011      	str	r1, [r2, #0]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	da03      	bge.n	8007d12 <_printf_i+0x5e>
 8007d0a:	222d      	movs	r2, #45	; 0x2d
 8007d0c:	425b      	negs	r3, r3
 8007d0e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007d12:	486f      	ldr	r0, [pc, #444]	; (8007ed0 <_printf_i+0x21c>)
 8007d14:	220a      	movs	r2, #10
 8007d16:	e039      	b.n	8007d8c <_printf_i+0xd8>
 8007d18:	2973      	cmp	r1, #115	; 0x73
 8007d1a:	f000 809d 	beq.w	8007e58 <_printf_i+0x1a4>
 8007d1e:	d808      	bhi.n	8007d32 <_printf_i+0x7e>
 8007d20:	296f      	cmp	r1, #111	; 0x6f
 8007d22:	d020      	beq.n	8007d66 <_printf_i+0xb2>
 8007d24:	2970      	cmp	r1, #112	; 0x70
 8007d26:	d1dd      	bne.n	8007ce4 <_printf_i+0x30>
 8007d28:	6823      	ldr	r3, [r4, #0]
 8007d2a:	f043 0320 	orr.w	r3, r3, #32
 8007d2e:	6023      	str	r3, [r4, #0]
 8007d30:	e003      	b.n	8007d3a <_printf_i+0x86>
 8007d32:	2975      	cmp	r1, #117	; 0x75
 8007d34:	d017      	beq.n	8007d66 <_printf_i+0xb2>
 8007d36:	2978      	cmp	r1, #120	; 0x78
 8007d38:	d1d4      	bne.n	8007ce4 <_printf_i+0x30>
 8007d3a:	2378      	movs	r3, #120	; 0x78
 8007d3c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007d40:	4864      	ldr	r0, [pc, #400]	; (8007ed4 <_printf_i+0x220>)
 8007d42:	e055      	b.n	8007df0 <_printf_i+0x13c>
 8007d44:	6813      	ldr	r3, [r2, #0]
 8007d46:	1d19      	adds	r1, r3, #4
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	6011      	str	r1, [r2, #0]
 8007d4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007d54:	2301      	movs	r3, #1
 8007d56:	e08c      	b.n	8007e72 <_printf_i+0x1be>
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	6011      	str	r1, [r2, #0]
 8007d5c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007d60:	bf18      	it	ne
 8007d62:	b21b      	sxthne	r3, r3
 8007d64:	e7cf      	b.n	8007d06 <_printf_i+0x52>
 8007d66:	6813      	ldr	r3, [r2, #0]
 8007d68:	6825      	ldr	r5, [r4, #0]
 8007d6a:	1d18      	adds	r0, r3, #4
 8007d6c:	6010      	str	r0, [r2, #0]
 8007d6e:	0628      	lsls	r0, r5, #24
 8007d70:	d501      	bpl.n	8007d76 <_printf_i+0xc2>
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	e002      	b.n	8007d7c <_printf_i+0xc8>
 8007d76:	0668      	lsls	r0, r5, #25
 8007d78:	d5fb      	bpl.n	8007d72 <_printf_i+0xbe>
 8007d7a:	881b      	ldrh	r3, [r3, #0]
 8007d7c:	4854      	ldr	r0, [pc, #336]	; (8007ed0 <_printf_i+0x21c>)
 8007d7e:	296f      	cmp	r1, #111	; 0x6f
 8007d80:	bf14      	ite	ne
 8007d82:	220a      	movne	r2, #10
 8007d84:	2208      	moveq	r2, #8
 8007d86:	2100      	movs	r1, #0
 8007d88:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007d8c:	6865      	ldr	r5, [r4, #4]
 8007d8e:	60a5      	str	r5, [r4, #8]
 8007d90:	2d00      	cmp	r5, #0
 8007d92:	f2c0 8095 	blt.w	8007ec0 <_printf_i+0x20c>
 8007d96:	6821      	ldr	r1, [r4, #0]
 8007d98:	f021 0104 	bic.w	r1, r1, #4
 8007d9c:	6021      	str	r1, [r4, #0]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d13d      	bne.n	8007e1e <_printf_i+0x16a>
 8007da2:	2d00      	cmp	r5, #0
 8007da4:	f040 808e 	bne.w	8007ec4 <_printf_i+0x210>
 8007da8:	4665      	mov	r5, ip
 8007daa:	2a08      	cmp	r2, #8
 8007dac:	d10b      	bne.n	8007dc6 <_printf_i+0x112>
 8007dae:	6823      	ldr	r3, [r4, #0]
 8007db0:	07db      	lsls	r3, r3, #31
 8007db2:	d508      	bpl.n	8007dc6 <_printf_i+0x112>
 8007db4:	6923      	ldr	r3, [r4, #16]
 8007db6:	6862      	ldr	r2, [r4, #4]
 8007db8:	429a      	cmp	r2, r3
 8007dba:	bfde      	ittt	le
 8007dbc:	2330      	movle	r3, #48	; 0x30
 8007dbe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007dc2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007dc6:	ebac 0305 	sub.w	r3, ip, r5
 8007dca:	6123      	str	r3, [r4, #16]
 8007dcc:	f8cd 8000 	str.w	r8, [sp]
 8007dd0:	463b      	mov	r3, r7
 8007dd2:	aa03      	add	r2, sp, #12
 8007dd4:	4621      	mov	r1, r4
 8007dd6:	4630      	mov	r0, r6
 8007dd8:	f7ff fef6 	bl	8007bc8 <_printf_common>
 8007ddc:	3001      	adds	r0, #1
 8007dde:	d14d      	bne.n	8007e7c <_printf_i+0x1c8>
 8007de0:	f04f 30ff 	mov.w	r0, #4294967295
 8007de4:	b005      	add	sp, #20
 8007de6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007dea:	4839      	ldr	r0, [pc, #228]	; (8007ed0 <_printf_i+0x21c>)
 8007dec:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007df0:	6813      	ldr	r3, [r2, #0]
 8007df2:	6821      	ldr	r1, [r4, #0]
 8007df4:	1d1d      	adds	r5, r3, #4
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	6015      	str	r5, [r2, #0]
 8007dfa:	060a      	lsls	r2, r1, #24
 8007dfc:	d50b      	bpl.n	8007e16 <_printf_i+0x162>
 8007dfe:	07ca      	lsls	r2, r1, #31
 8007e00:	bf44      	itt	mi
 8007e02:	f041 0120 	orrmi.w	r1, r1, #32
 8007e06:	6021      	strmi	r1, [r4, #0]
 8007e08:	b91b      	cbnz	r3, 8007e12 <_printf_i+0x15e>
 8007e0a:	6822      	ldr	r2, [r4, #0]
 8007e0c:	f022 0220 	bic.w	r2, r2, #32
 8007e10:	6022      	str	r2, [r4, #0]
 8007e12:	2210      	movs	r2, #16
 8007e14:	e7b7      	b.n	8007d86 <_printf_i+0xd2>
 8007e16:	064d      	lsls	r5, r1, #25
 8007e18:	bf48      	it	mi
 8007e1a:	b29b      	uxthmi	r3, r3
 8007e1c:	e7ef      	b.n	8007dfe <_printf_i+0x14a>
 8007e1e:	4665      	mov	r5, ip
 8007e20:	fbb3 f1f2 	udiv	r1, r3, r2
 8007e24:	fb02 3311 	mls	r3, r2, r1, r3
 8007e28:	5cc3      	ldrb	r3, [r0, r3]
 8007e2a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007e2e:	460b      	mov	r3, r1
 8007e30:	2900      	cmp	r1, #0
 8007e32:	d1f5      	bne.n	8007e20 <_printf_i+0x16c>
 8007e34:	e7b9      	b.n	8007daa <_printf_i+0xf6>
 8007e36:	6813      	ldr	r3, [r2, #0]
 8007e38:	6825      	ldr	r5, [r4, #0]
 8007e3a:	6961      	ldr	r1, [r4, #20]
 8007e3c:	1d18      	adds	r0, r3, #4
 8007e3e:	6010      	str	r0, [r2, #0]
 8007e40:	0628      	lsls	r0, r5, #24
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	d501      	bpl.n	8007e4a <_printf_i+0x196>
 8007e46:	6019      	str	r1, [r3, #0]
 8007e48:	e002      	b.n	8007e50 <_printf_i+0x19c>
 8007e4a:	066a      	lsls	r2, r5, #25
 8007e4c:	d5fb      	bpl.n	8007e46 <_printf_i+0x192>
 8007e4e:	8019      	strh	r1, [r3, #0]
 8007e50:	2300      	movs	r3, #0
 8007e52:	6123      	str	r3, [r4, #16]
 8007e54:	4665      	mov	r5, ip
 8007e56:	e7b9      	b.n	8007dcc <_printf_i+0x118>
 8007e58:	6813      	ldr	r3, [r2, #0]
 8007e5a:	1d19      	adds	r1, r3, #4
 8007e5c:	6011      	str	r1, [r2, #0]
 8007e5e:	681d      	ldr	r5, [r3, #0]
 8007e60:	6862      	ldr	r2, [r4, #4]
 8007e62:	2100      	movs	r1, #0
 8007e64:	4628      	mov	r0, r5
 8007e66:	f7f8 f9bb 	bl	80001e0 <memchr>
 8007e6a:	b108      	cbz	r0, 8007e70 <_printf_i+0x1bc>
 8007e6c:	1b40      	subs	r0, r0, r5
 8007e6e:	6060      	str	r0, [r4, #4]
 8007e70:	6863      	ldr	r3, [r4, #4]
 8007e72:	6123      	str	r3, [r4, #16]
 8007e74:	2300      	movs	r3, #0
 8007e76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e7a:	e7a7      	b.n	8007dcc <_printf_i+0x118>
 8007e7c:	6923      	ldr	r3, [r4, #16]
 8007e7e:	462a      	mov	r2, r5
 8007e80:	4639      	mov	r1, r7
 8007e82:	4630      	mov	r0, r6
 8007e84:	47c0      	blx	r8
 8007e86:	3001      	adds	r0, #1
 8007e88:	d0aa      	beq.n	8007de0 <_printf_i+0x12c>
 8007e8a:	6823      	ldr	r3, [r4, #0]
 8007e8c:	079b      	lsls	r3, r3, #30
 8007e8e:	d413      	bmi.n	8007eb8 <_printf_i+0x204>
 8007e90:	68e0      	ldr	r0, [r4, #12]
 8007e92:	9b03      	ldr	r3, [sp, #12]
 8007e94:	4298      	cmp	r0, r3
 8007e96:	bfb8      	it	lt
 8007e98:	4618      	movlt	r0, r3
 8007e9a:	e7a3      	b.n	8007de4 <_printf_i+0x130>
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	464a      	mov	r2, r9
 8007ea0:	4639      	mov	r1, r7
 8007ea2:	4630      	mov	r0, r6
 8007ea4:	47c0      	blx	r8
 8007ea6:	3001      	adds	r0, #1
 8007ea8:	d09a      	beq.n	8007de0 <_printf_i+0x12c>
 8007eaa:	3501      	adds	r5, #1
 8007eac:	68e3      	ldr	r3, [r4, #12]
 8007eae:	9a03      	ldr	r2, [sp, #12]
 8007eb0:	1a9b      	subs	r3, r3, r2
 8007eb2:	42ab      	cmp	r3, r5
 8007eb4:	dcf2      	bgt.n	8007e9c <_printf_i+0x1e8>
 8007eb6:	e7eb      	b.n	8007e90 <_printf_i+0x1dc>
 8007eb8:	2500      	movs	r5, #0
 8007eba:	f104 0919 	add.w	r9, r4, #25
 8007ebe:	e7f5      	b.n	8007eac <_printf_i+0x1f8>
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d1ac      	bne.n	8007e1e <_printf_i+0x16a>
 8007ec4:	7803      	ldrb	r3, [r0, #0]
 8007ec6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007eca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ece:	e76c      	b.n	8007daa <_printf_i+0xf6>
 8007ed0:	0800a98e 	.word	0x0800a98e
 8007ed4:	0800a99f 	.word	0x0800a99f

08007ed8 <iprintf>:
 8007ed8:	b40f      	push	{r0, r1, r2, r3}
 8007eda:	4b0a      	ldr	r3, [pc, #40]	; (8007f04 <iprintf+0x2c>)
 8007edc:	b513      	push	{r0, r1, r4, lr}
 8007ede:	681c      	ldr	r4, [r3, #0]
 8007ee0:	b124      	cbz	r4, 8007eec <iprintf+0x14>
 8007ee2:	69a3      	ldr	r3, [r4, #24]
 8007ee4:	b913      	cbnz	r3, 8007eec <iprintf+0x14>
 8007ee6:	4620      	mov	r0, r4
 8007ee8:	f001 f866 	bl	8008fb8 <__sinit>
 8007eec:	ab05      	add	r3, sp, #20
 8007eee:	9a04      	ldr	r2, [sp, #16]
 8007ef0:	68a1      	ldr	r1, [r4, #8]
 8007ef2:	9301      	str	r3, [sp, #4]
 8007ef4:	4620      	mov	r0, r4
 8007ef6:	f001 fd29 	bl	800994c <_vfiprintf_r>
 8007efa:	b002      	add	sp, #8
 8007efc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f00:	b004      	add	sp, #16
 8007f02:	4770      	bx	lr
 8007f04:	20000074 	.word	0x20000074

08007f08 <_puts_r>:
 8007f08:	b570      	push	{r4, r5, r6, lr}
 8007f0a:	460e      	mov	r6, r1
 8007f0c:	4605      	mov	r5, r0
 8007f0e:	b118      	cbz	r0, 8007f18 <_puts_r+0x10>
 8007f10:	6983      	ldr	r3, [r0, #24]
 8007f12:	b90b      	cbnz	r3, 8007f18 <_puts_r+0x10>
 8007f14:	f001 f850 	bl	8008fb8 <__sinit>
 8007f18:	69ab      	ldr	r3, [r5, #24]
 8007f1a:	68ac      	ldr	r4, [r5, #8]
 8007f1c:	b913      	cbnz	r3, 8007f24 <_puts_r+0x1c>
 8007f1e:	4628      	mov	r0, r5
 8007f20:	f001 f84a 	bl	8008fb8 <__sinit>
 8007f24:	4b23      	ldr	r3, [pc, #140]	; (8007fb4 <_puts_r+0xac>)
 8007f26:	429c      	cmp	r4, r3
 8007f28:	d117      	bne.n	8007f5a <_puts_r+0x52>
 8007f2a:	686c      	ldr	r4, [r5, #4]
 8007f2c:	89a3      	ldrh	r3, [r4, #12]
 8007f2e:	071b      	lsls	r3, r3, #28
 8007f30:	d51d      	bpl.n	8007f6e <_puts_r+0x66>
 8007f32:	6923      	ldr	r3, [r4, #16]
 8007f34:	b1db      	cbz	r3, 8007f6e <_puts_r+0x66>
 8007f36:	3e01      	subs	r6, #1
 8007f38:	68a3      	ldr	r3, [r4, #8]
 8007f3a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007f3e:	3b01      	subs	r3, #1
 8007f40:	60a3      	str	r3, [r4, #8]
 8007f42:	b9e9      	cbnz	r1, 8007f80 <_puts_r+0x78>
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	da2e      	bge.n	8007fa6 <_puts_r+0x9e>
 8007f48:	4622      	mov	r2, r4
 8007f4a:	210a      	movs	r1, #10
 8007f4c:	4628      	mov	r0, r5
 8007f4e:	f000 f83f 	bl	8007fd0 <__swbuf_r>
 8007f52:	3001      	adds	r0, #1
 8007f54:	d011      	beq.n	8007f7a <_puts_r+0x72>
 8007f56:	200a      	movs	r0, #10
 8007f58:	e011      	b.n	8007f7e <_puts_r+0x76>
 8007f5a:	4b17      	ldr	r3, [pc, #92]	; (8007fb8 <_puts_r+0xb0>)
 8007f5c:	429c      	cmp	r4, r3
 8007f5e:	d101      	bne.n	8007f64 <_puts_r+0x5c>
 8007f60:	68ac      	ldr	r4, [r5, #8]
 8007f62:	e7e3      	b.n	8007f2c <_puts_r+0x24>
 8007f64:	4b15      	ldr	r3, [pc, #84]	; (8007fbc <_puts_r+0xb4>)
 8007f66:	429c      	cmp	r4, r3
 8007f68:	bf08      	it	eq
 8007f6a:	68ec      	ldreq	r4, [r5, #12]
 8007f6c:	e7de      	b.n	8007f2c <_puts_r+0x24>
 8007f6e:	4621      	mov	r1, r4
 8007f70:	4628      	mov	r0, r5
 8007f72:	f000 f87f 	bl	8008074 <__swsetup_r>
 8007f76:	2800      	cmp	r0, #0
 8007f78:	d0dd      	beq.n	8007f36 <_puts_r+0x2e>
 8007f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f7e:	bd70      	pop	{r4, r5, r6, pc}
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	da04      	bge.n	8007f8e <_puts_r+0x86>
 8007f84:	69a2      	ldr	r2, [r4, #24]
 8007f86:	429a      	cmp	r2, r3
 8007f88:	dc06      	bgt.n	8007f98 <_puts_r+0x90>
 8007f8a:	290a      	cmp	r1, #10
 8007f8c:	d004      	beq.n	8007f98 <_puts_r+0x90>
 8007f8e:	6823      	ldr	r3, [r4, #0]
 8007f90:	1c5a      	adds	r2, r3, #1
 8007f92:	6022      	str	r2, [r4, #0]
 8007f94:	7019      	strb	r1, [r3, #0]
 8007f96:	e7cf      	b.n	8007f38 <_puts_r+0x30>
 8007f98:	4622      	mov	r2, r4
 8007f9a:	4628      	mov	r0, r5
 8007f9c:	f000 f818 	bl	8007fd0 <__swbuf_r>
 8007fa0:	3001      	adds	r0, #1
 8007fa2:	d1c9      	bne.n	8007f38 <_puts_r+0x30>
 8007fa4:	e7e9      	b.n	8007f7a <_puts_r+0x72>
 8007fa6:	6823      	ldr	r3, [r4, #0]
 8007fa8:	200a      	movs	r0, #10
 8007faa:	1c5a      	adds	r2, r3, #1
 8007fac:	6022      	str	r2, [r4, #0]
 8007fae:	7018      	strb	r0, [r3, #0]
 8007fb0:	e7e5      	b.n	8007f7e <_puts_r+0x76>
 8007fb2:	bf00      	nop
 8007fb4:	0800a9e0 	.word	0x0800a9e0
 8007fb8:	0800aa00 	.word	0x0800aa00
 8007fbc:	0800a9c0 	.word	0x0800a9c0

08007fc0 <puts>:
 8007fc0:	4b02      	ldr	r3, [pc, #8]	; (8007fcc <puts+0xc>)
 8007fc2:	4601      	mov	r1, r0
 8007fc4:	6818      	ldr	r0, [r3, #0]
 8007fc6:	f7ff bf9f 	b.w	8007f08 <_puts_r>
 8007fca:	bf00      	nop
 8007fcc:	20000074 	.word	0x20000074

08007fd0 <__swbuf_r>:
 8007fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fd2:	460e      	mov	r6, r1
 8007fd4:	4614      	mov	r4, r2
 8007fd6:	4605      	mov	r5, r0
 8007fd8:	b118      	cbz	r0, 8007fe2 <__swbuf_r+0x12>
 8007fda:	6983      	ldr	r3, [r0, #24]
 8007fdc:	b90b      	cbnz	r3, 8007fe2 <__swbuf_r+0x12>
 8007fde:	f000 ffeb 	bl	8008fb8 <__sinit>
 8007fe2:	4b21      	ldr	r3, [pc, #132]	; (8008068 <__swbuf_r+0x98>)
 8007fe4:	429c      	cmp	r4, r3
 8007fe6:	d12a      	bne.n	800803e <__swbuf_r+0x6e>
 8007fe8:	686c      	ldr	r4, [r5, #4]
 8007fea:	69a3      	ldr	r3, [r4, #24]
 8007fec:	60a3      	str	r3, [r4, #8]
 8007fee:	89a3      	ldrh	r3, [r4, #12]
 8007ff0:	071a      	lsls	r2, r3, #28
 8007ff2:	d52e      	bpl.n	8008052 <__swbuf_r+0x82>
 8007ff4:	6923      	ldr	r3, [r4, #16]
 8007ff6:	b363      	cbz	r3, 8008052 <__swbuf_r+0x82>
 8007ff8:	6923      	ldr	r3, [r4, #16]
 8007ffa:	6820      	ldr	r0, [r4, #0]
 8007ffc:	1ac0      	subs	r0, r0, r3
 8007ffe:	6963      	ldr	r3, [r4, #20]
 8008000:	b2f6      	uxtb	r6, r6
 8008002:	4283      	cmp	r3, r0
 8008004:	4637      	mov	r7, r6
 8008006:	dc04      	bgt.n	8008012 <__swbuf_r+0x42>
 8008008:	4621      	mov	r1, r4
 800800a:	4628      	mov	r0, r5
 800800c:	f000 ff6a 	bl	8008ee4 <_fflush_r>
 8008010:	bb28      	cbnz	r0, 800805e <__swbuf_r+0x8e>
 8008012:	68a3      	ldr	r3, [r4, #8]
 8008014:	3b01      	subs	r3, #1
 8008016:	60a3      	str	r3, [r4, #8]
 8008018:	6823      	ldr	r3, [r4, #0]
 800801a:	1c5a      	adds	r2, r3, #1
 800801c:	6022      	str	r2, [r4, #0]
 800801e:	701e      	strb	r6, [r3, #0]
 8008020:	6963      	ldr	r3, [r4, #20]
 8008022:	3001      	adds	r0, #1
 8008024:	4283      	cmp	r3, r0
 8008026:	d004      	beq.n	8008032 <__swbuf_r+0x62>
 8008028:	89a3      	ldrh	r3, [r4, #12]
 800802a:	07db      	lsls	r3, r3, #31
 800802c:	d519      	bpl.n	8008062 <__swbuf_r+0x92>
 800802e:	2e0a      	cmp	r6, #10
 8008030:	d117      	bne.n	8008062 <__swbuf_r+0x92>
 8008032:	4621      	mov	r1, r4
 8008034:	4628      	mov	r0, r5
 8008036:	f000 ff55 	bl	8008ee4 <_fflush_r>
 800803a:	b190      	cbz	r0, 8008062 <__swbuf_r+0x92>
 800803c:	e00f      	b.n	800805e <__swbuf_r+0x8e>
 800803e:	4b0b      	ldr	r3, [pc, #44]	; (800806c <__swbuf_r+0x9c>)
 8008040:	429c      	cmp	r4, r3
 8008042:	d101      	bne.n	8008048 <__swbuf_r+0x78>
 8008044:	68ac      	ldr	r4, [r5, #8]
 8008046:	e7d0      	b.n	8007fea <__swbuf_r+0x1a>
 8008048:	4b09      	ldr	r3, [pc, #36]	; (8008070 <__swbuf_r+0xa0>)
 800804a:	429c      	cmp	r4, r3
 800804c:	bf08      	it	eq
 800804e:	68ec      	ldreq	r4, [r5, #12]
 8008050:	e7cb      	b.n	8007fea <__swbuf_r+0x1a>
 8008052:	4621      	mov	r1, r4
 8008054:	4628      	mov	r0, r5
 8008056:	f000 f80d 	bl	8008074 <__swsetup_r>
 800805a:	2800      	cmp	r0, #0
 800805c:	d0cc      	beq.n	8007ff8 <__swbuf_r+0x28>
 800805e:	f04f 37ff 	mov.w	r7, #4294967295
 8008062:	4638      	mov	r0, r7
 8008064:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008066:	bf00      	nop
 8008068:	0800a9e0 	.word	0x0800a9e0
 800806c:	0800aa00 	.word	0x0800aa00
 8008070:	0800a9c0 	.word	0x0800a9c0

08008074 <__swsetup_r>:
 8008074:	4b32      	ldr	r3, [pc, #200]	; (8008140 <__swsetup_r+0xcc>)
 8008076:	b570      	push	{r4, r5, r6, lr}
 8008078:	681d      	ldr	r5, [r3, #0]
 800807a:	4606      	mov	r6, r0
 800807c:	460c      	mov	r4, r1
 800807e:	b125      	cbz	r5, 800808a <__swsetup_r+0x16>
 8008080:	69ab      	ldr	r3, [r5, #24]
 8008082:	b913      	cbnz	r3, 800808a <__swsetup_r+0x16>
 8008084:	4628      	mov	r0, r5
 8008086:	f000 ff97 	bl	8008fb8 <__sinit>
 800808a:	4b2e      	ldr	r3, [pc, #184]	; (8008144 <__swsetup_r+0xd0>)
 800808c:	429c      	cmp	r4, r3
 800808e:	d10f      	bne.n	80080b0 <__swsetup_r+0x3c>
 8008090:	686c      	ldr	r4, [r5, #4]
 8008092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008096:	b29a      	uxth	r2, r3
 8008098:	0715      	lsls	r5, r2, #28
 800809a:	d42c      	bmi.n	80080f6 <__swsetup_r+0x82>
 800809c:	06d0      	lsls	r0, r2, #27
 800809e:	d411      	bmi.n	80080c4 <__swsetup_r+0x50>
 80080a0:	2209      	movs	r2, #9
 80080a2:	6032      	str	r2, [r6, #0]
 80080a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080a8:	81a3      	strh	r3, [r4, #12]
 80080aa:	f04f 30ff 	mov.w	r0, #4294967295
 80080ae:	e03e      	b.n	800812e <__swsetup_r+0xba>
 80080b0:	4b25      	ldr	r3, [pc, #148]	; (8008148 <__swsetup_r+0xd4>)
 80080b2:	429c      	cmp	r4, r3
 80080b4:	d101      	bne.n	80080ba <__swsetup_r+0x46>
 80080b6:	68ac      	ldr	r4, [r5, #8]
 80080b8:	e7eb      	b.n	8008092 <__swsetup_r+0x1e>
 80080ba:	4b24      	ldr	r3, [pc, #144]	; (800814c <__swsetup_r+0xd8>)
 80080bc:	429c      	cmp	r4, r3
 80080be:	bf08      	it	eq
 80080c0:	68ec      	ldreq	r4, [r5, #12]
 80080c2:	e7e6      	b.n	8008092 <__swsetup_r+0x1e>
 80080c4:	0751      	lsls	r1, r2, #29
 80080c6:	d512      	bpl.n	80080ee <__swsetup_r+0x7a>
 80080c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080ca:	b141      	cbz	r1, 80080de <__swsetup_r+0x6a>
 80080cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080d0:	4299      	cmp	r1, r3
 80080d2:	d002      	beq.n	80080da <__swsetup_r+0x66>
 80080d4:	4630      	mov	r0, r6
 80080d6:	f001 fb67 	bl	80097a8 <_free_r>
 80080da:	2300      	movs	r3, #0
 80080dc:	6363      	str	r3, [r4, #52]	; 0x34
 80080de:	89a3      	ldrh	r3, [r4, #12]
 80080e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80080e4:	81a3      	strh	r3, [r4, #12]
 80080e6:	2300      	movs	r3, #0
 80080e8:	6063      	str	r3, [r4, #4]
 80080ea:	6923      	ldr	r3, [r4, #16]
 80080ec:	6023      	str	r3, [r4, #0]
 80080ee:	89a3      	ldrh	r3, [r4, #12]
 80080f0:	f043 0308 	orr.w	r3, r3, #8
 80080f4:	81a3      	strh	r3, [r4, #12]
 80080f6:	6923      	ldr	r3, [r4, #16]
 80080f8:	b94b      	cbnz	r3, 800810e <__swsetup_r+0x9a>
 80080fa:	89a3      	ldrh	r3, [r4, #12]
 80080fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008100:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008104:	d003      	beq.n	800810e <__swsetup_r+0x9a>
 8008106:	4621      	mov	r1, r4
 8008108:	4630      	mov	r0, r6
 800810a:	f001 f811 	bl	8009130 <__smakebuf_r>
 800810e:	89a2      	ldrh	r2, [r4, #12]
 8008110:	f012 0301 	ands.w	r3, r2, #1
 8008114:	d00c      	beq.n	8008130 <__swsetup_r+0xbc>
 8008116:	2300      	movs	r3, #0
 8008118:	60a3      	str	r3, [r4, #8]
 800811a:	6963      	ldr	r3, [r4, #20]
 800811c:	425b      	negs	r3, r3
 800811e:	61a3      	str	r3, [r4, #24]
 8008120:	6923      	ldr	r3, [r4, #16]
 8008122:	b953      	cbnz	r3, 800813a <__swsetup_r+0xc6>
 8008124:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008128:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800812c:	d1ba      	bne.n	80080a4 <__swsetup_r+0x30>
 800812e:	bd70      	pop	{r4, r5, r6, pc}
 8008130:	0792      	lsls	r2, r2, #30
 8008132:	bf58      	it	pl
 8008134:	6963      	ldrpl	r3, [r4, #20]
 8008136:	60a3      	str	r3, [r4, #8]
 8008138:	e7f2      	b.n	8008120 <__swsetup_r+0xac>
 800813a:	2000      	movs	r0, #0
 800813c:	e7f7      	b.n	800812e <__swsetup_r+0xba>
 800813e:	bf00      	nop
 8008140:	20000074 	.word	0x20000074
 8008144:	0800a9e0 	.word	0x0800a9e0
 8008148:	0800aa00 	.word	0x0800aa00
 800814c:	0800a9c0 	.word	0x0800a9c0

08008150 <quorem>:
 8008150:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008154:	6903      	ldr	r3, [r0, #16]
 8008156:	690c      	ldr	r4, [r1, #16]
 8008158:	42a3      	cmp	r3, r4
 800815a:	4680      	mov	r8, r0
 800815c:	f2c0 8082 	blt.w	8008264 <quorem+0x114>
 8008160:	3c01      	subs	r4, #1
 8008162:	f101 0714 	add.w	r7, r1, #20
 8008166:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800816a:	f100 0614 	add.w	r6, r0, #20
 800816e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008172:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008176:	eb06 030c 	add.w	r3, r6, ip
 800817a:	3501      	adds	r5, #1
 800817c:	eb07 090c 	add.w	r9, r7, ip
 8008180:	9301      	str	r3, [sp, #4]
 8008182:	fbb0 f5f5 	udiv	r5, r0, r5
 8008186:	b395      	cbz	r5, 80081ee <quorem+0x9e>
 8008188:	f04f 0a00 	mov.w	sl, #0
 800818c:	4638      	mov	r0, r7
 800818e:	46b6      	mov	lr, r6
 8008190:	46d3      	mov	fp, sl
 8008192:	f850 2b04 	ldr.w	r2, [r0], #4
 8008196:	b293      	uxth	r3, r2
 8008198:	fb05 a303 	mla	r3, r5, r3, sl
 800819c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	ebab 0303 	sub.w	r3, fp, r3
 80081a6:	0c12      	lsrs	r2, r2, #16
 80081a8:	f8de b000 	ldr.w	fp, [lr]
 80081ac:	fb05 a202 	mla	r2, r5, r2, sl
 80081b0:	fa13 f38b 	uxtah	r3, r3, fp
 80081b4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80081b8:	fa1f fb82 	uxth.w	fp, r2
 80081bc:	f8de 2000 	ldr.w	r2, [lr]
 80081c0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80081c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081ce:	4581      	cmp	r9, r0
 80081d0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80081d4:	f84e 3b04 	str.w	r3, [lr], #4
 80081d8:	d2db      	bcs.n	8008192 <quorem+0x42>
 80081da:	f856 300c 	ldr.w	r3, [r6, ip]
 80081de:	b933      	cbnz	r3, 80081ee <quorem+0x9e>
 80081e0:	9b01      	ldr	r3, [sp, #4]
 80081e2:	3b04      	subs	r3, #4
 80081e4:	429e      	cmp	r6, r3
 80081e6:	461a      	mov	r2, r3
 80081e8:	d330      	bcc.n	800824c <quorem+0xfc>
 80081ea:	f8c8 4010 	str.w	r4, [r8, #16]
 80081ee:	4640      	mov	r0, r8
 80081f0:	f001 fa06 	bl	8009600 <__mcmp>
 80081f4:	2800      	cmp	r0, #0
 80081f6:	db25      	blt.n	8008244 <quorem+0xf4>
 80081f8:	3501      	adds	r5, #1
 80081fa:	4630      	mov	r0, r6
 80081fc:	f04f 0c00 	mov.w	ip, #0
 8008200:	f857 2b04 	ldr.w	r2, [r7], #4
 8008204:	f8d0 e000 	ldr.w	lr, [r0]
 8008208:	b293      	uxth	r3, r2
 800820a:	ebac 0303 	sub.w	r3, ip, r3
 800820e:	0c12      	lsrs	r2, r2, #16
 8008210:	fa13 f38e 	uxtah	r3, r3, lr
 8008214:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008218:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800821c:	b29b      	uxth	r3, r3
 800821e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008222:	45b9      	cmp	r9, r7
 8008224:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008228:	f840 3b04 	str.w	r3, [r0], #4
 800822c:	d2e8      	bcs.n	8008200 <quorem+0xb0>
 800822e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008232:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8008236:	b92a      	cbnz	r2, 8008244 <quorem+0xf4>
 8008238:	3b04      	subs	r3, #4
 800823a:	429e      	cmp	r6, r3
 800823c:	461a      	mov	r2, r3
 800823e:	d30b      	bcc.n	8008258 <quorem+0x108>
 8008240:	f8c8 4010 	str.w	r4, [r8, #16]
 8008244:	4628      	mov	r0, r5
 8008246:	b003      	add	sp, #12
 8008248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800824c:	6812      	ldr	r2, [r2, #0]
 800824e:	3b04      	subs	r3, #4
 8008250:	2a00      	cmp	r2, #0
 8008252:	d1ca      	bne.n	80081ea <quorem+0x9a>
 8008254:	3c01      	subs	r4, #1
 8008256:	e7c5      	b.n	80081e4 <quorem+0x94>
 8008258:	6812      	ldr	r2, [r2, #0]
 800825a:	3b04      	subs	r3, #4
 800825c:	2a00      	cmp	r2, #0
 800825e:	d1ef      	bne.n	8008240 <quorem+0xf0>
 8008260:	3c01      	subs	r4, #1
 8008262:	e7ea      	b.n	800823a <quorem+0xea>
 8008264:	2000      	movs	r0, #0
 8008266:	e7ee      	b.n	8008246 <quorem+0xf6>

08008268 <_dtoa_r>:
 8008268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800826c:	ec57 6b10 	vmov	r6, r7, d0
 8008270:	b097      	sub	sp, #92	; 0x5c
 8008272:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008274:	9106      	str	r1, [sp, #24]
 8008276:	4604      	mov	r4, r0
 8008278:	920b      	str	r2, [sp, #44]	; 0x2c
 800827a:	9312      	str	r3, [sp, #72]	; 0x48
 800827c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008280:	e9cd 6700 	strd	r6, r7, [sp]
 8008284:	b93d      	cbnz	r5, 8008296 <_dtoa_r+0x2e>
 8008286:	2010      	movs	r0, #16
 8008288:	f000 ff92 	bl	80091b0 <malloc>
 800828c:	6260      	str	r0, [r4, #36]	; 0x24
 800828e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008292:	6005      	str	r5, [r0, #0]
 8008294:	60c5      	str	r5, [r0, #12]
 8008296:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008298:	6819      	ldr	r1, [r3, #0]
 800829a:	b151      	cbz	r1, 80082b2 <_dtoa_r+0x4a>
 800829c:	685a      	ldr	r2, [r3, #4]
 800829e:	604a      	str	r2, [r1, #4]
 80082a0:	2301      	movs	r3, #1
 80082a2:	4093      	lsls	r3, r2
 80082a4:	608b      	str	r3, [r1, #8]
 80082a6:	4620      	mov	r0, r4
 80082a8:	f000 ffc9 	bl	800923e <_Bfree>
 80082ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80082ae:	2200      	movs	r2, #0
 80082b0:	601a      	str	r2, [r3, #0]
 80082b2:	1e3b      	subs	r3, r7, #0
 80082b4:	bfbb      	ittet	lt
 80082b6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80082ba:	9301      	strlt	r3, [sp, #4]
 80082bc:	2300      	movge	r3, #0
 80082be:	2201      	movlt	r2, #1
 80082c0:	bfac      	ite	ge
 80082c2:	f8c8 3000 	strge.w	r3, [r8]
 80082c6:	f8c8 2000 	strlt.w	r2, [r8]
 80082ca:	4baf      	ldr	r3, [pc, #700]	; (8008588 <_dtoa_r+0x320>)
 80082cc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80082d0:	ea33 0308 	bics.w	r3, r3, r8
 80082d4:	d114      	bne.n	8008300 <_dtoa_r+0x98>
 80082d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80082d8:	f242 730f 	movw	r3, #9999	; 0x270f
 80082dc:	6013      	str	r3, [r2, #0]
 80082de:	9b00      	ldr	r3, [sp, #0]
 80082e0:	b923      	cbnz	r3, 80082ec <_dtoa_r+0x84>
 80082e2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80082e6:	2800      	cmp	r0, #0
 80082e8:	f000 8542 	beq.w	8008d70 <_dtoa_r+0xb08>
 80082ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082ee:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800859c <_dtoa_r+0x334>
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	f000 8544 	beq.w	8008d80 <_dtoa_r+0xb18>
 80082f8:	f10b 0303 	add.w	r3, fp, #3
 80082fc:	f000 bd3e 	b.w	8008d7c <_dtoa_r+0xb14>
 8008300:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008304:	2200      	movs	r2, #0
 8008306:	2300      	movs	r3, #0
 8008308:	4630      	mov	r0, r6
 800830a:	4639      	mov	r1, r7
 800830c:	f7f8 fbdc 	bl	8000ac8 <__aeabi_dcmpeq>
 8008310:	4681      	mov	r9, r0
 8008312:	b168      	cbz	r0, 8008330 <_dtoa_r+0xc8>
 8008314:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008316:	2301      	movs	r3, #1
 8008318:	6013      	str	r3, [r2, #0]
 800831a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800831c:	2b00      	cmp	r3, #0
 800831e:	f000 8524 	beq.w	8008d6a <_dtoa_r+0xb02>
 8008322:	4b9a      	ldr	r3, [pc, #616]	; (800858c <_dtoa_r+0x324>)
 8008324:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008326:	f103 3bff 	add.w	fp, r3, #4294967295
 800832a:	6013      	str	r3, [r2, #0]
 800832c:	f000 bd28 	b.w	8008d80 <_dtoa_r+0xb18>
 8008330:	aa14      	add	r2, sp, #80	; 0x50
 8008332:	a915      	add	r1, sp, #84	; 0x54
 8008334:	ec47 6b10 	vmov	d0, r6, r7
 8008338:	4620      	mov	r0, r4
 800833a:	f001 f9d8 	bl	80096ee <__d2b>
 800833e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008342:	9004      	str	r0, [sp, #16]
 8008344:	2d00      	cmp	r5, #0
 8008346:	d07c      	beq.n	8008442 <_dtoa_r+0x1da>
 8008348:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800834c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008350:	46b2      	mov	sl, r6
 8008352:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8008356:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800835a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800835e:	2200      	movs	r2, #0
 8008360:	4b8b      	ldr	r3, [pc, #556]	; (8008590 <_dtoa_r+0x328>)
 8008362:	4650      	mov	r0, sl
 8008364:	4659      	mov	r1, fp
 8008366:	f7f7 ff8f 	bl	8000288 <__aeabi_dsub>
 800836a:	a381      	add	r3, pc, #516	; (adr r3, 8008570 <_dtoa_r+0x308>)
 800836c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008370:	f7f8 f942 	bl	80005f8 <__aeabi_dmul>
 8008374:	a380      	add	r3, pc, #512	; (adr r3, 8008578 <_dtoa_r+0x310>)
 8008376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837a:	f7f7 ff87 	bl	800028c <__adddf3>
 800837e:	4606      	mov	r6, r0
 8008380:	4628      	mov	r0, r5
 8008382:	460f      	mov	r7, r1
 8008384:	f7f8 f8ce 	bl	8000524 <__aeabi_i2d>
 8008388:	a37d      	add	r3, pc, #500	; (adr r3, 8008580 <_dtoa_r+0x318>)
 800838a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800838e:	f7f8 f933 	bl	80005f8 <__aeabi_dmul>
 8008392:	4602      	mov	r2, r0
 8008394:	460b      	mov	r3, r1
 8008396:	4630      	mov	r0, r6
 8008398:	4639      	mov	r1, r7
 800839a:	f7f7 ff77 	bl	800028c <__adddf3>
 800839e:	4606      	mov	r6, r0
 80083a0:	460f      	mov	r7, r1
 80083a2:	f7f8 fbd9 	bl	8000b58 <__aeabi_d2iz>
 80083a6:	2200      	movs	r2, #0
 80083a8:	4682      	mov	sl, r0
 80083aa:	2300      	movs	r3, #0
 80083ac:	4630      	mov	r0, r6
 80083ae:	4639      	mov	r1, r7
 80083b0:	f7f8 fb94 	bl	8000adc <__aeabi_dcmplt>
 80083b4:	b148      	cbz	r0, 80083ca <_dtoa_r+0x162>
 80083b6:	4650      	mov	r0, sl
 80083b8:	f7f8 f8b4 	bl	8000524 <__aeabi_i2d>
 80083bc:	4632      	mov	r2, r6
 80083be:	463b      	mov	r3, r7
 80083c0:	f7f8 fb82 	bl	8000ac8 <__aeabi_dcmpeq>
 80083c4:	b908      	cbnz	r0, 80083ca <_dtoa_r+0x162>
 80083c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80083ca:	f1ba 0f16 	cmp.w	sl, #22
 80083ce:	d859      	bhi.n	8008484 <_dtoa_r+0x21c>
 80083d0:	4970      	ldr	r1, [pc, #448]	; (8008594 <_dtoa_r+0x32c>)
 80083d2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80083d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083de:	f7f8 fb9b 	bl	8000b18 <__aeabi_dcmpgt>
 80083e2:	2800      	cmp	r0, #0
 80083e4:	d050      	beq.n	8008488 <_dtoa_r+0x220>
 80083e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80083ea:	2300      	movs	r3, #0
 80083ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80083ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80083f0:	1b5d      	subs	r5, r3, r5
 80083f2:	f1b5 0801 	subs.w	r8, r5, #1
 80083f6:	bf49      	itett	mi
 80083f8:	f1c5 0301 	rsbmi	r3, r5, #1
 80083fc:	2300      	movpl	r3, #0
 80083fe:	9305      	strmi	r3, [sp, #20]
 8008400:	f04f 0800 	movmi.w	r8, #0
 8008404:	bf58      	it	pl
 8008406:	9305      	strpl	r3, [sp, #20]
 8008408:	f1ba 0f00 	cmp.w	sl, #0
 800840c:	db3e      	blt.n	800848c <_dtoa_r+0x224>
 800840e:	2300      	movs	r3, #0
 8008410:	44d0      	add	r8, sl
 8008412:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008416:	9307      	str	r3, [sp, #28]
 8008418:	9b06      	ldr	r3, [sp, #24]
 800841a:	2b09      	cmp	r3, #9
 800841c:	f200 8090 	bhi.w	8008540 <_dtoa_r+0x2d8>
 8008420:	2b05      	cmp	r3, #5
 8008422:	bfc4      	itt	gt
 8008424:	3b04      	subgt	r3, #4
 8008426:	9306      	strgt	r3, [sp, #24]
 8008428:	9b06      	ldr	r3, [sp, #24]
 800842a:	f1a3 0302 	sub.w	r3, r3, #2
 800842e:	bfcc      	ite	gt
 8008430:	2500      	movgt	r5, #0
 8008432:	2501      	movle	r5, #1
 8008434:	2b03      	cmp	r3, #3
 8008436:	f200 808f 	bhi.w	8008558 <_dtoa_r+0x2f0>
 800843a:	e8df f003 	tbb	[pc, r3]
 800843e:	7f7d      	.short	0x7f7d
 8008440:	7131      	.short	0x7131
 8008442:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8008446:	441d      	add	r5, r3
 8008448:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800844c:	2820      	cmp	r0, #32
 800844e:	dd13      	ble.n	8008478 <_dtoa_r+0x210>
 8008450:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8008454:	9b00      	ldr	r3, [sp, #0]
 8008456:	fa08 f800 	lsl.w	r8, r8, r0
 800845a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800845e:	fa23 f000 	lsr.w	r0, r3, r0
 8008462:	ea48 0000 	orr.w	r0, r8, r0
 8008466:	f7f8 f84d 	bl	8000504 <__aeabi_ui2d>
 800846a:	2301      	movs	r3, #1
 800846c:	4682      	mov	sl, r0
 800846e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8008472:	3d01      	subs	r5, #1
 8008474:	9313      	str	r3, [sp, #76]	; 0x4c
 8008476:	e772      	b.n	800835e <_dtoa_r+0xf6>
 8008478:	9b00      	ldr	r3, [sp, #0]
 800847a:	f1c0 0020 	rsb	r0, r0, #32
 800847e:	fa03 f000 	lsl.w	r0, r3, r0
 8008482:	e7f0      	b.n	8008466 <_dtoa_r+0x1fe>
 8008484:	2301      	movs	r3, #1
 8008486:	e7b1      	b.n	80083ec <_dtoa_r+0x184>
 8008488:	900f      	str	r0, [sp, #60]	; 0x3c
 800848a:	e7b0      	b.n	80083ee <_dtoa_r+0x186>
 800848c:	9b05      	ldr	r3, [sp, #20]
 800848e:	eba3 030a 	sub.w	r3, r3, sl
 8008492:	9305      	str	r3, [sp, #20]
 8008494:	f1ca 0300 	rsb	r3, sl, #0
 8008498:	9307      	str	r3, [sp, #28]
 800849a:	2300      	movs	r3, #0
 800849c:	930e      	str	r3, [sp, #56]	; 0x38
 800849e:	e7bb      	b.n	8008418 <_dtoa_r+0x1b0>
 80084a0:	2301      	movs	r3, #1
 80084a2:	930a      	str	r3, [sp, #40]	; 0x28
 80084a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	dd59      	ble.n	800855e <_dtoa_r+0x2f6>
 80084aa:	9302      	str	r3, [sp, #8]
 80084ac:	4699      	mov	r9, r3
 80084ae:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80084b0:	2200      	movs	r2, #0
 80084b2:	6072      	str	r2, [r6, #4]
 80084b4:	2204      	movs	r2, #4
 80084b6:	f102 0014 	add.w	r0, r2, #20
 80084ba:	4298      	cmp	r0, r3
 80084bc:	6871      	ldr	r1, [r6, #4]
 80084be:	d953      	bls.n	8008568 <_dtoa_r+0x300>
 80084c0:	4620      	mov	r0, r4
 80084c2:	f000 fe88 	bl	80091d6 <_Balloc>
 80084c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084c8:	6030      	str	r0, [r6, #0]
 80084ca:	f1b9 0f0e 	cmp.w	r9, #14
 80084ce:	f8d3 b000 	ldr.w	fp, [r3]
 80084d2:	f200 80e6 	bhi.w	80086a2 <_dtoa_r+0x43a>
 80084d6:	2d00      	cmp	r5, #0
 80084d8:	f000 80e3 	beq.w	80086a2 <_dtoa_r+0x43a>
 80084dc:	ed9d 7b00 	vldr	d7, [sp]
 80084e0:	f1ba 0f00 	cmp.w	sl, #0
 80084e4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80084e8:	dd74      	ble.n	80085d4 <_dtoa_r+0x36c>
 80084ea:	4a2a      	ldr	r2, [pc, #168]	; (8008594 <_dtoa_r+0x32c>)
 80084ec:	f00a 030f 	and.w	r3, sl, #15
 80084f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80084f4:	ed93 7b00 	vldr	d7, [r3]
 80084f8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80084fc:	06f0      	lsls	r0, r6, #27
 80084fe:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008502:	d565      	bpl.n	80085d0 <_dtoa_r+0x368>
 8008504:	4b24      	ldr	r3, [pc, #144]	; (8008598 <_dtoa_r+0x330>)
 8008506:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800850a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800850e:	f7f8 f99d 	bl	800084c <__aeabi_ddiv>
 8008512:	e9cd 0100 	strd	r0, r1, [sp]
 8008516:	f006 060f 	and.w	r6, r6, #15
 800851a:	2503      	movs	r5, #3
 800851c:	4f1e      	ldr	r7, [pc, #120]	; (8008598 <_dtoa_r+0x330>)
 800851e:	e04c      	b.n	80085ba <_dtoa_r+0x352>
 8008520:	2301      	movs	r3, #1
 8008522:	930a      	str	r3, [sp, #40]	; 0x28
 8008524:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008526:	4453      	add	r3, sl
 8008528:	f103 0901 	add.w	r9, r3, #1
 800852c:	9302      	str	r3, [sp, #8]
 800852e:	464b      	mov	r3, r9
 8008530:	2b01      	cmp	r3, #1
 8008532:	bfb8      	it	lt
 8008534:	2301      	movlt	r3, #1
 8008536:	e7ba      	b.n	80084ae <_dtoa_r+0x246>
 8008538:	2300      	movs	r3, #0
 800853a:	e7b2      	b.n	80084a2 <_dtoa_r+0x23a>
 800853c:	2300      	movs	r3, #0
 800853e:	e7f0      	b.n	8008522 <_dtoa_r+0x2ba>
 8008540:	2501      	movs	r5, #1
 8008542:	2300      	movs	r3, #0
 8008544:	9306      	str	r3, [sp, #24]
 8008546:	950a      	str	r5, [sp, #40]	; 0x28
 8008548:	f04f 33ff 	mov.w	r3, #4294967295
 800854c:	9302      	str	r3, [sp, #8]
 800854e:	4699      	mov	r9, r3
 8008550:	2200      	movs	r2, #0
 8008552:	2312      	movs	r3, #18
 8008554:	920b      	str	r2, [sp, #44]	; 0x2c
 8008556:	e7aa      	b.n	80084ae <_dtoa_r+0x246>
 8008558:	2301      	movs	r3, #1
 800855a:	930a      	str	r3, [sp, #40]	; 0x28
 800855c:	e7f4      	b.n	8008548 <_dtoa_r+0x2e0>
 800855e:	2301      	movs	r3, #1
 8008560:	9302      	str	r3, [sp, #8]
 8008562:	4699      	mov	r9, r3
 8008564:	461a      	mov	r2, r3
 8008566:	e7f5      	b.n	8008554 <_dtoa_r+0x2ec>
 8008568:	3101      	adds	r1, #1
 800856a:	6071      	str	r1, [r6, #4]
 800856c:	0052      	lsls	r2, r2, #1
 800856e:	e7a2      	b.n	80084b6 <_dtoa_r+0x24e>
 8008570:	636f4361 	.word	0x636f4361
 8008574:	3fd287a7 	.word	0x3fd287a7
 8008578:	8b60c8b3 	.word	0x8b60c8b3
 800857c:	3fc68a28 	.word	0x3fc68a28
 8008580:	509f79fb 	.word	0x509f79fb
 8008584:	3fd34413 	.word	0x3fd34413
 8008588:	7ff00000 	.word	0x7ff00000
 800858c:	0800a98d 	.word	0x0800a98d
 8008590:	3ff80000 	.word	0x3ff80000
 8008594:	0800aa48 	.word	0x0800aa48
 8008598:	0800aa20 	.word	0x0800aa20
 800859c:	0800a9b9 	.word	0x0800a9b9
 80085a0:	07f1      	lsls	r1, r6, #31
 80085a2:	d508      	bpl.n	80085b6 <_dtoa_r+0x34e>
 80085a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80085a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085ac:	f7f8 f824 	bl	80005f8 <__aeabi_dmul>
 80085b0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80085b4:	3501      	adds	r5, #1
 80085b6:	1076      	asrs	r6, r6, #1
 80085b8:	3708      	adds	r7, #8
 80085ba:	2e00      	cmp	r6, #0
 80085bc:	d1f0      	bne.n	80085a0 <_dtoa_r+0x338>
 80085be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80085c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80085c6:	f7f8 f941 	bl	800084c <__aeabi_ddiv>
 80085ca:	e9cd 0100 	strd	r0, r1, [sp]
 80085ce:	e01a      	b.n	8008606 <_dtoa_r+0x39e>
 80085d0:	2502      	movs	r5, #2
 80085d2:	e7a3      	b.n	800851c <_dtoa_r+0x2b4>
 80085d4:	f000 80a0 	beq.w	8008718 <_dtoa_r+0x4b0>
 80085d8:	f1ca 0600 	rsb	r6, sl, #0
 80085dc:	4b9f      	ldr	r3, [pc, #636]	; (800885c <_dtoa_r+0x5f4>)
 80085de:	4fa0      	ldr	r7, [pc, #640]	; (8008860 <_dtoa_r+0x5f8>)
 80085e0:	f006 020f 	and.w	r2, r6, #15
 80085e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80085f0:	f7f8 f802 	bl	80005f8 <__aeabi_dmul>
 80085f4:	e9cd 0100 	strd	r0, r1, [sp]
 80085f8:	1136      	asrs	r6, r6, #4
 80085fa:	2300      	movs	r3, #0
 80085fc:	2502      	movs	r5, #2
 80085fe:	2e00      	cmp	r6, #0
 8008600:	d17f      	bne.n	8008702 <_dtoa_r+0x49a>
 8008602:	2b00      	cmp	r3, #0
 8008604:	d1e1      	bne.n	80085ca <_dtoa_r+0x362>
 8008606:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008608:	2b00      	cmp	r3, #0
 800860a:	f000 8087 	beq.w	800871c <_dtoa_r+0x4b4>
 800860e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008612:	2200      	movs	r2, #0
 8008614:	4b93      	ldr	r3, [pc, #588]	; (8008864 <_dtoa_r+0x5fc>)
 8008616:	4630      	mov	r0, r6
 8008618:	4639      	mov	r1, r7
 800861a:	f7f8 fa5f 	bl	8000adc <__aeabi_dcmplt>
 800861e:	2800      	cmp	r0, #0
 8008620:	d07c      	beq.n	800871c <_dtoa_r+0x4b4>
 8008622:	f1b9 0f00 	cmp.w	r9, #0
 8008626:	d079      	beq.n	800871c <_dtoa_r+0x4b4>
 8008628:	9b02      	ldr	r3, [sp, #8]
 800862a:	2b00      	cmp	r3, #0
 800862c:	dd35      	ble.n	800869a <_dtoa_r+0x432>
 800862e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008632:	9308      	str	r3, [sp, #32]
 8008634:	4639      	mov	r1, r7
 8008636:	2200      	movs	r2, #0
 8008638:	4b8b      	ldr	r3, [pc, #556]	; (8008868 <_dtoa_r+0x600>)
 800863a:	4630      	mov	r0, r6
 800863c:	f7f7 ffdc 	bl	80005f8 <__aeabi_dmul>
 8008640:	e9cd 0100 	strd	r0, r1, [sp]
 8008644:	9f02      	ldr	r7, [sp, #8]
 8008646:	3501      	adds	r5, #1
 8008648:	4628      	mov	r0, r5
 800864a:	f7f7 ff6b 	bl	8000524 <__aeabi_i2d>
 800864e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008652:	f7f7 ffd1 	bl	80005f8 <__aeabi_dmul>
 8008656:	2200      	movs	r2, #0
 8008658:	4b84      	ldr	r3, [pc, #528]	; (800886c <_dtoa_r+0x604>)
 800865a:	f7f7 fe17 	bl	800028c <__adddf3>
 800865e:	4605      	mov	r5, r0
 8008660:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008664:	2f00      	cmp	r7, #0
 8008666:	d15d      	bne.n	8008724 <_dtoa_r+0x4bc>
 8008668:	2200      	movs	r2, #0
 800866a:	4b81      	ldr	r3, [pc, #516]	; (8008870 <_dtoa_r+0x608>)
 800866c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008670:	f7f7 fe0a 	bl	8000288 <__aeabi_dsub>
 8008674:	462a      	mov	r2, r5
 8008676:	4633      	mov	r3, r6
 8008678:	e9cd 0100 	strd	r0, r1, [sp]
 800867c:	f7f8 fa4c 	bl	8000b18 <__aeabi_dcmpgt>
 8008680:	2800      	cmp	r0, #0
 8008682:	f040 8288 	bne.w	8008b96 <_dtoa_r+0x92e>
 8008686:	462a      	mov	r2, r5
 8008688:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800868c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008690:	f7f8 fa24 	bl	8000adc <__aeabi_dcmplt>
 8008694:	2800      	cmp	r0, #0
 8008696:	f040 827c 	bne.w	8008b92 <_dtoa_r+0x92a>
 800869a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800869e:	e9cd 2300 	strd	r2, r3, [sp]
 80086a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	f2c0 8150 	blt.w	800894a <_dtoa_r+0x6e2>
 80086aa:	f1ba 0f0e 	cmp.w	sl, #14
 80086ae:	f300 814c 	bgt.w	800894a <_dtoa_r+0x6e2>
 80086b2:	4b6a      	ldr	r3, [pc, #424]	; (800885c <_dtoa_r+0x5f4>)
 80086b4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80086b8:	ed93 7b00 	vldr	d7, [r3]
 80086bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086be:	2b00      	cmp	r3, #0
 80086c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80086c4:	f280 80d8 	bge.w	8008878 <_dtoa_r+0x610>
 80086c8:	f1b9 0f00 	cmp.w	r9, #0
 80086cc:	f300 80d4 	bgt.w	8008878 <_dtoa_r+0x610>
 80086d0:	f040 825e 	bne.w	8008b90 <_dtoa_r+0x928>
 80086d4:	2200      	movs	r2, #0
 80086d6:	4b66      	ldr	r3, [pc, #408]	; (8008870 <_dtoa_r+0x608>)
 80086d8:	ec51 0b17 	vmov	r0, r1, d7
 80086dc:	f7f7 ff8c 	bl	80005f8 <__aeabi_dmul>
 80086e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086e4:	f7f8 fa0e 	bl	8000b04 <__aeabi_dcmpge>
 80086e8:	464f      	mov	r7, r9
 80086ea:	464e      	mov	r6, r9
 80086ec:	2800      	cmp	r0, #0
 80086ee:	f040 8234 	bne.w	8008b5a <_dtoa_r+0x8f2>
 80086f2:	2331      	movs	r3, #49	; 0x31
 80086f4:	f10b 0501 	add.w	r5, fp, #1
 80086f8:	f88b 3000 	strb.w	r3, [fp]
 80086fc:	f10a 0a01 	add.w	sl, sl, #1
 8008700:	e22f      	b.n	8008b62 <_dtoa_r+0x8fa>
 8008702:	07f2      	lsls	r2, r6, #31
 8008704:	d505      	bpl.n	8008712 <_dtoa_r+0x4aa>
 8008706:	e9d7 2300 	ldrd	r2, r3, [r7]
 800870a:	f7f7 ff75 	bl	80005f8 <__aeabi_dmul>
 800870e:	3501      	adds	r5, #1
 8008710:	2301      	movs	r3, #1
 8008712:	1076      	asrs	r6, r6, #1
 8008714:	3708      	adds	r7, #8
 8008716:	e772      	b.n	80085fe <_dtoa_r+0x396>
 8008718:	2502      	movs	r5, #2
 800871a:	e774      	b.n	8008606 <_dtoa_r+0x39e>
 800871c:	f8cd a020 	str.w	sl, [sp, #32]
 8008720:	464f      	mov	r7, r9
 8008722:	e791      	b.n	8008648 <_dtoa_r+0x3e0>
 8008724:	4b4d      	ldr	r3, [pc, #308]	; (800885c <_dtoa_r+0x5f4>)
 8008726:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800872a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800872e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008730:	2b00      	cmp	r3, #0
 8008732:	d047      	beq.n	80087c4 <_dtoa_r+0x55c>
 8008734:	4602      	mov	r2, r0
 8008736:	460b      	mov	r3, r1
 8008738:	2000      	movs	r0, #0
 800873a:	494e      	ldr	r1, [pc, #312]	; (8008874 <_dtoa_r+0x60c>)
 800873c:	f7f8 f886 	bl	800084c <__aeabi_ddiv>
 8008740:	462a      	mov	r2, r5
 8008742:	4633      	mov	r3, r6
 8008744:	f7f7 fda0 	bl	8000288 <__aeabi_dsub>
 8008748:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800874c:	465d      	mov	r5, fp
 800874e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008752:	f7f8 fa01 	bl	8000b58 <__aeabi_d2iz>
 8008756:	4606      	mov	r6, r0
 8008758:	f7f7 fee4 	bl	8000524 <__aeabi_i2d>
 800875c:	4602      	mov	r2, r0
 800875e:	460b      	mov	r3, r1
 8008760:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008764:	f7f7 fd90 	bl	8000288 <__aeabi_dsub>
 8008768:	3630      	adds	r6, #48	; 0x30
 800876a:	f805 6b01 	strb.w	r6, [r5], #1
 800876e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008772:	e9cd 0100 	strd	r0, r1, [sp]
 8008776:	f7f8 f9b1 	bl	8000adc <__aeabi_dcmplt>
 800877a:	2800      	cmp	r0, #0
 800877c:	d163      	bne.n	8008846 <_dtoa_r+0x5de>
 800877e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008782:	2000      	movs	r0, #0
 8008784:	4937      	ldr	r1, [pc, #220]	; (8008864 <_dtoa_r+0x5fc>)
 8008786:	f7f7 fd7f 	bl	8000288 <__aeabi_dsub>
 800878a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800878e:	f7f8 f9a5 	bl	8000adc <__aeabi_dcmplt>
 8008792:	2800      	cmp	r0, #0
 8008794:	f040 80b7 	bne.w	8008906 <_dtoa_r+0x69e>
 8008798:	eba5 030b 	sub.w	r3, r5, fp
 800879c:	429f      	cmp	r7, r3
 800879e:	f77f af7c 	ble.w	800869a <_dtoa_r+0x432>
 80087a2:	2200      	movs	r2, #0
 80087a4:	4b30      	ldr	r3, [pc, #192]	; (8008868 <_dtoa_r+0x600>)
 80087a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80087aa:	f7f7 ff25 	bl	80005f8 <__aeabi_dmul>
 80087ae:	2200      	movs	r2, #0
 80087b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80087b4:	4b2c      	ldr	r3, [pc, #176]	; (8008868 <_dtoa_r+0x600>)
 80087b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087ba:	f7f7 ff1d 	bl	80005f8 <__aeabi_dmul>
 80087be:	e9cd 0100 	strd	r0, r1, [sp]
 80087c2:	e7c4      	b.n	800874e <_dtoa_r+0x4e6>
 80087c4:	462a      	mov	r2, r5
 80087c6:	4633      	mov	r3, r6
 80087c8:	f7f7 ff16 	bl	80005f8 <__aeabi_dmul>
 80087cc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80087d0:	eb0b 0507 	add.w	r5, fp, r7
 80087d4:	465e      	mov	r6, fp
 80087d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087da:	f7f8 f9bd 	bl	8000b58 <__aeabi_d2iz>
 80087de:	4607      	mov	r7, r0
 80087e0:	f7f7 fea0 	bl	8000524 <__aeabi_i2d>
 80087e4:	3730      	adds	r7, #48	; 0x30
 80087e6:	4602      	mov	r2, r0
 80087e8:	460b      	mov	r3, r1
 80087ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087ee:	f7f7 fd4b 	bl	8000288 <__aeabi_dsub>
 80087f2:	f806 7b01 	strb.w	r7, [r6], #1
 80087f6:	42ae      	cmp	r6, r5
 80087f8:	e9cd 0100 	strd	r0, r1, [sp]
 80087fc:	f04f 0200 	mov.w	r2, #0
 8008800:	d126      	bne.n	8008850 <_dtoa_r+0x5e8>
 8008802:	4b1c      	ldr	r3, [pc, #112]	; (8008874 <_dtoa_r+0x60c>)
 8008804:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008808:	f7f7 fd40 	bl	800028c <__adddf3>
 800880c:	4602      	mov	r2, r0
 800880e:	460b      	mov	r3, r1
 8008810:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008814:	f7f8 f980 	bl	8000b18 <__aeabi_dcmpgt>
 8008818:	2800      	cmp	r0, #0
 800881a:	d174      	bne.n	8008906 <_dtoa_r+0x69e>
 800881c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008820:	2000      	movs	r0, #0
 8008822:	4914      	ldr	r1, [pc, #80]	; (8008874 <_dtoa_r+0x60c>)
 8008824:	f7f7 fd30 	bl	8000288 <__aeabi_dsub>
 8008828:	4602      	mov	r2, r0
 800882a:	460b      	mov	r3, r1
 800882c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008830:	f7f8 f954 	bl	8000adc <__aeabi_dcmplt>
 8008834:	2800      	cmp	r0, #0
 8008836:	f43f af30 	beq.w	800869a <_dtoa_r+0x432>
 800883a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800883e:	2b30      	cmp	r3, #48	; 0x30
 8008840:	f105 32ff 	add.w	r2, r5, #4294967295
 8008844:	d002      	beq.n	800884c <_dtoa_r+0x5e4>
 8008846:	f8dd a020 	ldr.w	sl, [sp, #32]
 800884a:	e04a      	b.n	80088e2 <_dtoa_r+0x67a>
 800884c:	4615      	mov	r5, r2
 800884e:	e7f4      	b.n	800883a <_dtoa_r+0x5d2>
 8008850:	4b05      	ldr	r3, [pc, #20]	; (8008868 <_dtoa_r+0x600>)
 8008852:	f7f7 fed1 	bl	80005f8 <__aeabi_dmul>
 8008856:	e9cd 0100 	strd	r0, r1, [sp]
 800885a:	e7bc      	b.n	80087d6 <_dtoa_r+0x56e>
 800885c:	0800aa48 	.word	0x0800aa48
 8008860:	0800aa20 	.word	0x0800aa20
 8008864:	3ff00000 	.word	0x3ff00000
 8008868:	40240000 	.word	0x40240000
 800886c:	401c0000 	.word	0x401c0000
 8008870:	40140000 	.word	0x40140000
 8008874:	3fe00000 	.word	0x3fe00000
 8008878:	e9dd 6700 	ldrd	r6, r7, [sp]
 800887c:	465d      	mov	r5, fp
 800887e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008882:	4630      	mov	r0, r6
 8008884:	4639      	mov	r1, r7
 8008886:	f7f7 ffe1 	bl	800084c <__aeabi_ddiv>
 800888a:	f7f8 f965 	bl	8000b58 <__aeabi_d2iz>
 800888e:	4680      	mov	r8, r0
 8008890:	f7f7 fe48 	bl	8000524 <__aeabi_i2d>
 8008894:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008898:	f7f7 feae 	bl	80005f8 <__aeabi_dmul>
 800889c:	4602      	mov	r2, r0
 800889e:	460b      	mov	r3, r1
 80088a0:	4630      	mov	r0, r6
 80088a2:	4639      	mov	r1, r7
 80088a4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80088a8:	f7f7 fcee 	bl	8000288 <__aeabi_dsub>
 80088ac:	f805 6b01 	strb.w	r6, [r5], #1
 80088b0:	eba5 060b 	sub.w	r6, r5, fp
 80088b4:	45b1      	cmp	r9, r6
 80088b6:	4602      	mov	r2, r0
 80088b8:	460b      	mov	r3, r1
 80088ba:	d139      	bne.n	8008930 <_dtoa_r+0x6c8>
 80088bc:	f7f7 fce6 	bl	800028c <__adddf3>
 80088c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088c4:	4606      	mov	r6, r0
 80088c6:	460f      	mov	r7, r1
 80088c8:	f7f8 f926 	bl	8000b18 <__aeabi_dcmpgt>
 80088cc:	b9c8      	cbnz	r0, 8008902 <_dtoa_r+0x69a>
 80088ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088d2:	4630      	mov	r0, r6
 80088d4:	4639      	mov	r1, r7
 80088d6:	f7f8 f8f7 	bl	8000ac8 <__aeabi_dcmpeq>
 80088da:	b110      	cbz	r0, 80088e2 <_dtoa_r+0x67a>
 80088dc:	f018 0f01 	tst.w	r8, #1
 80088e0:	d10f      	bne.n	8008902 <_dtoa_r+0x69a>
 80088e2:	9904      	ldr	r1, [sp, #16]
 80088e4:	4620      	mov	r0, r4
 80088e6:	f000 fcaa 	bl	800923e <_Bfree>
 80088ea:	2300      	movs	r3, #0
 80088ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80088ee:	702b      	strb	r3, [r5, #0]
 80088f0:	f10a 0301 	add.w	r3, sl, #1
 80088f4:	6013      	str	r3, [r2, #0]
 80088f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f000 8241 	beq.w	8008d80 <_dtoa_r+0xb18>
 80088fe:	601d      	str	r5, [r3, #0]
 8008900:	e23e      	b.n	8008d80 <_dtoa_r+0xb18>
 8008902:	f8cd a020 	str.w	sl, [sp, #32]
 8008906:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800890a:	2a39      	cmp	r2, #57	; 0x39
 800890c:	f105 33ff 	add.w	r3, r5, #4294967295
 8008910:	d108      	bne.n	8008924 <_dtoa_r+0x6bc>
 8008912:	459b      	cmp	fp, r3
 8008914:	d10a      	bne.n	800892c <_dtoa_r+0x6c4>
 8008916:	9b08      	ldr	r3, [sp, #32]
 8008918:	3301      	adds	r3, #1
 800891a:	9308      	str	r3, [sp, #32]
 800891c:	2330      	movs	r3, #48	; 0x30
 800891e:	f88b 3000 	strb.w	r3, [fp]
 8008922:	465b      	mov	r3, fp
 8008924:	781a      	ldrb	r2, [r3, #0]
 8008926:	3201      	adds	r2, #1
 8008928:	701a      	strb	r2, [r3, #0]
 800892a:	e78c      	b.n	8008846 <_dtoa_r+0x5de>
 800892c:	461d      	mov	r5, r3
 800892e:	e7ea      	b.n	8008906 <_dtoa_r+0x69e>
 8008930:	2200      	movs	r2, #0
 8008932:	4b9b      	ldr	r3, [pc, #620]	; (8008ba0 <_dtoa_r+0x938>)
 8008934:	f7f7 fe60 	bl	80005f8 <__aeabi_dmul>
 8008938:	2200      	movs	r2, #0
 800893a:	2300      	movs	r3, #0
 800893c:	4606      	mov	r6, r0
 800893e:	460f      	mov	r7, r1
 8008940:	f7f8 f8c2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008944:	2800      	cmp	r0, #0
 8008946:	d09a      	beq.n	800887e <_dtoa_r+0x616>
 8008948:	e7cb      	b.n	80088e2 <_dtoa_r+0x67a>
 800894a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800894c:	2a00      	cmp	r2, #0
 800894e:	f000 808b 	beq.w	8008a68 <_dtoa_r+0x800>
 8008952:	9a06      	ldr	r2, [sp, #24]
 8008954:	2a01      	cmp	r2, #1
 8008956:	dc6e      	bgt.n	8008a36 <_dtoa_r+0x7ce>
 8008958:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800895a:	2a00      	cmp	r2, #0
 800895c:	d067      	beq.n	8008a2e <_dtoa_r+0x7c6>
 800895e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008962:	9f07      	ldr	r7, [sp, #28]
 8008964:	9d05      	ldr	r5, [sp, #20]
 8008966:	9a05      	ldr	r2, [sp, #20]
 8008968:	2101      	movs	r1, #1
 800896a:	441a      	add	r2, r3
 800896c:	4620      	mov	r0, r4
 800896e:	9205      	str	r2, [sp, #20]
 8008970:	4498      	add	r8, r3
 8008972:	f000 fd04 	bl	800937e <__i2b>
 8008976:	4606      	mov	r6, r0
 8008978:	2d00      	cmp	r5, #0
 800897a:	dd0c      	ble.n	8008996 <_dtoa_r+0x72e>
 800897c:	f1b8 0f00 	cmp.w	r8, #0
 8008980:	dd09      	ble.n	8008996 <_dtoa_r+0x72e>
 8008982:	4545      	cmp	r5, r8
 8008984:	9a05      	ldr	r2, [sp, #20]
 8008986:	462b      	mov	r3, r5
 8008988:	bfa8      	it	ge
 800898a:	4643      	movge	r3, r8
 800898c:	1ad2      	subs	r2, r2, r3
 800898e:	9205      	str	r2, [sp, #20]
 8008990:	1aed      	subs	r5, r5, r3
 8008992:	eba8 0803 	sub.w	r8, r8, r3
 8008996:	9b07      	ldr	r3, [sp, #28]
 8008998:	b1eb      	cbz	r3, 80089d6 <_dtoa_r+0x76e>
 800899a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800899c:	2b00      	cmp	r3, #0
 800899e:	d067      	beq.n	8008a70 <_dtoa_r+0x808>
 80089a0:	b18f      	cbz	r7, 80089c6 <_dtoa_r+0x75e>
 80089a2:	4631      	mov	r1, r6
 80089a4:	463a      	mov	r2, r7
 80089a6:	4620      	mov	r0, r4
 80089a8:	f000 fd88 	bl	80094bc <__pow5mult>
 80089ac:	9a04      	ldr	r2, [sp, #16]
 80089ae:	4601      	mov	r1, r0
 80089b0:	4606      	mov	r6, r0
 80089b2:	4620      	mov	r0, r4
 80089b4:	f000 fcec 	bl	8009390 <__multiply>
 80089b8:	9904      	ldr	r1, [sp, #16]
 80089ba:	9008      	str	r0, [sp, #32]
 80089bc:	4620      	mov	r0, r4
 80089be:	f000 fc3e 	bl	800923e <_Bfree>
 80089c2:	9b08      	ldr	r3, [sp, #32]
 80089c4:	9304      	str	r3, [sp, #16]
 80089c6:	9b07      	ldr	r3, [sp, #28]
 80089c8:	1bda      	subs	r2, r3, r7
 80089ca:	d004      	beq.n	80089d6 <_dtoa_r+0x76e>
 80089cc:	9904      	ldr	r1, [sp, #16]
 80089ce:	4620      	mov	r0, r4
 80089d0:	f000 fd74 	bl	80094bc <__pow5mult>
 80089d4:	9004      	str	r0, [sp, #16]
 80089d6:	2101      	movs	r1, #1
 80089d8:	4620      	mov	r0, r4
 80089da:	f000 fcd0 	bl	800937e <__i2b>
 80089de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80089e0:	4607      	mov	r7, r0
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	f000 81d0 	beq.w	8008d88 <_dtoa_r+0xb20>
 80089e8:	461a      	mov	r2, r3
 80089ea:	4601      	mov	r1, r0
 80089ec:	4620      	mov	r0, r4
 80089ee:	f000 fd65 	bl	80094bc <__pow5mult>
 80089f2:	9b06      	ldr	r3, [sp, #24]
 80089f4:	2b01      	cmp	r3, #1
 80089f6:	4607      	mov	r7, r0
 80089f8:	dc40      	bgt.n	8008a7c <_dtoa_r+0x814>
 80089fa:	9b00      	ldr	r3, [sp, #0]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d139      	bne.n	8008a74 <_dtoa_r+0x80c>
 8008a00:	9b01      	ldr	r3, [sp, #4]
 8008a02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d136      	bne.n	8008a78 <_dtoa_r+0x810>
 8008a0a:	9b01      	ldr	r3, [sp, #4]
 8008a0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008a10:	0d1b      	lsrs	r3, r3, #20
 8008a12:	051b      	lsls	r3, r3, #20
 8008a14:	b12b      	cbz	r3, 8008a22 <_dtoa_r+0x7ba>
 8008a16:	9b05      	ldr	r3, [sp, #20]
 8008a18:	3301      	adds	r3, #1
 8008a1a:	9305      	str	r3, [sp, #20]
 8008a1c:	f108 0801 	add.w	r8, r8, #1
 8008a20:	2301      	movs	r3, #1
 8008a22:	9307      	str	r3, [sp, #28]
 8008a24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d12a      	bne.n	8008a80 <_dtoa_r+0x818>
 8008a2a:	2001      	movs	r0, #1
 8008a2c:	e030      	b.n	8008a90 <_dtoa_r+0x828>
 8008a2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008a30:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008a34:	e795      	b.n	8008962 <_dtoa_r+0x6fa>
 8008a36:	9b07      	ldr	r3, [sp, #28]
 8008a38:	f109 37ff 	add.w	r7, r9, #4294967295
 8008a3c:	42bb      	cmp	r3, r7
 8008a3e:	bfbf      	itttt	lt
 8008a40:	9b07      	ldrlt	r3, [sp, #28]
 8008a42:	9707      	strlt	r7, [sp, #28]
 8008a44:	1afa      	sublt	r2, r7, r3
 8008a46:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008a48:	bfbb      	ittet	lt
 8008a4a:	189b      	addlt	r3, r3, r2
 8008a4c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008a4e:	1bdf      	subge	r7, r3, r7
 8008a50:	2700      	movlt	r7, #0
 8008a52:	f1b9 0f00 	cmp.w	r9, #0
 8008a56:	bfb5      	itete	lt
 8008a58:	9b05      	ldrlt	r3, [sp, #20]
 8008a5a:	9d05      	ldrge	r5, [sp, #20]
 8008a5c:	eba3 0509 	sublt.w	r5, r3, r9
 8008a60:	464b      	movge	r3, r9
 8008a62:	bfb8      	it	lt
 8008a64:	2300      	movlt	r3, #0
 8008a66:	e77e      	b.n	8008966 <_dtoa_r+0x6fe>
 8008a68:	9f07      	ldr	r7, [sp, #28]
 8008a6a:	9d05      	ldr	r5, [sp, #20]
 8008a6c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008a6e:	e783      	b.n	8008978 <_dtoa_r+0x710>
 8008a70:	9a07      	ldr	r2, [sp, #28]
 8008a72:	e7ab      	b.n	80089cc <_dtoa_r+0x764>
 8008a74:	2300      	movs	r3, #0
 8008a76:	e7d4      	b.n	8008a22 <_dtoa_r+0x7ba>
 8008a78:	9b00      	ldr	r3, [sp, #0]
 8008a7a:	e7d2      	b.n	8008a22 <_dtoa_r+0x7ba>
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	9307      	str	r3, [sp, #28]
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008a86:	6918      	ldr	r0, [r3, #16]
 8008a88:	f000 fc2b 	bl	80092e2 <__hi0bits>
 8008a8c:	f1c0 0020 	rsb	r0, r0, #32
 8008a90:	4440      	add	r0, r8
 8008a92:	f010 001f 	ands.w	r0, r0, #31
 8008a96:	d047      	beq.n	8008b28 <_dtoa_r+0x8c0>
 8008a98:	f1c0 0320 	rsb	r3, r0, #32
 8008a9c:	2b04      	cmp	r3, #4
 8008a9e:	dd3b      	ble.n	8008b18 <_dtoa_r+0x8b0>
 8008aa0:	9b05      	ldr	r3, [sp, #20]
 8008aa2:	f1c0 001c 	rsb	r0, r0, #28
 8008aa6:	4403      	add	r3, r0
 8008aa8:	9305      	str	r3, [sp, #20]
 8008aaa:	4405      	add	r5, r0
 8008aac:	4480      	add	r8, r0
 8008aae:	9b05      	ldr	r3, [sp, #20]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	dd05      	ble.n	8008ac0 <_dtoa_r+0x858>
 8008ab4:	461a      	mov	r2, r3
 8008ab6:	9904      	ldr	r1, [sp, #16]
 8008ab8:	4620      	mov	r0, r4
 8008aba:	f000 fd4d 	bl	8009558 <__lshift>
 8008abe:	9004      	str	r0, [sp, #16]
 8008ac0:	f1b8 0f00 	cmp.w	r8, #0
 8008ac4:	dd05      	ble.n	8008ad2 <_dtoa_r+0x86a>
 8008ac6:	4639      	mov	r1, r7
 8008ac8:	4642      	mov	r2, r8
 8008aca:	4620      	mov	r0, r4
 8008acc:	f000 fd44 	bl	8009558 <__lshift>
 8008ad0:	4607      	mov	r7, r0
 8008ad2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ad4:	b353      	cbz	r3, 8008b2c <_dtoa_r+0x8c4>
 8008ad6:	4639      	mov	r1, r7
 8008ad8:	9804      	ldr	r0, [sp, #16]
 8008ada:	f000 fd91 	bl	8009600 <__mcmp>
 8008ade:	2800      	cmp	r0, #0
 8008ae0:	da24      	bge.n	8008b2c <_dtoa_r+0x8c4>
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	220a      	movs	r2, #10
 8008ae6:	9904      	ldr	r1, [sp, #16]
 8008ae8:	4620      	mov	r0, r4
 8008aea:	f000 fbbf 	bl	800926c <__multadd>
 8008aee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008af0:	9004      	str	r0, [sp, #16]
 8008af2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	f000 814d 	beq.w	8008d96 <_dtoa_r+0xb2e>
 8008afc:	2300      	movs	r3, #0
 8008afe:	4631      	mov	r1, r6
 8008b00:	220a      	movs	r2, #10
 8008b02:	4620      	mov	r0, r4
 8008b04:	f000 fbb2 	bl	800926c <__multadd>
 8008b08:	9b02      	ldr	r3, [sp, #8]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	4606      	mov	r6, r0
 8008b0e:	dc4f      	bgt.n	8008bb0 <_dtoa_r+0x948>
 8008b10:	9b06      	ldr	r3, [sp, #24]
 8008b12:	2b02      	cmp	r3, #2
 8008b14:	dd4c      	ble.n	8008bb0 <_dtoa_r+0x948>
 8008b16:	e011      	b.n	8008b3c <_dtoa_r+0x8d4>
 8008b18:	d0c9      	beq.n	8008aae <_dtoa_r+0x846>
 8008b1a:	9a05      	ldr	r2, [sp, #20]
 8008b1c:	331c      	adds	r3, #28
 8008b1e:	441a      	add	r2, r3
 8008b20:	9205      	str	r2, [sp, #20]
 8008b22:	441d      	add	r5, r3
 8008b24:	4498      	add	r8, r3
 8008b26:	e7c2      	b.n	8008aae <_dtoa_r+0x846>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	e7f6      	b.n	8008b1a <_dtoa_r+0x8b2>
 8008b2c:	f1b9 0f00 	cmp.w	r9, #0
 8008b30:	dc38      	bgt.n	8008ba4 <_dtoa_r+0x93c>
 8008b32:	9b06      	ldr	r3, [sp, #24]
 8008b34:	2b02      	cmp	r3, #2
 8008b36:	dd35      	ble.n	8008ba4 <_dtoa_r+0x93c>
 8008b38:	f8cd 9008 	str.w	r9, [sp, #8]
 8008b3c:	9b02      	ldr	r3, [sp, #8]
 8008b3e:	b963      	cbnz	r3, 8008b5a <_dtoa_r+0x8f2>
 8008b40:	4639      	mov	r1, r7
 8008b42:	2205      	movs	r2, #5
 8008b44:	4620      	mov	r0, r4
 8008b46:	f000 fb91 	bl	800926c <__multadd>
 8008b4a:	4601      	mov	r1, r0
 8008b4c:	4607      	mov	r7, r0
 8008b4e:	9804      	ldr	r0, [sp, #16]
 8008b50:	f000 fd56 	bl	8009600 <__mcmp>
 8008b54:	2800      	cmp	r0, #0
 8008b56:	f73f adcc 	bgt.w	80086f2 <_dtoa_r+0x48a>
 8008b5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b5c:	465d      	mov	r5, fp
 8008b5e:	ea6f 0a03 	mvn.w	sl, r3
 8008b62:	f04f 0900 	mov.w	r9, #0
 8008b66:	4639      	mov	r1, r7
 8008b68:	4620      	mov	r0, r4
 8008b6a:	f000 fb68 	bl	800923e <_Bfree>
 8008b6e:	2e00      	cmp	r6, #0
 8008b70:	f43f aeb7 	beq.w	80088e2 <_dtoa_r+0x67a>
 8008b74:	f1b9 0f00 	cmp.w	r9, #0
 8008b78:	d005      	beq.n	8008b86 <_dtoa_r+0x91e>
 8008b7a:	45b1      	cmp	r9, r6
 8008b7c:	d003      	beq.n	8008b86 <_dtoa_r+0x91e>
 8008b7e:	4649      	mov	r1, r9
 8008b80:	4620      	mov	r0, r4
 8008b82:	f000 fb5c 	bl	800923e <_Bfree>
 8008b86:	4631      	mov	r1, r6
 8008b88:	4620      	mov	r0, r4
 8008b8a:	f000 fb58 	bl	800923e <_Bfree>
 8008b8e:	e6a8      	b.n	80088e2 <_dtoa_r+0x67a>
 8008b90:	2700      	movs	r7, #0
 8008b92:	463e      	mov	r6, r7
 8008b94:	e7e1      	b.n	8008b5a <_dtoa_r+0x8f2>
 8008b96:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008b9a:	463e      	mov	r6, r7
 8008b9c:	e5a9      	b.n	80086f2 <_dtoa_r+0x48a>
 8008b9e:	bf00      	nop
 8008ba0:	40240000 	.word	0x40240000
 8008ba4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ba6:	f8cd 9008 	str.w	r9, [sp, #8]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	f000 80fa 	beq.w	8008da4 <_dtoa_r+0xb3c>
 8008bb0:	2d00      	cmp	r5, #0
 8008bb2:	dd05      	ble.n	8008bc0 <_dtoa_r+0x958>
 8008bb4:	4631      	mov	r1, r6
 8008bb6:	462a      	mov	r2, r5
 8008bb8:	4620      	mov	r0, r4
 8008bba:	f000 fccd 	bl	8009558 <__lshift>
 8008bbe:	4606      	mov	r6, r0
 8008bc0:	9b07      	ldr	r3, [sp, #28]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d04c      	beq.n	8008c60 <_dtoa_r+0x9f8>
 8008bc6:	6871      	ldr	r1, [r6, #4]
 8008bc8:	4620      	mov	r0, r4
 8008bca:	f000 fb04 	bl	80091d6 <_Balloc>
 8008bce:	6932      	ldr	r2, [r6, #16]
 8008bd0:	3202      	adds	r2, #2
 8008bd2:	4605      	mov	r5, r0
 8008bd4:	0092      	lsls	r2, r2, #2
 8008bd6:	f106 010c 	add.w	r1, r6, #12
 8008bda:	300c      	adds	r0, #12
 8008bdc:	f000 faf0 	bl	80091c0 <memcpy>
 8008be0:	2201      	movs	r2, #1
 8008be2:	4629      	mov	r1, r5
 8008be4:	4620      	mov	r0, r4
 8008be6:	f000 fcb7 	bl	8009558 <__lshift>
 8008bea:	9b00      	ldr	r3, [sp, #0]
 8008bec:	f8cd b014 	str.w	fp, [sp, #20]
 8008bf0:	f003 0301 	and.w	r3, r3, #1
 8008bf4:	46b1      	mov	r9, r6
 8008bf6:	9307      	str	r3, [sp, #28]
 8008bf8:	4606      	mov	r6, r0
 8008bfa:	4639      	mov	r1, r7
 8008bfc:	9804      	ldr	r0, [sp, #16]
 8008bfe:	f7ff faa7 	bl	8008150 <quorem>
 8008c02:	4649      	mov	r1, r9
 8008c04:	4605      	mov	r5, r0
 8008c06:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008c0a:	9804      	ldr	r0, [sp, #16]
 8008c0c:	f000 fcf8 	bl	8009600 <__mcmp>
 8008c10:	4632      	mov	r2, r6
 8008c12:	9000      	str	r0, [sp, #0]
 8008c14:	4639      	mov	r1, r7
 8008c16:	4620      	mov	r0, r4
 8008c18:	f000 fd0c 	bl	8009634 <__mdiff>
 8008c1c:	68c3      	ldr	r3, [r0, #12]
 8008c1e:	4602      	mov	r2, r0
 8008c20:	bb03      	cbnz	r3, 8008c64 <_dtoa_r+0x9fc>
 8008c22:	4601      	mov	r1, r0
 8008c24:	9008      	str	r0, [sp, #32]
 8008c26:	9804      	ldr	r0, [sp, #16]
 8008c28:	f000 fcea 	bl	8009600 <__mcmp>
 8008c2c:	9a08      	ldr	r2, [sp, #32]
 8008c2e:	4603      	mov	r3, r0
 8008c30:	4611      	mov	r1, r2
 8008c32:	4620      	mov	r0, r4
 8008c34:	9308      	str	r3, [sp, #32]
 8008c36:	f000 fb02 	bl	800923e <_Bfree>
 8008c3a:	9b08      	ldr	r3, [sp, #32]
 8008c3c:	b9a3      	cbnz	r3, 8008c68 <_dtoa_r+0xa00>
 8008c3e:	9a06      	ldr	r2, [sp, #24]
 8008c40:	b992      	cbnz	r2, 8008c68 <_dtoa_r+0xa00>
 8008c42:	9a07      	ldr	r2, [sp, #28]
 8008c44:	b982      	cbnz	r2, 8008c68 <_dtoa_r+0xa00>
 8008c46:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008c4a:	d029      	beq.n	8008ca0 <_dtoa_r+0xa38>
 8008c4c:	9b00      	ldr	r3, [sp, #0]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	dd01      	ble.n	8008c56 <_dtoa_r+0x9ee>
 8008c52:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008c56:	9b05      	ldr	r3, [sp, #20]
 8008c58:	1c5d      	adds	r5, r3, #1
 8008c5a:	f883 8000 	strb.w	r8, [r3]
 8008c5e:	e782      	b.n	8008b66 <_dtoa_r+0x8fe>
 8008c60:	4630      	mov	r0, r6
 8008c62:	e7c2      	b.n	8008bea <_dtoa_r+0x982>
 8008c64:	2301      	movs	r3, #1
 8008c66:	e7e3      	b.n	8008c30 <_dtoa_r+0x9c8>
 8008c68:	9a00      	ldr	r2, [sp, #0]
 8008c6a:	2a00      	cmp	r2, #0
 8008c6c:	db04      	blt.n	8008c78 <_dtoa_r+0xa10>
 8008c6e:	d125      	bne.n	8008cbc <_dtoa_r+0xa54>
 8008c70:	9a06      	ldr	r2, [sp, #24]
 8008c72:	bb1a      	cbnz	r2, 8008cbc <_dtoa_r+0xa54>
 8008c74:	9a07      	ldr	r2, [sp, #28]
 8008c76:	bb0a      	cbnz	r2, 8008cbc <_dtoa_r+0xa54>
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	ddec      	ble.n	8008c56 <_dtoa_r+0x9ee>
 8008c7c:	2201      	movs	r2, #1
 8008c7e:	9904      	ldr	r1, [sp, #16]
 8008c80:	4620      	mov	r0, r4
 8008c82:	f000 fc69 	bl	8009558 <__lshift>
 8008c86:	4639      	mov	r1, r7
 8008c88:	9004      	str	r0, [sp, #16]
 8008c8a:	f000 fcb9 	bl	8009600 <__mcmp>
 8008c8e:	2800      	cmp	r0, #0
 8008c90:	dc03      	bgt.n	8008c9a <_dtoa_r+0xa32>
 8008c92:	d1e0      	bne.n	8008c56 <_dtoa_r+0x9ee>
 8008c94:	f018 0f01 	tst.w	r8, #1
 8008c98:	d0dd      	beq.n	8008c56 <_dtoa_r+0x9ee>
 8008c9a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008c9e:	d1d8      	bne.n	8008c52 <_dtoa_r+0x9ea>
 8008ca0:	9b05      	ldr	r3, [sp, #20]
 8008ca2:	9a05      	ldr	r2, [sp, #20]
 8008ca4:	1c5d      	adds	r5, r3, #1
 8008ca6:	2339      	movs	r3, #57	; 0x39
 8008ca8:	7013      	strb	r3, [r2, #0]
 8008caa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008cae:	2b39      	cmp	r3, #57	; 0x39
 8008cb0:	f105 32ff 	add.w	r2, r5, #4294967295
 8008cb4:	d04f      	beq.n	8008d56 <_dtoa_r+0xaee>
 8008cb6:	3301      	adds	r3, #1
 8008cb8:	7013      	strb	r3, [r2, #0]
 8008cba:	e754      	b.n	8008b66 <_dtoa_r+0x8fe>
 8008cbc:	9a05      	ldr	r2, [sp, #20]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	f102 0501 	add.w	r5, r2, #1
 8008cc4:	dd06      	ble.n	8008cd4 <_dtoa_r+0xa6c>
 8008cc6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008cca:	d0e9      	beq.n	8008ca0 <_dtoa_r+0xa38>
 8008ccc:	f108 0801 	add.w	r8, r8, #1
 8008cd0:	9b05      	ldr	r3, [sp, #20]
 8008cd2:	e7c2      	b.n	8008c5a <_dtoa_r+0x9f2>
 8008cd4:	9a02      	ldr	r2, [sp, #8]
 8008cd6:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008cda:	eba5 030b 	sub.w	r3, r5, fp
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d021      	beq.n	8008d26 <_dtoa_r+0xabe>
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	220a      	movs	r2, #10
 8008ce6:	9904      	ldr	r1, [sp, #16]
 8008ce8:	4620      	mov	r0, r4
 8008cea:	f000 fabf 	bl	800926c <__multadd>
 8008cee:	45b1      	cmp	r9, r6
 8008cf0:	9004      	str	r0, [sp, #16]
 8008cf2:	f04f 0300 	mov.w	r3, #0
 8008cf6:	f04f 020a 	mov.w	r2, #10
 8008cfa:	4649      	mov	r1, r9
 8008cfc:	4620      	mov	r0, r4
 8008cfe:	d105      	bne.n	8008d0c <_dtoa_r+0xaa4>
 8008d00:	f000 fab4 	bl	800926c <__multadd>
 8008d04:	4681      	mov	r9, r0
 8008d06:	4606      	mov	r6, r0
 8008d08:	9505      	str	r5, [sp, #20]
 8008d0a:	e776      	b.n	8008bfa <_dtoa_r+0x992>
 8008d0c:	f000 faae 	bl	800926c <__multadd>
 8008d10:	4631      	mov	r1, r6
 8008d12:	4681      	mov	r9, r0
 8008d14:	2300      	movs	r3, #0
 8008d16:	220a      	movs	r2, #10
 8008d18:	4620      	mov	r0, r4
 8008d1a:	f000 faa7 	bl	800926c <__multadd>
 8008d1e:	4606      	mov	r6, r0
 8008d20:	e7f2      	b.n	8008d08 <_dtoa_r+0xaa0>
 8008d22:	f04f 0900 	mov.w	r9, #0
 8008d26:	2201      	movs	r2, #1
 8008d28:	9904      	ldr	r1, [sp, #16]
 8008d2a:	4620      	mov	r0, r4
 8008d2c:	f000 fc14 	bl	8009558 <__lshift>
 8008d30:	4639      	mov	r1, r7
 8008d32:	9004      	str	r0, [sp, #16]
 8008d34:	f000 fc64 	bl	8009600 <__mcmp>
 8008d38:	2800      	cmp	r0, #0
 8008d3a:	dcb6      	bgt.n	8008caa <_dtoa_r+0xa42>
 8008d3c:	d102      	bne.n	8008d44 <_dtoa_r+0xadc>
 8008d3e:	f018 0f01 	tst.w	r8, #1
 8008d42:	d1b2      	bne.n	8008caa <_dtoa_r+0xa42>
 8008d44:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008d48:	2b30      	cmp	r3, #48	; 0x30
 8008d4a:	f105 32ff 	add.w	r2, r5, #4294967295
 8008d4e:	f47f af0a 	bne.w	8008b66 <_dtoa_r+0x8fe>
 8008d52:	4615      	mov	r5, r2
 8008d54:	e7f6      	b.n	8008d44 <_dtoa_r+0xadc>
 8008d56:	4593      	cmp	fp, r2
 8008d58:	d105      	bne.n	8008d66 <_dtoa_r+0xafe>
 8008d5a:	2331      	movs	r3, #49	; 0x31
 8008d5c:	f10a 0a01 	add.w	sl, sl, #1
 8008d60:	f88b 3000 	strb.w	r3, [fp]
 8008d64:	e6ff      	b.n	8008b66 <_dtoa_r+0x8fe>
 8008d66:	4615      	mov	r5, r2
 8008d68:	e79f      	b.n	8008caa <_dtoa_r+0xa42>
 8008d6a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008dd0 <_dtoa_r+0xb68>
 8008d6e:	e007      	b.n	8008d80 <_dtoa_r+0xb18>
 8008d70:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d72:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008dd4 <_dtoa_r+0xb6c>
 8008d76:	b11b      	cbz	r3, 8008d80 <_dtoa_r+0xb18>
 8008d78:	f10b 0308 	add.w	r3, fp, #8
 8008d7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008d7e:	6013      	str	r3, [r2, #0]
 8008d80:	4658      	mov	r0, fp
 8008d82:	b017      	add	sp, #92	; 0x5c
 8008d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d88:	9b06      	ldr	r3, [sp, #24]
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	f77f ae35 	ble.w	80089fa <_dtoa_r+0x792>
 8008d90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d92:	9307      	str	r3, [sp, #28]
 8008d94:	e649      	b.n	8008a2a <_dtoa_r+0x7c2>
 8008d96:	9b02      	ldr	r3, [sp, #8]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	dc03      	bgt.n	8008da4 <_dtoa_r+0xb3c>
 8008d9c:	9b06      	ldr	r3, [sp, #24]
 8008d9e:	2b02      	cmp	r3, #2
 8008da0:	f73f aecc 	bgt.w	8008b3c <_dtoa_r+0x8d4>
 8008da4:	465d      	mov	r5, fp
 8008da6:	4639      	mov	r1, r7
 8008da8:	9804      	ldr	r0, [sp, #16]
 8008daa:	f7ff f9d1 	bl	8008150 <quorem>
 8008dae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008db2:	f805 8b01 	strb.w	r8, [r5], #1
 8008db6:	9a02      	ldr	r2, [sp, #8]
 8008db8:	eba5 030b 	sub.w	r3, r5, fp
 8008dbc:	429a      	cmp	r2, r3
 8008dbe:	ddb0      	ble.n	8008d22 <_dtoa_r+0xaba>
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	220a      	movs	r2, #10
 8008dc4:	9904      	ldr	r1, [sp, #16]
 8008dc6:	4620      	mov	r0, r4
 8008dc8:	f000 fa50 	bl	800926c <__multadd>
 8008dcc:	9004      	str	r0, [sp, #16]
 8008dce:	e7ea      	b.n	8008da6 <_dtoa_r+0xb3e>
 8008dd0:	0800a98c 	.word	0x0800a98c
 8008dd4:	0800a9b0 	.word	0x0800a9b0

08008dd8 <__sflush_r>:
 8008dd8:	898a      	ldrh	r2, [r1, #12]
 8008dda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dde:	4605      	mov	r5, r0
 8008de0:	0710      	lsls	r0, r2, #28
 8008de2:	460c      	mov	r4, r1
 8008de4:	d458      	bmi.n	8008e98 <__sflush_r+0xc0>
 8008de6:	684b      	ldr	r3, [r1, #4]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	dc05      	bgt.n	8008df8 <__sflush_r+0x20>
 8008dec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	dc02      	bgt.n	8008df8 <__sflush_r+0x20>
 8008df2:	2000      	movs	r0, #0
 8008df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008df8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008dfa:	2e00      	cmp	r6, #0
 8008dfc:	d0f9      	beq.n	8008df2 <__sflush_r+0x1a>
 8008dfe:	2300      	movs	r3, #0
 8008e00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008e04:	682f      	ldr	r7, [r5, #0]
 8008e06:	6a21      	ldr	r1, [r4, #32]
 8008e08:	602b      	str	r3, [r5, #0]
 8008e0a:	d032      	beq.n	8008e72 <__sflush_r+0x9a>
 8008e0c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008e0e:	89a3      	ldrh	r3, [r4, #12]
 8008e10:	075a      	lsls	r2, r3, #29
 8008e12:	d505      	bpl.n	8008e20 <__sflush_r+0x48>
 8008e14:	6863      	ldr	r3, [r4, #4]
 8008e16:	1ac0      	subs	r0, r0, r3
 8008e18:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008e1a:	b10b      	cbz	r3, 8008e20 <__sflush_r+0x48>
 8008e1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008e1e:	1ac0      	subs	r0, r0, r3
 8008e20:	2300      	movs	r3, #0
 8008e22:	4602      	mov	r2, r0
 8008e24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e26:	6a21      	ldr	r1, [r4, #32]
 8008e28:	4628      	mov	r0, r5
 8008e2a:	47b0      	blx	r6
 8008e2c:	1c43      	adds	r3, r0, #1
 8008e2e:	89a3      	ldrh	r3, [r4, #12]
 8008e30:	d106      	bne.n	8008e40 <__sflush_r+0x68>
 8008e32:	6829      	ldr	r1, [r5, #0]
 8008e34:	291d      	cmp	r1, #29
 8008e36:	d848      	bhi.n	8008eca <__sflush_r+0xf2>
 8008e38:	4a29      	ldr	r2, [pc, #164]	; (8008ee0 <__sflush_r+0x108>)
 8008e3a:	40ca      	lsrs	r2, r1
 8008e3c:	07d6      	lsls	r6, r2, #31
 8008e3e:	d544      	bpl.n	8008eca <__sflush_r+0xf2>
 8008e40:	2200      	movs	r2, #0
 8008e42:	6062      	str	r2, [r4, #4]
 8008e44:	04d9      	lsls	r1, r3, #19
 8008e46:	6922      	ldr	r2, [r4, #16]
 8008e48:	6022      	str	r2, [r4, #0]
 8008e4a:	d504      	bpl.n	8008e56 <__sflush_r+0x7e>
 8008e4c:	1c42      	adds	r2, r0, #1
 8008e4e:	d101      	bne.n	8008e54 <__sflush_r+0x7c>
 8008e50:	682b      	ldr	r3, [r5, #0]
 8008e52:	b903      	cbnz	r3, 8008e56 <__sflush_r+0x7e>
 8008e54:	6560      	str	r0, [r4, #84]	; 0x54
 8008e56:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e58:	602f      	str	r7, [r5, #0]
 8008e5a:	2900      	cmp	r1, #0
 8008e5c:	d0c9      	beq.n	8008df2 <__sflush_r+0x1a>
 8008e5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e62:	4299      	cmp	r1, r3
 8008e64:	d002      	beq.n	8008e6c <__sflush_r+0x94>
 8008e66:	4628      	mov	r0, r5
 8008e68:	f000 fc9e 	bl	80097a8 <_free_r>
 8008e6c:	2000      	movs	r0, #0
 8008e6e:	6360      	str	r0, [r4, #52]	; 0x34
 8008e70:	e7c0      	b.n	8008df4 <__sflush_r+0x1c>
 8008e72:	2301      	movs	r3, #1
 8008e74:	4628      	mov	r0, r5
 8008e76:	47b0      	blx	r6
 8008e78:	1c41      	adds	r1, r0, #1
 8008e7a:	d1c8      	bne.n	8008e0e <__sflush_r+0x36>
 8008e7c:	682b      	ldr	r3, [r5, #0]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d0c5      	beq.n	8008e0e <__sflush_r+0x36>
 8008e82:	2b1d      	cmp	r3, #29
 8008e84:	d001      	beq.n	8008e8a <__sflush_r+0xb2>
 8008e86:	2b16      	cmp	r3, #22
 8008e88:	d101      	bne.n	8008e8e <__sflush_r+0xb6>
 8008e8a:	602f      	str	r7, [r5, #0]
 8008e8c:	e7b1      	b.n	8008df2 <__sflush_r+0x1a>
 8008e8e:	89a3      	ldrh	r3, [r4, #12]
 8008e90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e94:	81a3      	strh	r3, [r4, #12]
 8008e96:	e7ad      	b.n	8008df4 <__sflush_r+0x1c>
 8008e98:	690f      	ldr	r7, [r1, #16]
 8008e9a:	2f00      	cmp	r7, #0
 8008e9c:	d0a9      	beq.n	8008df2 <__sflush_r+0x1a>
 8008e9e:	0793      	lsls	r3, r2, #30
 8008ea0:	680e      	ldr	r6, [r1, #0]
 8008ea2:	bf08      	it	eq
 8008ea4:	694b      	ldreq	r3, [r1, #20]
 8008ea6:	600f      	str	r7, [r1, #0]
 8008ea8:	bf18      	it	ne
 8008eaa:	2300      	movne	r3, #0
 8008eac:	eba6 0807 	sub.w	r8, r6, r7
 8008eb0:	608b      	str	r3, [r1, #8]
 8008eb2:	f1b8 0f00 	cmp.w	r8, #0
 8008eb6:	dd9c      	ble.n	8008df2 <__sflush_r+0x1a>
 8008eb8:	4643      	mov	r3, r8
 8008eba:	463a      	mov	r2, r7
 8008ebc:	6a21      	ldr	r1, [r4, #32]
 8008ebe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008ec0:	4628      	mov	r0, r5
 8008ec2:	47b0      	blx	r6
 8008ec4:	2800      	cmp	r0, #0
 8008ec6:	dc06      	bgt.n	8008ed6 <__sflush_r+0xfe>
 8008ec8:	89a3      	ldrh	r3, [r4, #12]
 8008eca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ece:	81a3      	strh	r3, [r4, #12]
 8008ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ed4:	e78e      	b.n	8008df4 <__sflush_r+0x1c>
 8008ed6:	4407      	add	r7, r0
 8008ed8:	eba8 0800 	sub.w	r8, r8, r0
 8008edc:	e7e9      	b.n	8008eb2 <__sflush_r+0xda>
 8008ede:	bf00      	nop
 8008ee0:	20400001 	.word	0x20400001

08008ee4 <_fflush_r>:
 8008ee4:	b538      	push	{r3, r4, r5, lr}
 8008ee6:	690b      	ldr	r3, [r1, #16]
 8008ee8:	4605      	mov	r5, r0
 8008eea:	460c      	mov	r4, r1
 8008eec:	b1db      	cbz	r3, 8008f26 <_fflush_r+0x42>
 8008eee:	b118      	cbz	r0, 8008ef8 <_fflush_r+0x14>
 8008ef0:	6983      	ldr	r3, [r0, #24]
 8008ef2:	b90b      	cbnz	r3, 8008ef8 <_fflush_r+0x14>
 8008ef4:	f000 f860 	bl	8008fb8 <__sinit>
 8008ef8:	4b0c      	ldr	r3, [pc, #48]	; (8008f2c <_fflush_r+0x48>)
 8008efa:	429c      	cmp	r4, r3
 8008efc:	d109      	bne.n	8008f12 <_fflush_r+0x2e>
 8008efe:	686c      	ldr	r4, [r5, #4]
 8008f00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f04:	b17b      	cbz	r3, 8008f26 <_fflush_r+0x42>
 8008f06:	4621      	mov	r1, r4
 8008f08:	4628      	mov	r0, r5
 8008f0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f0e:	f7ff bf63 	b.w	8008dd8 <__sflush_r>
 8008f12:	4b07      	ldr	r3, [pc, #28]	; (8008f30 <_fflush_r+0x4c>)
 8008f14:	429c      	cmp	r4, r3
 8008f16:	d101      	bne.n	8008f1c <_fflush_r+0x38>
 8008f18:	68ac      	ldr	r4, [r5, #8]
 8008f1a:	e7f1      	b.n	8008f00 <_fflush_r+0x1c>
 8008f1c:	4b05      	ldr	r3, [pc, #20]	; (8008f34 <_fflush_r+0x50>)
 8008f1e:	429c      	cmp	r4, r3
 8008f20:	bf08      	it	eq
 8008f22:	68ec      	ldreq	r4, [r5, #12]
 8008f24:	e7ec      	b.n	8008f00 <_fflush_r+0x1c>
 8008f26:	2000      	movs	r0, #0
 8008f28:	bd38      	pop	{r3, r4, r5, pc}
 8008f2a:	bf00      	nop
 8008f2c:	0800a9e0 	.word	0x0800a9e0
 8008f30:	0800aa00 	.word	0x0800aa00
 8008f34:	0800a9c0 	.word	0x0800a9c0

08008f38 <std>:
 8008f38:	2300      	movs	r3, #0
 8008f3a:	b510      	push	{r4, lr}
 8008f3c:	4604      	mov	r4, r0
 8008f3e:	e9c0 3300 	strd	r3, r3, [r0]
 8008f42:	6083      	str	r3, [r0, #8]
 8008f44:	8181      	strh	r1, [r0, #12]
 8008f46:	6643      	str	r3, [r0, #100]	; 0x64
 8008f48:	81c2      	strh	r2, [r0, #14]
 8008f4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f4e:	6183      	str	r3, [r0, #24]
 8008f50:	4619      	mov	r1, r3
 8008f52:	2208      	movs	r2, #8
 8008f54:	305c      	adds	r0, #92	; 0x5c
 8008f56:	f7fe fb5b 	bl	8007610 <memset>
 8008f5a:	4b05      	ldr	r3, [pc, #20]	; (8008f70 <std+0x38>)
 8008f5c:	6263      	str	r3, [r4, #36]	; 0x24
 8008f5e:	4b05      	ldr	r3, [pc, #20]	; (8008f74 <std+0x3c>)
 8008f60:	62a3      	str	r3, [r4, #40]	; 0x28
 8008f62:	4b05      	ldr	r3, [pc, #20]	; (8008f78 <std+0x40>)
 8008f64:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008f66:	4b05      	ldr	r3, [pc, #20]	; (8008f7c <std+0x44>)
 8008f68:	6224      	str	r4, [r4, #32]
 8008f6a:	6323      	str	r3, [r4, #48]	; 0x30
 8008f6c:	bd10      	pop	{r4, pc}
 8008f6e:	bf00      	nop
 8008f70:	08009b99 	.word	0x08009b99
 8008f74:	08009bbb 	.word	0x08009bbb
 8008f78:	08009bf3 	.word	0x08009bf3
 8008f7c:	08009c17 	.word	0x08009c17

08008f80 <_cleanup_r>:
 8008f80:	4901      	ldr	r1, [pc, #4]	; (8008f88 <_cleanup_r+0x8>)
 8008f82:	f000 b885 	b.w	8009090 <_fwalk_reent>
 8008f86:	bf00      	nop
 8008f88:	08008ee5 	.word	0x08008ee5

08008f8c <__sfmoreglue>:
 8008f8c:	b570      	push	{r4, r5, r6, lr}
 8008f8e:	1e4a      	subs	r2, r1, #1
 8008f90:	2568      	movs	r5, #104	; 0x68
 8008f92:	4355      	muls	r5, r2
 8008f94:	460e      	mov	r6, r1
 8008f96:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008f9a:	f000 fc53 	bl	8009844 <_malloc_r>
 8008f9e:	4604      	mov	r4, r0
 8008fa0:	b140      	cbz	r0, 8008fb4 <__sfmoreglue+0x28>
 8008fa2:	2100      	movs	r1, #0
 8008fa4:	e9c0 1600 	strd	r1, r6, [r0]
 8008fa8:	300c      	adds	r0, #12
 8008faa:	60a0      	str	r0, [r4, #8]
 8008fac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008fb0:	f7fe fb2e 	bl	8007610 <memset>
 8008fb4:	4620      	mov	r0, r4
 8008fb6:	bd70      	pop	{r4, r5, r6, pc}

08008fb8 <__sinit>:
 8008fb8:	6983      	ldr	r3, [r0, #24]
 8008fba:	b510      	push	{r4, lr}
 8008fbc:	4604      	mov	r4, r0
 8008fbe:	bb33      	cbnz	r3, 800900e <__sinit+0x56>
 8008fc0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8008fc4:	6503      	str	r3, [r0, #80]	; 0x50
 8008fc6:	4b12      	ldr	r3, [pc, #72]	; (8009010 <__sinit+0x58>)
 8008fc8:	4a12      	ldr	r2, [pc, #72]	; (8009014 <__sinit+0x5c>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	6282      	str	r2, [r0, #40]	; 0x28
 8008fce:	4298      	cmp	r0, r3
 8008fd0:	bf04      	itt	eq
 8008fd2:	2301      	moveq	r3, #1
 8008fd4:	6183      	streq	r3, [r0, #24]
 8008fd6:	f000 f81f 	bl	8009018 <__sfp>
 8008fda:	6060      	str	r0, [r4, #4]
 8008fdc:	4620      	mov	r0, r4
 8008fde:	f000 f81b 	bl	8009018 <__sfp>
 8008fe2:	60a0      	str	r0, [r4, #8]
 8008fe4:	4620      	mov	r0, r4
 8008fe6:	f000 f817 	bl	8009018 <__sfp>
 8008fea:	2200      	movs	r2, #0
 8008fec:	60e0      	str	r0, [r4, #12]
 8008fee:	2104      	movs	r1, #4
 8008ff0:	6860      	ldr	r0, [r4, #4]
 8008ff2:	f7ff ffa1 	bl	8008f38 <std>
 8008ff6:	2201      	movs	r2, #1
 8008ff8:	2109      	movs	r1, #9
 8008ffa:	68a0      	ldr	r0, [r4, #8]
 8008ffc:	f7ff ff9c 	bl	8008f38 <std>
 8009000:	2202      	movs	r2, #2
 8009002:	2112      	movs	r1, #18
 8009004:	68e0      	ldr	r0, [r4, #12]
 8009006:	f7ff ff97 	bl	8008f38 <std>
 800900a:	2301      	movs	r3, #1
 800900c:	61a3      	str	r3, [r4, #24]
 800900e:	bd10      	pop	{r4, pc}
 8009010:	0800a978 	.word	0x0800a978
 8009014:	08008f81 	.word	0x08008f81

08009018 <__sfp>:
 8009018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800901a:	4b1b      	ldr	r3, [pc, #108]	; (8009088 <__sfp+0x70>)
 800901c:	681e      	ldr	r6, [r3, #0]
 800901e:	69b3      	ldr	r3, [r6, #24]
 8009020:	4607      	mov	r7, r0
 8009022:	b913      	cbnz	r3, 800902a <__sfp+0x12>
 8009024:	4630      	mov	r0, r6
 8009026:	f7ff ffc7 	bl	8008fb8 <__sinit>
 800902a:	3648      	adds	r6, #72	; 0x48
 800902c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009030:	3b01      	subs	r3, #1
 8009032:	d503      	bpl.n	800903c <__sfp+0x24>
 8009034:	6833      	ldr	r3, [r6, #0]
 8009036:	b133      	cbz	r3, 8009046 <__sfp+0x2e>
 8009038:	6836      	ldr	r6, [r6, #0]
 800903a:	e7f7      	b.n	800902c <__sfp+0x14>
 800903c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009040:	b16d      	cbz	r5, 800905e <__sfp+0x46>
 8009042:	3468      	adds	r4, #104	; 0x68
 8009044:	e7f4      	b.n	8009030 <__sfp+0x18>
 8009046:	2104      	movs	r1, #4
 8009048:	4638      	mov	r0, r7
 800904a:	f7ff ff9f 	bl	8008f8c <__sfmoreglue>
 800904e:	6030      	str	r0, [r6, #0]
 8009050:	2800      	cmp	r0, #0
 8009052:	d1f1      	bne.n	8009038 <__sfp+0x20>
 8009054:	230c      	movs	r3, #12
 8009056:	603b      	str	r3, [r7, #0]
 8009058:	4604      	mov	r4, r0
 800905a:	4620      	mov	r0, r4
 800905c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800905e:	4b0b      	ldr	r3, [pc, #44]	; (800908c <__sfp+0x74>)
 8009060:	6665      	str	r5, [r4, #100]	; 0x64
 8009062:	e9c4 5500 	strd	r5, r5, [r4]
 8009066:	60a5      	str	r5, [r4, #8]
 8009068:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800906c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009070:	2208      	movs	r2, #8
 8009072:	4629      	mov	r1, r5
 8009074:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009078:	f7fe faca 	bl	8007610 <memset>
 800907c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009080:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009084:	e7e9      	b.n	800905a <__sfp+0x42>
 8009086:	bf00      	nop
 8009088:	0800a978 	.word	0x0800a978
 800908c:	ffff0001 	.word	0xffff0001

08009090 <_fwalk_reent>:
 8009090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009094:	4680      	mov	r8, r0
 8009096:	4689      	mov	r9, r1
 8009098:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800909c:	2600      	movs	r6, #0
 800909e:	b914      	cbnz	r4, 80090a6 <_fwalk_reent+0x16>
 80090a0:	4630      	mov	r0, r6
 80090a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090a6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80090aa:	3f01      	subs	r7, #1
 80090ac:	d501      	bpl.n	80090b2 <_fwalk_reent+0x22>
 80090ae:	6824      	ldr	r4, [r4, #0]
 80090b0:	e7f5      	b.n	800909e <_fwalk_reent+0xe>
 80090b2:	89ab      	ldrh	r3, [r5, #12]
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	d907      	bls.n	80090c8 <_fwalk_reent+0x38>
 80090b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80090bc:	3301      	adds	r3, #1
 80090be:	d003      	beq.n	80090c8 <_fwalk_reent+0x38>
 80090c0:	4629      	mov	r1, r5
 80090c2:	4640      	mov	r0, r8
 80090c4:	47c8      	blx	r9
 80090c6:	4306      	orrs	r6, r0
 80090c8:	3568      	adds	r5, #104	; 0x68
 80090ca:	e7ee      	b.n	80090aa <_fwalk_reent+0x1a>

080090cc <_localeconv_r>:
 80090cc:	4b04      	ldr	r3, [pc, #16]	; (80090e0 <_localeconv_r+0x14>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	6a18      	ldr	r0, [r3, #32]
 80090d2:	4b04      	ldr	r3, [pc, #16]	; (80090e4 <_localeconv_r+0x18>)
 80090d4:	2800      	cmp	r0, #0
 80090d6:	bf08      	it	eq
 80090d8:	4618      	moveq	r0, r3
 80090da:	30f0      	adds	r0, #240	; 0xf0
 80090dc:	4770      	bx	lr
 80090de:	bf00      	nop
 80090e0:	20000074 	.word	0x20000074
 80090e4:	200000d8 	.word	0x200000d8

080090e8 <__swhatbuf_r>:
 80090e8:	b570      	push	{r4, r5, r6, lr}
 80090ea:	460e      	mov	r6, r1
 80090ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090f0:	2900      	cmp	r1, #0
 80090f2:	b096      	sub	sp, #88	; 0x58
 80090f4:	4614      	mov	r4, r2
 80090f6:	461d      	mov	r5, r3
 80090f8:	da07      	bge.n	800910a <__swhatbuf_r+0x22>
 80090fa:	2300      	movs	r3, #0
 80090fc:	602b      	str	r3, [r5, #0]
 80090fe:	89b3      	ldrh	r3, [r6, #12]
 8009100:	061a      	lsls	r2, r3, #24
 8009102:	d410      	bmi.n	8009126 <__swhatbuf_r+0x3e>
 8009104:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009108:	e00e      	b.n	8009128 <__swhatbuf_r+0x40>
 800910a:	466a      	mov	r2, sp
 800910c:	f000 fdaa 	bl	8009c64 <_fstat_r>
 8009110:	2800      	cmp	r0, #0
 8009112:	dbf2      	blt.n	80090fa <__swhatbuf_r+0x12>
 8009114:	9a01      	ldr	r2, [sp, #4]
 8009116:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800911a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800911e:	425a      	negs	r2, r3
 8009120:	415a      	adcs	r2, r3
 8009122:	602a      	str	r2, [r5, #0]
 8009124:	e7ee      	b.n	8009104 <__swhatbuf_r+0x1c>
 8009126:	2340      	movs	r3, #64	; 0x40
 8009128:	2000      	movs	r0, #0
 800912a:	6023      	str	r3, [r4, #0]
 800912c:	b016      	add	sp, #88	; 0x58
 800912e:	bd70      	pop	{r4, r5, r6, pc}

08009130 <__smakebuf_r>:
 8009130:	898b      	ldrh	r3, [r1, #12]
 8009132:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009134:	079d      	lsls	r5, r3, #30
 8009136:	4606      	mov	r6, r0
 8009138:	460c      	mov	r4, r1
 800913a:	d507      	bpl.n	800914c <__smakebuf_r+0x1c>
 800913c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009140:	6023      	str	r3, [r4, #0]
 8009142:	6123      	str	r3, [r4, #16]
 8009144:	2301      	movs	r3, #1
 8009146:	6163      	str	r3, [r4, #20]
 8009148:	b002      	add	sp, #8
 800914a:	bd70      	pop	{r4, r5, r6, pc}
 800914c:	ab01      	add	r3, sp, #4
 800914e:	466a      	mov	r2, sp
 8009150:	f7ff ffca 	bl	80090e8 <__swhatbuf_r>
 8009154:	9900      	ldr	r1, [sp, #0]
 8009156:	4605      	mov	r5, r0
 8009158:	4630      	mov	r0, r6
 800915a:	f000 fb73 	bl	8009844 <_malloc_r>
 800915e:	b948      	cbnz	r0, 8009174 <__smakebuf_r+0x44>
 8009160:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009164:	059a      	lsls	r2, r3, #22
 8009166:	d4ef      	bmi.n	8009148 <__smakebuf_r+0x18>
 8009168:	f023 0303 	bic.w	r3, r3, #3
 800916c:	f043 0302 	orr.w	r3, r3, #2
 8009170:	81a3      	strh	r3, [r4, #12]
 8009172:	e7e3      	b.n	800913c <__smakebuf_r+0xc>
 8009174:	4b0d      	ldr	r3, [pc, #52]	; (80091ac <__smakebuf_r+0x7c>)
 8009176:	62b3      	str	r3, [r6, #40]	; 0x28
 8009178:	89a3      	ldrh	r3, [r4, #12]
 800917a:	6020      	str	r0, [r4, #0]
 800917c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009180:	81a3      	strh	r3, [r4, #12]
 8009182:	9b00      	ldr	r3, [sp, #0]
 8009184:	6163      	str	r3, [r4, #20]
 8009186:	9b01      	ldr	r3, [sp, #4]
 8009188:	6120      	str	r0, [r4, #16]
 800918a:	b15b      	cbz	r3, 80091a4 <__smakebuf_r+0x74>
 800918c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009190:	4630      	mov	r0, r6
 8009192:	f000 fd79 	bl	8009c88 <_isatty_r>
 8009196:	b128      	cbz	r0, 80091a4 <__smakebuf_r+0x74>
 8009198:	89a3      	ldrh	r3, [r4, #12]
 800919a:	f023 0303 	bic.w	r3, r3, #3
 800919e:	f043 0301 	orr.w	r3, r3, #1
 80091a2:	81a3      	strh	r3, [r4, #12]
 80091a4:	89a3      	ldrh	r3, [r4, #12]
 80091a6:	431d      	orrs	r5, r3
 80091a8:	81a5      	strh	r5, [r4, #12]
 80091aa:	e7cd      	b.n	8009148 <__smakebuf_r+0x18>
 80091ac:	08008f81 	.word	0x08008f81

080091b0 <malloc>:
 80091b0:	4b02      	ldr	r3, [pc, #8]	; (80091bc <malloc+0xc>)
 80091b2:	4601      	mov	r1, r0
 80091b4:	6818      	ldr	r0, [r3, #0]
 80091b6:	f000 bb45 	b.w	8009844 <_malloc_r>
 80091ba:	bf00      	nop
 80091bc:	20000074 	.word	0x20000074

080091c0 <memcpy>:
 80091c0:	b510      	push	{r4, lr}
 80091c2:	1e43      	subs	r3, r0, #1
 80091c4:	440a      	add	r2, r1
 80091c6:	4291      	cmp	r1, r2
 80091c8:	d100      	bne.n	80091cc <memcpy+0xc>
 80091ca:	bd10      	pop	{r4, pc}
 80091cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091d4:	e7f7      	b.n	80091c6 <memcpy+0x6>

080091d6 <_Balloc>:
 80091d6:	b570      	push	{r4, r5, r6, lr}
 80091d8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80091da:	4604      	mov	r4, r0
 80091dc:	460e      	mov	r6, r1
 80091de:	b93d      	cbnz	r5, 80091f0 <_Balloc+0x1a>
 80091e0:	2010      	movs	r0, #16
 80091e2:	f7ff ffe5 	bl	80091b0 <malloc>
 80091e6:	6260      	str	r0, [r4, #36]	; 0x24
 80091e8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80091ec:	6005      	str	r5, [r0, #0]
 80091ee:	60c5      	str	r5, [r0, #12]
 80091f0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80091f2:	68eb      	ldr	r3, [r5, #12]
 80091f4:	b183      	cbz	r3, 8009218 <_Balloc+0x42>
 80091f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091f8:	68db      	ldr	r3, [r3, #12]
 80091fa:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80091fe:	b9b8      	cbnz	r0, 8009230 <_Balloc+0x5a>
 8009200:	2101      	movs	r1, #1
 8009202:	fa01 f506 	lsl.w	r5, r1, r6
 8009206:	1d6a      	adds	r2, r5, #5
 8009208:	0092      	lsls	r2, r2, #2
 800920a:	4620      	mov	r0, r4
 800920c:	f000 fabe 	bl	800978c <_calloc_r>
 8009210:	b160      	cbz	r0, 800922c <_Balloc+0x56>
 8009212:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8009216:	e00e      	b.n	8009236 <_Balloc+0x60>
 8009218:	2221      	movs	r2, #33	; 0x21
 800921a:	2104      	movs	r1, #4
 800921c:	4620      	mov	r0, r4
 800921e:	f000 fab5 	bl	800978c <_calloc_r>
 8009222:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009224:	60e8      	str	r0, [r5, #12]
 8009226:	68db      	ldr	r3, [r3, #12]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d1e4      	bne.n	80091f6 <_Balloc+0x20>
 800922c:	2000      	movs	r0, #0
 800922e:	bd70      	pop	{r4, r5, r6, pc}
 8009230:	6802      	ldr	r2, [r0, #0]
 8009232:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009236:	2300      	movs	r3, #0
 8009238:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800923c:	e7f7      	b.n	800922e <_Balloc+0x58>

0800923e <_Bfree>:
 800923e:	b570      	push	{r4, r5, r6, lr}
 8009240:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009242:	4606      	mov	r6, r0
 8009244:	460d      	mov	r5, r1
 8009246:	b93c      	cbnz	r4, 8009258 <_Bfree+0x1a>
 8009248:	2010      	movs	r0, #16
 800924a:	f7ff ffb1 	bl	80091b0 <malloc>
 800924e:	6270      	str	r0, [r6, #36]	; 0x24
 8009250:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009254:	6004      	str	r4, [r0, #0]
 8009256:	60c4      	str	r4, [r0, #12]
 8009258:	b13d      	cbz	r5, 800926a <_Bfree+0x2c>
 800925a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800925c:	686a      	ldr	r2, [r5, #4]
 800925e:	68db      	ldr	r3, [r3, #12]
 8009260:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009264:	6029      	str	r1, [r5, #0]
 8009266:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800926a:	bd70      	pop	{r4, r5, r6, pc}

0800926c <__multadd>:
 800926c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009270:	690d      	ldr	r5, [r1, #16]
 8009272:	461f      	mov	r7, r3
 8009274:	4606      	mov	r6, r0
 8009276:	460c      	mov	r4, r1
 8009278:	f101 0c14 	add.w	ip, r1, #20
 800927c:	2300      	movs	r3, #0
 800927e:	f8dc 0000 	ldr.w	r0, [ip]
 8009282:	b281      	uxth	r1, r0
 8009284:	fb02 7101 	mla	r1, r2, r1, r7
 8009288:	0c0f      	lsrs	r7, r1, #16
 800928a:	0c00      	lsrs	r0, r0, #16
 800928c:	fb02 7000 	mla	r0, r2, r0, r7
 8009290:	b289      	uxth	r1, r1
 8009292:	3301      	adds	r3, #1
 8009294:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009298:	429d      	cmp	r5, r3
 800929a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800929e:	f84c 1b04 	str.w	r1, [ip], #4
 80092a2:	dcec      	bgt.n	800927e <__multadd+0x12>
 80092a4:	b1d7      	cbz	r7, 80092dc <__multadd+0x70>
 80092a6:	68a3      	ldr	r3, [r4, #8]
 80092a8:	42ab      	cmp	r3, r5
 80092aa:	dc12      	bgt.n	80092d2 <__multadd+0x66>
 80092ac:	6861      	ldr	r1, [r4, #4]
 80092ae:	4630      	mov	r0, r6
 80092b0:	3101      	adds	r1, #1
 80092b2:	f7ff ff90 	bl	80091d6 <_Balloc>
 80092b6:	6922      	ldr	r2, [r4, #16]
 80092b8:	3202      	adds	r2, #2
 80092ba:	f104 010c 	add.w	r1, r4, #12
 80092be:	4680      	mov	r8, r0
 80092c0:	0092      	lsls	r2, r2, #2
 80092c2:	300c      	adds	r0, #12
 80092c4:	f7ff ff7c 	bl	80091c0 <memcpy>
 80092c8:	4621      	mov	r1, r4
 80092ca:	4630      	mov	r0, r6
 80092cc:	f7ff ffb7 	bl	800923e <_Bfree>
 80092d0:	4644      	mov	r4, r8
 80092d2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80092d6:	3501      	adds	r5, #1
 80092d8:	615f      	str	r7, [r3, #20]
 80092da:	6125      	str	r5, [r4, #16]
 80092dc:	4620      	mov	r0, r4
 80092de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080092e2 <__hi0bits>:
 80092e2:	0c02      	lsrs	r2, r0, #16
 80092e4:	0412      	lsls	r2, r2, #16
 80092e6:	4603      	mov	r3, r0
 80092e8:	b9b2      	cbnz	r2, 8009318 <__hi0bits+0x36>
 80092ea:	0403      	lsls	r3, r0, #16
 80092ec:	2010      	movs	r0, #16
 80092ee:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80092f2:	bf04      	itt	eq
 80092f4:	021b      	lsleq	r3, r3, #8
 80092f6:	3008      	addeq	r0, #8
 80092f8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80092fc:	bf04      	itt	eq
 80092fe:	011b      	lsleq	r3, r3, #4
 8009300:	3004      	addeq	r0, #4
 8009302:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009306:	bf04      	itt	eq
 8009308:	009b      	lsleq	r3, r3, #2
 800930a:	3002      	addeq	r0, #2
 800930c:	2b00      	cmp	r3, #0
 800930e:	db06      	blt.n	800931e <__hi0bits+0x3c>
 8009310:	005b      	lsls	r3, r3, #1
 8009312:	d503      	bpl.n	800931c <__hi0bits+0x3a>
 8009314:	3001      	adds	r0, #1
 8009316:	4770      	bx	lr
 8009318:	2000      	movs	r0, #0
 800931a:	e7e8      	b.n	80092ee <__hi0bits+0xc>
 800931c:	2020      	movs	r0, #32
 800931e:	4770      	bx	lr

08009320 <__lo0bits>:
 8009320:	6803      	ldr	r3, [r0, #0]
 8009322:	f013 0207 	ands.w	r2, r3, #7
 8009326:	4601      	mov	r1, r0
 8009328:	d00b      	beq.n	8009342 <__lo0bits+0x22>
 800932a:	07da      	lsls	r2, r3, #31
 800932c:	d423      	bmi.n	8009376 <__lo0bits+0x56>
 800932e:	0798      	lsls	r0, r3, #30
 8009330:	bf49      	itett	mi
 8009332:	085b      	lsrmi	r3, r3, #1
 8009334:	089b      	lsrpl	r3, r3, #2
 8009336:	2001      	movmi	r0, #1
 8009338:	600b      	strmi	r3, [r1, #0]
 800933a:	bf5c      	itt	pl
 800933c:	600b      	strpl	r3, [r1, #0]
 800933e:	2002      	movpl	r0, #2
 8009340:	4770      	bx	lr
 8009342:	b298      	uxth	r0, r3
 8009344:	b9a8      	cbnz	r0, 8009372 <__lo0bits+0x52>
 8009346:	0c1b      	lsrs	r3, r3, #16
 8009348:	2010      	movs	r0, #16
 800934a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800934e:	bf04      	itt	eq
 8009350:	0a1b      	lsreq	r3, r3, #8
 8009352:	3008      	addeq	r0, #8
 8009354:	071a      	lsls	r2, r3, #28
 8009356:	bf04      	itt	eq
 8009358:	091b      	lsreq	r3, r3, #4
 800935a:	3004      	addeq	r0, #4
 800935c:	079a      	lsls	r2, r3, #30
 800935e:	bf04      	itt	eq
 8009360:	089b      	lsreq	r3, r3, #2
 8009362:	3002      	addeq	r0, #2
 8009364:	07da      	lsls	r2, r3, #31
 8009366:	d402      	bmi.n	800936e <__lo0bits+0x4e>
 8009368:	085b      	lsrs	r3, r3, #1
 800936a:	d006      	beq.n	800937a <__lo0bits+0x5a>
 800936c:	3001      	adds	r0, #1
 800936e:	600b      	str	r3, [r1, #0]
 8009370:	4770      	bx	lr
 8009372:	4610      	mov	r0, r2
 8009374:	e7e9      	b.n	800934a <__lo0bits+0x2a>
 8009376:	2000      	movs	r0, #0
 8009378:	4770      	bx	lr
 800937a:	2020      	movs	r0, #32
 800937c:	4770      	bx	lr

0800937e <__i2b>:
 800937e:	b510      	push	{r4, lr}
 8009380:	460c      	mov	r4, r1
 8009382:	2101      	movs	r1, #1
 8009384:	f7ff ff27 	bl	80091d6 <_Balloc>
 8009388:	2201      	movs	r2, #1
 800938a:	6144      	str	r4, [r0, #20]
 800938c:	6102      	str	r2, [r0, #16]
 800938e:	bd10      	pop	{r4, pc}

08009390 <__multiply>:
 8009390:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009394:	4614      	mov	r4, r2
 8009396:	690a      	ldr	r2, [r1, #16]
 8009398:	6923      	ldr	r3, [r4, #16]
 800939a:	429a      	cmp	r2, r3
 800939c:	bfb8      	it	lt
 800939e:	460b      	movlt	r3, r1
 80093a0:	4688      	mov	r8, r1
 80093a2:	bfbc      	itt	lt
 80093a4:	46a0      	movlt	r8, r4
 80093a6:	461c      	movlt	r4, r3
 80093a8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80093ac:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80093b0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80093b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80093b8:	eb07 0609 	add.w	r6, r7, r9
 80093bc:	42b3      	cmp	r3, r6
 80093be:	bfb8      	it	lt
 80093c0:	3101      	addlt	r1, #1
 80093c2:	f7ff ff08 	bl	80091d6 <_Balloc>
 80093c6:	f100 0514 	add.w	r5, r0, #20
 80093ca:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80093ce:	462b      	mov	r3, r5
 80093d0:	2200      	movs	r2, #0
 80093d2:	4573      	cmp	r3, lr
 80093d4:	d316      	bcc.n	8009404 <__multiply+0x74>
 80093d6:	f104 0214 	add.w	r2, r4, #20
 80093da:	f108 0114 	add.w	r1, r8, #20
 80093de:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80093e2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80093e6:	9300      	str	r3, [sp, #0]
 80093e8:	9b00      	ldr	r3, [sp, #0]
 80093ea:	9201      	str	r2, [sp, #4]
 80093ec:	4293      	cmp	r3, r2
 80093ee:	d80c      	bhi.n	800940a <__multiply+0x7a>
 80093f0:	2e00      	cmp	r6, #0
 80093f2:	dd03      	ble.n	80093fc <__multiply+0x6c>
 80093f4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d05d      	beq.n	80094b8 <__multiply+0x128>
 80093fc:	6106      	str	r6, [r0, #16]
 80093fe:	b003      	add	sp, #12
 8009400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009404:	f843 2b04 	str.w	r2, [r3], #4
 8009408:	e7e3      	b.n	80093d2 <__multiply+0x42>
 800940a:	f8b2 b000 	ldrh.w	fp, [r2]
 800940e:	f1bb 0f00 	cmp.w	fp, #0
 8009412:	d023      	beq.n	800945c <__multiply+0xcc>
 8009414:	4689      	mov	r9, r1
 8009416:	46ac      	mov	ip, r5
 8009418:	f04f 0800 	mov.w	r8, #0
 800941c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009420:	f8dc a000 	ldr.w	sl, [ip]
 8009424:	b2a3      	uxth	r3, r4
 8009426:	fa1f fa8a 	uxth.w	sl, sl
 800942a:	fb0b a303 	mla	r3, fp, r3, sl
 800942e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009432:	f8dc 4000 	ldr.w	r4, [ip]
 8009436:	4443      	add	r3, r8
 8009438:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800943c:	fb0b 840a 	mla	r4, fp, sl, r8
 8009440:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009444:	46e2      	mov	sl, ip
 8009446:	b29b      	uxth	r3, r3
 8009448:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800944c:	454f      	cmp	r7, r9
 800944e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009452:	f84a 3b04 	str.w	r3, [sl], #4
 8009456:	d82b      	bhi.n	80094b0 <__multiply+0x120>
 8009458:	f8cc 8004 	str.w	r8, [ip, #4]
 800945c:	9b01      	ldr	r3, [sp, #4]
 800945e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009462:	3204      	adds	r2, #4
 8009464:	f1ba 0f00 	cmp.w	sl, #0
 8009468:	d020      	beq.n	80094ac <__multiply+0x11c>
 800946a:	682b      	ldr	r3, [r5, #0]
 800946c:	4689      	mov	r9, r1
 800946e:	46a8      	mov	r8, r5
 8009470:	f04f 0b00 	mov.w	fp, #0
 8009474:	f8b9 c000 	ldrh.w	ip, [r9]
 8009478:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800947c:	fb0a 440c 	mla	r4, sl, ip, r4
 8009480:	445c      	add	r4, fp
 8009482:	46c4      	mov	ip, r8
 8009484:	b29b      	uxth	r3, r3
 8009486:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800948a:	f84c 3b04 	str.w	r3, [ip], #4
 800948e:	f859 3b04 	ldr.w	r3, [r9], #4
 8009492:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009496:	0c1b      	lsrs	r3, r3, #16
 8009498:	fb0a b303 	mla	r3, sl, r3, fp
 800949c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80094a0:	454f      	cmp	r7, r9
 80094a2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80094a6:	d805      	bhi.n	80094b4 <__multiply+0x124>
 80094a8:	f8c8 3004 	str.w	r3, [r8, #4]
 80094ac:	3504      	adds	r5, #4
 80094ae:	e79b      	b.n	80093e8 <__multiply+0x58>
 80094b0:	46d4      	mov	ip, sl
 80094b2:	e7b3      	b.n	800941c <__multiply+0x8c>
 80094b4:	46e0      	mov	r8, ip
 80094b6:	e7dd      	b.n	8009474 <__multiply+0xe4>
 80094b8:	3e01      	subs	r6, #1
 80094ba:	e799      	b.n	80093f0 <__multiply+0x60>

080094bc <__pow5mult>:
 80094bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094c0:	4615      	mov	r5, r2
 80094c2:	f012 0203 	ands.w	r2, r2, #3
 80094c6:	4606      	mov	r6, r0
 80094c8:	460f      	mov	r7, r1
 80094ca:	d007      	beq.n	80094dc <__pow5mult+0x20>
 80094cc:	3a01      	subs	r2, #1
 80094ce:	4c21      	ldr	r4, [pc, #132]	; (8009554 <__pow5mult+0x98>)
 80094d0:	2300      	movs	r3, #0
 80094d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80094d6:	f7ff fec9 	bl	800926c <__multadd>
 80094da:	4607      	mov	r7, r0
 80094dc:	10ad      	asrs	r5, r5, #2
 80094de:	d035      	beq.n	800954c <__pow5mult+0x90>
 80094e0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80094e2:	b93c      	cbnz	r4, 80094f4 <__pow5mult+0x38>
 80094e4:	2010      	movs	r0, #16
 80094e6:	f7ff fe63 	bl	80091b0 <malloc>
 80094ea:	6270      	str	r0, [r6, #36]	; 0x24
 80094ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80094f0:	6004      	str	r4, [r0, #0]
 80094f2:	60c4      	str	r4, [r0, #12]
 80094f4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80094f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80094fc:	b94c      	cbnz	r4, 8009512 <__pow5mult+0x56>
 80094fe:	f240 2171 	movw	r1, #625	; 0x271
 8009502:	4630      	mov	r0, r6
 8009504:	f7ff ff3b 	bl	800937e <__i2b>
 8009508:	2300      	movs	r3, #0
 800950a:	f8c8 0008 	str.w	r0, [r8, #8]
 800950e:	4604      	mov	r4, r0
 8009510:	6003      	str	r3, [r0, #0]
 8009512:	f04f 0800 	mov.w	r8, #0
 8009516:	07eb      	lsls	r3, r5, #31
 8009518:	d50a      	bpl.n	8009530 <__pow5mult+0x74>
 800951a:	4639      	mov	r1, r7
 800951c:	4622      	mov	r2, r4
 800951e:	4630      	mov	r0, r6
 8009520:	f7ff ff36 	bl	8009390 <__multiply>
 8009524:	4639      	mov	r1, r7
 8009526:	4681      	mov	r9, r0
 8009528:	4630      	mov	r0, r6
 800952a:	f7ff fe88 	bl	800923e <_Bfree>
 800952e:	464f      	mov	r7, r9
 8009530:	106d      	asrs	r5, r5, #1
 8009532:	d00b      	beq.n	800954c <__pow5mult+0x90>
 8009534:	6820      	ldr	r0, [r4, #0]
 8009536:	b938      	cbnz	r0, 8009548 <__pow5mult+0x8c>
 8009538:	4622      	mov	r2, r4
 800953a:	4621      	mov	r1, r4
 800953c:	4630      	mov	r0, r6
 800953e:	f7ff ff27 	bl	8009390 <__multiply>
 8009542:	6020      	str	r0, [r4, #0]
 8009544:	f8c0 8000 	str.w	r8, [r0]
 8009548:	4604      	mov	r4, r0
 800954a:	e7e4      	b.n	8009516 <__pow5mult+0x5a>
 800954c:	4638      	mov	r0, r7
 800954e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009552:	bf00      	nop
 8009554:	0800ab10 	.word	0x0800ab10

08009558 <__lshift>:
 8009558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800955c:	460c      	mov	r4, r1
 800955e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009562:	6923      	ldr	r3, [r4, #16]
 8009564:	6849      	ldr	r1, [r1, #4]
 8009566:	eb0a 0903 	add.w	r9, sl, r3
 800956a:	68a3      	ldr	r3, [r4, #8]
 800956c:	4607      	mov	r7, r0
 800956e:	4616      	mov	r6, r2
 8009570:	f109 0501 	add.w	r5, r9, #1
 8009574:	42ab      	cmp	r3, r5
 8009576:	db32      	blt.n	80095de <__lshift+0x86>
 8009578:	4638      	mov	r0, r7
 800957a:	f7ff fe2c 	bl	80091d6 <_Balloc>
 800957e:	2300      	movs	r3, #0
 8009580:	4680      	mov	r8, r0
 8009582:	f100 0114 	add.w	r1, r0, #20
 8009586:	461a      	mov	r2, r3
 8009588:	4553      	cmp	r3, sl
 800958a:	db2b      	blt.n	80095e4 <__lshift+0x8c>
 800958c:	6920      	ldr	r0, [r4, #16]
 800958e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009592:	f104 0314 	add.w	r3, r4, #20
 8009596:	f016 021f 	ands.w	r2, r6, #31
 800959a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800959e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80095a2:	d025      	beq.n	80095f0 <__lshift+0x98>
 80095a4:	f1c2 0e20 	rsb	lr, r2, #32
 80095a8:	2000      	movs	r0, #0
 80095aa:	681e      	ldr	r6, [r3, #0]
 80095ac:	468a      	mov	sl, r1
 80095ae:	4096      	lsls	r6, r2
 80095b0:	4330      	orrs	r0, r6
 80095b2:	f84a 0b04 	str.w	r0, [sl], #4
 80095b6:	f853 0b04 	ldr.w	r0, [r3], #4
 80095ba:	459c      	cmp	ip, r3
 80095bc:	fa20 f00e 	lsr.w	r0, r0, lr
 80095c0:	d814      	bhi.n	80095ec <__lshift+0x94>
 80095c2:	6048      	str	r0, [r1, #4]
 80095c4:	b108      	cbz	r0, 80095ca <__lshift+0x72>
 80095c6:	f109 0502 	add.w	r5, r9, #2
 80095ca:	3d01      	subs	r5, #1
 80095cc:	4638      	mov	r0, r7
 80095ce:	f8c8 5010 	str.w	r5, [r8, #16]
 80095d2:	4621      	mov	r1, r4
 80095d4:	f7ff fe33 	bl	800923e <_Bfree>
 80095d8:	4640      	mov	r0, r8
 80095da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095de:	3101      	adds	r1, #1
 80095e0:	005b      	lsls	r3, r3, #1
 80095e2:	e7c7      	b.n	8009574 <__lshift+0x1c>
 80095e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80095e8:	3301      	adds	r3, #1
 80095ea:	e7cd      	b.n	8009588 <__lshift+0x30>
 80095ec:	4651      	mov	r1, sl
 80095ee:	e7dc      	b.n	80095aa <__lshift+0x52>
 80095f0:	3904      	subs	r1, #4
 80095f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80095f6:	f841 2f04 	str.w	r2, [r1, #4]!
 80095fa:	459c      	cmp	ip, r3
 80095fc:	d8f9      	bhi.n	80095f2 <__lshift+0x9a>
 80095fe:	e7e4      	b.n	80095ca <__lshift+0x72>

08009600 <__mcmp>:
 8009600:	6903      	ldr	r3, [r0, #16]
 8009602:	690a      	ldr	r2, [r1, #16]
 8009604:	1a9b      	subs	r3, r3, r2
 8009606:	b530      	push	{r4, r5, lr}
 8009608:	d10c      	bne.n	8009624 <__mcmp+0x24>
 800960a:	0092      	lsls	r2, r2, #2
 800960c:	3014      	adds	r0, #20
 800960e:	3114      	adds	r1, #20
 8009610:	1884      	adds	r4, r0, r2
 8009612:	4411      	add	r1, r2
 8009614:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009618:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800961c:	4295      	cmp	r5, r2
 800961e:	d003      	beq.n	8009628 <__mcmp+0x28>
 8009620:	d305      	bcc.n	800962e <__mcmp+0x2e>
 8009622:	2301      	movs	r3, #1
 8009624:	4618      	mov	r0, r3
 8009626:	bd30      	pop	{r4, r5, pc}
 8009628:	42a0      	cmp	r0, r4
 800962a:	d3f3      	bcc.n	8009614 <__mcmp+0x14>
 800962c:	e7fa      	b.n	8009624 <__mcmp+0x24>
 800962e:	f04f 33ff 	mov.w	r3, #4294967295
 8009632:	e7f7      	b.n	8009624 <__mcmp+0x24>

08009634 <__mdiff>:
 8009634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009638:	460d      	mov	r5, r1
 800963a:	4607      	mov	r7, r0
 800963c:	4611      	mov	r1, r2
 800963e:	4628      	mov	r0, r5
 8009640:	4614      	mov	r4, r2
 8009642:	f7ff ffdd 	bl	8009600 <__mcmp>
 8009646:	1e06      	subs	r6, r0, #0
 8009648:	d108      	bne.n	800965c <__mdiff+0x28>
 800964a:	4631      	mov	r1, r6
 800964c:	4638      	mov	r0, r7
 800964e:	f7ff fdc2 	bl	80091d6 <_Balloc>
 8009652:	2301      	movs	r3, #1
 8009654:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009658:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800965c:	bfa4      	itt	ge
 800965e:	4623      	movge	r3, r4
 8009660:	462c      	movge	r4, r5
 8009662:	4638      	mov	r0, r7
 8009664:	6861      	ldr	r1, [r4, #4]
 8009666:	bfa6      	itte	ge
 8009668:	461d      	movge	r5, r3
 800966a:	2600      	movge	r6, #0
 800966c:	2601      	movlt	r6, #1
 800966e:	f7ff fdb2 	bl	80091d6 <_Balloc>
 8009672:	692b      	ldr	r3, [r5, #16]
 8009674:	60c6      	str	r6, [r0, #12]
 8009676:	6926      	ldr	r6, [r4, #16]
 8009678:	f105 0914 	add.w	r9, r5, #20
 800967c:	f104 0214 	add.w	r2, r4, #20
 8009680:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009684:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009688:	f100 0514 	add.w	r5, r0, #20
 800968c:	f04f 0e00 	mov.w	lr, #0
 8009690:	f852 ab04 	ldr.w	sl, [r2], #4
 8009694:	f859 4b04 	ldr.w	r4, [r9], #4
 8009698:	fa1e f18a 	uxtah	r1, lr, sl
 800969c:	b2a3      	uxth	r3, r4
 800969e:	1ac9      	subs	r1, r1, r3
 80096a0:	0c23      	lsrs	r3, r4, #16
 80096a2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80096a6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80096aa:	b289      	uxth	r1, r1
 80096ac:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80096b0:	45c8      	cmp	r8, r9
 80096b2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80096b6:	4694      	mov	ip, r2
 80096b8:	f845 3b04 	str.w	r3, [r5], #4
 80096bc:	d8e8      	bhi.n	8009690 <__mdiff+0x5c>
 80096be:	45bc      	cmp	ip, r7
 80096c0:	d304      	bcc.n	80096cc <__mdiff+0x98>
 80096c2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80096c6:	b183      	cbz	r3, 80096ea <__mdiff+0xb6>
 80096c8:	6106      	str	r6, [r0, #16]
 80096ca:	e7c5      	b.n	8009658 <__mdiff+0x24>
 80096cc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80096d0:	fa1e f381 	uxtah	r3, lr, r1
 80096d4:	141a      	asrs	r2, r3, #16
 80096d6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80096da:	b29b      	uxth	r3, r3
 80096dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80096e0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80096e4:	f845 3b04 	str.w	r3, [r5], #4
 80096e8:	e7e9      	b.n	80096be <__mdiff+0x8a>
 80096ea:	3e01      	subs	r6, #1
 80096ec:	e7e9      	b.n	80096c2 <__mdiff+0x8e>

080096ee <__d2b>:
 80096ee:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80096f2:	460e      	mov	r6, r1
 80096f4:	2101      	movs	r1, #1
 80096f6:	ec59 8b10 	vmov	r8, r9, d0
 80096fa:	4615      	mov	r5, r2
 80096fc:	f7ff fd6b 	bl	80091d6 <_Balloc>
 8009700:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009704:	4607      	mov	r7, r0
 8009706:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800970a:	bb34      	cbnz	r4, 800975a <__d2b+0x6c>
 800970c:	9301      	str	r3, [sp, #4]
 800970e:	f1b8 0300 	subs.w	r3, r8, #0
 8009712:	d027      	beq.n	8009764 <__d2b+0x76>
 8009714:	a802      	add	r0, sp, #8
 8009716:	f840 3d08 	str.w	r3, [r0, #-8]!
 800971a:	f7ff fe01 	bl	8009320 <__lo0bits>
 800971e:	9900      	ldr	r1, [sp, #0]
 8009720:	b1f0      	cbz	r0, 8009760 <__d2b+0x72>
 8009722:	9a01      	ldr	r2, [sp, #4]
 8009724:	f1c0 0320 	rsb	r3, r0, #32
 8009728:	fa02 f303 	lsl.w	r3, r2, r3
 800972c:	430b      	orrs	r3, r1
 800972e:	40c2      	lsrs	r2, r0
 8009730:	617b      	str	r3, [r7, #20]
 8009732:	9201      	str	r2, [sp, #4]
 8009734:	9b01      	ldr	r3, [sp, #4]
 8009736:	61bb      	str	r3, [r7, #24]
 8009738:	2b00      	cmp	r3, #0
 800973a:	bf14      	ite	ne
 800973c:	2102      	movne	r1, #2
 800973e:	2101      	moveq	r1, #1
 8009740:	6139      	str	r1, [r7, #16]
 8009742:	b1c4      	cbz	r4, 8009776 <__d2b+0x88>
 8009744:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009748:	4404      	add	r4, r0
 800974a:	6034      	str	r4, [r6, #0]
 800974c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009750:	6028      	str	r0, [r5, #0]
 8009752:	4638      	mov	r0, r7
 8009754:	b003      	add	sp, #12
 8009756:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800975a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800975e:	e7d5      	b.n	800970c <__d2b+0x1e>
 8009760:	6179      	str	r1, [r7, #20]
 8009762:	e7e7      	b.n	8009734 <__d2b+0x46>
 8009764:	a801      	add	r0, sp, #4
 8009766:	f7ff fddb 	bl	8009320 <__lo0bits>
 800976a:	9b01      	ldr	r3, [sp, #4]
 800976c:	617b      	str	r3, [r7, #20]
 800976e:	2101      	movs	r1, #1
 8009770:	6139      	str	r1, [r7, #16]
 8009772:	3020      	adds	r0, #32
 8009774:	e7e5      	b.n	8009742 <__d2b+0x54>
 8009776:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800977a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800977e:	6030      	str	r0, [r6, #0]
 8009780:	6918      	ldr	r0, [r3, #16]
 8009782:	f7ff fdae 	bl	80092e2 <__hi0bits>
 8009786:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800978a:	e7e1      	b.n	8009750 <__d2b+0x62>

0800978c <_calloc_r>:
 800978c:	b538      	push	{r3, r4, r5, lr}
 800978e:	fb02 f401 	mul.w	r4, r2, r1
 8009792:	4621      	mov	r1, r4
 8009794:	f000 f856 	bl	8009844 <_malloc_r>
 8009798:	4605      	mov	r5, r0
 800979a:	b118      	cbz	r0, 80097a4 <_calloc_r+0x18>
 800979c:	4622      	mov	r2, r4
 800979e:	2100      	movs	r1, #0
 80097a0:	f7fd ff36 	bl	8007610 <memset>
 80097a4:	4628      	mov	r0, r5
 80097a6:	bd38      	pop	{r3, r4, r5, pc}

080097a8 <_free_r>:
 80097a8:	b538      	push	{r3, r4, r5, lr}
 80097aa:	4605      	mov	r5, r0
 80097ac:	2900      	cmp	r1, #0
 80097ae:	d045      	beq.n	800983c <_free_r+0x94>
 80097b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097b4:	1f0c      	subs	r4, r1, #4
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	bfb8      	it	lt
 80097ba:	18e4      	addlt	r4, r4, r3
 80097bc:	f000 fa98 	bl	8009cf0 <__malloc_lock>
 80097c0:	4a1f      	ldr	r2, [pc, #124]	; (8009840 <_free_r+0x98>)
 80097c2:	6813      	ldr	r3, [r2, #0]
 80097c4:	4610      	mov	r0, r2
 80097c6:	b933      	cbnz	r3, 80097d6 <_free_r+0x2e>
 80097c8:	6063      	str	r3, [r4, #4]
 80097ca:	6014      	str	r4, [r2, #0]
 80097cc:	4628      	mov	r0, r5
 80097ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097d2:	f000 ba8e 	b.w	8009cf2 <__malloc_unlock>
 80097d6:	42a3      	cmp	r3, r4
 80097d8:	d90c      	bls.n	80097f4 <_free_r+0x4c>
 80097da:	6821      	ldr	r1, [r4, #0]
 80097dc:	1862      	adds	r2, r4, r1
 80097de:	4293      	cmp	r3, r2
 80097e0:	bf04      	itt	eq
 80097e2:	681a      	ldreq	r2, [r3, #0]
 80097e4:	685b      	ldreq	r3, [r3, #4]
 80097e6:	6063      	str	r3, [r4, #4]
 80097e8:	bf04      	itt	eq
 80097ea:	1852      	addeq	r2, r2, r1
 80097ec:	6022      	streq	r2, [r4, #0]
 80097ee:	6004      	str	r4, [r0, #0]
 80097f0:	e7ec      	b.n	80097cc <_free_r+0x24>
 80097f2:	4613      	mov	r3, r2
 80097f4:	685a      	ldr	r2, [r3, #4]
 80097f6:	b10a      	cbz	r2, 80097fc <_free_r+0x54>
 80097f8:	42a2      	cmp	r2, r4
 80097fa:	d9fa      	bls.n	80097f2 <_free_r+0x4a>
 80097fc:	6819      	ldr	r1, [r3, #0]
 80097fe:	1858      	adds	r0, r3, r1
 8009800:	42a0      	cmp	r0, r4
 8009802:	d10b      	bne.n	800981c <_free_r+0x74>
 8009804:	6820      	ldr	r0, [r4, #0]
 8009806:	4401      	add	r1, r0
 8009808:	1858      	adds	r0, r3, r1
 800980a:	4282      	cmp	r2, r0
 800980c:	6019      	str	r1, [r3, #0]
 800980e:	d1dd      	bne.n	80097cc <_free_r+0x24>
 8009810:	6810      	ldr	r0, [r2, #0]
 8009812:	6852      	ldr	r2, [r2, #4]
 8009814:	605a      	str	r2, [r3, #4]
 8009816:	4401      	add	r1, r0
 8009818:	6019      	str	r1, [r3, #0]
 800981a:	e7d7      	b.n	80097cc <_free_r+0x24>
 800981c:	d902      	bls.n	8009824 <_free_r+0x7c>
 800981e:	230c      	movs	r3, #12
 8009820:	602b      	str	r3, [r5, #0]
 8009822:	e7d3      	b.n	80097cc <_free_r+0x24>
 8009824:	6820      	ldr	r0, [r4, #0]
 8009826:	1821      	adds	r1, r4, r0
 8009828:	428a      	cmp	r2, r1
 800982a:	bf04      	itt	eq
 800982c:	6811      	ldreq	r1, [r2, #0]
 800982e:	6852      	ldreq	r2, [r2, #4]
 8009830:	6062      	str	r2, [r4, #4]
 8009832:	bf04      	itt	eq
 8009834:	1809      	addeq	r1, r1, r0
 8009836:	6021      	streq	r1, [r4, #0]
 8009838:	605c      	str	r4, [r3, #4]
 800983a:	e7c7      	b.n	80097cc <_free_r+0x24>
 800983c:	bd38      	pop	{r3, r4, r5, pc}
 800983e:	bf00      	nop
 8009840:	20000678 	.word	0x20000678

08009844 <_malloc_r>:
 8009844:	b570      	push	{r4, r5, r6, lr}
 8009846:	1ccd      	adds	r5, r1, #3
 8009848:	f025 0503 	bic.w	r5, r5, #3
 800984c:	3508      	adds	r5, #8
 800984e:	2d0c      	cmp	r5, #12
 8009850:	bf38      	it	cc
 8009852:	250c      	movcc	r5, #12
 8009854:	2d00      	cmp	r5, #0
 8009856:	4606      	mov	r6, r0
 8009858:	db01      	blt.n	800985e <_malloc_r+0x1a>
 800985a:	42a9      	cmp	r1, r5
 800985c:	d903      	bls.n	8009866 <_malloc_r+0x22>
 800985e:	230c      	movs	r3, #12
 8009860:	6033      	str	r3, [r6, #0]
 8009862:	2000      	movs	r0, #0
 8009864:	bd70      	pop	{r4, r5, r6, pc}
 8009866:	f000 fa43 	bl	8009cf0 <__malloc_lock>
 800986a:	4a21      	ldr	r2, [pc, #132]	; (80098f0 <_malloc_r+0xac>)
 800986c:	6814      	ldr	r4, [r2, #0]
 800986e:	4621      	mov	r1, r4
 8009870:	b991      	cbnz	r1, 8009898 <_malloc_r+0x54>
 8009872:	4c20      	ldr	r4, [pc, #128]	; (80098f4 <_malloc_r+0xb0>)
 8009874:	6823      	ldr	r3, [r4, #0]
 8009876:	b91b      	cbnz	r3, 8009880 <_malloc_r+0x3c>
 8009878:	4630      	mov	r0, r6
 800987a:	f000 f97d 	bl	8009b78 <_sbrk_r>
 800987e:	6020      	str	r0, [r4, #0]
 8009880:	4629      	mov	r1, r5
 8009882:	4630      	mov	r0, r6
 8009884:	f000 f978 	bl	8009b78 <_sbrk_r>
 8009888:	1c43      	adds	r3, r0, #1
 800988a:	d124      	bne.n	80098d6 <_malloc_r+0x92>
 800988c:	230c      	movs	r3, #12
 800988e:	6033      	str	r3, [r6, #0]
 8009890:	4630      	mov	r0, r6
 8009892:	f000 fa2e 	bl	8009cf2 <__malloc_unlock>
 8009896:	e7e4      	b.n	8009862 <_malloc_r+0x1e>
 8009898:	680b      	ldr	r3, [r1, #0]
 800989a:	1b5b      	subs	r3, r3, r5
 800989c:	d418      	bmi.n	80098d0 <_malloc_r+0x8c>
 800989e:	2b0b      	cmp	r3, #11
 80098a0:	d90f      	bls.n	80098c2 <_malloc_r+0x7e>
 80098a2:	600b      	str	r3, [r1, #0]
 80098a4:	50cd      	str	r5, [r1, r3]
 80098a6:	18cc      	adds	r4, r1, r3
 80098a8:	4630      	mov	r0, r6
 80098aa:	f000 fa22 	bl	8009cf2 <__malloc_unlock>
 80098ae:	f104 000b 	add.w	r0, r4, #11
 80098b2:	1d23      	adds	r3, r4, #4
 80098b4:	f020 0007 	bic.w	r0, r0, #7
 80098b8:	1ac3      	subs	r3, r0, r3
 80098ba:	d0d3      	beq.n	8009864 <_malloc_r+0x20>
 80098bc:	425a      	negs	r2, r3
 80098be:	50e2      	str	r2, [r4, r3]
 80098c0:	e7d0      	b.n	8009864 <_malloc_r+0x20>
 80098c2:	428c      	cmp	r4, r1
 80098c4:	684b      	ldr	r3, [r1, #4]
 80098c6:	bf16      	itet	ne
 80098c8:	6063      	strne	r3, [r4, #4]
 80098ca:	6013      	streq	r3, [r2, #0]
 80098cc:	460c      	movne	r4, r1
 80098ce:	e7eb      	b.n	80098a8 <_malloc_r+0x64>
 80098d0:	460c      	mov	r4, r1
 80098d2:	6849      	ldr	r1, [r1, #4]
 80098d4:	e7cc      	b.n	8009870 <_malloc_r+0x2c>
 80098d6:	1cc4      	adds	r4, r0, #3
 80098d8:	f024 0403 	bic.w	r4, r4, #3
 80098dc:	42a0      	cmp	r0, r4
 80098de:	d005      	beq.n	80098ec <_malloc_r+0xa8>
 80098e0:	1a21      	subs	r1, r4, r0
 80098e2:	4630      	mov	r0, r6
 80098e4:	f000 f948 	bl	8009b78 <_sbrk_r>
 80098e8:	3001      	adds	r0, #1
 80098ea:	d0cf      	beq.n	800988c <_malloc_r+0x48>
 80098ec:	6025      	str	r5, [r4, #0]
 80098ee:	e7db      	b.n	80098a8 <_malloc_r+0x64>
 80098f0:	20000678 	.word	0x20000678
 80098f4:	2000067c 	.word	0x2000067c

080098f8 <__sfputc_r>:
 80098f8:	6893      	ldr	r3, [r2, #8]
 80098fa:	3b01      	subs	r3, #1
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	b410      	push	{r4}
 8009900:	6093      	str	r3, [r2, #8]
 8009902:	da08      	bge.n	8009916 <__sfputc_r+0x1e>
 8009904:	6994      	ldr	r4, [r2, #24]
 8009906:	42a3      	cmp	r3, r4
 8009908:	db01      	blt.n	800990e <__sfputc_r+0x16>
 800990a:	290a      	cmp	r1, #10
 800990c:	d103      	bne.n	8009916 <__sfputc_r+0x1e>
 800990e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009912:	f7fe bb5d 	b.w	8007fd0 <__swbuf_r>
 8009916:	6813      	ldr	r3, [r2, #0]
 8009918:	1c58      	adds	r0, r3, #1
 800991a:	6010      	str	r0, [r2, #0]
 800991c:	7019      	strb	r1, [r3, #0]
 800991e:	4608      	mov	r0, r1
 8009920:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009924:	4770      	bx	lr

08009926 <__sfputs_r>:
 8009926:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009928:	4606      	mov	r6, r0
 800992a:	460f      	mov	r7, r1
 800992c:	4614      	mov	r4, r2
 800992e:	18d5      	adds	r5, r2, r3
 8009930:	42ac      	cmp	r4, r5
 8009932:	d101      	bne.n	8009938 <__sfputs_r+0x12>
 8009934:	2000      	movs	r0, #0
 8009936:	e007      	b.n	8009948 <__sfputs_r+0x22>
 8009938:	463a      	mov	r2, r7
 800993a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800993e:	4630      	mov	r0, r6
 8009940:	f7ff ffda 	bl	80098f8 <__sfputc_r>
 8009944:	1c43      	adds	r3, r0, #1
 8009946:	d1f3      	bne.n	8009930 <__sfputs_r+0xa>
 8009948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800994c <_vfiprintf_r>:
 800994c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009950:	460c      	mov	r4, r1
 8009952:	b09d      	sub	sp, #116	; 0x74
 8009954:	4617      	mov	r7, r2
 8009956:	461d      	mov	r5, r3
 8009958:	4606      	mov	r6, r0
 800995a:	b118      	cbz	r0, 8009964 <_vfiprintf_r+0x18>
 800995c:	6983      	ldr	r3, [r0, #24]
 800995e:	b90b      	cbnz	r3, 8009964 <_vfiprintf_r+0x18>
 8009960:	f7ff fb2a 	bl	8008fb8 <__sinit>
 8009964:	4b7c      	ldr	r3, [pc, #496]	; (8009b58 <_vfiprintf_r+0x20c>)
 8009966:	429c      	cmp	r4, r3
 8009968:	d158      	bne.n	8009a1c <_vfiprintf_r+0xd0>
 800996a:	6874      	ldr	r4, [r6, #4]
 800996c:	89a3      	ldrh	r3, [r4, #12]
 800996e:	0718      	lsls	r0, r3, #28
 8009970:	d55e      	bpl.n	8009a30 <_vfiprintf_r+0xe4>
 8009972:	6923      	ldr	r3, [r4, #16]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d05b      	beq.n	8009a30 <_vfiprintf_r+0xe4>
 8009978:	2300      	movs	r3, #0
 800997a:	9309      	str	r3, [sp, #36]	; 0x24
 800997c:	2320      	movs	r3, #32
 800997e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009982:	2330      	movs	r3, #48	; 0x30
 8009984:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009988:	9503      	str	r5, [sp, #12]
 800998a:	f04f 0b01 	mov.w	fp, #1
 800998e:	46b8      	mov	r8, r7
 8009990:	4645      	mov	r5, r8
 8009992:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009996:	b10b      	cbz	r3, 800999c <_vfiprintf_r+0x50>
 8009998:	2b25      	cmp	r3, #37	; 0x25
 800999a:	d154      	bne.n	8009a46 <_vfiprintf_r+0xfa>
 800999c:	ebb8 0a07 	subs.w	sl, r8, r7
 80099a0:	d00b      	beq.n	80099ba <_vfiprintf_r+0x6e>
 80099a2:	4653      	mov	r3, sl
 80099a4:	463a      	mov	r2, r7
 80099a6:	4621      	mov	r1, r4
 80099a8:	4630      	mov	r0, r6
 80099aa:	f7ff ffbc 	bl	8009926 <__sfputs_r>
 80099ae:	3001      	adds	r0, #1
 80099b0:	f000 80c2 	beq.w	8009b38 <_vfiprintf_r+0x1ec>
 80099b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099b6:	4453      	add	r3, sl
 80099b8:	9309      	str	r3, [sp, #36]	; 0x24
 80099ba:	f898 3000 	ldrb.w	r3, [r8]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	f000 80ba 	beq.w	8009b38 <_vfiprintf_r+0x1ec>
 80099c4:	2300      	movs	r3, #0
 80099c6:	f04f 32ff 	mov.w	r2, #4294967295
 80099ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099ce:	9304      	str	r3, [sp, #16]
 80099d0:	9307      	str	r3, [sp, #28]
 80099d2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80099d6:	931a      	str	r3, [sp, #104]	; 0x68
 80099d8:	46a8      	mov	r8, r5
 80099da:	2205      	movs	r2, #5
 80099dc:	f818 1b01 	ldrb.w	r1, [r8], #1
 80099e0:	485e      	ldr	r0, [pc, #376]	; (8009b5c <_vfiprintf_r+0x210>)
 80099e2:	f7f6 fbfd 	bl	80001e0 <memchr>
 80099e6:	9b04      	ldr	r3, [sp, #16]
 80099e8:	bb78      	cbnz	r0, 8009a4a <_vfiprintf_r+0xfe>
 80099ea:	06d9      	lsls	r1, r3, #27
 80099ec:	bf44      	itt	mi
 80099ee:	2220      	movmi	r2, #32
 80099f0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80099f4:	071a      	lsls	r2, r3, #28
 80099f6:	bf44      	itt	mi
 80099f8:	222b      	movmi	r2, #43	; 0x2b
 80099fa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80099fe:	782a      	ldrb	r2, [r5, #0]
 8009a00:	2a2a      	cmp	r2, #42	; 0x2a
 8009a02:	d02a      	beq.n	8009a5a <_vfiprintf_r+0x10e>
 8009a04:	9a07      	ldr	r2, [sp, #28]
 8009a06:	46a8      	mov	r8, r5
 8009a08:	2000      	movs	r0, #0
 8009a0a:	250a      	movs	r5, #10
 8009a0c:	4641      	mov	r1, r8
 8009a0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a12:	3b30      	subs	r3, #48	; 0x30
 8009a14:	2b09      	cmp	r3, #9
 8009a16:	d969      	bls.n	8009aec <_vfiprintf_r+0x1a0>
 8009a18:	b360      	cbz	r0, 8009a74 <_vfiprintf_r+0x128>
 8009a1a:	e024      	b.n	8009a66 <_vfiprintf_r+0x11a>
 8009a1c:	4b50      	ldr	r3, [pc, #320]	; (8009b60 <_vfiprintf_r+0x214>)
 8009a1e:	429c      	cmp	r4, r3
 8009a20:	d101      	bne.n	8009a26 <_vfiprintf_r+0xda>
 8009a22:	68b4      	ldr	r4, [r6, #8]
 8009a24:	e7a2      	b.n	800996c <_vfiprintf_r+0x20>
 8009a26:	4b4f      	ldr	r3, [pc, #316]	; (8009b64 <_vfiprintf_r+0x218>)
 8009a28:	429c      	cmp	r4, r3
 8009a2a:	bf08      	it	eq
 8009a2c:	68f4      	ldreq	r4, [r6, #12]
 8009a2e:	e79d      	b.n	800996c <_vfiprintf_r+0x20>
 8009a30:	4621      	mov	r1, r4
 8009a32:	4630      	mov	r0, r6
 8009a34:	f7fe fb1e 	bl	8008074 <__swsetup_r>
 8009a38:	2800      	cmp	r0, #0
 8009a3a:	d09d      	beq.n	8009978 <_vfiprintf_r+0x2c>
 8009a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a40:	b01d      	add	sp, #116	; 0x74
 8009a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a46:	46a8      	mov	r8, r5
 8009a48:	e7a2      	b.n	8009990 <_vfiprintf_r+0x44>
 8009a4a:	4a44      	ldr	r2, [pc, #272]	; (8009b5c <_vfiprintf_r+0x210>)
 8009a4c:	1a80      	subs	r0, r0, r2
 8009a4e:	fa0b f000 	lsl.w	r0, fp, r0
 8009a52:	4318      	orrs	r0, r3
 8009a54:	9004      	str	r0, [sp, #16]
 8009a56:	4645      	mov	r5, r8
 8009a58:	e7be      	b.n	80099d8 <_vfiprintf_r+0x8c>
 8009a5a:	9a03      	ldr	r2, [sp, #12]
 8009a5c:	1d11      	adds	r1, r2, #4
 8009a5e:	6812      	ldr	r2, [r2, #0]
 8009a60:	9103      	str	r1, [sp, #12]
 8009a62:	2a00      	cmp	r2, #0
 8009a64:	db01      	blt.n	8009a6a <_vfiprintf_r+0x11e>
 8009a66:	9207      	str	r2, [sp, #28]
 8009a68:	e004      	b.n	8009a74 <_vfiprintf_r+0x128>
 8009a6a:	4252      	negs	r2, r2
 8009a6c:	f043 0302 	orr.w	r3, r3, #2
 8009a70:	9207      	str	r2, [sp, #28]
 8009a72:	9304      	str	r3, [sp, #16]
 8009a74:	f898 3000 	ldrb.w	r3, [r8]
 8009a78:	2b2e      	cmp	r3, #46	; 0x2e
 8009a7a:	d10e      	bne.n	8009a9a <_vfiprintf_r+0x14e>
 8009a7c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009a80:	2b2a      	cmp	r3, #42	; 0x2a
 8009a82:	d138      	bne.n	8009af6 <_vfiprintf_r+0x1aa>
 8009a84:	9b03      	ldr	r3, [sp, #12]
 8009a86:	1d1a      	adds	r2, r3, #4
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	9203      	str	r2, [sp, #12]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	bfb8      	it	lt
 8009a90:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a94:	f108 0802 	add.w	r8, r8, #2
 8009a98:	9305      	str	r3, [sp, #20]
 8009a9a:	4d33      	ldr	r5, [pc, #204]	; (8009b68 <_vfiprintf_r+0x21c>)
 8009a9c:	f898 1000 	ldrb.w	r1, [r8]
 8009aa0:	2203      	movs	r2, #3
 8009aa2:	4628      	mov	r0, r5
 8009aa4:	f7f6 fb9c 	bl	80001e0 <memchr>
 8009aa8:	b140      	cbz	r0, 8009abc <_vfiprintf_r+0x170>
 8009aaa:	2340      	movs	r3, #64	; 0x40
 8009aac:	1b40      	subs	r0, r0, r5
 8009aae:	fa03 f000 	lsl.w	r0, r3, r0
 8009ab2:	9b04      	ldr	r3, [sp, #16]
 8009ab4:	4303      	orrs	r3, r0
 8009ab6:	f108 0801 	add.w	r8, r8, #1
 8009aba:	9304      	str	r3, [sp, #16]
 8009abc:	f898 1000 	ldrb.w	r1, [r8]
 8009ac0:	482a      	ldr	r0, [pc, #168]	; (8009b6c <_vfiprintf_r+0x220>)
 8009ac2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009ac6:	2206      	movs	r2, #6
 8009ac8:	f108 0701 	add.w	r7, r8, #1
 8009acc:	f7f6 fb88 	bl	80001e0 <memchr>
 8009ad0:	2800      	cmp	r0, #0
 8009ad2:	d037      	beq.n	8009b44 <_vfiprintf_r+0x1f8>
 8009ad4:	4b26      	ldr	r3, [pc, #152]	; (8009b70 <_vfiprintf_r+0x224>)
 8009ad6:	bb1b      	cbnz	r3, 8009b20 <_vfiprintf_r+0x1d4>
 8009ad8:	9b03      	ldr	r3, [sp, #12]
 8009ada:	3307      	adds	r3, #7
 8009adc:	f023 0307 	bic.w	r3, r3, #7
 8009ae0:	3308      	adds	r3, #8
 8009ae2:	9303      	str	r3, [sp, #12]
 8009ae4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ae6:	444b      	add	r3, r9
 8009ae8:	9309      	str	r3, [sp, #36]	; 0x24
 8009aea:	e750      	b.n	800998e <_vfiprintf_r+0x42>
 8009aec:	fb05 3202 	mla	r2, r5, r2, r3
 8009af0:	2001      	movs	r0, #1
 8009af2:	4688      	mov	r8, r1
 8009af4:	e78a      	b.n	8009a0c <_vfiprintf_r+0xc0>
 8009af6:	2300      	movs	r3, #0
 8009af8:	f108 0801 	add.w	r8, r8, #1
 8009afc:	9305      	str	r3, [sp, #20]
 8009afe:	4619      	mov	r1, r3
 8009b00:	250a      	movs	r5, #10
 8009b02:	4640      	mov	r0, r8
 8009b04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b08:	3a30      	subs	r2, #48	; 0x30
 8009b0a:	2a09      	cmp	r2, #9
 8009b0c:	d903      	bls.n	8009b16 <_vfiprintf_r+0x1ca>
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d0c3      	beq.n	8009a9a <_vfiprintf_r+0x14e>
 8009b12:	9105      	str	r1, [sp, #20]
 8009b14:	e7c1      	b.n	8009a9a <_vfiprintf_r+0x14e>
 8009b16:	fb05 2101 	mla	r1, r5, r1, r2
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	4680      	mov	r8, r0
 8009b1e:	e7f0      	b.n	8009b02 <_vfiprintf_r+0x1b6>
 8009b20:	ab03      	add	r3, sp, #12
 8009b22:	9300      	str	r3, [sp, #0]
 8009b24:	4622      	mov	r2, r4
 8009b26:	4b13      	ldr	r3, [pc, #76]	; (8009b74 <_vfiprintf_r+0x228>)
 8009b28:	a904      	add	r1, sp, #16
 8009b2a:	4630      	mov	r0, r6
 8009b2c:	f7fd fe0c 	bl	8007748 <_printf_float>
 8009b30:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009b34:	4681      	mov	r9, r0
 8009b36:	d1d5      	bne.n	8009ae4 <_vfiprintf_r+0x198>
 8009b38:	89a3      	ldrh	r3, [r4, #12]
 8009b3a:	065b      	lsls	r3, r3, #25
 8009b3c:	f53f af7e 	bmi.w	8009a3c <_vfiprintf_r+0xf0>
 8009b40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b42:	e77d      	b.n	8009a40 <_vfiprintf_r+0xf4>
 8009b44:	ab03      	add	r3, sp, #12
 8009b46:	9300      	str	r3, [sp, #0]
 8009b48:	4622      	mov	r2, r4
 8009b4a:	4b0a      	ldr	r3, [pc, #40]	; (8009b74 <_vfiprintf_r+0x228>)
 8009b4c:	a904      	add	r1, sp, #16
 8009b4e:	4630      	mov	r0, r6
 8009b50:	f7fe f8b0 	bl	8007cb4 <_printf_i>
 8009b54:	e7ec      	b.n	8009b30 <_vfiprintf_r+0x1e4>
 8009b56:	bf00      	nop
 8009b58:	0800a9e0 	.word	0x0800a9e0
 8009b5c:	0800ab1c 	.word	0x0800ab1c
 8009b60:	0800aa00 	.word	0x0800aa00
 8009b64:	0800a9c0 	.word	0x0800a9c0
 8009b68:	0800ab22 	.word	0x0800ab22
 8009b6c:	0800ab26 	.word	0x0800ab26
 8009b70:	08007749 	.word	0x08007749
 8009b74:	08009927 	.word	0x08009927

08009b78 <_sbrk_r>:
 8009b78:	b538      	push	{r3, r4, r5, lr}
 8009b7a:	4c06      	ldr	r4, [pc, #24]	; (8009b94 <_sbrk_r+0x1c>)
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	4605      	mov	r5, r0
 8009b80:	4608      	mov	r0, r1
 8009b82:	6023      	str	r3, [r4, #0]
 8009b84:	f7f8 fbc2 	bl	800230c <_sbrk>
 8009b88:	1c43      	adds	r3, r0, #1
 8009b8a:	d102      	bne.n	8009b92 <_sbrk_r+0x1a>
 8009b8c:	6823      	ldr	r3, [r4, #0]
 8009b8e:	b103      	cbz	r3, 8009b92 <_sbrk_r+0x1a>
 8009b90:	602b      	str	r3, [r5, #0]
 8009b92:	bd38      	pop	{r3, r4, r5, pc}
 8009b94:	20000ad0 	.word	0x20000ad0

08009b98 <__sread>:
 8009b98:	b510      	push	{r4, lr}
 8009b9a:	460c      	mov	r4, r1
 8009b9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ba0:	f000 f8a8 	bl	8009cf4 <_read_r>
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	bfab      	itete	ge
 8009ba8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009baa:	89a3      	ldrhlt	r3, [r4, #12]
 8009bac:	181b      	addge	r3, r3, r0
 8009bae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009bb2:	bfac      	ite	ge
 8009bb4:	6563      	strge	r3, [r4, #84]	; 0x54
 8009bb6:	81a3      	strhlt	r3, [r4, #12]
 8009bb8:	bd10      	pop	{r4, pc}

08009bba <__swrite>:
 8009bba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bbe:	461f      	mov	r7, r3
 8009bc0:	898b      	ldrh	r3, [r1, #12]
 8009bc2:	05db      	lsls	r3, r3, #23
 8009bc4:	4605      	mov	r5, r0
 8009bc6:	460c      	mov	r4, r1
 8009bc8:	4616      	mov	r6, r2
 8009bca:	d505      	bpl.n	8009bd8 <__swrite+0x1e>
 8009bcc:	2302      	movs	r3, #2
 8009bce:	2200      	movs	r2, #0
 8009bd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bd4:	f000 f868 	bl	8009ca8 <_lseek_r>
 8009bd8:	89a3      	ldrh	r3, [r4, #12]
 8009bda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bde:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009be2:	81a3      	strh	r3, [r4, #12]
 8009be4:	4632      	mov	r2, r6
 8009be6:	463b      	mov	r3, r7
 8009be8:	4628      	mov	r0, r5
 8009bea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bee:	f000 b817 	b.w	8009c20 <_write_r>

08009bf2 <__sseek>:
 8009bf2:	b510      	push	{r4, lr}
 8009bf4:	460c      	mov	r4, r1
 8009bf6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bfa:	f000 f855 	bl	8009ca8 <_lseek_r>
 8009bfe:	1c43      	adds	r3, r0, #1
 8009c00:	89a3      	ldrh	r3, [r4, #12]
 8009c02:	bf15      	itete	ne
 8009c04:	6560      	strne	r0, [r4, #84]	; 0x54
 8009c06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009c0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009c0e:	81a3      	strheq	r3, [r4, #12]
 8009c10:	bf18      	it	ne
 8009c12:	81a3      	strhne	r3, [r4, #12]
 8009c14:	bd10      	pop	{r4, pc}

08009c16 <__sclose>:
 8009c16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c1a:	f000 b813 	b.w	8009c44 <_close_r>
	...

08009c20 <_write_r>:
 8009c20:	b538      	push	{r3, r4, r5, lr}
 8009c22:	4c07      	ldr	r4, [pc, #28]	; (8009c40 <_write_r+0x20>)
 8009c24:	4605      	mov	r5, r0
 8009c26:	4608      	mov	r0, r1
 8009c28:	4611      	mov	r1, r2
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	6022      	str	r2, [r4, #0]
 8009c2e:	461a      	mov	r2, r3
 8009c30:	f7f8 fb1c 	bl	800226c <_write>
 8009c34:	1c43      	adds	r3, r0, #1
 8009c36:	d102      	bne.n	8009c3e <_write_r+0x1e>
 8009c38:	6823      	ldr	r3, [r4, #0]
 8009c3a:	b103      	cbz	r3, 8009c3e <_write_r+0x1e>
 8009c3c:	602b      	str	r3, [r5, #0]
 8009c3e:	bd38      	pop	{r3, r4, r5, pc}
 8009c40:	20000ad0 	.word	0x20000ad0

08009c44 <_close_r>:
 8009c44:	b538      	push	{r3, r4, r5, lr}
 8009c46:	4c06      	ldr	r4, [pc, #24]	; (8009c60 <_close_r+0x1c>)
 8009c48:	2300      	movs	r3, #0
 8009c4a:	4605      	mov	r5, r0
 8009c4c:	4608      	mov	r0, r1
 8009c4e:	6023      	str	r3, [r4, #0]
 8009c50:	f7f8 fb28 	bl	80022a4 <_close>
 8009c54:	1c43      	adds	r3, r0, #1
 8009c56:	d102      	bne.n	8009c5e <_close_r+0x1a>
 8009c58:	6823      	ldr	r3, [r4, #0]
 8009c5a:	b103      	cbz	r3, 8009c5e <_close_r+0x1a>
 8009c5c:	602b      	str	r3, [r5, #0]
 8009c5e:	bd38      	pop	{r3, r4, r5, pc}
 8009c60:	20000ad0 	.word	0x20000ad0

08009c64 <_fstat_r>:
 8009c64:	b538      	push	{r3, r4, r5, lr}
 8009c66:	4c07      	ldr	r4, [pc, #28]	; (8009c84 <_fstat_r+0x20>)
 8009c68:	2300      	movs	r3, #0
 8009c6a:	4605      	mov	r5, r0
 8009c6c:	4608      	mov	r0, r1
 8009c6e:	4611      	mov	r1, r2
 8009c70:	6023      	str	r3, [r4, #0]
 8009c72:	f7f8 fb23 	bl	80022bc <_fstat>
 8009c76:	1c43      	adds	r3, r0, #1
 8009c78:	d102      	bne.n	8009c80 <_fstat_r+0x1c>
 8009c7a:	6823      	ldr	r3, [r4, #0]
 8009c7c:	b103      	cbz	r3, 8009c80 <_fstat_r+0x1c>
 8009c7e:	602b      	str	r3, [r5, #0]
 8009c80:	bd38      	pop	{r3, r4, r5, pc}
 8009c82:	bf00      	nop
 8009c84:	20000ad0 	.word	0x20000ad0

08009c88 <_isatty_r>:
 8009c88:	b538      	push	{r3, r4, r5, lr}
 8009c8a:	4c06      	ldr	r4, [pc, #24]	; (8009ca4 <_isatty_r+0x1c>)
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	4605      	mov	r5, r0
 8009c90:	4608      	mov	r0, r1
 8009c92:	6023      	str	r3, [r4, #0]
 8009c94:	f7f8 fb22 	bl	80022dc <_isatty>
 8009c98:	1c43      	adds	r3, r0, #1
 8009c9a:	d102      	bne.n	8009ca2 <_isatty_r+0x1a>
 8009c9c:	6823      	ldr	r3, [r4, #0]
 8009c9e:	b103      	cbz	r3, 8009ca2 <_isatty_r+0x1a>
 8009ca0:	602b      	str	r3, [r5, #0]
 8009ca2:	bd38      	pop	{r3, r4, r5, pc}
 8009ca4:	20000ad0 	.word	0x20000ad0

08009ca8 <_lseek_r>:
 8009ca8:	b538      	push	{r3, r4, r5, lr}
 8009caa:	4c07      	ldr	r4, [pc, #28]	; (8009cc8 <_lseek_r+0x20>)
 8009cac:	4605      	mov	r5, r0
 8009cae:	4608      	mov	r0, r1
 8009cb0:	4611      	mov	r1, r2
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	6022      	str	r2, [r4, #0]
 8009cb6:	461a      	mov	r2, r3
 8009cb8:	f7f8 fb1b 	bl	80022f2 <_lseek>
 8009cbc:	1c43      	adds	r3, r0, #1
 8009cbe:	d102      	bne.n	8009cc6 <_lseek_r+0x1e>
 8009cc0:	6823      	ldr	r3, [r4, #0]
 8009cc2:	b103      	cbz	r3, 8009cc6 <_lseek_r+0x1e>
 8009cc4:	602b      	str	r3, [r5, #0]
 8009cc6:	bd38      	pop	{r3, r4, r5, pc}
 8009cc8:	20000ad0 	.word	0x20000ad0

08009ccc <__ascii_mbtowc>:
 8009ccc:	b082      	sub	sp, #8
 8009cce:	b901      	cbnz	r1, 8009cd2 <__ascii_mbtowc+0x6>
 8009cd0:	a901      	add	r1, sp, #4
 8009cd2:	b142      	cbz	r2, 8009ce6 <__ascii_mbtowc+0x1a>
 8009cd4:	b14b      	cbz	r3, 8009cea <__ascii_mbtowc+0x1e>
 8009cd6:	7813      	ldrb	r3, [r2, #0]
 8009cd8:	600b      	str	r3, [r1, #0]
 8009cda:	7812      	ldrb	r2, [r2, #0]
 8009cdc:	1c10      	adds	r0, r2, #0
 8009cde:	bf18      	it	ne
 8009ce0:	2001      	movne	r0, #1
 8009ce2:	b002      	add	sp, #8
 8009ce4:	4770      	bx	lr
 8009ce6:	4610      	mov	r0, r2
 8009ce8:	e7fb      	b.n	8009ce2 <__ascii_mbtowc+0x16>
 8009cea:	f06f 0001 	mvn.w	r0, #1
 8009cee:	e7f8      	b.n	8009ce2 <__ascii_mbtowc+0x16>

08009cf0 <__malloc_lock>:
 8009cf0:	4770      	bx	lr

08009cf2 <__malloc_unlock>:
 8009cf2:	4770      	bx	lr

08009cf4 <_read_r>:
 8009cf4:	b538      	push	{r3, r4, r5, lr}
 8009cf6:	4c07      	ldr	r4, [pc, #28]	; (8009d14 <_read_r+0x20>)
 8009cf8:	4605      	mov	r5, r0
 8009cfa:	4608      	mov	r0, r1
 8009cfc:	4611      	mov	r1, r2
 8009cfe:	2200      	movs	r2, #0
 8009d00:	6022      	str	r2, [r4, #0]
 8009d02:	461a      	mov	r2, r3
 8009d04:	f7f8 f93a 	bl	8001f7c <_read>
 8009d08:	1c43      	adds	r3, r0, #1
 8009d0a:	d102      	bne.n	8009d12 <_read_r+0x1e>
 8009d0c:	6823      	ldr	r3, [r4, #0]
 8009d0e:	b103      	cbz	r3, 8009d12 <_read_r+0x1e>
 8009d10:	602b      	str	r3, [r5, #0]
 8009d12:	bd38      	pop	{r3, r4, r5, pc}
 8009d14:	20000ad0 	.word	0x20000ad0

08009d18 <__ascii_wctomb>:
 8009d18:	b149      	cbz	r1, 8009d2e <__ascii_wctomb+0x16>
 8009d1a:	2aff      	cmp	r2, #255	; 0xff
 8009d1c:	bf85      	ittet	hi
 8009d1e:	238a      	movhi	r3, #138	; 0x8a
 8009d20:	6003      	strhi	r3, [r0, #0]
 8009d22:	700a      	strbls	r2, [r1, #0]
 8009d24:	f04f 30ff 	movhi.w	r0, #4294967295
 8009d28:	bf98      	it	ls
 8009d2a:	2001      	movls	r0, #1
 8009d2c:	4770      	bx	lr
 8009d2e:	4608      	mov	r0, r1
 8009d30:	4770      	bx	lr
	...

08009d34 <_init>:
 8009d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d36:	bf00      	nop
 8009d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d3a:	bc08      	pop	{r3}
 8009d3c:	469e      	mov	lr, r3
 8009d3e:	4770      	bx	lr

08009d40 <_fini>:
 8009d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d42:	bf00      	nop
 8009d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d46:	bc08      	pop	{r3}
 8009d48:	469e      	mov	lr, r3
 8009d4a:	4770      	bx	lr
