{
    signal: [
     {node: '.........C.D..EF',period:2},
     {name: 'clk32',              wave:'1010101010101010101010101010101010101010101010101010101010101',node:'..A',period:2},
     {name: 'clk16',              wave:'010101010101010101010101010101',node: '.B..G.H',period:4,phase:-0.9},
     {name: 'cpu0 s',             wave:'X2...4...4...3...3...3...3...3...3...4...4...5...5...5...5...5...5...4...4...5...5...5...6.......6.......5...5...5...5...', data: ['S0', 'S1', 'S2', 'S3','S4','S5','S6','S7','S0', 'S1', 'S2', 'S3','S4','WS','WS','S5','S6','S7','S0','S1','S2','S3','S4','S5','S6','S7','S0'],phase:0},
     {                            wave:'0..................7......0.............8..............0................................0.......0.......0.', data:['DTACK Sample ^','REFRESH']},
     {name: 'cpu0_as',            wave:'1..............6...................1...........6...........................1............',data:['Memory Read','Memory Write','']},
     {name: 'cpu0_rw',            wave:'x........1.....................................0................................1.......'},
     {name: 'cpu0_uds/lds',       wave:'1..............0...................1..................0....................1............'},
     {name: 'cpu0_dram_cs',       wave:'1...............6...................1...........6...........................1...........',node:'....................................I', data:['CPU Memory Requested','CPU Memory Requested']},
     {name: 'cpu0_dram_dtack',    wave:'1......................0..............1........................0.......'},
     {name: 'cpu0_req_ck(clk32l)',wave:'1..................0..................1............0.................'},
     {name: 'cpu0_gnt_ck(clk32h)',wave:'1....................6...............1...........................0.......',node:'.....................................J', data:['CPU Memory Granted']},
     {name: 'ref_req',            wave:'1.......................8.....................................1...........', data:['Refresh Requested']},
     {name: 'ref_req_ck(clk32l)', wave:'1..........................0...................................1.....'}, 
     {name: 'ref_gnt_ck(clk32h)', wave:'1........................................8.....................1......', data:['Refresh Granted']}, 
     {name: 'gnt_active',         wave:'1.....................0...............1...0.................1.....0.......'},
     {name: 'dram_RAS',           wave:'1........................9............1..........9.........1.....9............1..', data:['RAS Mem','RAS Refresh','RAS Mem']},
     {name: 'dram_AB',            wave:'1.........................0............1..........................0............1.....'},
     {name: 'dram_CAS',           wave:'1............................3.........1.....3.........1.............3.........1.....', data:['CAS Mem','CAS Refresh','CAS Mem']},
     {name: 'dram_WR',            wave:'1........................................................................................................................'},
     {name: 'refresh_complete',   wave:'1............................................................8..1....................................................', data:['C']},
      
    ],
     
    config: {skin:'narrow'},
    
    edge: ['A~B 7 ns delay','C+D 31ns','E+F 15ns','G+H 62.5ns','I~J rst'],
     foot:{
      text:'RSC68K Memory Access - With Arbitration',
      tock:-5,
       every:2
    },
   }