// Seed: 2030217629
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_4;
  ;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input supply1 id_2,
    input uwire id_3,
    input wor id_4,
    input wire id_5,
    output uwire id_6,
    output wor id_7,
    input supply0 id_8,
    input uwire id_9
);
  supply0 id_11 = 1;
  assign id_11 = 1'd0;
  always @(posedge -1)
    if (1) begin : LABEL_0
      #1;
    end else id_1 <= id_8;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
