

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4'
================================================================
* Date:           Wed Feb 26 23:19:24 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.924 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    517|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     234|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     234|    589|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln75_1_fu_272_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln75_fu_281_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln76_1_fu_300_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln76_fu_364_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln77_fu_399_p2       |         +|   0|  0|  10|           2|           1|
    |icmp_ln75_fu_267_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln76_fu_287_p2      |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln77_fu_336_p2      |      icmp|   0|  0|  39|          32|          32|
    |select_ln75_1_fu_351_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln75_2_fu_358_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln75_3_fu_292_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln75_fu_344_p3    |    select|   0|  0|  31|           1|           1|
    |select_ln76_1_fu_378_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln76_2_fu_306_p3  |    select|   0|  0|  64|           1|           1|
    |select_ln76_fu_370_p3    |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 517|         331|         206|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |i_fu_74                           |   9|          2|    2|          4|
    |indvar_flatten45_fu_78            |   9|          2|   64|        128|
    |indvar_flatten_fu_70              |   9|          2|   64|        128|
    |j_fu_66                           |   9|          2|   31|         62|
    |k_fu_62                           |   9|          2|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  72|         16|  166|        332|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_74                           |   2|   0|    2|          0|
    |icmp_ln75_reg_470                 |   1|   0|    1|          0|
    |icmp_ln76_reg_474                 |   1|   0|    1|          0|
    |indvar_flatten45_fu_78            |  64|   0|   64|          0|
    |indvar_flatten_fu_70              |  64|   0|   64|          0|
    |j_fu_66                           |  31|   0|   31|          0|
    |k_fu_62                           |   2|   0|    2|          0|
    |mul_ln58_cast_reg_465             |  62|   0|   64|          2|
    |select_ln75_3_reg_481             |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 234|   0|  236|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4|  return value|
|channels                |   in|   32|     ap_none|                                                                 channels|        scalar|
|mul_ln58_1              |   in|   64|     ap_none|                                                               mul_ln58_1|        scalar|
|mul_ln58                |   in|   62|     ap_none|                                                                 mul_ln58|        scalar|
|cmp2538                 |   in|    1|     ap_none|                                                                  cmp2538|        scalar|
|line_buffer_address0    |  out|   11|   ap_memory|                                                              line_buffer|         array|
|line_buffer_ce0         |  out|    1|   ap_memory|                                                              line_buffer|         array|
|line_buffer_we0         |  out|    1|   ap_memory|                                                              line_buffer|         array|
|line_buffer_d0          |  out|    8|   ap_memory|                                                              line_buffer|         array|
|line_buffer_1_address0  |  out|   11|   ap_memory|                                                            line_buffer_1|         array|
|line_buffer_1_ce0       |  out|    1|   ap_memory|                                                            line_buffer_1|         array|
|line_buffer_1_we0       |  out|    1|   ap_memory|                                                            line_buffer_1|         array|
|line_buffer_1_d0        |  out|    8|   ap_memory|                                                            line_buffer_1|         array|
|line_buffer_2_address0  |  out|   11|   ap_memory|                                                            line_buffer_2|         array|
|line_buffer_2_ce0       |  out|    1|   ap_memory|                                                            line_buffer_2|         array|
|line_buffer_2_we0       |  out|    1|   ap_memory|                                                            line_buffer_2|         array|
|line_buffer_2_d0        |  out|    8|   ap_memory|                                                            line_buffer_2|         array|
|line_buffer_3_address0  |  out|   11|   ap_memory|                                                            line_buffer_3|         array|
|line_buffer_3_ce0       |  out|    1|   ap_memory|                                                            line_buffer_3|         array|
|line_buffer_3_we0       |  out|    1|   ap_memory|                                                            line_buffer_3|         array|
|line_buffer_3_d0        |  out|    8|   ap_memory|                                                            line_buffer_3|         array|
|line_buffer_4_address0  |  out|   11|   ap_memory|                                                            line_buffer_4|         array|
|line_buffer_4_ce0       |  out|    1|   ap_memory|                                                            line_buffer_4|         array|
|line_buffer_4_we0       |  out|    1|   ap_memory|                                                            line_buffer_4|         array|
|line_buffer_4_d0        |  out|    8|   ap_memory|                                                            line_buffer_4|         array|
|line_buffer_5_address0  |  out|   11|   ap_memory|                                                            line_buffer_5|         array|
|line_buffer_5_ce0       |  out|    1|   ap_memory|                                                            line_buffer_5|         array|
|line_buffer_5_we0       |  out|    1|   ap_memory|                                                            line_buffer_5|         array|
|line_buffer_5_d0        |  out|    8|   ap_memory|                                                            line_buffer_5|         array|
|line_buffer_6_address0  |  out|   11|   ap_memory|                                                            line_buffer_6|         array|
|line_buffer_6_ce0       |  out|    1|   ap_memory|                                                            line_buffer_6|         array|
|line_buffer_6_we0       |  out|    1|   ap_memory|                                                            line_buffer_6|         array|
|line_buffer_6_d0        |  out|    8|   ap_memory|                                                            line_buffer_6|         array|
|line_buffer_7_address0  |  out|   11|   ap_memory|                                                            line_buffer_7|         array|
|line_buffer_7_ce0       |  out|    1|   ap_memory|                                                            line_buffer_7|         array|
|line_buffer_7_we0       |  out|    1|   ap_memory|                                                            line_buffer_7|         array|
|line_buffer_7_d0        |  out|    8|   ap_memory|                                                            line_buffer_7|         array|
|line_buffer_8_address0  |  out|   11|   ap_memory|                                                            line_buffer_8|         array|
|line_buffer_8_ce0       |  out|    1|   ap_memory|                                                            line_buffer_8|         array|
|line_buffer_8_we0       |  out|    1|   ap_memory|                                                            line_buffer_8|         array|
|line_buffer_8_d0        |  out|    8|   ap_memory|                                                            line_buffer_8|         array|
+------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

