###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID ictc-eda-be-9-ldap-1)
#  Generated on:      Mon Sep 15 11:56:02 2025
#  Design:            croc_chip
#  Command:           checkDesign -all > rpt/04_CTS_opt_fn/check_design.rpt
###############################################################
Design: croc_chip

------ Design Summary:
Total Standard Cell Number   (cells) : 52735
Total Block Cell Number      (cells) : 2
Total I/O Pad Cell Number    (cells) : 64
Total Standard Cell Area     ( um^2) : 682285.16
Total Block Cell Area        ( um^2) : 186361.07
Total I/O Pad Cell Area      ( um^2) : 921600.00

------ Design Statistics:

Number of Instances            : 52801
Number of Non-uniquified Insts : 52801
Number of Nets                 : 51449
Average number of Pins per Net : 2.96
Maximum number of Pins in Net  : 33

------ I/O Port summary

Number of Primary I/O Ports    : 48
Number of Input Ports          : 9
Number of Output Ports         : 7
Number of Bidirectional Ports  : 32
Number of Power/Ground Ports   : 0



------------------------------------------------------------
Detail report:


------ I/O Pad/Port Checking


