> Fulladder by instantiating half adders 
 
 A fulladder can be implemented by using 2 half adders and an or gate. 
 
*  sum = Input1 ^ Input2 ^ Input3   ( ^ - XOR Operator ).
*  carry = Carry1 + Carry2          ( Carry1 - carry of first half adder,Carry2 - carry of second half adder ).

>TRUTH TABLE 

![full adder TT](https://user-images.githubusercontent.com/123290522/233835569-3fe548af-61cc-4b65-a5c8-bc60dab71c92.jpg)

------
>FULL ADDER

![full adder](https://user-images.githubusercontent.com/123290522/229569538-02e0ccbc-6c24-4a70-aea1-77d3cc04ce7b.png)
>> [CLICK HERE](https://circuitverse.org/simulator/edit/full-adder-0afe72cf-97b4-4d8d-888a-a44cd1ac4d46) to launch the circuit.

------

>WAVEFORM

![waveform](https://user-images.githubusercontent.com/123290522/230118032-4ca8ad44-a6a3-4da4-941f-005e76b379f6.png)
>> [CLICK HERE](https://edaplayground.com/x/cbhP) for verilog code and simulation.

