// Seed: 2357220408
module module_0 (
    input tri id_0,
    input wor id_1
);
  always begin
    id_3 = 1;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1,
    input  wor  id_2
);
  module_0(
      id_2, id_1
  );
endmodule
module module_2 (
    input wor id_0
);
  id_2 :
  assert property (@(1 or posedge id_2) id_0)
  else;
  wire id_3;
  assign id_3 = ~1;
  assign id_2 = 1;
  module_0(
      id_0, id_2
  );
  assign id_2 = id_2;
endmodule
module module_3 (
    output supply0 id_0,
    input wire id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wand id_5,
    input uwire id_6,
    output wand id_7,
    output tri1 id_8,
    input wand id_9
);
  tri0 id_11 = 1;
  assign id_7 = id_11;
  id_12(
      .id_0(id_4), .id_1(1), .id_2(1)
  ); module_0(
      id_11, id_4
  );
  supply1 id_13;
  assign id_8 = (id_13);
endmodule
