// Seed: 1796126740
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign module_1.id_1 = 0;
  assign id_1 = id_1;
  id_3(
      .id_0(1'b0), .id_1(id_2)
  );
endmodule
macromodule module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_1 = -1;
  module_0 modCall_1 (id_2);
  wor id_3 = id_3, id_4 = 1'b0;
endmodule
module module_2;
  assign id_1 = 1'b0;
  module_0 modCall_1 (id_1);
  wire id_2 = id_1;
  wire id_3, id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always id_1 <= 1;
  module_0 modCall_1 (id_3);
  wire id_4;
  wire id_5;
  initial begin : LABEL_0
    id_3 = id_2;
  end
  tri1 id_6 = 1;
  localparam id_7 = id_7;
  wire id_8;
endmodule
