{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670689922986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670689923069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 10 17:32:02 2022 " "Processing started: Sat Dec 10 17:32:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670689923069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689923069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off anemometre -c anemometre " "Command: quartus_map --read_settings_files=on --write_settings_files=off anemometre -c anemometre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689923069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670689924074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670689924074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "girouette.vhd 2 1 " "Found 2 design units, including 1 entities, in source file girouette.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 girouette-arch_girouette " "Found design unit 1: girouette-arch_girouette" {  } { { "girouette.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/girouette.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944585 ""} { "Info" "ISGN_ENTITY_NAME" "1 girouette " "Found entity 1: girouette" {  } { { "girouette.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/girouette.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689944585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anemometre_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anemometre_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anemometre_tb-arch_anemometre " "Found design unit 1: anemometre_tb-arch_anemometre" {  } { { "anemometre_tb.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944642 ""} { "Info" "ISGN_ENTITY_NAME" "1 anemometre_tb " "Found entity 1: anemometre_tb" {  } { { "anemometre_tb.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689944642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre-arch_registre " "Found design unit 1: registre-arch_registre" {  } { { "registre.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/registre.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944690 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre " "Found entity 1: registre" {  } { { "registre.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/registre.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689944690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "front_des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file front_des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 front_des-arch_front_montant " "Found design unit 1: front_des-arch_front_montant" {  } { { "front_des.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/front_des.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944721 ""} { "Info" "ISGN_ENTITY_NAME" "1 front_des " "Found entity 1: front_des" {  } { { "front_des.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/front_des.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689944721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-arch_compteur " "Found design unit 1: compteur-arch_compteur" {  } { { "compteur.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/compteur.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944736 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "compteur.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/compteur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689944736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparateur-arch_comparateur " "Found design unit 1: comparateur-arch_comparateur" {  } { { "comparateur.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/comparateur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944753 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparateur " "Found entity 1: comparateur" {  } { { "comparateur.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/comparateur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689944753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anemometre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anemometre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anemometre-arch_anemometre " "Found design unit 1: anemometre-arch_anemometre" {  } { { "anemometre.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944764 ""} { "Info" "ISGN_ENTITY_NAME" "1 anemometre " "Found entity 1: anemometre" {  } { { "anemometre.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689944764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "girouette_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file girouette_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 girouette_tb-arch_girouette " "Found design unit 1: girouette_tb-arch_girouette" {  } { { "girouette_tb.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/girouette_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944776 ""} { "Info" "ISGN_ENTITY_NAME" "1 girouette_tb " "Found entity 1: girouette_tb" {  } { { "girouette_tb.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/girouette_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689944776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689944776 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "anemometre " "Elaborating entity \"anemometre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670689945253 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stop anemometre.vhd(26) " "Verilog HDL or VHDL warning at anemometre.vhd(26): object \"stop\" assigned a value but never read" {  } { { "anemometre.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670689945340 "|anemometre"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "raz_n anemometre.vhd(36) " "VHDL Signal Declaration warning at anemometre.vhd(36): used explicit default value for signal \"raz_n\" because signal was never assigned a value" {  } { { "anemometre.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670689945340 "|anemometre"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "start_stop anemometre.vhd(37) " "VHDL Signal Declaration warning at anemometre.vhd(37): used explicit default value for signal \"start_stop\" because signal was never assigned a value" {  } { { "anemometre.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670689945341 "|anemometre"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "continu anemometre.vhd(38) " "VHDL Signal Declaration warning at anemometre.vhd(38): used explicit default value for signal \"continu\" because signal was never assigned a value" {  } { { "anemometre.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670689945341 "|anemometre"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_valid anemometre.vhd(39) " "Verilog HDL or VHDL warning at anemometre.vhd(39): object \"data_valid\" assigned a value but never read" {  } { { "anemometre.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670689945341 "|anemometre"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:compteur1 " "Elaborating entity \"compteur\" for hierarchy \"compteur:compteur1\"" {  } { { "anemometre.vhd" "compteur1" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670689946139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparateur comparateur:compa " "Elaborating entity \"comparateur\" for hierarchy \"comparateur:compa\"" {  } { { "anemometre.vhd" "compa" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670689946224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "front_des front_des:detecteur " "Elaborating entity \"front_des\" for hierarchy \"front_des:detecteur\"" {  } { { "anemometre.vhd" "detecteur" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670689946276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:compteur2 " "Elaborating entity \"compteur\" for hierarchy \"compteur:compteur2\"" {  } { { "anemometre.vhd" "compteur2" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670689946321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre registre:registre1 " "Elaborating entity \"registre\" for hierarchy \"registre:registre1\"" {  } { { "anemometre.vhd" "registre1" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/anemometre.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670689946332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ea24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ea24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ea24 " "Found entity 1: altsyncram_ea24" {  } { { "db/altsyncram_ea24.tdf" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/altsyncram_ea24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689951962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689951962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689953478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689953478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689954004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689954004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689954579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689954579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689954929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689954929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689955153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689955153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689955394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689955394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689955589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689955589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689955697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689955697 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670689957306 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670689957953 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.10.17:32:46 Progress: Loading sldbc568a0b/alt_sld_fab_wrapper_hw.tcl " "2022.12.10.17:32:46 Progress: Loading sldbc568a0b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689966809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689972911 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689973464 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689977643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689977826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689977998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689978208 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689978285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689978286 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670689979336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc568a0b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc568a0b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbc568a0b/alt_sld_fab.v" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/ip/sldbc568a0b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689979842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689979842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689980024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689980024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689980425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689980425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689980548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689980548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689980684 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689980684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689980684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Mehdi/Desktop/M2_SME/TP_VHDL/Projet BE/Anemometre__/db/ip/sldbc568a0b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670689980795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689980795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670689987602 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 77 81 0 0 4 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 77 of its 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1670689992804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670689993024 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670689993024 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1037 " "Implemented 1037 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670689995644 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670689995644 ""} { "Info" "ICUT_CUT_TM_LCELLS" "998 " "Implemented 998 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670689995644 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670689995644 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670689995644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670689995723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 10 17:33:15 2022 " "Processing ended: Sat Dec 10 17:33:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670689995723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670689995723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670689995723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670689995723 ""}
