#HDL Reference Designs

Items of interest from the Analog Devices HDL libraries and projects
Based on hdl_2015_r1 2016-01-22 e22d5d5c189e94afb5e0107ca9fbce980886fa3d daq2: Fix clock constraints for KC705 and VC707

###Tools version:
- **Xilinx** : [Vivado 2015.2.1]
- **Altera** : [Quartus 15.0]

###Documentation and support

For first time users, it is **highly recommended** to go through our [HDL user guide].

For support please visit our [FPGA Reference Designs Support Community] on EngineerZone.

[Vivado 2015.2.1]:http://www.xilinx.com/content/xilinx/en/downloadNav/vivado-design-tools/2015-2.html
[Quartus 15.0]:http://dl.altera.com/15.0/?edition=subscription
[HDL user guide]:http://wiki.analog.com/resources/fpga/docs/hdl
[FPGA Reference Designs Support Community]:http://ez.analog.com/community/fpga
