// Seed: 71266998
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input wire module_0,
    output supply1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    input supply1 id_7,
    input uwire id_8,
    input uwire id_9
);
  logic id_11;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd0,
    parameter id_15 = 32'd6,
    parameter id_16 = 32'd38,
    parameter id_7  = 32'd67
) (
    output tri0 id_0,
    output logic id_1,
    output tri id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    input wand id_6,
    input uwire _id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri0 _id_10,
    output wire id_11,
    input supply1 id_12,
    output wor id_13,
    input supply1 id_14,
    input supply1 _id_15,
    input tri0 _id_16,
    output wand id_17,
    input tri1 id_18,
    input wor id_19,
    input tri0 id_20,
    output uwire id_21,
    input wand id_22,
    input tri1 id_23,
    output wire id_24
);
  wire [{  id_7  ,  1 'b0 } : id_10] id_26;
  always @(1 != -1, id_8) begin : LABEL_0
    id_1 = #1  (id_23);
    $signed(24);
    ;
  end
  wire [1 : -1] id_27[(  id_15  ) : id_10];
  logic [7:0][-1 : id_16]
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44;
  assign id_33[""] = id_37;
  module_0 modCall_1 (
      id_8,
      id_18,
      id_14,
      id_0,
      id_22,
      id_14,
      id_13,
      id_20,
      id_22,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
