v 20030921
P 0 400 300 400 1 0 0
{
T 200 450 5 8 1 1 0 6
pinnumber=3
T 200 350 5 8 0 1 0 8
pinseq=1
T 350 400 5 8 0 1 0 2
pintype=in
T 350 400 9 8 0 1 0 0
pinlabel=A
}
P 0 800 300 800 1 0 0
{
T 200 850 5 8 1 1 0 6
pinnumber=4
T 200 750 5 8 0 1 0 8
pinseq=2
T 350 800 5 8 0 1 0 2
pintype=in
T 350 800 9 8 0 1 0 0
pinlabel=B
}
P 0 1200 300 1200 1 0 0
{
T 200 1250 5 8 1 1 0 6
pinnumber=5
T 200 1150 5 8 0 1 0 8
pinseq=3
T 350 1200 5 8 0 1 0 2
pintype=in
T 350 1200 9 8 0 1 0 0
pinlabel=C
}
L 300 1400 300 200 3 0 0 0 -1 -1
L 300 1400 1300 1400 3 0 0 0 -1 -1
L 1300 200 300 200 3 0 0 0 -1 -1
A 1300 800 600 270 180 3 0 0 0 -1 -1
P 1900 800 2200 800 1 0 1
{
T 2000 850 5 8 1 1 0 0
pinnumber=6
T 2000 750 5 8 0 1 0 2
pinseq=4
T 1850 800 5 8 0 1 0 8
pintype=out
T 1850 800 9 8 0 1 0 6
pinlabel=Y
}
T 350 1500 8 10 1 1 0 0
refdes=U?
T 2800 0 5 10 0 0 0 0
net=VDD:14
T 2800 200 5 10 0 0 0 0
net=VSS:7
T 2800 400 5 10 0 0 0 0
device=4073
T 2800 600 5 10 0 0 0 0
footprint=DIP14
T 2800 800 5 10 0 0 0 0
numslots=3
T 2800 1000 5 10 0 0 0 0
slotdef=1:3,4,5,6
T 2800 1200 5 10 0 0 0 0
slotdef=2:1,2,8,9
T 2800 1400 5 10 0 0 0 0
slotdef=3:13,12,11,10
T 2800 1600 5 10 0 0 0 0
slot=1
T 2800 1800 5 10 0 0 0 0
description=3 AND gate with 3 inputs
T 2800 2000 5 10 0 0 0 0
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4073B_CNV_3.pdf
T 300 0 9 10 1 0 0 0
4073
