// Generated by CIRCT 42e53322a
module carry_lookahead_generator(	// /tmp/tmp.cjsYXNcGgX/2985_DDLM_lab_05_src_12_carry_lookahead_adder_common_carry_lookahead_generator.cleaned.mlir:2:3
  input        carry_in,	// /tmp/tmp.cjsYXNcGgX/2985_DDLM_lab_05_src_12_carry_lookahead_adder_common_carry_lookahead_generator.cleaned.mlir:2:43
  input  [7:0] generate_in,	// /tmp/tmp.cjsYXNcGgX/2985_DDLM_lab_05_src_12_carry_lookahead_adder_common_carry_lookahead_generator.cleaned.mlir:2:62
               propagate_in,	// /tmp/tmp.cjsYXNcGgX/2985_DDLM_lab_05_src_12_carry_lookahead_adder_common_carry_lookahead_generator.cleaned.mlir:2:84
  output [8:0] carry	// /tmp/tmp.cjsYXNcGgX/2985_DDLM_lab_05_src_12_carry_lookahead_adder_common_carry_lookahead_generator.cleaned.mlir:2:108
);

  wire _GEN = generate_in[0] | propagate_in[0] & carry_in;	// /tmp/tmp.cjsYXNcGgX/2985_DDLM_lab_05_src_12_carry_lookahead_adder_common_carry_lookahead_generator.cleaned.mlir:3:10, :4:10, :5:10, :6:10
  wire _GEN_0 = generate_in[1] | propagate_in[1] & _GEN;	// /tmp/tmp.cjsYXNcGgX/2985_DDLM_lab_05_src_12_carry_lookahead_adder_common_carry_lookahead_generator.cleaned.mlir:6:10, :7:10, :8:10, :9:10, :10:10
  wire _GEN_1 = generate_in[2] | propagate_in[2] & _GEN_0;	// /tmp/tmp.cjsYXNcGgX/2985_DDLM_lab_05_src_12_carry_lookahead_adder_common_carry_lookahead_generator.cleaned.mlir:10:10, :11:10, :12:10, :13:11, :14:11
  wire _GEN_2 = generate_in[3] | propagate_in[3] & _GEN_1;	// /tmp/tmp.cjsYXNcGgX/2985_DDLM_lab_05_src_12_carry_lookahead_adder_common_carry_lookahead_generator.cleaned.mlir:14:11, :15:11, :16:11, :17:11, :18:11
  wire _GEN_3 = generate_in[4] | propagate_in[4] & _GEN_2;	// /tmp/tmp.cjsYXNcGgX/2985_DDLM_lab_05_src_12_carry_lookahead_adder_common_carry_lookahead_generator.cleaned.mlir:18:11, :19:11, :20:11, :21:11, :22:11
  wire _GEN_4 = generate_in[5] | propagate_in[5] & _GEN_3;	// /tmp/tmp.cjsYXNcGgX/2985_DDLM_lab_05_src_12_carry_lookahead_adder_common_carry_lookahead_generator.cleaned.mlir:22:11, :23:11, :24:11, :25:11, :26:11
  wire _GEN_5 = generate_in[6] | propagate_in[6] & _GEN_4;	// /tmp/tmp.cjsYXNcGgX/2985_DDLM_lab_05_src_12_carry_lookahead_adder_common_carry_lookahead_generator.cleaned.mlir:26:11, :27:11, :28:11, :29:11, :30:11
  assign carry =
    {generate_in[7] | propagate_in[7] & _GEN_5,
     _GEN_5,
     _GEN_4,
     _GEN_3,
     _GEN_2,
     _GEN_1,
     _GEN_0,
     _GEN,
     carry_in};	// /tmp/tmp.cjsYXNcGgX/2985_DDLM_lab_05_src_12_carry_lookahead_adder_common_carry_lookahead_generator.cleaned.mlir:6:10, :10:10, :14:11, :18:11, :22:11, :26:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:5
endmodule

