{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79989,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79996,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000113733,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 4.73641e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.31027e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 4.73641e-05,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 22.5216,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 55.0528,
	"finish__design__instance__count__class:timing_repair_buffer": 20,
	"finish__design__instance__area__class:timing_repair_buffer": 91.3376,
	"finish__design__instance__count__class:sequential_cell": 16,
	"finish__design__instance__area__class:sequential_cell": 400.384,
	"finish__design__instance__count__class:multi_input_combinational_cell": 16,
	"finish__design__instance__area__class:multi_input_combinational_cell": 180.173,
	"finish__design__instance__count": 58,
	"finish__design__instance__area": 749.469,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.09074,
	"finish__clock__skew__setup": 0.00174774,
	"finish__clock__skew__hold": 0.00174774,
	"finish__timing__drv__max_slew_limit": 0.91726,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.953816,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000229475,
	"finish__power__switching__total": 5.59127e-05,
	"finish__power__leakage__total": 3.24365e-10,
	"finish__power__total": 0.000285388,
	"finish__design__io": 21,
	"finish__design__die__area": 6820.28,
	"finish__design__core__area": 6095.85,
	"finish__design__instance__count": 133,
	"finish__design__instance__area": 843.309,
	"finish__design__instance__count__stdcell": 133,
	"finish__design__instance__area__stdcell": 843.309,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.138342,
	"finish__design__instance__utilization__stdcell": 0.138342,
	"finish__design__rows": 28,
	"finish__design__rows:unithd": 28,
	"finish__design__sites": 4872,
	"finish__design__sites:unithd": 4872,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}