// Seed: 1363792022
module module_0 ();
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd56
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  output wire id_4;
  inout wire _id_3;
  input logic [7:0] id_2;
  module_0 modCall_1 ();
  input wire id_1;
  always_latch @(negedge id_2[id_3]);
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  output wor id_1;
  assign id_1 = id_6 ? id_8 : id_6 - id_3;
endmodule
