
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/FPGA/shiyan_14/pa.fromNetlist.tcl
# create_project -name shiyan_14 -dir "D:/FPGA/shiyan_14/planAhead_run_2" -part xc7a100tfgg484-3
create_project: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 414.512 ; gain = 37.348
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/FPGA/shiyan_14/shiyan_14.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/FPGA/shiyan_14} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "shiyan_14.ucf" [current_fileset -constrset]
Adding file 'D:/FPGA/shiyan_14/shiyan_14.ucf' to fileset 'constrs_1'
# add_files [list {shiyan_14.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tfgg484-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design shiyan_14.ngc ...
WARNING:NetListWriters:298 - No output is written to shiyan_14.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file shiyan_14.edif ...
ngc2edif: Total memory usage is 83952 kilobytes

Parsing EDIF File [./planAhead_run_2/shiyan_14.data/cache/shiyan_14_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/shiyan_14.data/cache/shiyan_14_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [D:/FPGA/shiyan_14/shiyan_14.ucf]
Finished Parsing UCF File [D:/FPGA/shiyan_14/shiyan_14.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FDC => FDCE: 5 instances
  LDC => LDCE: 1 instances

Phase 0 | Netlist Checksum: f33b4dcc
link_design: Time (s): elapsed = 00:00:35 . Memory (MB): peak = 728.367 ; gain = 301.422
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Dec 03 14:39:23 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
