// Seed: 1671447275
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wor id_7
    , id_25, id_26,
    input tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    output tri0 id_11,
    output wire id_12,
    inout wire id_13,
    input wand id_14,
    input tri0 id_15,
    input supply0 id_16,
    input tri1 id_17,
    input tri1 id_18,
    input supply1 id_19,
    input wand id_20,
    input tri1 id_21,
    input supply0 id_22,
    input wire id_23
);
  wire id_27;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    output wand id_7,
    input tri id_8,
    output supply1 id_9,
    input supply0 id_10,
    output wor id_11,
    input wire id_12,
    input supply0 id_13,
    output wor id_14,
    input tri0 id_15,
    output tri1 id_16,
    input tri0 id_17,
    output wire id_18,
    input wor id_19,
    output tri0 id_20,
    inout supply1 id_21,
    output tri1 id_22
);
  uwire id_24 = 1'b0;
  module_0(
      id_2,
      id_4,
      id_13,
      id_13,
      id_16,
      id_8,
      id_18,
      id_20,
      id_8,
      id_15,
      id_2,
      id_9,
      id_22,
      id_21,
      id_1,
      id_15,
      id_17,
      id_4,
      id_15,
      id_4,
      id_19,
      id_21,
      id_4,
      id_21
  );
endmodule
