
---------- Begin Simulation Statistics ----------
final_tick                                 1099247200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 181811                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402740                       # Number of bytes of host memory used
host_op_rate                                   315672                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.62                       # Real time elapsed on the host
host_tick_rate                               94634276                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2111851                       # Number of instructions simulated
sim_ops                                       3666763                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001099                       # Number of seconds simulated
sim_ticks                                  1099247200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               435092                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23897                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            463957                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             242153                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          435092                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           192939                       # Number of indirect misses.
system.cpu.branchPred.lookups                  492415                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12427                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11839                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2393476                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1988879                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23953                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     350112                       # Number of branches committed
system.cpu.commit.bw_lim_events                609929                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          878315                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2111851                       # Number of instructions committed
system.cpu.commit.committedOps                3666763                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2359328                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.554156                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.724104                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1156279     49.01%     49.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       188262      7.98%     56.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       175789      7.45%     64.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       229069      9.71%     74.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       609929     25.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2359328                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10612                       # Number of function calls committed.
system.cpu.commit.int_insts                   3612595                       # Number of committed integer instructions.
system.cpu.commit.loads                        496550                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20167      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2893315     78.91%     79.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3323      0.09%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.03%     80.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.30%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.33%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          477512     13.02%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162605      4.43%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.52%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3666763                       # Class of committed instruction
system.cpu.commit.refs                         671224                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2111851                       # Number of Instructions Simulated
system.cpu.committedOps                       3666763                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.301285                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.301285                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8327                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34919                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49649                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4571                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1037291                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4758222                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   292720                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1151693                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24019                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 93321                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      579051                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2066                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      193785                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      492415                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    245466                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2243476                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4623                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2876194                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           397                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48038                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179183                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             331064                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             254580                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.046605                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2599044                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.936083                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929722                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1234013     47.48%     47.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    76419      2.94%     50.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59395      2.29%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    80113      3.08%     55.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1149104     44.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2599044                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    117878                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64604                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    221416000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    221416000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    221416000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    221415600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    221415600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    221415600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8995200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8994800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       544800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       544800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       544800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       544800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4352000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4503200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4454800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4305600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78738800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78711600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78739600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78715200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1681184800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28179                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   380102                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.526532                       # Inst execution rate
system.cpu.iew.exec_refs                       774472                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     193774                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  688770                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                611350                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                919                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               554                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               204005                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4545031                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                580698                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33855                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4195091                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3372                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7803                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24019                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 13998                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           598                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42200                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114798                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29330                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             79                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20001                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8178                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5905067                       # num instructions consuming a value
system.cpu.iew.wb_count                       4173425                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.565696                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3340470                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.518648                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4180399                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6506802                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3613509                       # number of integer regfile writes
system.cpu.ipc                               0.768471                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.768471                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             25984      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3321238     78.54%     79.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3345      0.08%     79.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41630      0.98%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4220      0.10%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6785      0.16%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14542      0.34%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13670      0.32%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7035      0.17%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2007      0.05%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               566323     13.39%     94.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              182982      4.33%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24556      0.58%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13404      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4228949                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88427                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              178086                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85254                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             126674                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4114538                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10897679                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4088171                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5296689                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4543939                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4228949                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1092                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          878257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18826                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            360                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1301022                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2599044                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.627117                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668323                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1166956     44.90%     44.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              180788      6.96%     51.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              306300     11.79%     63.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              344439     13.25%     76.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              600561     23.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2599044                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.538852                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      245538                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           314                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13343                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6145                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               611350                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              204005                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1573187                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2748119                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  839822                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5044144                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               47                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  51658                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   344959                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15745                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4702                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12204556                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4684703                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6425382                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1184048                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  80534                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24019                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                186737                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1381215                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150137                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7439542                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19459                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                869                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    220779                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            918                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6294477                       # The number of ROB reads
system.cpu.rob.rob_writes                     9330792                       # The number of ROB writes
system.cpu.timesIdled                            1473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          430                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37606                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              430                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          675                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            675                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              101                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22631                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12008                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1316                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7937                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1370                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1370                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12008                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       940416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       940416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  940416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13378                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11185038                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29027462                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17335                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4114                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23394                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                945                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2108                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2108                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17335                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7476                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49571                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57047                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       164864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1258432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1423296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10292                       # Total snoops (count)
system.l2bus.snoopTraffic                       84352                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29733                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014798                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120747                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29293     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      440      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29733                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20238000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18719740                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3093600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1099247200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       242203                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           242203                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       242203                       # number of overall hits
system.cpu.icache.overall_hits::total          242203                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3262                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3262                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3262                       # number of overall misses
system.cpu.icache.overall_misses::total          3262                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164869600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164869600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164869600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164869600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       245465                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       245465                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       245465                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       245465                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013289                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013289                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013289                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013289                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50542.489270                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50542.489270                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50542.489270                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50542.489270                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          684                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          684                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          684                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          684                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2578                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2578                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2578                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2578                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131607600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131607600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131607600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131607600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010503                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010503                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010503                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010503                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51050.271528                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51050.271528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51050.271528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51050.271528                       # average overall mshr miss latency
system.cpu.icache.replacements                   2322                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       242203                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          242203                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3262                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3262                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164869600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164869600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       245465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       245465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013289                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013289                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50542.489270                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50542.489270                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          684                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          684                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131607600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131607600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51050.271528                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51050.271528                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.494781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              204507                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2322                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.073643                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.494781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990214                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            493508                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           493508                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       675877                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           675877                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       675877                       # number of overall hits
system.cpu.dcache.overall_hits::total          675877                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34441                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34441                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34441                       # number of overall misses
system.cpu.dcache.overall_misses::total         34441                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1678041600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1678041600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1678041600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1678041600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       710318                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       710318                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       710318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       710318                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048487                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048487                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048487                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48722.208995                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48722.208995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48722.208995                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48722.208995                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29517                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               737                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.050204                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1741                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2798                       # number of writebacks
system.cpu.dcache.writebacks::total              2798                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21984                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21984                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21984                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21984                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4408                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16865                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575516800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575516800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575516800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    249322002                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824838802                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017537                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017537                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023743                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46200.272939                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46200.272939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46200.272939                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56561.252722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48908.319122                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15841                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       503345                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          503345                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1570925200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1570925200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       535638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       535638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060289                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060289                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48645.997585                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48645.997585                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21944                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    471963200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    471963200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45604.715431                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45604.715431                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       172532                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         172532                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    107116400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    107116400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       174680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174680                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012297                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012297                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49867.970205                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49867.970205                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103553600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103553600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49124.098672                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49124.098672                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4408                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4408                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    249322002                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    249322002                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56561.252722                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56561.252722                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.579740                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              635192                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15841                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.097974                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   742.162815                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   233.416924                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.724768                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.227946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952715                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          259                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          765                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.252930                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.747070                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1437501                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1437501                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             772                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4858                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          960                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6590                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            772                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4858                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          960                       # number of overall hits
system.l2cache.overall_hits::total               6590                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1804                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7599                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3448                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12851                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1804                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7599                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3448                       # number of overall misses
system.l2cache.overall_misses::total            12851                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122006000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519486800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238781563                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    880274363                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122006000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519486800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238781563                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    880274363                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2576                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12457                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4408                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19441                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2576                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12457                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4408                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19441                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.700311                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.610018                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.782214                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.661026                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.700311                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.610018                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.782214                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.661026                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67630.820399                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68362.521384                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69252.193445                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68498.510855                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67630.820399                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68362.521384                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69252.193445                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68498.510855                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    7                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1316                       # number of writebacks
system.l2cache.writebacks::total                 1316                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           21                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             30                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           21                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            30                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1804                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7590                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3427                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12821                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1804                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7590                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3427                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          557                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13378                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107574000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458512400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210567984                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    776654384                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107574000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458512400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210567984                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33403065                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    810057449                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.700311                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.609296                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.777450                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.659483                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.700311                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.609296                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.777450                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688133                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59630.820399                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60410.065876                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61443.823753                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60576.740036                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59630.820399                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60410.065876                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61443.823753                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59969.596050                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60551.461280                       # average overall mshr miss latency
system.l2cache.replacements                      9345                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2798                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2798                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2798                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2798                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          338                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          338                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          557                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          557                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33403065                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33403065                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59969.596050                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59969.596050                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          735                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              735                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1373                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1373                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94776000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94776000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2108                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2108                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.651328                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.651328                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69028.404953                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69028.404953                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1370                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1370                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83783600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83783600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.649905                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.649905                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61155.912409                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61155.912409                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          772                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4123                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          960                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5855                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1804                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6226                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3448                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11478                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122006000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424710800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238781563                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    785498363                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2576                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10349                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4408                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17333                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.700311                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.601604                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.782214                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.662205                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67630.820399                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68215.676197                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69252.193445                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68435.124848                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           27                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1804                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6220                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3427                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11451                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107574000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374728800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210567984                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    692870784                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.700311                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.601024                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.777450                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660647                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59630.820399                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60245.787781                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61443.823753                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60507.447734                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3705.315793                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25419                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9345                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.720064                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.235430                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   288.890352                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2366.387958                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   906.274692                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   129.527362                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003475                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.070530                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.577731                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221258                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031623                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904618                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1250                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2846                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          153                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1068                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          771                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1990                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.305176                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.694824                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314209                       # Number of tag accesses
system.l2cache.tags.data_accesses              314209                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1099247200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          485760                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              856192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84224                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84224                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1804                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7590                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3427                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          557                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13378                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1316                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1316                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          105031880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          441902422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    199525639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32429466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              778889407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     105031880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         105031880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        76619708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              76619708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        76619708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         105031880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         441902422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    199525639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32429466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             855509116                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3941111600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 379812                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403764                       # Number of bytes of host memory used
host_op_rate                                   623339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    38.72                       # Real time elapsed on the host
host_tick_rate                               73397667                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14705821                       # Number of instructions simulated
sim_ops                                      24134885                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002842                       # Number of seconds simulated
sim_ticks                                  2841864400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               788792                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1668                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            788762                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             788085                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          788792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              707                       # Number of indirect misses.
system.cpu.branchPred.lookups                  788905                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      60                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  46411710                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12599954                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1668                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     788326                       # Number of branches committed
system.cpu.commit.bw_lim_events               3929640                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12492                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             12593970                       # Number of instructions committed
system.cpu.commit.committedOps               20468122                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7099399                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.883078                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.372155                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         6084      0.09%      0.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2369007     33.37%     33.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3449      0.05%     33.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       791219     11.14%     44.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3929640     55.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7099399                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                  20466392                       # Number of committed integer instructions.
system.cpu.commit.loads                       1573504                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1597      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         18106025     88.46%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1573388      7.69%     96.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         786677      3.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20468122                       # Class of committed instruction
system.cpu.commit.refs                        2360253                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    12593970                       # Number of Instructions Simulated
system.cpu.committedOps                      20468122                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.564132                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.564132                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           16                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           15                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           36                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            12                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  4021                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               20500232                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1578261                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5516222                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1668                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3266                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     1576897                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            17                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      786833                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      788905                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1576508                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5524784                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    37                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       12619976                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    3336                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.111040                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1576986                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             788145                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.776295                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7103438                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.887009                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.664188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1581937     22.27%     22.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1673      0.02%     22.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   786576     11.07%     33.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      144      0.00%     33.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4733108     66.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7103438                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       717                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      429                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   1207279600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   1207279600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   1207279600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   1207280000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   1207280000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   1207280000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        26400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        26800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        26400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    236381600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    236381600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    236381200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    236380000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     8189353200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1694                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   788451                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.881889                       # Inst execution rate
system.cpu.iew.exec_refs                      2363736                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     786833                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2838                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1577046                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               786875                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20480614                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1576903                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               186                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20474845                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1668                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    12                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               43                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3542                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          127                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1554                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  47203266                       # num instructions consuming a value
system.cpu.iew.wb_count                      20471671                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.383567                       # average fanout of values written-back
system.cpu.iew.wb_producers                  18105600                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.881442                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20473249                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 39354841                       # number of integer regfile reads
system.cpu.int_regfile_writes                18895997                       # number of integer regfile writes
system.cpu.ipc                               1.772635                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.772635                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1648      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              18109198     88.45%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    1      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  29      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   38      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   80      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   82      0.00%     88.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  38      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 24      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1576749      7.70%     96.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              786771      3.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             211      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             79      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20475031                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     613                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1238                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          566                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1126                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20472770                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48052348                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20471105                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          20491980                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20480593                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20475031                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                86                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        38013                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7103438                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.882411                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.104012                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                4750      0.07%      0.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              802859     11.30%     11.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2358661     33.20%     44.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              793822     11.18%     55.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             3143346     44.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7103438                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.881915                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1576508                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                15                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                4                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1577046                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              786875                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3940746                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          7104661                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3291                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              31487929                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     68                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1579944                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   137                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              89801486                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20493650                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            31532624                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5517782                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    240                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1668                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   409                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    44694                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1141                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         39393205                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       388                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     23650373                       # The number of ROB reads
system.cpu.rob.rob_writes                    40965268                       # The number of ROB writes
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           73                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            146                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            68                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            34                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                34                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      34    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  34                       # Request fanout histogram
system.membus.reqLayer2.occupancy               33606                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              72294                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  73                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            20                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                88                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             73                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           72                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          147                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     219                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                35                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                108                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.009259                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.096225                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      107     99.07%     99.07% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.93%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  108                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               58800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                76386                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               28800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2841864400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1576482                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1576482                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1576482                       # number of overall hits
system.cpu.icache.overall_hits::total         1576482                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           26                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             26                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           26                       # number of overall misses
system.cpu.icache.overall_misses::total            26                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1340400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1340400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1340400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1340400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1576508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1576508                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1576508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1576508                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51553.846154                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51553.846154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51553.846154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51553.846154                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           24                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           24                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1277600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1277600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1277600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1277600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53233.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53233.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53233.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53233.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1576482                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1576482                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           26                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            26                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1340400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1340400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1576508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1576508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51553.846154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51553.846154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           24                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1277600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1277600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53233.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53233.333333                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 275                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                24                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.458333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3153040                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3153040                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2363531                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2363531                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2363531                       # number of overall hits
system.cpu.dcache.overall_hits::total         2363531                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           63                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             63                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           63                       # number of overall misses
system.cpu.dcache.overall_misses::total            63                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1847200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1847200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1847200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1847200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2363594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2363594                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2363594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2363594                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000027                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000027                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29320.634921                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29320.634921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29320.634921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29320.634921                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           38                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 6                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.dcache.writebacks::total                16                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           29                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           15                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       966800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       966800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       966800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       773986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1740786                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000014                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000014                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28435.294118                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28435.294118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28435.294118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51599.066667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35526.244898                       # average overall mshr miss latency
system.cpu.dcache.replacements                     49                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1576782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1576782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           63                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            63                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1847200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1847200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1576845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1576845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29320.634921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29320.634921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       966800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       966800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28435.294118                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28435.294118                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       786749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         786749                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       786749                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       786749                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       773986                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       773986                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51599.066667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 51599.066667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1282                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                49                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.163265                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   763.667034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   260.332966                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.745769                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.254231                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          260                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          764                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          260                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          764                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.253906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4727237                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4727237                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               7                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              23                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            9                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  39                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              7                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             23                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            9                       # number of overall hits
system.l2cache.overall_hits::total                 39                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            11                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                34                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           11                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            6                       # number of overall misses
system.l2cache.overall_misses::total               34                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1190000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       732800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       685994                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2608794                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1190000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       732800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       685994                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2608794                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           24                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              73                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           24                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           15                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             73                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.708333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.323529                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.400000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.465753                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.708333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.323529                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.400000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.465753                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        70000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66618.181818                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 114332.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 76729.235294                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        70000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66618.181818                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 114332.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 76729.235294                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           11                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           11                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1054000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       644800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       637994                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2336794                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1054000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       644800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       637994                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2336794                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.708333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.323529                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.400000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.465753                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.708333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.323529                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.400000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.465753                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        62000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58618.181818                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 106332.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 68729.235294                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        62000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58618.181818                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 106332.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 68729.235294                       # average overall mshr miss latency
system.l2cache.replacements                        35                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           16                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           16                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           39                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           11                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1190000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       732800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       685994                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2608794                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           24                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           73                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.708333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.323529                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.400000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.465753                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        70000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66618.181818                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 114332.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 76729.235294                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           11                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1054000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       644800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       637994                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2336794                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.708333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.323529                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.400000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.465753                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        62000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58618.181818                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 106332.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68729.235294                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    120                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   35                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.428571                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    33.665873                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   922.656238                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1894.676021                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1064.001868                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          181                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008219                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.225258                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.462567                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.259766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.044189                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1246                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2850                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1246                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2850                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.304199                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.695801                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1203                       # Number of tag accesses
system.l2cache.tags.data_accesses                1203                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2841864400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               11                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             382847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             247725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       135123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 765695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        382847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            382847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           90082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 90082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           90082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            382847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            247725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       135123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                855776                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 4311575200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3093760                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  5146445                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.08                       # Real time elapsed on the host
host_tick_rate                               72883123                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15725285                       # Number of instructions simulated
sim_ops                                      26159216                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000370                       # Number of seconds simulated
sim_ticks                                   370463600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               211525                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6572                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            206473                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             100738                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          211525                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           110787                       # Number of indirect misses.
system.cpu.branchPred.lookups                  239746                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16647                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4815                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1167876                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   630138                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6624                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     210004                       # Number of branches committed
system.cpu.commit.bw_lim_events                324906                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          141135                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1019464                       # Number of instructions committed
system.cpu.commit.committedOps                2024331                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       847474                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.388664                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.546043                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       145786     17.20%     17.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       149890     17.69%     34.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       105859     12.49%     47.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       121033     14.28%     61.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       324906     38.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       847474                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      80628                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                15707                       # Number of function calls committed.
system.cpu.commit.int_insts                   1959819                       # Number of committed integer instructions.
system.cpu.commit.loads                        263504                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8104      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1513851     74.78%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7576      0.37%     75.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.02%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3279      0.16%     75.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.02%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.01%     75.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12553      0.62%     76.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12672      0.63%     77.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27925      1.38%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.01%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          253090     12.50%     90.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         170006      8.40%     99.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        10414      0.51%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3894      0.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2024331                       # Class of committed instruction
system.cpu.commit.refs                         437404                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1019464                       # Number of Instructions Simulated
system.cpu.committedOps                       2024331                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.908476                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.908476                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           90                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          212                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          379                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            29                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 56443                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2216109                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   204010                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    611562                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6660                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  8316                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      276496                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           122                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      178866                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                      239746                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    178070                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        682181                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   901                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1126611                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           324                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   13320                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.258861                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             197747                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             117385                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.216434                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             886991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.527302                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.798582                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   254372     28.68%     28.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    62313      7.03%     35.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30225      3.41%     39.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    41393      4.67%     43.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   498688     56.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               886991                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    134071                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70624                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    105540000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    105540000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    105540000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    105540000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    105540000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    105540000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1594400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1594400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       374000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       374000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       373600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       373600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5482400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5343200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5208800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5484800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     46063200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     46032400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     46056800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     46047600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      843643200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           39168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 8444                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   217267                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.274253                       # Inst execution rate
system.cpu.iew.exec_refs                       455132                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     178660                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   39751                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                285274                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                291                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                46                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               186351                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2165456                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                276472                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             13054                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2106320                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     49                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6660                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    95                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            21308                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           86                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        21772                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12451                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7421                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1023                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2366310                       # num instructions consuming a value
system.cpu.iew.wb_count                       2102246                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.622235                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1472401                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.269854                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2103739                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3140859                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1638340                       # number of integer regfile writes
system.cpu.ipc                               1.100744                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.100744                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             10266      0.48%      0.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1583098     74.70%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7579      0.36%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   393      0.02%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3388      0.16%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 350      0.02%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  185      0.01%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                12716      0.60%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12741      0.60%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               27949      1.32%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                207      0.01%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               269291     12.71%     90.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              176161      8.31%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10813      0.51%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4234      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2119371                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   81857                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              163775                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        81472                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              84078                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2027248                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4966825                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2020774                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2222555                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2165022                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2119371                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 434                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          141135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4864                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            240                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       187818                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        886991                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.389394                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.449096                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              149121     16.81%     16.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              102736     11.58%     28.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              164505     18.55%     46.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              194891     21.97%     68.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              275738     31.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          886991                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.288345                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      178125                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           104                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9424                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5769                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               285274                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              186351                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  905809                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           926159                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   43648                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2261875                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1965                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   209496                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    555                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   206                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5622097                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2200886                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2437591                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    613673                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4973                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   6660                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  9654                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   175740                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            135917                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          3295176                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3860                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                221                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     10418                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            239                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      2688034                       # The number of ROB reads
system.cpu.rob.rob_writes                     4370779                       # The number of ROB writes
system.cpu.timesIdled                             497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1387                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           68                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2770                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               68                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           17                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             17                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          697                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1422                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                634                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           49                       # Transaction distribution
system.membus.trans_dist::CleanEvict              648                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           634                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        49536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        49536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               725                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     725    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 725                       # Request fanout histogram
system.membus.reqLayer2.occupancy              648448                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1558652                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1274                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           215                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1910                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 22                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                110                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               110                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1275                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2592                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1562                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4154                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        55232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        43904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    99136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               764                       # Total snoops (count)
system.l2bus.snoopTraffic                        3200                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2149                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.036761                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.188219                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2070     96.32%     96.32% # Request fanout histogram
system.l2bus.snoop_fanout::1                       79      3.68%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2149                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              624799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1262332                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1037199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       370463600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       177060                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           177060                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       177060                       # number of overall hits
system.cpu.icache.overall_hits::total          177060                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1010                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1010                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1010                       # number of overall misses
system.cpu.icache.overall_misses::total          1010                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40190799                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40190799                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40190799                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40190799                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       178070                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       178070                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       178070                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       178070                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005672                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005672                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005672                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005672                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39792.870297                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39792.870297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39792.870297                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39792.870297                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          145                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          145                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          145                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          145                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          865                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          865                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          865                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          865                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32767599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32767599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32767599                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32767599                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004858                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004858                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004858                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004858                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37881.617341                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37881.617341                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37881.617341                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37881.617341                       # average overall mshr miss latency
system.cpu.icache.replacements                    864                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       177060                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          177060                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1010                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1010                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40190799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40190799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       178070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       178070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005672                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39792.870297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39792.870297                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          145                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          865                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          865                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32767599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32767599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004858                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004858                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37881.617341                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37881.617341                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1794429                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1120                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1602.168750                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            357004                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           357004                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       428380                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           428380                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       428380                       # number of overall hits
system.cpu.dcache.overall_hits::total          428380                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          782                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            782                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          782                       # number of overall misses
system.cpu.dcache.overall_misses::total           782                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33375200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33375200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33375200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33375200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       429162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       429162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       429162                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       429162                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001822                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001822                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001822                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001822                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42679.283887                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42679.283887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42679.283887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42679.283887                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.200000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                54                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          166                       # number of writebacks
system.cpu.dcache.writebacks::total               166                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          329                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          329                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          329                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          453                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           68                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     19504000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     19504000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     19504000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3738332                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23242332                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001056                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001056                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001056                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001214                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43055.187638                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43055.187638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43055.187638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54975.470588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44611.001919                       # average overall mshr miss latency
system.cpu.dcache.replacements                    520                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       254385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          254385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          671                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           671                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26534800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26534800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       255056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       255056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39545.156483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39545.156483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          329                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12752400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12752400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001341                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001341                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37287.719298                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37287.719298                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       173995                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         173995                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6840400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6840400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       174106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000638                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000638                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61625.225225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61625.225225                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          111                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          111                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6751600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6751600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000638                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000638                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60825.225225                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60825.225225                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           68                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           68                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3738332                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3738332                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54975.470588                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54975.470588                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2848749                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1544                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1845.044689                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   802.276272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   221.723728                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.783473                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.216527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          183                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          841                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          481                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.178711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.821289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            858844                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           858844                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             452                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             202                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 670                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            452                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            202                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           16                       # number of overall hits
system.l2cache.overall_hits::total                670                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           412                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           250                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               714                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          412                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          250                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           52                       # number of overall misses
system.l2cache.overall_misses::total              714                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27922800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     17234800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3563149                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     48720749                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27922800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     17234800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3563149                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     48720749                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          864                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          452                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           68                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1384                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          864                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          452                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           68                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1384                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.476852                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.553097                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.764706                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.515896                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.476852                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.553097                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.764706                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.515896                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67773.786408                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68939.200000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68522.096154                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68236.343137                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67773.786408                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68939.200000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68522.096154                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68236.343137                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             49                       # number of writebacks
system.l2cache.writebacks::total                   49                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          412                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          249                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          713                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          249                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           52                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          726                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24634800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     15186400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3147149                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     42968349                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24634800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     15186400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3147149                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       761185                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     43729534                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.476852                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.550885                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.764706                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.515173                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.476852                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.550885                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.764706                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.524566                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59793.203883                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60989.558233                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60522.096154                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60264.164095                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59793.203883                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60989.558233                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60522.096154                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58552.692308                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60233.517906                       # average overall mshr miss latency
system.l2cache.replacements                       741                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          166                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          166                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          166                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          166                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           24                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           13                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           13                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       761185                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       761185                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58552.692308                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58552.692308                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           19                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               19                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           91                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             91                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      6447200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      6447200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          110                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.827273                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.827273                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70848.351648                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70848.351648                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           91                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           91                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      5719200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      5719200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.827273                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.827273                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62848.351648                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62848.351648                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          452                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          183                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          651                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          412                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          159                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          623                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27922800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10787600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3563149                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42273549                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          864                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          342                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           68                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1274                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.476852                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.464912                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.764706                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.489011                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67773.786408                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67846.540881                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68522.096154                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67854.813804                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          412                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          158                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          622                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24634800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9467200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3147149                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37249149                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.476852                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.461988                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.764706                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.488226                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59793.203883                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59918.987342                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60522.096154                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59886.091640                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15139                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4837                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.129833                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.915972                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1115.557294                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1814.838383                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   952.070925                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   172.617425                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009989                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272353                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.443076                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.232439                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.042143                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1032                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3064                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           54                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          963                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2392                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.251953                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                22821                       # Number of tag accesses
system.l2cache.tags.data_accesses               22821                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    370463600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           15936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               46400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26304                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26304                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3136                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3136                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              411                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              249                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           52                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  725                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            49                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  49                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           71002927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           43016372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      8983339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      2245835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              125248472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      71002927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          71002927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         8465069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               8465069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         8465069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          71002927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          43016372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      8983339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      2245835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             133713542                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
