# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 880 0.000128 512 200 920 118784 7.74378 3.51248 82.7788 104.607 198.838 198.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1720 0.001024 512 230 440 18112 0.362496 3.59606 15.2928 19.3094 19.3571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 320 0.000512 1024 95 430 5120 5.37712 1.66829 3.03158 52.4299 62.656 62.7836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 990 0.000128 2048 270 1050 116736 23.8737 14.3696 294.88 419.065 752.323 752.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 380 0.001024 512 125 500 4096 1.12771 0.387232 1.316 25.686 28.6427 28.7573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 800 3.2e-05 2048 240 1580 417792 137.901 55.9748 1588.28 1675.28 3457.66 3457.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1910 6.4e-05 512 310 1180 288768 11.9172 6.71738 207.801 209.58 436.175 436.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1750 0.001024 1024 410 530 17088 0.69632 8.21014 42.8524 51.8013 51.8622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 3.2e-05 1024 185 1120 270336 112.015 26.8308 395.401 835.134 1369.63 1369.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 0.000128 4096 110 3010 145920 28.4434 1630.59 838.061 2497.15 2497.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 880 0.000128 512 200 920 117504 7.70154 3.51027 93.7927 103.757 208.981 209.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1720 0.001024 512 230 440 18144 0.360448 4.16346 14.7988 19.3812 19.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 320 0.000512 1024 95 430 4608 5.28157 1.61168 3.16563 51.2441 61.4573 61.5813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 990 0.000128 2048 270 1050 116928 23.9123 14.3913 336.558 418.948 793.943 794.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 380 0.001024 512 125 500 3456 1.12077 0.380576 1.32656 25.3895 28.3443 28.4624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 800 3.2e-05 2048 240 1580 417024 137.988 56.1455 1811.99 1674.72 3681.04 3681.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1910 6.4e-05 512 310 1180 288000 11.9624 6.72768 247.604 209.85 476.301 476.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1750 0.001024 1024 410 530 17064 0.69632 9.4463 42.5131 52.6995 52.7616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 3.2e-05 1024 185 1120 267264 111.507 26.5963 452.458 828.309 1419.11 1419.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 0.000128 4096 110 3010 145944 28.4372 1878.32 838.296 2745.1 2745.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 880 0.000128 512 200 920 120320 7.68678 3.51642 99.9001 104.964 216.266 216.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1720 0.001024 512 230 440 18080 0.362496 4.32765 14.912 19.662 19.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 320 0.000512 1024 95 430 5120 5.29837 1.63037 3.64586 51.7723 62.5033 62.6401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 990 0.000128 2048 270 1050 116480 23.9203 14.3587 349.146 419.138 806.699 806.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 380 0.001024 512 125 500 3840 1.12285 0.383008 1.50995 25.5196 28.665 28.7884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 800 3.2e-05 2048 240 1580 417280 137.687 56.0681 1892.26 1675.44 3761.65 3761.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1910 6.4e-05 512 310 1180 288000 11.9397 6.72115 258.621 209.601 487.048 487.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1750 0.001024 1024 410 530 17120 0.700416 9.956 42.428 53.1273 53.1963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 3.2e-05 1024 185 1120 276480 111.293 26.9261 486.872 838.589 1463.93 1464.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 0.000128 4096 110 3010 145920 28.4332 1951.65 838.194 2818.32 2818.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 880 0.000128 512 200 920 116736 7.65475 3.4976 90.4743 103.331 205.157 205.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1720 0.001024 512 230 440 18048 0.382496 4.0239 14.6888 19.1395 19.1898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 320 0.000512 1024 95 430 4608 5.33171 1.63738 3.12003 51.8284 62.0732 62.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 990 0.000128 2048 270 1050 116736 23.8073 14.3499 326.88 418.801 783.97 784.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 380 0.001024 512 125 500 3840 1.1312 0.385024 1.41962 25.5486 28.6105 28.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 800 3.2e-05 2048 240 1580 417792 137.254 55.9389 1770.13 1673.97 3637.49 3637.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1910 6.4e-05 512 310 1180 287232 11.9234 7.54045 238.788 209.433 467.842 467.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1750 0.001024 1024 410 530 17088 0.699008 9.25286 41.4372 51.4325 51.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 3.2e-05 1024 185 1120 258048 111.871 26.7165 423.212 824.848 1386.89 1387.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 0.000128 4096 110 3010 145920 28.4365 1812.68 839.861 2681.02 2681.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 880 0.000128 512 200 920 115200 7.77232 3.50819 91.3699 103.36 206.205 206.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1720 0.001024 512 230 440 18100 0.380896 4.0929 13.6852 18.2026 18.2497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 320 0.000512 1024 95 430 4800 5.33789 1.63238 3.2823 51.8492 62.2571 62.3849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 990 0.000128 2048 270 1050 116800 23.9707 14.4055 331.328 419.162 789.002 789.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 380 0.001024 512 125 500 4000 1.12784 0.38336 1.48522 25.5493 28.6764 28.8011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 800 3.2e-05 2048 240 1580 416000 138.04 56.0873 1781.57 1675.36 3651.26 3651.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1910 6.4e-05 512 310 1180 288000 11.9513 6.73178 243.802 209.603 472.243 472.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1750 0.001024 1024 410 530 17100 0.698368 9.4144 42.3999 52.5565 52.6234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 3.2e-05 1024 185 1120 256000 112.6 26.5134 424.641 825.023 1389.03 1389.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 0.000128 4096 110 3010 145900 28.4324 1838.34 838.999 2705.82 2705.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 880 0.000128 512 200 920 118272 7.60621 3.49718 95.1114 103.71 210.118 210.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1720 0.001024 512 230 440 18032 0.380576 4.23085 13.6725 18.3242 18.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 320 0.000512 1024 95 430 3584 5.31373 1.5831 2.67146 50.8324 60.5503 60.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 990 0.000128 2048 270 1050 116480 23.8554 14.3567 339.369 418.933 796.648 796.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 380 0.001024 512 125 500 3584 1.11514 0.375264 1.41427 25.2987 28.3322 28.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 800 3.2e-05 2048 240 1580 415744 137.692 55.9862 1825.95 1674.41 3694.23 3694.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1910 6.4e-05 512 310 1180 288512 11.8837 6.7199 250.572 209.493 478.824 478.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1750 0.001024 1024 410 530 17024 0.69632 9.64813 43.3452 53.7319 53.7944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 3.2e-05 1024 185 1120 258048 112.601 26.5525 440.988 827.793 1408.18 1408.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 0.000128 4096 110 3010 145824 28.4273 1876.17 838.597 2743.24 2743.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 880 0.000128 512 200 920 115200 7.76694 3.50003 93.3343 103.369 208.168 208.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1720 0.001024 512 230 440 18000 0.380928 4.23382 13.6169 18.2746 18.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 320 0.000512 1024 95 430 3840 5.4264 1.63386 2.86656 51.8725 61.9558 62.0833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 990 0.000128 2048 270 1050 116160 23.8555 14.3644 339.626 417.922 795.905 796.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 380 0.001024 512 125 500 3840 1.13712 0.382976 1.50298 25.5581 28.7102 28.8266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 800 3.2e-05 2048 240 1580 414720 137.731 56.2166 1829.34 1670.23 3693.72 3693.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1910 6.4e-05 512 310 1180 286080 11.9664 6.72173 250.143 208.972 477.961 478.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1750 0.001024 1024 410 530 17040 0.698624 9.67142 42.3301 52.7428 52.8092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 3.2e-05 1024 185 1120 261120 111.68 26.5073 448.201 825.665 1412.3 1412.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 0.000128 4096 110 3010 145800 28.4136 1889.12 838.556 2756.14 2756.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 880 0.000128 512 200 920 118784 7.73123 3.51075 92.8256 104.646 208.905 209.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1720 0.001024 512 230 440 18048 0.38288 4.11136 14.8894 19.4258 19.4756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 320 0.000512 1024 95 430 4096 5.47821 1.66803 2.91485 52.5155 62.7312 62.8587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 990 0.000128 2048 270 1050 115712 23.8769 14.3365 326.604 417.848 782.794 782.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 380 0.001024 512 125 500 3072 1.1089 0.370304 1.20806 23.9894 26.8046 26.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 800 3.2e-05 2048 240 1580 413696 137.736 55.8467 1766.43 1669.93 3630.13 3630.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1910 6.4e-05 512 310 1180 286720 11.8998 6.70646 242.597 208.931 470.291 470.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1750 0.001024 1024 410 530 17024 0.697728 9.36368 43.2906 53.3947 53.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 3.2e-05 1024 185 1120 262144 113.29 26.8616 434.435 835.203 1410.03 1410.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 0.000128 4096 110 3010 145792 28.4242 1827.74 837.698 2693.9 2693.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 880 0.000128 512 200 920 116736 7.664 3.49798 91.7696 103.423 206.549 206.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1720 0.001024 512 230 440 17856 0.379488 4.11638 14.631 19.171 19.2203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 320 0.000512 1024 95 430 3072 5.25123 1.56544 2.51645 49.9095 59.3942 59.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 990 0.000128 2048 270 1050 115200 23.8426 14.549 328.576 417.338 784.438 784.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 380 0.001024 512 125 500 3072 1.10803 0.369472 1.28858 25.0955 27.9883 28.0993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 800 3.2e-05 2048 240 1580 411648 137.303 55.7237 1769.23 1666.34 3628.78 3628.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1910 6.4e-05 512 310 1180 285696 11.8781 6.68467 243.027 208.508 470.256 470.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1750 0.001024 1024 410 530 16896 0.692224 9.35395 43.0389 53.1274 53.1873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 3.2e-05 1024 185 1120 245760 114.466 26.4456 410.388 825.214 1376.77 1376.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 0.000128 4096 110 3010 145728 28.4237 1843.86 838.557 2710.89 2710.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 880 0.000128 512 200 920 115200 7.76928 3.50029 98.3568 103.421 213.244 213.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1720 0.001024 512 230 440 18000 0.381472 4.49536 14.6362 19.555 19.6025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 320 0.000512 1024 95 430 3200 5.48691 1.64102 2.76333 51.9769 62.0235 62.1487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 990 0.000128 2048 270 1050 115200 23.9395 14.3677 350.368 417.306 806.114 806.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 380 0.001024 512 125 500 3200 1.16166 0.383872 1.42675 25.6148 28.7176 28.8256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 800 3.2e-05 2048 240 1580 409600 138.122 55.9391 1877.65 1667.31 3739.2 3739.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1910 6.4e-05 512 310 1180 284800 11.9636 6.70707 259.988 208.691 487.506 487.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1750 0.001024 1024 410 530 17000 0.695936 10.1431 42.1377 53.0186 53.0768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 3.2e-05 1024 185 1120 256000 112.62 26.5011 458.549 825.512 1423.42 1423.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 0.000128 4096 110 3010 145800 28.43 1971.78 839.33 2839.58 2839.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 880 0.000128 512 200 920 114688 7.9568 3.51491 110.153 104.738 226.559 226.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1720 0.001024 512 230 440 17920 0.381376 5.21376 13.7566 19.3947 19.4437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 320 0.000512 1024 95 430 0 1.5625 0.004096 49.8972 51.5469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 990 0.000128 2048 270 1050 114688 23.9903 15.9751 410.756 468.113 919.053 867.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 380 0.001024 512 125 500 2048 1.14256 0.374112 1.15555 25.1265 27.932 28.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 800 3.2e-05 2048 240 1580 409600 138.745 55.9292 2205.09 1670.39 4070.34 4070.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1910 6.4e-05 512 310 1180 286720 11.9036 6.70925 307.173 209.037 534.977 535.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1750 0.001024 1024 410 530 16896 0.693504 11.8067 42.1421 54.6858 54.7425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 3.2e-05 1024 185 1120 262144 113.278 26.8206 551.413 835.379 1527.13 1527.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 0.000128 4096 110 3010 145664 28.4202 2301.11 837.652 3167.23 3167.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 880 0.000128 512 200 930 118784 7.72262 3.51376 83.3155 104.675 199.416 199.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1720 0.001024 512 230 450 18144 0.362496 3.58122 15.2141 19.2148 19.2625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 320 0.000512 1024 95 435 5120 5.36531 1.66451 5.13517 52.4371 64.7547 64.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 990 0.000128 2048 270 1050 116736 23.9181 14.3547 552.652 419.355 1010.41 1010.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 380 0.001024 512 125 495 4352 1.11562 0.390656 1.39699 25.6776 28.7068 28.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 800 3.2e-05 2048 240 1575 417792 137.936 56.1233 1753.5 1676.73 3624.48 3624.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1910 6.4e-05 512 310 1185 288768 11.9075 6.71539 213.203 209.755 441.737 441.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1750 0.001024 1024 410 525 17184 0.6952 7.9224 44.1498 52.8112 52.8671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 3.2e-05 1024 185 1125 274432 111.414 26.8186 396.118 835.854 1370.45 1370.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1190 0.000128 4096 110 3015 145952 28.4064 1609.16 838.805 2476.42 2476.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 880 0.000128 512 200 930 119040 7.78797 3.52189 83.8663 105.025 200.399 200.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1720 0.001024 512 230 450 18160 0.362496 3.61478 15.1341 19.1733 19.2212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 320 0.000512 1024 95 435 4480 5.3488 1.62816 4.67805 51.7595 63.5674 63.6928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 990 0.000128 2048 270 1050 116480 24.0301 14.3976 317.603 419.384 775.547 775.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 380 0.001024 512 125 495 3840 1.12045 0.385024 1.25722 25.5171 28.4108 28.5286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 800 3.2e-05 2048 240 1575 417280 138.219 56.2445 1587.61 1676.86 3459.13 3459.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1910 6.4e-05 512 310 1185 288640 11.9597 6.7273 215.625 209.754 444.224 444.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1750 0.001024 1024 410 525 17160 0.713664 8.02611 42.7909 51.5732 51.6213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 3.2e-05 1024 185 1125 276480 111.668 26.9435 404.033 839.295 1382.19 1382.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1190 0.000128 4096 110 3015 145960 28.3994 1618.01 839.103 2485.56 2485.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 880 0.000128 512 200 930 118272 7.71661 3.50454 83.0384 104.348 198.804 198.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1720 0.001024 512 230 450 18144 0.364416 3.60086 13.2241 17.2484 17.2972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 320 0.000512 1024 95 435 4608 5.32765 1.63341 4.80314 51.8544 63.7701 63.9012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 990 0.000128 2048 270 1050 116352 23.8871 14.4879 289.138 418.719 746.366 746.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 380 0.001024 512 125 495 3840 1.12912 0.382976 1.23725 25.5107 28.3881 28.4977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 800 3.2e-05 2048 240 1575 416256 137.891 56.1205 1548.73 1674.06 3416.99 3417.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1910 6.4e-05 512 310 1185 288000 11.9101 6.72509 214.055 209.432 442.286 442.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1750 0.001024 1024 410 525 17136 0.696192 7.99418 41.8488 50.5815 50.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 3.2e-05 1024 185 1125 270336 111.742 26.7508 392.376 833.017 1364.13 1364.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 0.000128 4096 110 3015 145920 28.4077 1614.05 839.58 2482.09 2482.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 880 0.000128 512 200 930 118272 7.80525 3.51523 84.435 104.783 200.732 200.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1720 0.001024 512 230 450 18144 0.36352 3.70224 15.0671 19.1901 19.2391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 320 0.000512 1024 95 435 4480 5.36832 1.6407 2.79069 51.9075 61.8645 61.9934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 990 0.000128 2048 270 1050 116480 23.9521 14.4252 298.036 418.392 754.934 755.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 380 0.001024 512 125 495 4032 1.1209 0.385024 1.33213 25.5478 28.5142 28.6311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 800 3.2e-05 2048 240 1575 415744 138.202 56.0217 1589.09 1672.66 3456.15 3456.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1910 6.4e-05 512 310 1185 287616 11.9645 6.73024 218.874 209.248 446.98 447.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1750 0.001024 1024 410 525 17136 0.697568 8.20909 42.7153 51.663 51.7243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 3.2e-05 1024 185 1125 272384 112.316 26.9207 406.178 836.58 1382.23 1382.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 0.000128 4096 110 3015 145936 28.3712 1642.89 838.232 2509.54 2509.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 880 0.000128 512 200 930 118784 7.72259 3.50992 86.071 104.699 202.197 202.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1720 0.001024 512 230 450 18112 0.364416 3.77242 15.0874 19.2856 19.3318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 320 0.000512 1024 95 435 5120 5.37581 1.66733 3.25082 52.4797 62.9291 63.0546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 990 0.000128 2048 270 1050 116736 23.8673 14.3483 304.565 419.446 762.363 762.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 380 0.001024 512 125 495 4096 1.12845 0.390496 1.40989 25.6997 28.7534 28.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 800 3.2e-05 2048 240 1575 417792 137.696 55.9742 1627.4 1676.83 3498.09 3498.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1910 6.4e-05 512 310 1185 288768 11.9022 6.71696 214.591 209.78 443.146 443.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1750 0.001024 1024 410 525 17152 0.697376 8.44461 42.6005 51.7838 51.8475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 3.2e-05 1024 185 1125 270336 111.963 26.8186 408.542 836.033 1383.6 1383.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 0.000128 4096 110 3015 145920 28.4045 1665.29 838.92 2532.66 2532.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 880 0.000128 512 200 930 117504 7.70243 3.50864 97.4332 103.829 212.671 212.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1720 0.001024 512 230 450 18072 0.362272 4.35581 14.9586 19.7341 19.7816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 320 0.000512 1024 95 435 3456 5.3856 1.61094 2.61683 51.283 61.0494 61.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 990 0.000128 2048 270 1050 116352 23.9775 14.365 343.673 419.24 801.385 801.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 380 0.001024 512 125 495 3456 1.12003 0.37888 1.37946 25.4042 28.4105 28.5245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 800 3.2e-05 2048 240 1575 417024 137.873 56.0824 1842.48 1675.92 3712.55 3712.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1910 6.4e-05 512 310 1185 288000 11.9528 6.72784 253.672 209.666 482.174 482.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1750 0.001024 1024 410 525 17136 0.69648 9.6809 42.4302 52.8506 52.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 3.2e-05 1024 185 1125 267264 111.418 26.598 462.23 828.938 1429.42 1429.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 0.000128 4096 110 3015 145872 28.3331 1899.36 838.517 2766.26 2766.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 880 0.000128 512 200 930 117760 7.83773 3.51718 95.4371 104.981 211.971 212.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1720 0.001024 512 230 450 18080 0.381376 4.25494 15.1729 19.85 19.8988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 320 0.000512 1024 95 435 3840 5.39728 1.63021 2.84861 51.7781 61.814 61.9436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 990 0.000128 2048 270 1050 116480 23.9184 14.474 335.781 419.209 793.517 793.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 380 0.001024 512 125 495 3840 1.12211 0.382272 1.49501 25.5245 28.6504 28.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 800 3.2e-05 2048 240 1575 417280 137.638 56.0499 1802.13 1675.71 3671.72 3671.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1910 6.4e-05 512 310 1185 288000 11.9264 6.72358 247.335 209.643 475.791 475.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1750 0.001024 1024 410 525 17120 0.699904 9.52115 43.5874 53.8518 53.9136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 3.2e-05 1024 185 1125 276480 111.241 26.9198 467.443 838.08 1443.92 1444.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 0.000128 4096 110 3015 145920 28.4008 1850.75 838.386 2717.58 2717.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 880 0.000128 512 200 930 116736 7.65309 3.49197 100.156 103.28 214.775 214.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1720 0.001024 512 230 450 18048 0.380928 4.54656 13.7646 18.7366 18.7849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 320 0.000512 1024 95 435 4608 5.32912 1.63798 3.55491 51.7969 62.4713 62.5971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 990 0.000128 2048 270 1050 115968 23.8572 14.4735 356.591 418.546 813.598 813.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 380 0.001024 512 125 495 3840 1.13046 0.381824 1.4967 25.5332 28.6724 28.7856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 800 3.2e-05 2048 240 1575 414720 137.436 55.9441 1908.7 1672.98 3775.26 3775.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1910 6.4e-05 512 310 1185 287232 11.9071 6.71853 263.24 209.302 491.321 491.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1750 0.001024 1024 410 525 17088 0.695968 10.0937 42.2842 53.1165 53.1782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 3.2e-05 1024 185 1125 258048 111.757 26.4339 465.01 824.346 1427.8 1428.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 0.000128 4096 110 3015 145824 28.3812 1963.92 842.273 2834.62 2834.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 880 0.000128 512 200 930 115200 7.77648 3.5065 99.2872 103.339 214.105 214.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1720 0.001024 512 230 450 18100 0.38304 4.52141 14.8562 19.8017 19.8533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 320 0.000512 1024 95 435 3200 5.47603 1.63315 2.50285 51.8339 61.6034 61.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 990 0.000128 2048 270 1050 116000 24.0429 14.4418 353.837 419.06 811.515 811.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 380 0.001024 512 125 495 4000 1.1281 0.384736 1.54074 25.5494 28.7329 28.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 800 3.2e-05 2048 240 1575 416000 137.831 56.105 1896.35 1674.97 3765.46 3765.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1910 6.4e-05 512 310 1185 288000 11.942 6.73552 262.846 209.559 491.239 491.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1750 0.001024 1024 410 525 17100 0.694176 10.0594 42.3551 53.1509 53.2152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 3.2e-05 1024 185 1125 256000 112.528 26.5184 456.631 825.512 1421.44 1421.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 0.000128 4096 110 3015 145900 28.4015 1954.83 838.872 2822.16 2822.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 880 0.000128 512 200 930 114688 7.82461 3.49808 97.5175 103.611 212.648 212.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1720 0.001024 512 230 450 18032 0.382496 4.56499 14.8344 19.8243 19.8735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 320 0.000512 1024 95 435 3584 5.31549 1.58326 2.77427 50.7809 60.6071 60.7416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 990 0.000128 2048 270 1050 116480 23.8493 14.3933 357.967 418.542 814.889 815.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 380 0.001024 512 125 495 3584 1.11645 0.376832 1.4601 25.288 28.3712 28.4912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 800 3.2e-05 2048 240 1575 415744 137.527 55.9811 1912.11 1672.87 3778.68 3778.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1910 6.4e-05 512 310 1185 286720 11.942 6.74611 262.64 209.285 490.777 490.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1750 0.001024 1024 410 525 17024 0.694016 10.0818 42.2502 53.0688 53.1358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 3.2e-05 1024 185 1125 258048 112.574 26.5444 464.487 827.078 1430.94 1431.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 0.000128 4096 110 3015 145824 28.3826 1969 837.939 2835.37 2835.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 880 0.000128 512 200 930 115200 7.76074 3.4961 97.043 103.274 211.772 211.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1720 0.001024 512 230 450 18000 0.380928 4.46874 13.7486 18.6413 18.6898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 320 0.000512 1024 95 435 3840 5.42595 1.6343 2.96634 51.8214 62.0027 62.1343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 990 0.000128 2048 270 1050 115200 23.9612 14.3572 347.019 417.525 802.994 803.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 380 0.001024 512 125 495 3840 1.13885 0.384832 1.5689 25.5508 28.7748 28.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 800 3.2e-05 2048 240 1575 414720 137.642 56.0881 1872.15 1668.85 3734.92 3735.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1910 6.4e-05 512 310 1185 286080 11.9491 6.71696 257.287 208.772 484.884 485.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1750 0.001024 1024 410 525 17040 0.694272 9.93446 43.2193 53.8899 53.9587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 3.2e-05 1024 185 1125 261120 111.571 26.5053 462.095 824.263 1424.68 1424.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 0.000128 4096 110 3015 145800 28.383 1943.74 839.558 2811.73 2811.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 880 0.000128 512 200 930 118784 7.73565 3.51434 96.4137 104.667 212.524 212.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1720 0.001024 512 230 450 18048 0.382432 4.29693 15.0281 19.7509 19.7994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 320 0.000512 1024 95 435 4096 5.47408 1.67571 3.02205 52.5268 62.8559 62.9874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 990 0.000128 2048 270 1050 115712 23.8659 14.334 334.197 417.959 790.488 790.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 380 0.001024 512 125 495 3072 1.10464 0.370336 1.31162 23.9925 26.9076 27.0193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 800 3.2e-05 2048 240 1575 413696 137.612 55.8947 1790.17 1670.32 3654.19 3654.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1910 6.4e-05 512 310 1185 286720 11.9 6.70963 246.839 208.982 474.584 474.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1750 0.001024 1024 410 525 17024 0.69408 9.49248 43.2537 53.4841 53.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 3.2e-05 1024 185 1125 262144 113.277 26.8271 443.191 835.471 1419.01 1419.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 0.000128 4096 110 3015 145792 28.3953 1864.52 838.121 2731.08 2731.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 880 0.000128 512 200 930 116736 7.65654 3.49091 105.583 103.407 220.332 220.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1720 0.001024 512 230 450 17856 0.380704 5.04413 14.6596 20.1264 20.1749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 320 0.000512 1024 95 435 3072 5.24486 1.56058 2.8249 49.8997 59.6892 59.8221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 990 0.000128 2048 270 1050 115200 23.8328 14.4118 390.23 417.21 845.813 845.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 380 0.001024 512 125 495 3072 1.11277 0.36864 1.49782 25.0933 28.1997 28.3107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 800 3.2e-05 2048 240 1575 411648 137.273 55.6546 2080.33 1666.18 3939.63 3939.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1910 6.4e-05 512 310 1185 285696 11.8681 6.68672 288.485 208.582 515.778 515.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1750 0.001024 1024 410 525 16896 0.692416 11.0689 43.0653 54.8704 54.9316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 3.2e-05 1024 185 1125 245760 114.411 26.4416 487.635 824.97 1453.7 1453.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 0.000128 4096 110 3015 145728 28.3873 2158.35 838.568 3025.36 3025.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 880 0.000128 512 200 930 115200 7.76893 3.50208 109.163 103.344 223.974 224.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1720 0.001024 512 230 450 18000 0.382112 5.07699 14.7688 20.27 20.3201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 320 0.000512 1024 95 435 3200 5.48838 1.6401 2.98602 51.9455 62.2092 62.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 990 0.000128 2048 270 1050 115200 23.9304 14.3524 390.85 416.949 846.211 846.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 380 0.001024 512 125 495 3200 1.15891 0.387072 1.57094 25.6023 28.8457 28.9549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 800 3.2e-05 2048 240 1575 409600 138.147 55.8408 2071.79 1665.71 3931.68 3931.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1910 6.4e-05 512 310 1185 284800 11.9638 6.70637 290.374 208.434 517.64 517.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1750 0.001024 1024 410 525 17000 0.6944 11.0791 43.2401 55.0551 55.1123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 3.2e-05 1024 185 1125 256000 112.63 26.4991 510.386 824.401 1474.15 1474.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 0.000128 4096 110 3015 145800 28.4021 2184.1 838.263 3050.81 3050.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 880 0.000128 512 200 930 114688 7.96234 3.51642 98.1714 104.842 214.685 214.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1720 0.001024 512 230 450 17920 0.382976 4.57405 13.8982 18.8978 18.9475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 320 0.000512 1024 95 435 0 1.56176 0.004768 49.942 51.5898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 990 0.000128 2048 270 1050 114688 23.9977 15.9782 355.69 468.573 864.457 812.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 380 0.001024 512 125 495 2048 1.14531 0.370688 1.04093 25.1389 27.8222 27.9309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 800 3.2e-05 2048 240 1575 409600 138.696 55.9097 1897.65 1671.98 3764.43 3764.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1910 6.4e-05 512 310 1185 286720 11.9092 6.7064 264.791 209.232 492.798 492.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1750 0.001024 1024 410 525 16896 0.694272 9.98634 42.2625 52.9852 53.0428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 3.2e-05 1024 185 1125 262144 113.263 26.8211 473.309 836.201 1449.84 1450.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 0.000128 4096 110 3015 145664 28.3843 1987.64 838.642 2854.71 2854.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 880 0.000128 512 200 920 117760 7.77664 3.51034 78.2338 104.592 194.31 194.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1720 0.001024 512 230 440 18176 0.362496 3.30867 15.0073 18.7372 18.7863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 320 0.000512 1024 95 440 4096 5.46115 1.66512 4.03792 52.3936 63.7205 63.8548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 990 0.000128 2048 270 1060 116480 23.95 14.4036 531.881 419.013 989.383 989.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 380 0.001024 512 125 500 4096 1.12278 0.388576 1.28877 25.6626 28.5992 28.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 800 3.2e-05 2048 240 1580 414720 138.31 55.9718 1668.12 1675.31 3537.91 3538.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1910 6.4e-05 512 310 1180 288768 11.8881 6.71334 199.198 209.57 427.534 427.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1750 0.001024 1024 410 540 17120 0.69632 7.65549 41.6564 50.0512 50.1083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 3.2e-05 1024 185 1120 270336 111.954 26.8103 367.611 835.582 1342.22 1342.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1190 0.000128 4096 110 3020 145952 28.4312 1513.98 838.127 2380.59 2380.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 880 0.000128 512 200 920 119040 7.76944 3.51914 86.929 105.014 203.423 203.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1720 0.001024 512 230 440 18160 0.364544 3.74989 14.9861 19.1627 19.2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 320 0.000512 1024 95 440 3840 5.40506 1.63021 4.2927 51.7553 63.2373 63.3651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 990 0.000128 2048 270 1060 116480 24.003 14.4329 335.751 419.331 793.651 793.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 380 0.001024 512 125 500 3840 1.12109 0.384704 1.35875 25.5108 28.5035 28.6178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 800 3.2e-05 2048 240 1580 414720 138.434 56.1594 1667.98 1676.6 3539.36 3539.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1910 6.4e-05 512 310 1180 288640 11.9492 6.73104 224.931 209.729 453.499 453.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1750 0.001024 1024 410 540 17080 0.714976 8.67872 42.6019 52.0367 52.0835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 3.2e-05 1024 185 1120 271360 112.164 26.9407 417.083 838.449 1394.88 1395.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1190 0.000128 4096 110 3020 145920 28.4434 1701.66 839.488 2569.63 2569.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 880 0.000128 512 200 920 116736 7.79933 3.51178 82.4268 104.326 198.26 198.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1720 0.001024 512 230 440 18144 0.36256 3.52186 15.1152 19.0576 19.1056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 320 0.000512 1024 95 440 3840 5.40093 1.62874 3.84707 51.7606 62.7919 62.9148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 990 0.000128 2048 270 1060 115968 23.9404 14.353 287.247 418.641 744.315 744.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 380 0.001024 512 125 500 3840 1.12451 0.383168 1.27315 25.5116 28.4241 28.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 800 3.2e-05 2048 240 1580 413184 138.336 56.0446 1528.04 1673.71 3396.32 3396.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1910 6.4e-05 512 310 1180 288000 11.9169 6.72022 209.471 209.39 437.662 437.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1750 0.001024 1024 410 540 17088 0.695552 8.17805 42.5084 51.4228 51.4714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 3.2e-05 1024 185 1120 264192 112.448 26.753 376.895 833.471 1349.81 1349.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 0.000128 4096 110 3020 145920 28.4283 1583.95 838.661 2451.08 2451.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 880 0.000128 512 200 920 118272 7.80042 3.52077 83.535 104.767 199.817 199.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1720 0.001024 512 230 440 18144 0.3624 3.59834 14.9665 18.987 19.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 320 0.000512 1024 95 440 3584 5.45478 1.63725 2.38266 51.9027 61.5338 61.6616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 990 0.000128 2048 270 1060 116032 24.0146 14.6903 293.4 418.361 750.598 750.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 380 0.001024 512 125 500 4032 1.12819 0.386048 1.34454 25.5503 28.5373 28.6597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 800 3.2e-05 2048 240 1580 413952 138.355 56.0681 1553.29 1672.52 3420.43 3420.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1910 6.4e-05 512 310 1180 287616 11.9779 6.72768 213.32 209.245 441.427 441.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1750 0.001024 1024 410 540 17080 0.69648 8.35805 43.5896 52.6874 52.7513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 3.2e-05 1024 185 1120 272384 112.142 26.9906 396.056 838.011 1373.45 1373.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 0.000128 4096 110 3020 145880 28.4273 1604.77 837.862 2471.11 2471.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 880 0.000128 512 200 920 116736 7.84451 3.51037 82.1289 104.708 198.39 198.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1720 0.001024 512 230 440 18112 0.382976 3.5745 14.9772 18.9771 19.0277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 320 0.000512 1024 95 440 4096 5.46573 1.67117 2.68634 52.4861 62.4662 62.5951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 990 0.000128 2048 270 1060 116224 23.927 14.3892 296.529 419.493 754.464 754.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 380 0.001024 512 125 500 4096 1.12874 0.386816 1.40186 25.7032 28.7471 28.8621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 800 3.2e-05 2048 240 1580 413696 138.422 55.991 1570.07 1677.14 3441.81 3441.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1910 6.4e-05 512 310 1180 288768 11.9059 6.71334 206.661 209.801 435.241 435.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1750 0.001024 1024 410 540 17088 0.698048 8.45866 43.535 52.7345 52.7972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 3.2e-05 1024 185 1120 270336 111.903 26.8247 393.208 835.993 1368.17 1368.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 0.000128 4096 110 3020 145920 28.4364 1616.5 839.031 2484.01 2484.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 880 0.000128 512 200 920 115200 7.82202 3.51424 98.3068 103.829 213.665 213.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1720 0.001024 512 230 440 18144 0.381056 4.52016 14.7149 19.6593 19.7059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 320 0.000512 1024 95 440 3456 5.38352 1.61178 2.7064 51.2795 61.1405 61.2639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 990 0.000128 2048 270 1060 116352 23.9698 14.362 364.058 419.324 821.844 821.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 380 0.001024 512 125 500 3456 1.12221 0.379776 1.41597 25.4006 28.4505 28.5654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 800 3.2e-05 2048 240 1580 414720 138.188 56.0824 1931.86 1675.94 3802.27 3802.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1910 6.4e-05 512 310 1180 288000 11.9498 6.72358 265.188 209.666 493.685 493.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1750 0.001024 1024 410 540 17064 0.6944 10.4852 43.2947 54.5172 54.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 3.2e-05 1024 185 1120 258048 112.894 26.6005 467.728 828.91 1436.38 1436.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 0.000128 4096 110 3020 145872 28.4245 1988.61 838.614 2855.7 2855.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 880 0.000128 512 200 920 110592 8.05402 3.48387 72.8514 102.279 186.87 187.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1720 0.001024 512 230 440 18000 0.381312 3.18896 13.1606 16.7744 16.8241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 320 0.000512 1024 95 440 2304 5.32102 1.55683 1.8328 49.8044 58.67 58.8017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 990 0.000128 2048 270 1060 115200 23.8809 14.3892 251.319 417.659 707.377 707.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 380 0.001024 512 125 500 2304 1.12896 0.370944 0.868064 24.0078 26.5052 26.6176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 800 3.2e-05 2048 240 1580 410112 138.255 55.8846 1327.14 1669 3190.48 3190.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1910 6.4e-05 512 310 1180 285696 11.9332 6.70918 183.427 208.823 411.051 411.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1750 0.001024 1024 410 540 16992 0.694624 7.2607 40.8066 48.8061 48.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 3.2e-05 1024 185 1120 239616 114.069 26.2445 302.532 816.954 1260.05 1260.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 0.000128 4096 110 3020 145728 28.4228 1379.7 837.718 2245.89 2245.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 880 0.000128 512 200 920 117760 7.83328 3.51642 99.3126 104.962 215.826 215.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1720 0.001024 512 230 440 18080 0.382976 4.33766 14.9154 19.6807 19.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 320 0.000512 1024 95 440 3840 5.39939 1.628 2.91734 51.768 61.866 61.9937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 990 0.000128 2048 270 1060 116480 23.9046 14.3527 349.582 419.137 807.115 807.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 380 0.001024 512 125 500 3840 1.12381 0.383744 1.51338 25.5236 28.6705 28.7887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 800 3.2e-05 2048 240 1580 414720 137.939 56.0454 1861.89 1675.49 3731.57 3731.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1910 6.4e-05 512 310 1180 288000 11.9365 6.72339 254.881 209.607 483.303 483.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1750 0.001024 1024 410 540 17040 0.694272 10.0291 42.2422 53.0093 53.0738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 3.2e-05 1024 185 1120 266240 112.95 26.921 463.648 837.952 1441.72 1441.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 0.000128 4096 110 3020 145840 28.4175 1924.93 837.952 2791.35 2791.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 880 0.000128 512 200 920 112640 8.0447 3.49184 71.6244 103.281 186.644 186.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1720 0.001024 512 230 440 17920 0.377696 3.06605 14.6883 18.1743 18.2216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 320 0.000512 1024 95 440 2560 5.51232 1.63907 1.95046 51.8667 61.127 61.2536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 990 0.000128 2048 270 1060 115200 23.7331 14.311 242.881 415.838 696.894 697.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 380 0.001024 512 125 500 3840 1.12944 0.385472 1.19146 25.5729 28.4081 28.5253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 800 3.2e-05 2048 240 1580 414720 137.626 56.0181 1298.42 1675.35 3167.59 3167.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1910 6.4e-05 512 310 1180 286720 11.9506 6.71238 177.804 209.626 406.249 406.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1750 0.001024 1024 410 540 16960 0.69456 7.0777 43.0326 50.8474 50.9101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 3.2e-05 1024 185 1120 245760 114.18 26.4734 300.368 824.056 1265.31 1265.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 0.000128 4096 110 3020 145760 28.4207 1338.7 837.629 2204.8 2204.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 880 0.000128 512 200 920 113664 7.81891 3.49702 90.0229 103.345 204.876 205.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1720 0.001024 512 230 440 18048 0.380928 4.02998 14.5774 19.0294 19.0788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 320 0.000512 1024 95 440 3072 5.46464 1.63818 2.51651 51.8346 61.6121 61.7428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 990 0.000128 2048 270 1060 115968 23.8775 14.3385 326.677 418.836 783.859 783.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 380 0.001024 512 125 500 3840 1.13462 0.382784 1.49971 25.5462 28.692 28.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 800 3.2e-05 2048 240 1580 411648 138.329 55.9227 1733.32 1674.15 3601.91 3602.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1910 6.4e-05 512 310 1180 287232 11.9239 6.71539 238.32 209.45 466.569 466.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1750 0.001024 1024 410 540 16992 0.698016 9.45254 42.2315 52.4243 52.4887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 3.2e-05 1024 185 1120 258048 111.793 28.5514 421.648 826.914 1389.16 1389.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 0.000128 4096 110 3020 145824 28.4101 1806.92 838.664 2674.04 2674.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 880 0.000128 512 200 920 110592 8.18646 3.49594 67.8208 103.41 183.107 183.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1720 0.001024 512 230 440 17856 0.377696 2.92842 14.5755 17.9241 17.9717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 320 0.000512 1024 95 440 0 1.56064 0.005152 49.8522 51.4991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 990 0.000128 2048 270 1060 115200 23.8354 15.9728 232.615 466.899 739.54 688.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 380 0.001024 512 125 500 3072 1.1097 0.368288 1.0265 25.0973 27.7278 27.8311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 800 3.2e-05 2048 240 1580 405504 138.758 55.766 1217.63 1666.17 3078.52 3078.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1910 6.4e-05 512 310 1180 285696 11.8624 6.6888 169.162 208.487 396.358 396.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1750 0.001024 1024 410 540 16896 0.691936 6.71533 41.7364 49.1846 49.2414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 3.2e-05 1024 185 1120 245760 114.292 26.5371 288.166 824.941 1254.18 1254.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 0.000128 4096 110 3020 145728 28.4037 1280.35 838.509 2147.31 2147.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 880 0.000128 512 200 920 115200 7.7697 3.50048 94.0796 103.263 208.809 208.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1720 0.001024 512 230 440 18100 0.380992 4.2496 14.6103 19.2844 19.3319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 320 0.000512 1024 95 440 3200 5.46694 1.63021 2.69002 51.8036 61.7409 61.8697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 990 0.000128 2048 270 1060 116000 24.0301 14.4036 342.099 418.774 799.442 799.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 380 0.001024 512 125 500 4000 1.12717 0.384576 1.60432 25.5348 28.7872 28.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 800 3.2e-05 2048 240 1580 412800 138.61 56.1336 1814.24 1673.83 3683.01 3683.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1910 6.4e-05 512 310 1180 288000 11.9415 6.73213 249.43 209.412 477.674 477.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1750 0.001024 1024 410 540 17000 0.69328 9.85491 43.227 53.8188 53.8874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 3.2e-05 1024 185 1120 256000 112.5 26.5124 436.778 824.422 1400.45 1400.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 0.000128 4096 110 3020 145800 28.4201 1878.3 837.812 2744.58 2744.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 880 0.000128 512 200 920 115200 7.93978 3.50208 71.135 103.338 186.109 186.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1720 0.001024 512 230 440 18000 0.380096 3.04989 14.6658 18.138 18.1872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 320 0.000512 1024 95 440 3200 5.49078 1.64211 2.27866 51.9349 61.4953 61.6236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 990 0.000128 2048 270 1060 115200 23.9434 14.3572 240.193 416.915 695.542 695.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 380 0.001024 512 125 500 3200 1.1553 0.394336 1.09693 25.6049 28.3822 28.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 800 3.2e-05 2048 240 1580 409600 138.033 55.8363 1266.48 1665.6 3126.13 3126.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1910 6.4e-05 512 310 1180 284800 11.9709 6.7072 174.119 208.415 401.366 401.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1750 0.001024 1024 410 540 16800 0.690592 6.92368 41.6338 49.2911 49.3536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 3.2e-05 1024 185 1120 256000 112.514 26.5072 308.768 824.329 1272.36 1272.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 0.000128 4096 110 3020 145600 28.4314 1317.38 837.203 2183.06 2183.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 880 0.000128 512 200 920 114688 7.8128 3.49677 114.167 103.689 229.353 229.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1720 0.001024 512 230 440 18032 0.384768 5.44723 14.6108 20.4838 20.5344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 320 0.000512 1024 95 440 1792 5.47325 1.58557 2.23261 50.8201 60.267 60.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 990 0.000128 2048 270 1060 115584 23.9294 14.3872 435.928 418.851 893.229 893.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 380 0.001024 512 125 500 3584 1.11696 0.377792 1.97251 25.302 28.9002 29.0117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 800 3.2e-05 2048 240 1580 412160 138.315 56.0065 2308.75 1674.02 4177.28 4177.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1910 6.4e-05 512 310 1180 286720 11.9444 6.72515 316.703 209.445 544.977 545.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1750 0.001024 1024 410 540 17024 0.694496 12.5747 43.0981 56.4106 56.4727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 3.2e-05 1024 185 1120 258048 112.537 26.5872 561.947 828.143 1529.46 1529.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 0.000128 4096 110 3020 145824 28.4337 2386.2 838.508 3253.18 3253.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 880 0.000128 512 200 920 107520 8.06019 3.46112 75.6488 101.373 188.737 188.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1720 0.001024 512 230 440 17920 0.381312 3.58003 13.274 17.2798 17.3271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 320 0.000512 1024 95 440 0 1.51494 0.00576 48.5244 50.1248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 990 0.000128 2048 270 1060 114688 24.0107 15.8802 281.279 467.725 789.109 739.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 380 0.001024 512 125 500 1792 1.11437 0.360544 0.823872 23.7251 26.1506 26.2552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 800 3.2e-05 2048 240 1580 408576 139.057 55.987 1489.11 1674.52 3358.86 3359.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1910 6.4e-05 512 310 1180 286720 11.9304 6.71539 208.615 209.545 436.963 437.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1750 0.001024 1024 410 540 16800 0.691712 8.09168 41.8406 50.6646 50.7193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 3.2e-05 1024 185 1120 229376 114.231 26.2189 326.034 808.525 1275.25 1275.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 0.000128 4096 110 3020 145600 28.4262 1568.95 838.769 2436.19 2436.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 880 0.000128 512 200 920 115200 7.75965 3.49338 110.965 103.29 225.707 225.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1720 0.001024 512 230 440 18000 0.37888 5.21763 14.549 20.1876 20.2372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 320 0.000512 1024 95 440 3840 5.42192 1.63136 3.73411 51.8316 62.7798 62.9084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 990 0.000128 2048 270 1060 115200 23.9616 14.404 414.532 417.585 870.616 870.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 380 0.001024 512 125 500 3840 1.13872 0.383264 2.03962 25.5521 29.243 29.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 800 3.2e-05 2048 240 1580 410880 138.262 56.0106 2203.24 1668.91 4066.61 4066.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1910 6.4e-05 512 310 1180 286080 11.9583 6.71744 304.268 208.945 532.048 532.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1750 0.001024 1024 410 540 16920 0.690688 11.9688 42.8343 55.5378 55.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 3.2e-05 1024 185 1120 261120 111.54 26.4931 544.864 824.28 1507.41 1507.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 0.000128 4096 110 3020 145800 28.4143 2297.28 837.919 3163.66 3163.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 880 0.000128 512 200 920 115200 7.77312 3.4967 80.2633 103.441 195.17 195.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1720 0.001024 512 230 440 17760 0.378976 3.55904 14.5039 18.4846 18.5332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 320 0.000512 1024 95 440 3840 5.4304 1.6423 2.93421 52.0255 62.1853 62.3106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 990 0.000128 2048 270 1060 115200 23.9256 14.3894 282.904 418.201 739.556 739.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 380 0.001024 512 125 500 3840 1.14352 0.385504 1.43366 25.6418 28.7312 28.8358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 800 3.2e-05 2048 240 1580 407040 139.239 55.9103 1476.68 1670.49 3342.51 3342.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1910 6.4e-05 512 310 1180 284160 11.9899 6.7145 203.619 209.036 431.512 431.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1750 0.001024 1024 410 540 16800 0.688384 8.15648 41.7415 50.6282 50.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 3.2e-05 1024 185 1120 245760 114.371 26.4696 347.087 825.069 1313.24 1313.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 0.000128 4096 110 3020 145680 28.4142 1554.7 838.492 2421.65 2421.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 880 0.000128 512 200 920 114688 7.94765 3.51075 107.2 104.653 223.507 223.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1720 0.001024 512 230 440 18048 0.379712 5.08384 14.797 20.305 20.3551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 320 0.000512 1024 95 440 4096 5.47472 1.67517 3.83933 52.5203 63.6625 63.7926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 990 0.000128 2048 270 1060 115712 23.8859 14.3434 403.621 417.885 859.869 859.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 380 0.001024 512 125 500 3072 1.11299 0.370048 1.53402 23.9866 27.1353 27.2422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 800 3.2e-05 2048 240 1580 409600 138.583 55.9799 2126.25 1670.02 3991.03 3991.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1910 6.4e-05 512 310 1180 286720 11.8872 6.70947 295.201 208.946 522.906 523.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1750 0.001024 1024 410 540 17024 0.693792 11.6163 42.964 55.3172 55.3759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 3.2e-05 1024 185 1120 262144 113.16 26.8268 527.569 835.133 1502.94 1503.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 0.000128 4096 110 3020 145792 28.4124 2232.75 837.768 3098.98 3099.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 880 0.000128 512 200 920 114688 7.968 3.51478 78.0801 104.838 194.597 194.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1720 0.001024 512 230 440 17920 0.382784 3.4345 14.8018 18.6643 18.7116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 320 0.000512 1024 95 440 0 1.56262 0.006144 49.944 51.5949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 990 0.000128 2048 270 1060 114688 23.9925 15.9067 271.265 468.571 779.953 728.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 380 0.001024 512 125 500 2048 1.13869 0.372256 0.87728 25.1388 27.6588 27.7627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 800 3.2e-05 2048 240 1580 409600 138.645 55.9148 1433.77 1672 3300.51 3300.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1910 6.4e-05 512 310 1180 286720 11.9035 6.70778 198.169 209.24 426.177 426.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1750 0.001024 1024 410 540 16896 0.6976 7.93802 43.0285 51.7063 51.7604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 3.2e-05 1024 185 1120 262144 113.232 26.8245 356.632 836.115 1333.04 1333.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 0.000128 4096 110 3020 145664 28.4147 1502.44 838.576 2369.47 2369.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 880 0.000128 512 200 920 110592 8.00032 3.49798 94.0558 103.323 209.078 209.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1720 0.001024 512 230 440 17856 0.382976 4.43181 14.5153 19.3733 19.4212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 320 0.000512 1024 95 440 0 1.56058 0.004832 49.8101 51.4594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 990 0.000128 2048 270 1060 115200 23.8412 15.9063 350.99 466.505 857.468 806.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 380 0.001024 512 125 500 3072 1.11293 0.370464 1.47942 25.0871 28.177 28.2885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 800 3.2e-05 2048 240 1580 405504 138.882 55.7144 1847.58 1664.73 3707.11 3707.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1910 6.4e-05 512 310 1180 285696 11.8696 6.68266 255.142 208.305 482.165 482.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1750 0.001024 1024 410 540 16896 0.692864 10.0627 41.9684 52.7693 52.8282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 3.2e-05 1024 185 1120 245760 114.426 26.4356 432.311 824.361 1397.78 1397.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 0.000128 4096 110 3020 145728 28.4255 1958.71 837.874 2825.05 2825.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 880 0.000128 512 200 920 98304 8.46496 3.44826 64.5132 99.3499 175.971 176.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1720 0.001024 512 230 440 17664 0.380608 3.00646 14.102 17.5327 17.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 320 0.000512 1024 95 440 0 1.57242 0.005248 50.0754 51.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 990 0.000128 2048 270 1060 113664 23.6978 15.9631 244.963 463.231 748.073 696.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 380 0.001024 512 125 500 3072 1.10182 0.374112 1.17808 25.2162 27.9997 28.1047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 800 3.2e-05 2048 240 1580 393216 139.407 55.182 1256.42 1649.04 3100.23 3100.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1910 6.4e-05 512 310 1180 282624 11.7488 6.62566 178.059 206.407 403.002 403.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1750 0.001024 1024 410 540 16512 0.686496 7.11066 40.1384 47.9774 48.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 3.2e-05 1024 185 1120 196608 116.808 25.8194 245.094 791.669 1179.63 1179.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 0.000128 4096 110 3020 145536 28.4064 1358.33 837.921 2224.7 2224.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 880 0.000128 512 200 920 115200 7.77318 3.50285 101.735 103.427 216.633 216.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1720 0.001024 512 230 440 18000 0.380928 4.67437 14.6283 19.7266 19.7768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 320 0.000512 1024 95 440 3200 5.48963 1.64176 3.28586 51.9778 62.5493 62.6796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 990 0.000128 2048 270 1060 115200 23.9401 14.4341 365.473 417.278 821.262 821.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 380 0.001024 512 125 500 3200 1.16358 0.386656 1.5864 25.6123 28.8748 28.9839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 800 3.2e-05 2048 240 1580 409600 138.145 55.8631 1927.54 1667.04 3788.79 3788.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1910 6.4e-05 512 310 1180 284800 11.9676 6.70307 266.906 208.595 494.331 494.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1750 0.001024 1024 410 540 16800 0.689984 10.5853 41.911 53.2307 53.2944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 3.2e-05 1024 185 1120 256000 112.593 26.5122 471.271 827.512 1438.14 1438.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 0.000128 4096 110 3020 145600 28.4344 2005.37 838.079 2871.93 2871.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 880 0.000128 512 200 920 115200 7.7697 3.49594 78.966 103.547 193.978 194.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1720 0.001024 512 230 440 17600 0.3792 3.328 13.4745 17.2274 17.2749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 880 0.000128 512 200 936 118784 7.7168 3.51101 79.1276 104.596 195.148 195.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1720 0.001024 512 230 456 18144 0.36384 3.39725 15.1693 18.9883 19.0373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 320 0.000512 1024 95 432 3584 5.49542 1.66374 3.48566 52.3926 63.1904 63.3207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 990 0.000128 2048 270 1056 116992 23.8918 14.3442 516.367 419.017 973.758 973.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 380 0.001024 512 125 504 3840 1.13078 0.386624 1.24326 25.6634 28.5598 28.6704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 800 3.2e-05 2048 240 1584 412672 138.919 56.1057 1620.87 1675.33 3491.42 3491.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1910 6.4e-05 512 310 1176 288768 11.9004 9.09312 197.091 210.126 428.369 428.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1750 0.001024 1024 410 528 17152 0.69632 7.48934 42.6564 50.8846 50.9433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 3.2e-05 1024 185 1128 266240 112.581 26.8113 359.684 835.164 1334.49 1334.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1190 0.000128 4096 110 3024 145920 28.4513 1498.28 838.134 2364.91 2364.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 880 0.000128 512 200 936 119040 7.7776 3.52454 83.4575 104.94 199.893 200.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1720 0.001024 512 230 456 18120 0.362496 3.61082 15.1634 19.1982 19.2462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 320 0.000512 1024 95 432 3200 5.46362 1.63053 3.20992 51.7144 62.1701 62.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 990 0.000128 2048 270 1056 116800 23.9492 14.373 306.922 419.057 764.437 764.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 380 0.001024 512 125 504 3520 1.12851 0.38464 1.21974 25.5009 28.3616 28.4802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 800 3.2e-05 2048 240 1584 412160 139.359 56.2066 1536.95 1675.5 3408.21 3408.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1910 6.4e-05 512 310 1176 288640 11.9637 6.72586 208.956 209.592 437.397 437.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1750 0.001024 1024 410 528 17160 0.714208 7.9831 42.4389 51.1806 51.2297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 3.2e-05 1024 185 1128 266240 113.226 26.9435 382.488 837.884 1360.8 1361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1190 0.000128 4096 110 3024 145920 28.4238 1579.86 838.978 2447.31 2447.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 880 0.000128 512 200 936 118272 7.71552 3.51187 82.6954 104.256 198.371 198.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1720 0.001024 512 230 456 18096 0.363168 3.62208 15.0757 19.1204 19.1708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 320 0.000512 1024 95 432 3072 5.46662 1.63366 2.02406 51.7257 61.0057 61.1316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 990 0.000128 2048 270 1056 116736 23.8409 14.4159 282.351 418.374 739.11 739.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 380 0.001024 512 125 504 3456 1.1409 0.382976 1.20723 25.502 28.3647 28.4856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 800 3.2e-05 2048 240 1584 411648 138.664 56.0968 1494.78 1672.62 3362.35 3362.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1910 6.4e-05 512 310 1176 288000 11.9012 6.71808 205.455 209.254 433.489 433.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1750 0.001024 1024 410 528 17136 0.694272 7.92003 41.1816 49.8387 49.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 3.2e-05 1024 185 1128 264192 112.422 26.7589 375.795 832.302 1347.52 1347.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 0.000128 4096 110 3024 145920 28.4307 1558.29 838.125 2424.89 2424.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 880 0.000128 512 200 936 116736 8.00797 3.49731 58.827 103.277 173.809 173.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1720 0.001024 512 230 456 18048 0.383296 2.4225 15.5566 18.409 18.4584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 320 0.000512 1024 95 432 3072 5.46752 1.63846 3.23952 51.8024 62.302 62.4308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 990 0.000128 2048 270 1056 116736 23.8312 14.3832 213.685 418.556 670.585 670.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 380 0.001024 512 125 504 3072 1.14768 0.38912 0.804416 25.5406 28.0068 28.1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 800 3.2e-05 2048 240 1584 411648 138.403 55.9032 992.476 1672.97 2859.94 2860.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1910 6.4e-05 512 310 1176 287232 11.9229 6.7137 133.744 209.305 361.842 361.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1750 0.001024 1024 410 528 17088 0.711872 5.15667 43.0797 48.9892 49.0368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 3.2e-05 1024 185 1128 258048 111.739 26.4355 237.586 824.256 1200.26 1200.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1190 0.000128 4096 110 3024 145824 28.418 1003.7 837.991 1870.16 1870.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 880 0.000128 512 200 936 118272 7.79514 3.51642 91.7315 104.798 208.034 208.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1720 0.001024 512 230 456 18088 0.381408 4.19728 15.0881 19.7109 19.7591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 320 0.000512 1024 95 432 3584 5.45581 1.64045 2.51034 51.9179 61.6769 61.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 990 0.000128 2048 270 1056 116480 23.9148 14.3931 324.351 418.449 781.239 781.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 380 0.001024 512 125 504 3584 1.14054 0.383712 1.35626 25.5479 28.5573 28.6684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 800 3.2e-05 2048 240 1584 410368 139.22 56.0706 1721.54 1672.91 3589.93 3590.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1910 6.4e-05 512 310 1176 287616 11.9452 6.72358 238.359 209.281 466.469 466.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1750 0.001024 1024 410 528 17136 0.693856 9.19622 42.1224 52.0553 52.1198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 3.2e-05 1024 185 1128 265216 113.188 26.9208 435.016 836.724 1412.1 1412.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 0.000128 4096 110 3024 145880 28.4321 1808.47 840.767 2677.72 2677.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 880 0.000128 512 200 936 114688 8.08973 3.49747 64.2344 103.588 179.607 179.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1720 0.001024 512 230 456 18032 0.382976 2.69197 15.1996 18.3183 18.3683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 320 0.000512 1024 95 432 1792 5.47488 1.58614 2.1112 50.7646 60.096 60.2193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 990 0.000128 2048 270 1056 116480 23.8543 14.4989 207.887 418.422 664.792 664.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 380 0.001024 512 125 504 2688 1.14042 0.376192 0.82032 25.2892 27.7599 27.8712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 800 3.2e-05 2048 240 1584 408576 139.216 56.0868 1084.35 1672.31 2952.16 2952.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1910 6.4e-05 512 310 1176 286720 11.9568 6.72166 150.149 209.226 378.207 378.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1750 0.001024 1024 410 528 17024 0.68992 5.888 41.7714 48.3942 48.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 3.2e-05 1024 185 1128 258048 112.526 26.545 268.469 826.672 1234.46 1234.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 0.000128 4096 110 3024 145824 28.4255 1135.05 837.72 2001.24 2001.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 880 0.000128 512 200 936 118784 7.72406 3.50944 88.3502 104.625 204.401 204.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1720 0.001024 512 230 456 18112 0.381088 4.04234 13.2159 17.6833 17.7304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 320 0.000512 1024 95 432 3072 5.54394 1.66422 2.25456 52.4451 62.056 62.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 990 0.000128 2048 270 1056 116736 23.8547 14.3585 316.34 419.157 773.837 773.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 380 0.001024 512 125 504 3584 1.1401 0.387072 1.3367 25.6847 28.6772 28.7941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 800 3.2e-05 2048 240 1584 411648 138.836 56.1009 1672.98 1675.63 3543.74 3543.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1910 6.4e-05 512 310 1176 288768 11.8939 6.71619 220.965 209.629 449.362 449.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1750 0.001024 1024 410 528 17088 0.69632 8.98458 41.1923 50.9163 50.9816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 3.2e-05 1024 185 1128 262144 113.261 26.8227 412.816 835.306 1388.45 1388.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 0.000128 4096 110 3024 145856 28.416 1730.29 838.148 2596.9 2596.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 880 0.000128 512 200 936 118784 7.92362 3.50826 64.1716 104.646 180.444 180.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1720 0.001024 512 230 456 18048 0.381216 2.69517 15.1571 18.2774 18.3256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 320 0.000512 1024 95 432 2048 5.61379 1.67165 1.4961 52.515 61.4527 61.5772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 990 0.000128 2048 270 1056 115712 23.8832 14.463 209.755 417.854 666.086 666.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 380 0.001024 512 125 504 2048 1.13536 0.36864 0.698368 23.9863 26.3151 26.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 800 3.2e-05 2048 240 1584 409600 138.546 56.0165 1095.22 1669.93 2959.91 2960.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1910 6.4e-05 512 310 1176 286720 11.9007 6.70435 142.618 208.935 370.31 370.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1750 0.001024 1024 410 528 17024 0.691712 5.99728 41.8503 48.5813 48.6478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 3.2e-05 1024 185 1128 262144 113.182 26.8221 272.121 835.079 1247.45 1247.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 0.000128 4096 110 3024 145792 28.4072 1131.6 837.793 1997.85 1997.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 880 0.000128 512 200 936 117504 7.69203 3.51232 96.8617 103.84 212.099 212.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1720 0.001024 512 230 456 18072 0.382528 4.46874 14.8387 19.7339 19.7812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 320 0.000512 1024 95 432 2304 5.48067 1.61382 1.92838 51.2871 60.4635 60.5873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 990 0.000128 2048 270 1056 116928 23.8938 14.3714 346.491 419.303 804.185 804.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 380 0.001024 512 125 504 2880 1.13258 0.380864 1.28176 25.4057 28.3277 28.4481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 800 3.2e-05 2048 240 1584 412416 138.814 56.222 1837.61 1676.15 3709 3709.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1910 6.4e-05 512 310 1176 288000 11.9366 6.72973 253.108 209.692 481.624 481.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1750 0.001024 1024 410 528 17136 0.69616 9.79968 43.2472 53.7865 53.8501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 3.2e-05 1024 185 1128 258048 112.957 26.6309 451.789 829.205 1420.82 1421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 0.000128 4096 110 3024 145872 28.4208 1915.68 838.854 2783 2783.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 880 0.000128 512 200 936 115200 7.71014 3.48419 72.9726 102.334 186.698 186.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1720 0.001024 512 230 456 18000 0.380928 3.13834 13.6138 17.1773 17.2256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 320 0.000512 1024 95 432 0 1.55693 0.005856 49.7827 51.4299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 990 0.000128 2048 270 1056 116352 23.7732 15.9318 242.131 467.683 749.738 698.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 380 0.001024 512 125 504 2304 1.12499 0.370624 0.832928 24.0137 26.4689 26.5826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 800 3.2e-05 2048 240 1584 410112 138.254 56.0415 1276.18 1669.96 3140.63 3140.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1910 6.4e-05 512 310 1176 285696 11.933 6.70902 175.784 208.944 403.534 403.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1750 0.001024 1024 410 528 16992 0.691232 6.89562 41.6848 49.3171 49.3752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 3.2e-05 1024 185 1128 239616 114.087 26.2519 293.435 816.544 1250.56 1250.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 0.000128 4096 110 3024 145728 28.4268 1336.64 838.208 2203.32 2203.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 880 0.000128 512 200 936 117760 7.83686 3.51642 94.1359 104.978 210.666 210.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1720 0.001024 512 230 456 18080 0.379168 4.24099 15.1082 19.7704 19.8205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 320 0.000512 1024 95 432 2560 5.51274 1.62973 2.07462 51.7805 61.1484 61.2757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 990 0.000128 2048 270 1056 116480 23.9039 14.4639 326.77 419.204 784.475 784.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 380 0.001024 512 125 504 3200 1.13686 0.38096 1.36934 25.5257 28.5437 28.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 800 3.2e-05 2048 240 1584 412160 138.646 56.062 1744.95 1675.72 3615.57 3615.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1910 6.4e-05 512 310 1176 288000 11.929 6.71888 239.776 209.641 468.223 468.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1750 0.001024 1024 410 528 17120 0.69584 9.3561 43.2172 53.3127 53.3758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 3.2e-05 1024 185 1128 266240 113.001 26.9228 441.168 838.067 1419.41 1419.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 0.000128 4096 110 3024 145840 28.4099 1816.46 838.15 2683.06 2683.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 880 0.000128 512 200 936 112640 8.05331 3.49363 69.7717 103.392 184.911 185.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1720 0.001024 512 230 456 17920 0.38096 3.0761 13.9188 17.4185 17.4689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 320 0.000512 1024 95 432 2560 5.50518 1.6425 1.83853 51.9286 61.0704 61.1983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 990 0.000128 2048 270 1056 115200 23.7376 14.3729 233.067 416.263 687.57 687.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 380 0.001024 512 125 504 2560 1.16874 0.38544 0.889024 25.5858 28.1598 28.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 800 3.2e-05 2048 240 1584 409600 139.177 56.0259 1239.72 1677.07 3112.18 3112.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1910 6.4e-05 512 310 1176 286720 11.9789 6.71357 171.012 209.836 399.697 399.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1750 0.001024 1024 410 528 16960 0.691296 6.71539 41.8212 49.2721 49.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 3.2e-05 1024 185 1128 245760 114.247 26.4376 292.815 824.901 1258.64 1258.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 0.000128 4096 110 3024 145760 28.418 1294.49 839.865 2162.82 2162.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 880 0.000128 512 200 936 116736 7.63805 3.49421 113.898 103.357 228.582 228.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1720 0.001024 512 230 456 18048 0.382816 5.47978 13.7604 19.6631 19.7122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 320 0.000512 1024 95 432 3072 5.4608 1.63619 2.87549 51.8418 61.9702 62.0954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 990 0.000128 2048 270 1056 116736 23.7948 14.344 423.078 418.89 880.235 880.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 380 0.001024 512 125 504 3072 1.14717 0.38192 1.54061 25.5455 28.7442 28.8482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 800 3.2e-05 2048 240 1584 411648 138.22 55.9886 2231.86 1674.34 4100.59 4100.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1910 6.4e-05 512 310 1176 287232 11.9056 6.71744 305.75 209.472 534.003 534.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1750 0.001024 1024 410 528 17088 0.69232 11.9211 41.871 54.5277 54.5893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 3.2e-05 1024 185 1128 258048 111.696 26.4413 551.007 824.919 1514.31 1514.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 0.000128 4096 110 3024 145824 28.416 2312.26 838.664 3179.39 3179.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 880 0.000128 512 200 936 116736 7.66118 3.49939 79.204 103.302 193.855 194.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1720 0.001024 512 230 456 17856 0.378208 3.5113 14.7846 18.7157 18.7658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 320 0.000512 1024 95 432 0 1.56054 0.005344 49.8023 51.4475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 990 0.000128 2048 270 1056 115200 23.8433 15.8823 266.617 466.397 772.955 721.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 380 0.001024 512 125 504 1536 1.15507 0.369376 0.808128 25.0843 27.5483 27.6514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 800 3.2e-05 2048 240 1584 405504 138.724 55.6687 1406.35 1664.38 3265.32 3265.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1910 6.4e-05 512 310 1176 285696 11.8631 6.68262 198.013 208.263 424.974 425.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1750 0.001024 1024 410 528 16896 0.690272 7.64733 41.5576 49.9383 49.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 3.2e-05 1024 185 1128 245760 114.337 26.4356 335.482 824.068 1300.57 1300.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 0.000128 4096 110 3024 145728 28.4201 1494.84 837.656 2360.96 2361.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 880 0.000128 512 200 936 115200 7.76016 3.50608 110.522 103.334 225.315 225.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1720 0.001024 512 230 456 18000 0.382368 5.37056 14.7669 20.5658 20.6152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 320 0.000512 1024 95 432 3200 5.47629 1.6343 2.94058 51.8347 62.0396 62.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 990 0.000128 2048 270 1056 116800 23.953 14.4814 414.754 419.058 872.376 872.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 380 0.001024 512 125 504 3200 1.15434 0.384288 1.59939 25.5488 28.8163 28.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 800 3.2e-05 2048 240 1584 409600 139.362 56.1054 2182.01 1674.97 4052.64 4052.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1910 6.4e-05 512 310 1176 288000 11.9396 6.73264 304.074 209.554 532.456 532.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1750 0.001024 1024 410 528 17100 0.695648 11.7487 41.9851 54.4722 54.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 3.2e-05 1024 185 1128 256000 112.447 26.5106 536.197 824.705 1500.1 1500.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 0.000128 4096 110 3024 145800 28.4119 2283.78 838.359 3150.6 3150.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 880 0.000128 512 200 936 115200 7.76762 3.50285 81.5305 103.425 196.419 196.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1720 0.001024 512 230 456 17800 0.38112 3.61763 14.7151 18.7579 18.8071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 320 0.000512 1024 95 432 3200 5.48371 1.64163 2.4385 51.9809 61.6943 61.8235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 990 0.000128 2048 270 1056 115200 23.9373 14.3526 279.143 417.278 734.844 734.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 380 0.001024 512 125 504 3200 1.15728 0.387328 1.15808 25.6165 28.4494 28.5716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 800 3.2e-05 2048 240 1584 403200 139.741 55.7891 1456.98 1667.04 3319.74 3319.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1910 6.4e-05 512 310 1176 284800 11.9607 6.70106 202.732 208.608 430.156 430.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1750 0.001024 1024 410 528 17000 0.694272 7.992 41.7348 50.4649 50.5301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 3.2e-05 1024 185 1128 256000 112.528 26.6813 363.068 825.095 1327.62 1327.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 0.000128 4096 110 3024 145600 28.4158 1548.07 838.048 2414.58 2414.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 880 0.000128 512 200 936 114688 7.81456 3.49798 108.238 103.691 223.432 223.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1720 0.001024 512 230 456 18032 0.3832 5.27904 14.8524 20.5584 20.6069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 320 0.000512 1024 95 432 1792 5.47581 1.58922 2.01328 50.817 60.0465 60.1769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 990 0.000128 2048 270 1056 116480 23.8532 14.4796 405.339 418.979 862.78 862.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 380 0.001024 512 125 504 2688 1.13885 0.376832 1.4687 25.2975 28.4102 28.5159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 800 3.2e-05 2048 240 1584 408576 139.252 56.0081 2133.82 1674 4003.28 4003.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1910 6.4e-05 512 310 1176 286720 11.9436 6.72051 294.798 209.429 523.047 523.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1750 0.001024 1024 410 528 17024 0.692096 11.4737 41.8016 54.0088 54.0713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 3.2e-05 1024 185 1128 258048 112.521 26.5497 527.134 827.498 1493.95 1494.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 0.000128 4096 110 3024 145824 28.4273 2243.75 838.553 3110.78 3110.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 880 0.000128 512 200 936 107520 8.06915 3.46522 74.423 101.3 187.45 187.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1720 0.001024 512 230 456 17920 0.380928 3.52349 13.195 17.1422 17.1911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 320 0.000512 1024 95 432 0 1.5145 0.005696 48.4862 50.0881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 990 0.000128 2048 270 1056 116480 23.8103 15.8421 269.102 467.39 776.364 726.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 380 0.001024 512 125 504 1792 1.1176 0.36176 0.90464 23.7111 26.222 26.3274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 800 3.2e-05 2048 240 1584 408576 139.034 55.9718 1410.62 1673.34 3279.16 3279.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1910 6.4e-05 512 310 1176 286720 11.9408 6.71629 195.361 209.398 423.576 423.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1750 0.001024 1024 410 528 16800 0.687552 7.60675 41.6375 49.9737 50.0324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 3.2e-05 1024 185 1128 229376 114.211 26.2149 311.83 808.627 1261.12 1261.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 0.000128 4096 110 3024 145600 28.4119 1476.01 837.472 2341.94 2341.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 880 0.000128 512 200 936 115200 7.75878 3.49696 104.104 103.291 218.845 218.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1720 0.001024 512 230 456 18000 0.380928 5.08336 14.7948 20.3017 20.3493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 320 0.000512 1024 95 432 1920 5.56851 1.63226 2.09514 51.8314 61.2796 61.4068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 990 0.000128 2048 270 1056 116160 23.8693 14.396 393.378 417.586 849.363 849.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 380 0.001024 512 125 504 2880 1.16662 0.385728 1.51661 25.5531 28.7503 28.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 800 3.2e-05 2048 240 1584 407040 139.517 55.9661 2066.13 1668.97 3930.77 3930.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1910 6.4e-05 512 310 1176 286080 11.9584 6.7137 288.59 208.808 516.228 516.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1750 0.001024 1024 410 528 17040 0.692224 11.1192 41.9591 53.8131 53.8755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 3.2e-05 1024 185 1128 245760 114.504 26.4969 491.297 824.364 1456.9 1457.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 0.000128 4096 110 3024 145800 28.416 2167.74 838.052 3034.26 3034.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 880 0.000128 512 200 936 115200 7.75443 3.49418 75.6057 103.442 190.495 190.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1720 0.001024 512 230 456 17760 0.380672 3.30614 14.7292 18.46 18.5119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 320 0.000512 1024 95 432 0 1.6425 0.00592 51.9776 53.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 990 0.000128 2048 270 1056 115200 23.9401 15.9866 252.942 470.177 763.263 709.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 380 0.001024 512 125 504 1920 1.19165 0.385024 0.952032 25.6428 28.3004 28.4178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 800 3.2e-05 2048 240 1584 407040 139.19 56.0189 1332.06 1670.38 3197.85 3197.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1910 6.4e-05 512 310 1176 284160 11.9892 6.70694 185.002 209.027 412.89 413.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1750 0.001024 1024 410 528 16800 0.689984 7.1697 41.5966 49.4998 49.5575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 3.2e-05 1024 185 1128 245760 114.382 26.479 317.833 825.058 1284 1284.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 0.000128 4096 110 3024 145680 28.4202 1393.28 838.623 2260.37 2260.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 880 0.000128 512 200 936 118784 7.73053 3.51226 103.538 104.673 219.645 219.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1720 0.001024 512 230 456 18048 0.380928 4.9183 15.0077 20.3477 20.3973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 320 0.000512 1024 95 432 2048 5.61392 1.67488 2.15443 52.5291 62.121 62.2512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 990 0.000128 2048 270 1056 115712 23.8785 14.4589 375.149 417.963 831.577 831.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 380 0.001024 512 125 504 2048 1.13258 0.368416 1.03757 23.9921 26.6597 26.7644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 800 3.2e-05 2048 240 1584 409600 138.671 55.9206 1986.62 1670.36 3851.76 3851.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1910 6.4e-05 512 310 1176 286720 11.895 6.70493 273.894 208.987 501.638 501.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1750 0.001024 1024 410 528 17024 0.692224 10.7666 40.9724 52.474 52.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 3.2e-05 1024 185 1128 262144 113.279 26.8247 500.511 835.409 1476.27 1476.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 0.000128 4096 110 3024 145792 28.4188 2071.9 837.999 2938.37 2938.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 880 0.000128 512 200 936 114688 7.96634 3.51437 74.7907 104.837 191.304 191.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1720 0.001024 512 230 456 17920 0.38272 3.30752 15.0378 18.771 18.8191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 320 0.000512 1024 95 432 0 1.56214 0.005088 49.946 51.5927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 990 0.000128 2048 270 1056 114688 23.9875 15.8907 250.04 468.585 758.721 707.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 380 0.001024 512 125 504 2048 1.14195 0.372736 0.979936 25.1372 27.7584 27.8638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 800 3.2e-05 2048 240 1584 409600 138.661 55.8817 1334.5 1672.03 3201.26 3201.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1910 6.4e-05 512 310 1176 286720 11.8976 6.70662 186.116 209.241 414.118 414.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1750 0.001024 1024 410 528 16896 0.692288 7.20912 41.7915 49.7352 49.7895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 3.2e-05 1024 185 1128 262144 113.203 26.8225 336.592 836.128 1312.98 1313.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 0.000128 4096 110 3024 145664 28.4119 1404.19 838.658 2271.31 2271.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 880 0.000128 512 200 925 118784 7.70758 3.50794 86.4377 104.594 202.439 202.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1720 0.001024 512 230 450 18144 0.360448 3.81114 14.9969 19.2292 19.2776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 320 0.000512 1024 95 425 3072 5.53398 1.66288 3.29075 52.3949 63.0388 63.1685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 990 0.000128 2048 270 1050 115712 23.9739 14.5334 575.193 419.016 1032.85 1032.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 380 0.001024 512 125 500 3072 1.14899 0.390528 1.12781 25.6635 28.465 28.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 800 3.2e-05 2048 240 1575 413696 138.227 55.9767 1666.13 1675.34 3535.87 3536.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1910 6.4e-05 512 310 1175 288768 11.8663 6.71779 223.625 209.672 452.037 452.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1750 0.001024 1024 410 525 17184 0.695456 8.43846 43.1635 52.3408 52.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 3.2e-05 1024 185 1125 262144 113.196 26.8167 404.771 835.656 1380.68 1380.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1190 0.000128 4096 110 3025 145920 28.431 1692.73 838.062 2559.27 2559.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 880 0.000128 512 200 925 119040 7.7881 3.52266 80.3207 105.003 196.823 196.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1720 0.001024 512 230 450 18160 0.364544 3.4401 15.102 18.9638 19.0157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 320 0.000512 1024 95 425 2560 5.51578 1.6311 2.46032 51.7471 61.5093 61.6381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 990 0.000128 2048 270 1050 115520 24.1071 14.379 294.146 419.307 752.067 752.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 380 0.001024 512 125 500 2880 1.13818 0.385568 1.04298 25.5086 28.2051 28.3218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 800 3.2e-05 2048 240 1575 413440 138.783 56.3006 1468.14 1676.55 3339.96 3340.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1910 6.4e-05 512 310 1175 288640 11.9608 6.73149 200.407 209.721 428.979 429.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1750 0.001024 1024 410 525 17160 0.692832 7.59027 42.4612 50.8011 50.8515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 3.2e-05 1024 185 1125 261120 114.216 26.9414 361.734 838.325 1341.46 1341.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1190 0.000128 4096 110 3025 145920 28.4257 1521.76 838.684 2388.91 2388.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 880 0.000128 512 200 925 117760 8.12259 3.51642 55.6611 105.041 172.537 172.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1720 0.001024 512 230 450 18080 0.38112 2.2799 15.2714 17.9759 18.0262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 320 0.000512 1024 95 425 2560 5.50688 1.62675 2.44845 51.8076 61.5418 61.6673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 990 0.000128 2048 270 1050 115200 24.1418 14.3604 502.143 419.513 960.29 960.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 380 0.001024 512 125 500 2560 1.14982 0.388896 0.714208 25.5359 27.9165 28.0207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 800 3.2e-05 2048 240 1575 412160 138.834 56.1037 981.03 1676.62 2852.77 2852.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1910 6.4e-05 512 310 1175 288000 11.9387 6.72563 130.271 209.81 358.903 359.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1750 0.001024 1024 410 525 17120 0.695296 5.04611 42.1307 47.9129 47.9711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 3.2e-05 1024 185 1125 256000 115.094 26.9202 229.962 838.43 1210.65 1210.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1190 0.000128 4096 110 3025 145840 28.416 979.116 838.478 1846.05 1846.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 880 0.000128 512 200 925 118272 7.70429 3.50995 83.7346 104.255 199.4 199.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1720 0.001024 512 230 450 18144 0.364544 3.68934 14.8932 19.0054 19.0545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 320 0.000512 1024 95 425 2304 5.52938 1.63555 1.65376 51.7266 60.6965 60.8297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 990 0.000128 2048 270 1050 115200 23.9641 14.4097 290.111 418.362 746.979 747.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 380 0.001024 512 125 500 2688 1.15325 0.382528 1.02762 25.5017 28.1958 28.3136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 800 3.2e-05 2048 240 1575 413184 138.238 56.0001 1560.88 1672.62 3427.93 3428.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1910 6.4e-05 512 310 1175 288000 11.9072 6.72394 215.244 209.252 443.29 443.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1750 0.001024 1024 410 525 17136 0.69632 8.18189 41.3982 50.3182 50.3828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 3.2e-05 1024 185 1125 258048 113.779 26.7554 381.232 832.405 1354.41 1354.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 0.000128 4096 110 3025 145920 28.4324 1620.89 838.296 2487.67 2487.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 880 0.000128 512 200 925 116736 7.9369 3.49616 59.8703 103.268 174.773 174.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1720 0.001024 512 230 450 18048 0.381504 2.42176 15.0061 17.8533 17.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 320 0.000512 1024 95 425 1536 5.57686 1.63472 1.74451 51.7954 60.9087 61.0372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 990 0.000128 2048 270 1050 115200 23.9899 14.3637 218.735 418.504 675.731 675.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 380 0.001024 512 125 500 2304 1.16512 0.391136 0.751168 25.5365 27.9716 28.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 800 3.2e-05 2048 240 1575 411648 138.435 55.957 1033.22 1672.77 2900.58 2900.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1910 6.4e-05 512 310 1175 287232 11.9143 6.71318 138.985 209.496 367.271 367.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1750 0.001024 1024 410 525 17088 0.71312 5.27693 43.1271 49.161 49.2121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 3.2e-05 1024 185 1125 245760 114.285 26.432 235.409 824.147 1200.53 1200.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1190 0.000128 4096 110 3025 145824 28.4344 1046.46 837.906 1912.85 1912.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 880 0.000128 512 200 925 118272 7.79968 3.51955 88.5999 104.879 204.991 205.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1720 0.001024 512 230 450 18144 0.382976 3.9985 13.8982 18.3222 18.3693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 320 0.000512 1024 95 425 2688 5.524 1.63904 1.97754 51.957 61.2519 61.3766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 990 0.000128 2048 270 1050 115136 24.0625 14.3713 314.689 418.781 772.039 772.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 380 0.001024 512 125 500 2688 1.16358 0.387648 1.1351 25.5594 28.3792 28.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 800 3.2e-05 2048 240 1575 412160 138.631 56.038 1679.51 1674.25 3548.63 3548.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1910 6.4e-05 512 310 1175 288512 11.9325 6.72941 231.12 209.447 459.388 459.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1750 0.001024 1024 410 525 17136 0.694304 8.80048 42.1917 51.7307 51.7931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 3.2e-05 1024 185 1125 258048 114.591 26.9255 407.483 837.344 1386.59 1386.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 0.000128 4096 110 3025 145880 28.4221 1739.7 838.872 2607.04 2607.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 880 0.000128 512 200 925 114688 8.0968 3.49475 61.2391 103.604 176.628 176.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1720 0.001024 512 230 450 18032 0.382784 2.54429 14.9262 17.8955 17.9425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 320 0.000512 1024 95 425 1792 5.47354 1.58685 2.04045 50.783 60.0378 60.1626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 990 0.000128 2048 270 1050 114688 24.0443 14.4178 198.516 418.518 655.627 655.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 380 0.001024 512 125 500 1792 1.15907 0.378016 0.655616 25.289 27.6145 27.7274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 800 3.2e-05 2048 240 1575 412160 138.307 56.0081 1055.43 1672.77 2922.71 2922.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1910 6.4e-05 512 310 1175 288512 11.872 6.7289 145.874 209.273 373.902 374.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1750 0.001024 1024 410 525 17024 0.690688 5.56435 41.7661 48.063 48.1115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 3.2e-05 1024 185 1125 243712 115.243 26.544 244.576 826.844 1213.45 1213.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 0.000128 4096 110 3025 145824 28.4242 1092.63 837.922 1959.02 1959.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 880 0.000128 512 200 925 118784 7.71472 3.50851 89.6732 104.612 205.705 205.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1720 0.001024 512 230 450 18112 0.379168 4.11597 14.957 19.497 19.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 320 0.000512 1024 95 425 3072 5.54806 1.66662 2.26618 52.4383 62.0808 62.2121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 990 0.000128 2048 270 1050 115712 23.9588 14.3384 325.762 419.096 783.284 783.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 380 0.001024 512 125 500 3072 1.15117 0.38912 1.27552 25.6891 28.6357 28.7534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 800 3.2e-05 2048 240 1575 413696 138.232 56.0601 1742.33 1675.37 3612.18 3612.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1910 6.4e-05 512 310 1175 288768 11.8784 6.71616 233.154 210.041 461.947 462.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1750 0.001024 1024 410 525 17152 0.694272 9.21261 43.2224 53.1726 53.2342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 3.2e-05 1024 185 1125 262144 113.276 26.8247 431.797 835.241 1407.38 1407.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 0.000128 4096 110 3025 145856 28.4237 1793.57 837.976 2660.02 2660.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 880 0.000128 512 200 925 118784 7.92797 3.50906 65.8015 104.742 182.178 182.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1720 0.001024 512 230 450 18048 0.38352 2.79366 15.2678 18.4899 18.5384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 320 0.000512 1024 95 425 2048 5.61152 1.67018 1.47824 52.5617 61.4756 61.6037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 990 0.000128 2048 270 1050 114688 23.9843 14.406 215.632 418.235 672.388 672.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 380 0.001024 512 125 500 2048 1.13386 0.37216 0.765632 24.0031 26.4001 26.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 800 3.2e-05 2048 240 1575 409600 138.624 55.9421 1138.5 1671.47 3004.73 3004.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1910 6.4e-05 512 310 1175 286720 11.8926 6.70995 149.061 209.131 376.951 377.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1750 0.001024 1024 410 525 17024 0.694912 6.20445 43.0745 50.0152 50.0798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 3.2e-05 1024 185 1125 262144 113.216 26.8208 283.12 835.863 1259.27 1259.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 0.000128 4096 110 3025 145792 28.4298 1173.55 838.574 2040.6 2040.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 880 0.000128 512 200 925 117504 7.69133 3.50698 97.6077 103.743 212.744 212.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1720 0.001024 512 230 450 18072 0.37968 4.4009 14.721 19.544 19.5914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 320 0.000512 1024 95 425 2304 5.47699 1.61165 1.91424 51.2397 60.3979 60.5225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 990 0.000128 2048 270 1050 115200 24.0486 14.4864 341.749 418.878 799.29 799.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 380 0.001024 512 125 500 2304 1.14915 0.377184 1.03718 25.3905 28.0837 28.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 800 3.2e-05 2048 240 1575 412416 138.776 56.0722 1836.68 1674.83 3706.54 3706.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1910 6.4e-05 512 310 1175 288000 11.9389 6.73251 253.968 209.475 482.272 482.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1750 0.001024 1024 410 525 17136 0.696416 9.73824 43.1629 53.6394 53.7006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 3.2e-05 1024 185 1125 258048 112.889 26.6158 451.873 828.218 1419.83 1420.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 0.000128 4096 110 3025 145872 28.4324 1915.29 839.045 2782.82 2782.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 880 0.000128 512 200 925 115200 7.79392 3.48365 74.0396 102.263 187.775 187.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1720 0.001024 512 230 450 18000 0.379872 3.21747 14.6708 18.3119 18.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 320 0.000512 1024 95 425 0 1.55805 0.005472 49.7487 51.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 990 0.000128 2048 270 1050 114048 24.0083 15.9821 243.75 467.34 751.295 700.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 380 0.001024 512 125 500 1152 1.15722 0.370208 0.685376 24.0023 26.3453 26.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 800 3.2e-05 2048 240 1575 410112 138.219 55.8754 1308.49 1668.77 3171.53 3171.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1910 6.4e-05 512 310 1175 285696 11.9364 6.7113 180.976 208.793 408.575 408.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1750 0.001024 1024 410 525 16992 0.69008 6.99597 42.7028 50.432 50.4891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 3.2e-05 1024 185 1125 239616 114.128 26.2556 301.573 815.967 1258.17 1258.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 0.000128 4096 110 3025 145728 28.4058 1368.01 837.632 2234.09 2234.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 880 0.000128 512 200 925 117760 7.82573 3.52051 93.8888 104.967 210.397 210.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1720 0.001024 512 230 450 18080 0.382976 4.26598 14.8652 19.5563 19.6033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 320 0.000512 1024 95 425 2560 5.51194 1.62816 2.02285 51.7724 61.0876 61.2127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 990 0.000128 2048 270 1050 115200 24.0257 14.3892 333.852 419.14 791.536 791.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 380 0.001024 512 125 500 2560 1.14826 0.384416 1.1136 25.5272 28.3004 28.4133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 800 3.2e-05 2048 240 1575 412160 138.645 56.0579 1787.94 1675.46 3658.29 3658.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1910 6.4e-05 512 310 1175 288000 11.9328 6.72477 246.483 209.612 474.911 475.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1750 0.001024 1024 410 525 17120 0.695008 9.57875 43.1944 53.5134 53.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 3.2e-05 1024 185 1125 256000 115.139 26.9178 436.617 837.961 1416.88 1417.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 0.000128 4096 110 3025 145840 28.4216 1853.73 838.068 2720.27 2720.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 880 0.000128 512 200 925 112640 8.04982 3.49482 68.5881 103.405 183.737 183.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1720 0.001024 512 230 450 17920 0.381344 3.03286 14.6739 18.1317 18.1784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 320 0.000512 1024 95 425 2560 5.51331 1.64048 1.74931 51.9246 60.9801 61.1066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 990 0.000128 2048 270 1050 113920 23.8759 14.334 232.974 416.312 687.628 687.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 380 0.001024 512 125 500 2560 1.16544 0.385024 0.921248 25.5878 28.1887 28.2972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 800 3.2e-05 2048 240 1575 409600 139.205 55.9738 1249.17 1677.26 3121.8 3121.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1910 6.4e-05 512 310 1175 286720 11.9603 6.71539 172.508 209.862 401.203 401.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1750 0.001024 1024 410 525 16960 0.689696 6.65242 42.8564 50.2409 50.3047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 3.2e-05 1024 185 1125 245760 114.23 26.497 295.205 824.996 1261.17 1261.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 0.000128 4096 110 3025 145760 28.4283 1300.11 838.693 2167.27 2167.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 880 0.000128 512 200 925 116736 7.64659 3.49523 109.926 103.346 224.61 224.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1720 0.001024 512 230 450 18048 0.384224 5.25853 13.6396 19.3246 19.3761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 320 0.000512 1024 95 425 1536 5.56986 1.63702 1.67968 51.8329 60.8751 61.0022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 990 0.000128 2048 270 1050 115200 23.9369 14.4625 406.999 418.85 864.383 864.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 380 0.001024 512 125 500 2304 1.16758 0.383392 1.35414 25.5452 28.5813 28.6902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 800 3.2e-05 2048 240 1575 411648 138.217 56.0051 2171.08 1674.25 4039.74 4039.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1910 6.4e-05 512 310 1175 287232 11.9029 6.7153 300.197 209.457 528.429 528.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1750 0.001024 1024 410 525 17088 0.694272 11.5219 41.8521 54.1104 54.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 3.2e-05 1024 185 1125 245760 114.2 26.4305 510.162 825.004 1476.04 1476.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 0.000128 4096 110 3025 145824 28.44 2254.69 838.607 3121.78 3121.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 880 0.000128 512 200 925 116736 7.6584 3.49606 79.0913 103.322 193.768 193.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1720 0.001024 512 230 450 17856 0.379136 3.52682 14.6212 18.5758 18.6261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 320 0.000512 1024 95 425 0 1.55789 0.004736 49.8094 51.4532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 990 0.000128 2048 270 1050 113664 23.9887 15.876 269.58 466.509 776.172 724.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 380 0.001024 512 125 500 1536 1.15267 0.373248 0.824256 25.0845 27.5612 27.6689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 800 3.2e-05 2048 240 1575 405504 138.757 55.7524 1435.95 1664.77 3295.42 3295.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1910 6.4e-05 512 310 1175 285696 11.8728 6.69021 199.954 208.32 426.991 427.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1750 0.001024 1024 410 525 16896 0.68864 7.73101 41.509 49.9704 50.0265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 3.2e-05 1024 185 1125 245760 114.346 26.4377 342.149 824.269 1307.45 1307.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 0.000128 4096 110 3025 145728 28.4217 1516.13 838.583 2383.18 2383.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 880 0.000128 512 200 925 115200 7.76317 3.504 109.181 103.262 223.901 224.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1720 0.001024 512 230 450 18100 0.382816 5.28416 14.721 20.4299 20.4759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 320 0.000512 1024 95 425 1600 5.59277 1.6343 1.72493 51.7968 60.9015 61.0268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 990 0.000128 2048 270 1050 115200 24.1177 14.4425 405.969 418.76 863.42 863.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 380 0.001024 512 125 500 2400 1.16634 0.38432 1.40925 25.536 28.6249 28.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 800 3.2e-05 2048 240 1575 412800 138.558 56.1071 2182.31 1673.78 4050.95 4051.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1910 6.4e-05 512 310 1175 288000 11.9381 6.73587 302.363 209.406 530.598 530.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1750 0.001024 1024 410 525 17100 0.695936 11.5896 41.9127 54.2422 54.3027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 3.2e-05 1024 185 1125 243200 114.963 26.5402 504.806 824.131 1470.68 1470.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 0.000128 4096 110 3025 145800 28.4068 2272.39 837.777 3138.63 3138.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 880 0.000128 512 200 925 115200 7.7816 3.50074 81.0083 103.327 195.814 195.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1720 0.001024 512 230 450 18000 0.382976 3.59427 14.7276 18.7488 18.7982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 320 0.000512 1024 95 425 0 1.64419 0.005472 51.8805 53.6124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 990 0.000128 2048 270 1050 113600 24.1072 16.0603 271.545 468.769 780.7 727.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 380 0.001024 512 125 500 1600 1.20346 0.387616 0.85152 25.5995 28.1724 28.2788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 800 3.2e-05 2048 240 1575 409600 138.061 55.8056 1452.84 1665.46 3312.36 3312.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1910 6.4e-05 512 310 1175 284800 11.9636 6.70493 199.378 208.41 426.616 426.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1750 0.001024 1024 410 525 17000 0.692224 7.90394 41.6973 50.3357 50.3933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 3.2e-05 1024 185 1125 230400 117.204 26.6939 320.251 824.889 1289.28 1289.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 0.000128 4096 110 3025 145600 28.4112 1519.96 837.236 2385.65 2385.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 880 0.000128 512 200 925 114688 7.81011 3.49629 104.128 103.63 219.26 219.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1720 0.001024 512 230 450 18032 0.380448 5.08736 14.7251 20.2361 20.2839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 320 0.000512 1024 95 425 1792 5.47261 1.5839 1.8417 50.7875 59.8375 59.9645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 990 0.000128 2048 270 1050 114688 24.0206 14.4216 393.619 418.603 850.8 850.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 380 0.001024 512 125 500 1792 1.16486 0.375712 1.00243 25.2901 27.9581 28.0642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 800 3.2e-05 2048 240 1575 412160 138.287 56.0351 2118.35 1673 3985.87 3986.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1910 6.4e-05 512 310 1175 288512 11.8841 8.2128 294.052 209.314 523.624 523.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1750 0.001024 1024 410 525 17024 0.692608 11.1541 43.0757 54.9683 55.0296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 3.2e-05 1024 185 1125 243712 115.331 26.5494 495.514 827.012 1464.66 1464.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 0.000128 4096 110 3025 145824 28.4283 2191.54 839.79 3059.8 3059.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 880 0.000128 512 200 925 107520 8.07434 3.46822 70.9038 101.367 184.012 184.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1720 0.001024 512 230 450 17920 0.381536 3.3975 14.4089 18.2298 18.2764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 320 0.000512 1024 95 425 0 1.5143 0.005024 48.5154 50.1188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 990 0.000128 2048 270 1050 114688 23.9894 15.8536 259.135 467.665 766.866 716.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 380 0.001024 512 125 500 0 0.362112 0.004096 23.6838 24.1287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 800 3.2e-05 2048 240 1575 408576 139.036 56.2915 1375.9 1698.02 3269.51 3245.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1910 6.4e-05 512 310 1175 286720 11.9565 6.71344 191.363 209.517 419.707 419.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1750 0.001024 1024 410 525 16800 0.689888 7.4199 41.6349 49.7884 49.8451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 3.2e-05 1024 185 1125 229376 114.278 26.2224 304.632 808.429 1253.81 1254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 0.000128 4096 110 3025 145600 28.4119 1430.39 837.99 2296.84 2296.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 880 0.000128 512 200 925 115200 7.76493 3.49594 101.898 103.292 216.647 216.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1720 0.001024 512 230 450 18000 0.38144 4.91334 14.6378 19.977 20.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 320 0.000512 1024 95 425 1920 5.57136 1.63226 1.93322 51.8296 61.1171 61.2457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 990 0.000128 2048 270 1050 114240 24.0646 14.3713 380.238 417.596 836.405 836.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 380 0.001024 512 125 500 2880 1.1608 0.38352 1.53571 25.5442 28.7531 28.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 800 3.2e-05 2048 240 1575 410880 138.273 55.9288 2042.96 1668.92 3906.28 3906.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1910 6.4e-05 512 310 1175 286080 11.9631 6.71763 282.902 208.807 510.545 510.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1750 0.001024 1024 410 525 17040 0.693856 10.7872 42.9921 54.5169 54.5792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 3.2e-05 1024 185 1125 245760 114.523 26.4968 481.093 824.472 1446.83 1447.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 0.000128 4096 110 3025 145800 28.4223 2116.68 838.4 2983.55 2983.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 880 0.000128 512 200 925 115200 7.78093 3.49427 75.2633 103.356 190.095 190.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1720 0.001024 512 230 450 17760 0.37888 3.26714 14.5882 18.2771 18.3255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 320 0.000512 1024 95 425 0 1.64182 0.005504 51.9366 53.6663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 990 0.000128 2048 270 1050 113280 24.1706 15.9972 249.748 469.79 759.927 706.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 380 0.001024 512 125 500 1920 1.19082 0.386784 0.975808 25.6295 28.3116 28.4201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 800 3.2e-05 2048 240 1575 407040 139.257 55.892 1338.67 1669 3203.01 3203.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1910 6.4e-05 512 310 1175 284160 11.9881 6.71043 187.193 209.241 415.293 415.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1750 0.001024 1024 410 525 16800 0.688352 7.11389 42.5697 50.414 50.4706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 3.2e-05 1024 185 1125 245760 114.392 26.5332 318.994 824.309 1284.47 1284.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 0.000128 4096 110 3025 145680 28.4179 1411 837.874 2277.34 2277.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 880 0.000128 512 200 925 118784 7.73632 3.51206 103.427 104.753 219.623 219.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1720 0.001024 512 230 450 18048 0.382976 4.77824 14.8779 20.0812 20.1298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 320 0.000512 1024 95 425 2048 5.61168 1.67139 2.00922 52.573 62.017 62.1489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 990 0.000128 2048 270 1050 114688 23.9452 14.465 365.431 418.285 822.256 822.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 380 0.001024 512 125 500 2048 1.13219 0.36864 1.06269 24.0024 26.6934 26.7994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 800 3.2e-05 2048 240 1575 409600 138.678 55.9211 1943.82 1671.81 3810.41 3810.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1910 6.4e-05 512 310 1175 286720 11.8915 6.70544 270.433 209.157 498.343 498.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1750 0.001024 1024 410 525 17024 0.692224 10.4609 43.0411 54.2358 54.2986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 3.2e-05 1024 185 1125 262144 113.277 26.827 489.417 837.368 1467.13 1467.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 0.000128 4096 110 3025 145792 28.4145 2029.18 838.767 2896.41 2896.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 880 0.000128 512 200 925 114688 7.96762 3.51786 74.431 104.837 190.951 191.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1720 0.001024 512 230 450 17920 0.385024 3.35126 14.8992 18.6781 18.7268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 320 0.000512 1024 95 425 0 1.56256 0.004512 49.9475 51.5982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 990 0.000128 2048 270 1050 114688 23.9911 15.8986 256.827 468.577 765.514 714.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 380 0.001024 512 125 500 2048 1.14054 0.372352 1.00378 25.1381 27.7834 27.8946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 800 3.2e-05 2048 240 1575 409600 138.68 55.9624 1373.21 1672.02 3240.06 3240.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1910 6.4e-05 512 310 1175 286720 11.9132 6.70618 190.878 209.234 418.887 419.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1750 0.001024 1024 410 525 16896 0.690016 7.27462 41.7664 49.7767 49.8299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 3.2e-05 1024 185 1125 262144 113.223 26.8247 344.768 836.107 1321.16 1321.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 0.000128 4096 110 3025 145664 28.4106 1449.43 838.672 2316.56 2316.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 880 0.000128 512 200 928 118784 7.72643 3.50989 77.8245 104.67 193.925 194.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1720 0.001024 512 230 448 18176 0.363776 3.32915 15.1123 18.8641 18.9133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 320 0.000512 1024 95 448 4608 5.40717 1.66502 4.33366 52.4291 63.9887 64.1192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 990 0.000128 2048 270 1056 115456 24.0474 14.3432 482.878 419.317 940.718 940.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 380 0.001024 512 125 512 3584 1.13862 0.390336 1.19306 25.6737 28.53 28.6399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 800 3.2e-05 2048 240 1600 413696 138.262 56.0442 1462.88 1676.57 3333.95 3334.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1910 6.4e-05 512 310 1184 288256 11.9109 6.7127 197.923 210.206 426.91 427.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1750 0.001024 1024 410 544 17088 0.693504 7.61856 43.6201 51.9755 52.0328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 3.2e-05 1024 185 1120 270336 111.821 26.8205 365.115 835.723 1339.72 1339.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1190 0.000128 4096 110 3008 145984 28.3628 1474.46 838.692 2341.56 2341.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 880 0.000128 512 200 928 118784 8.108 3.51027 55.5505 104.625 171.996 172.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1720 0.001024 512 230 448 18112 0.383616 2.22362 15.3589 18.0108 18.0618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 320 0.000512 1024 95 448 4096 5.47078 1.6711 3.84448 52.4431 63.5923 63.7278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 990 0.000128 2048 270 1056 115200 24.129 14.3524 479.386 419.154 937.16 937.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 380 0.001024 512 125 512 3584 1.13933 0.390144 0.899232 25.6909 28.2506 28.3715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 800 3.2e-05 2048 240 1600 413696 138.722 55.9739 1176.85 1675.79 3047.54 3047.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1910 6.4e-05 512 310 1184 287744 11.933 6.72266 127.917 209.684 356.416 356.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1750 0.001024 1024 410 544 17024 0.692928 5.01645 43.258 49.0129 49.0762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 3.2e-05 1024 185 1120 270336 111.839 26.8286 236.066 835.171 1210.16 1210.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1190 0.000128 4096 110 3008 145920 28.3873 946.719 839.243 1814.4 1814.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 880 0.000128 512 200 928 119040 7.7777 3.52442 80.7844 104.936 197.22 197.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1720 0.001024 512 230 448 18160 0.384512 3.43859 14.0743 17.9416 17.9895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 320 0.000512 1024 95 448 3840 5.40752 1.6263 3.83206 51.7201 62.7444 62.8725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 990 0.000128 2048 270 1056 115520 24.0982 14.4061 293.86 419.038 751.533 751.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 380 0.001024 512 125 512 3520 1.12749 0.383456 1.22554 25.5004 28.3653 28.4819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 800 3.2e-05 2048 240 1600 413440 138.774 56.1278 1476.05 1675.41 3346.57 3346.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1910 6.4e-05 512 310 1184 288000 11.9635 6.72925 202.404 209.588 430.845 430.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1750 0.001024 1024 410 544 17080 0.708608 7.83974 42.467 51.0579 51.1058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 3.2e-05 1024 185 1120 271360 112.172 27.1492 375.222 838.348 1353.13 1353.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1190 0.000128 4096 110 3008 145960 28.3427 1507.9 838.052 2374.35 2374.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 880 0.000128 512 200 928 117760 8.1376 3.51642 57.3779 104.987 174.22 174.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1720 0.001024 512 230 448 18080 0.382848 2.27126 15.3507 18.0486 18.0953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 320 0.000512 1024 95 448 3840 5.40266 1.63226 3.85664 51.7794 62.8227 62.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 990 0.000128 2048 270 1056 115200 24.0607 14.3536 204.459 419.185 662.186 662.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 380 0.001024 512 125 512 3200 1.13078 0.392928 0.86368 25.5312 28.0484 28.1658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 800 3.2e-05 2048 240 1600 412160 138.712 56.2175 973.045 1675.67 2843.84 2843.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1910 6.4e-05 512 310 1184 288000 11.9466 6.71949 130.648 209.638 359.105 359.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1750 0.001024 1024 410 544 17040 0.710528 5.15891 43.3124 49.2255 49.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 3.2e-05 1024 185 1120 266240 112.997 26.9928 238.125 837.941 1216.3 1216.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1190 0.000128 4096 110 3008 145920 28.3395 968.732 839.521 1836.64 1836.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 880 0.000128 512 200 928 118272 7.7201 3.50819 86.2899 104.264 201.989 202.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1720 0.001024 512 230 448 18144 0.380704 3.75379 13.78 17.9562 18.0061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 320 0.000512 1024 95 448 3840 5.39722 1.632 2.60106 51.7268 61.5116 61.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 990 0.000128 2048 270 1056 115200 23.9711 14.3952 295.19 418.36 752.045 752.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 380 0.001024 512 125 512 3456 1.13216 0.38336 1.30899 25.4978 28.4501 28.5614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 800 3.2e-05 2048 240 1600 413184 137.984 56.0239 1601.46 1672.59 3468.25 3468.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1910 6.4e-05 512 310 1184 288000 11.8954 6.71949 219.708 209.815 448.3 448.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1750 0.001024 1024 410 544 17088 0.697696 8.61069 43.4508 52.8023 52.8683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 3.2e-05 1024 185 1120 270336 111.511 26.8124 405.698 832.415 1376.68 1376.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 0.000128 4096 110 3008 145968 28.3709 1632.58 838.17 2499.17 2499.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 880 0.000128 512 200 928 116736 7.94368 3.49421 58.8359 103.274 173.746 173.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1720 0.001024 512 230 448 18048 0.382304 2.4599 14.916 17.8009 17.8514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 320 0.000512 1024 95 448 3072 5.46144 1.63635 3.43552 51.8034 62.4841 62.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 990 0.000128 2048 270 1056 115200 23.943 14.3524 222.931 418.567 679.925 680.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 380 0.001024 512 125 512 3072 1.14947 0.385568 0.87504 25.5392 28.078 28.2054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 800 3.2e-05 2048 240 1600 411648 138.191 55.9916 1021.27 1673 2888.64 2888.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1910 6.4e-05 512 310 1184 287232 11.9118 6.71149 141.67 209.303 369.751 369.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1750 0.001024 1024 410 544 16992 0.707008 5.60752 42.0046 48.3633 48.4137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 3.2e-05 1024 185 1120 258048 111.742 26.4231 249.681 824.253 1212.35 1212.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1190 0.000128 4096 110 3008 145920 28.3794 1040.76 838.225 1907.41 1907.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 880 0.000128 512 200 928 118272 7.79123 3.5145 83.1792 104.856 199.538 199.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1720 0.001024 512 230 448 18144 0.385024 3.69869 13.953 18.0795 18.1284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 320 0.000512 1024 95 448 3584 5.45555 1.64016 2.47885 51.9471 61.6713 61.8039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 990 0.000128 2048 270 1056 115136 24.0589 14.3744 291.964 418.689 749.218 749.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 380 0.001024 512 125 512 3584 1.14374 0.385472 1.34749 25.5599 28.5648 28.6716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 800 3.2e-05 2048 240 1600 412160 138.65 56.0558 1570.54 1673.94 3439.39 3439.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1910 6.4e-05 512 310 1184 287616 11.9412 6.72701 216.163 209.404 444.394 444.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1750 0.001024 1024 410 544 17080 0.69632 8.5545 43.5701 52.8635 52.9287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 3.2e-05 1024 185 1120 272384 112.057 26.925 403.214 837.133 1379.58 1379.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 0.000128 4096 110 3008 145936 28.414 1600.53 838.656 2467.64 2467.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 880 0.000128 512 200 928 114688 8.10282 3.49904 57.8355 103.63 173.269 173.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1720 0.001024 512 230 448 18032 0.381888 2.42515 13.951 16.8018 16.8532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 320 0.000512 1024 95 448 1792 5.47414 1.5872 1.46989 50.7896 59.4742 59.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 990 0.000128 2048 270 1056 114688 24.0358 14.3605 186.689 418.595 643.812 643.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 380 0.001024 512 125 512 2688 1.13683 0.383392 0.855072 25.2941 27.7993 27.9121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 800 3.2e-05 2048 240 1600 412160 138.314 56.064 1004.49 1673.04 2872.1 2872.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1910 6.4e-05 512 310 1184 286720 11.9596 6.71949 138.686 209.321 366.843 366.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1750 0.001024 1024 410 544 17024 0.696128 5.43782 43.2347 49.4109 49.4755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 3.2e-05 1024 185 1120 258048 112.534 26.5497 245.06 827.014 1211.39 1211.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 0.000128 4096 110 3008 145824 28.3341 0 837.782 866.126 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 880 0.000128 512 200 928 118272 8.28963 3.51498 51.3104 104.857 168.175 168.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1720 0.001024 512 230 448 17976 0.37888 2.02906 15.5078 17.9574 18.0052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 320 0.000512 1024 95 448 2688 5.41795 1.58896 3.08826 50.8559 61.1047 61.2329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 990 0.000128 2048 270 1056 114240 24.1996 14.3912 185.797 418.692 643.213 643.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 380 0.001024 512 125 512 2688 1.14019 0.377184 0.799264 25.3309 27.7756 27.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 800 3.2e-05 2048 240 1600 408576 139.421 56.1333 815.53 1672.94 2684.21 2684.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1910 6.4e-05 512 310 1184 287616 11.9474 6.72531 114.344 209.324 342.496 342.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1750 0.001024 1024 410 544 16968 0.706976 4.56669 43.1149 48.4321 48.4795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 3.2e-05 1024 185 1120 258048 114.454 26.9286 200.769 837.293 1179.68 1179.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1190 0.000128 4096 110 3008 145824 28.3973 840.661 837.964 1707.07 1707.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 880 0.000128 512 200 928 118784 7.72771 3.51178 85.4372 104.612 201.483 201.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1720 0.001024 512 230 448 18112 0.38096 3.74086 13.9598 18.1252 18.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 320 0.000512 1024 95 448 4096 5.4617 1.66848 2.89754 52.4337 62.619 62.7446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 990 0.000128 2048 270 1056 115200 24.0074 14.3421 296.405 419.093 753.985 754.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 380 0.001024 512 125 512 3584 1.14237 0.390624 1.38032 25.69 28.7294 28.8378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 800 3.2e-05 2048 240 1600 413696 138.251 56.0948 1596.75 1675.4 3466.69 3466.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1910 6.4e-05 512 310 1184 287744 11.9367 6.71498 211.842 209.599 440.252 440.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1750 0.001024 1024 410 544 17024 0.69632 8.6503 42.3974 51.7843 51.8492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 3.2e-05 1024 185 1120 270336 111.828 26.8213 401.872 835.172 1375.95 1376.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 0.000128 4096 110 3008 145920 28.3811 1610.8 838.009 2477.23 2477.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 880 0.000128 512 200 928 118784 8.03894 3.50643 61.3933 104.653 177.794 177.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1720 0.001024 512 230 448 18048 0.382976 2.56819 15.0672 18.0598 18.1105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 320 0.000512 1024 95 448 4096 5.47514 1.67053 2.30221 52.5203 62.1195 62.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 990 0.000128 2048 270 1056 114688 23.9673 14.3338 198.892 417.889 655.21 655.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 380 0.001024 512 125 512 2048 1.13491 0.36912 0.754464 23.9913 26.3757 26.4848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 800 3.2e-05 2048 240 1600 409600 138.575 55.9064 1059.99 1670.13 2924.79 2924.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1910 6.4e-05 512 310 1184 286720 11.8855 6.7072 136.426 208.948 364.123 364.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1750 0.001024 1024 410 544 16896 0.690176 5.82243 41.9926 48.5476 48.6113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 3.2e-05 1024 185 1120 262144 113.191 26.8256 259.826 835.754 1235.84 1236.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 0.000128 4096 110 3008 145792 28.3659 1080.46 837.552 1946.43 1946.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 880 0.000128 512 200 928 116736 8.15635 3.49389 52.4119 103.391 167.659 167.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1720 0.001024 512 230 448 17856 0.380928 2.16608 14.469 17.0574 17.1055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 320 0.000512 1024 95 448 0 1.56147 0.006144 49.8425 51.4962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 990 0.000128 2048 270 1056 113664 23.9603 15.9339 164.489 466.784 671.39 620.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 380 0.001024 512 125 512 1536 1.15034 0.371168 0.676672 25.0938 27.4214 27.5311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 800 3.2e-05 2048 240 1600 405504 138.795 55.6739 871.613 1665.74 2732.02 2732.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1910 6.4e-05 512 310 1184 285696 11.8693 6.68349 113.794 208.438 340.939 341.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1750 0.001024 1024 410 544 16896 0.69424 4.80035 41.9196 47.4543 47.5142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 3.2e-05 1024 185 1120 245760 114.34 26.9935 203.528 824.75 1169.85 1170.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 0.000128 4096 110 3008 145728 28.3608 888.543 838.072 1755.02 1755.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 880 0.000128 512 200 928 117504 7.69574 3.51018 111.981 103.735 227.116 227.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1720 0.001024 512 230 448 18072 0.381664 5.3519 14.7581 20.5357 20.5865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 320 0.000512 1024 95 448 3456 5.3841 1.61014 3.45072 51.2313 61.8337 61.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 990 0.000128 2048 270 1056 115200 24.0558 14.3576 421.045 418.845 878.436 878.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 380 0.001024 512 125 512 2880 1.13581 0.37904 1.54042 25.3934 28.5757 28.6899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 800 3.2e-05 2048 240 1600 412416 138.723 56.1541 2265.92 1674.32 4135.32 4135.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1910 6.4e-05 512 310 1184 288000 11.9448 6.72976 311.109 209.467 539.414 539.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1750 0.001024 1024 410 544 17064 0.692672 12.352 42.1038 55.1918 55.2575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 3.2e-05 1024 185 1120 267264 111.317 26.6035 573.177 828.016 1539.37 1539.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 0.000128 4096 110 3008 145944 28.3789 2304.3 839.449 3172.17 3172.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 880 0.000128 512 200 928 115200 7.62502 3.48246 78.2422 102.234 191.781 191.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1720 0.001024 512 230 448 18000 0.37968 3.48022 13.5148 17.4187 17.4663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 320 0.000512 1024 95 448 2304 5.31366 1.55651 2.04912 49.7842 58.856 58.9865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 990 0.000128 2048 270 1056 114048 24.0077 14.3667 261.287 417.487 717.279 717.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 380 0.001024 512 125 512 2304 1.12784 0.373664 0.985472 23.9987 26.6138 26.7203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 800 3.2e-05 2048 240 1600 410112 138.19 55.995 1418.44 1668.33 3281.15 3281.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1910 6.4e-05 512 310 1184 285696 11.9245 6.70925 200.598 208.743 428.13 428.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1750 0.001024 1024 410 544 16992 0.692448 7.80877 41.9427 50.4862 50.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 3.2e-05 1024 185 1120 258048 110.525 26.2554 349.241 815.749 1302.02 1302.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 0.000128 4096 110 3008 145872 28.3699 1483.41 837.872 2349.7 2349.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 880 0.000128 512 200 928 110592 8.09123 3.48979 65.4613 102.382 179.62 179.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1720 0.001024 512 230 448 17928 0.3792 2.92464 14.5617 17.9083 17.9589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 320 0.000512 1024 95 448 3456 5.41328 1.61248 2.56131 51.4726 61.2106 61.3415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 990 0.000128 2048 270 1056 114048 24.1204 14.3647 215.86 418.193 672.674 672.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 380 0.001024 512 125 512 1728 1.18288 0.382528 0.832128 25.4941 28.0214 28.1283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 800 3.2e-05 2048 240 1600 407808 139.261 55.9923 1165.46 1670.1 3031.02 3031.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1910 6.4e-05 512 310 1184 286848 11.9104 6.72102 166.735 208.988 394.514 394.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1750 0.001024 1024 410 544 16848 0.691392 6.42867 41.8747 49.0379 49.1079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 3.2e-05 1024 185 1120 248832 112.342 26.2876 280.415 816.76 1236.05 1236.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 0.000128 4096 110 3008 145800 28.3851 1211.72 838.668 2078.82 2078.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 880 0.000128 512 200 928 117760 7.82688 3.51971 107.997 104.974 224.515 224.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1720 0.001024 512 230 448 18080 0.381216 5.05325 14.8995 20.378 20.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 320 0.000512 1024 95 448 3840 5.3999 1.62838 3.62016 51.7754 62.5749 62.7072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 990 0.000128 2048 270 1056 115200 24.0107 14.4245 392.062 419.192 849.824 849.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 380 0.001024 512 125 512 3200 1.13834 0.382592 1.63469 25.5267 28.8097 28.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 800 3.2e-05 2048 240 1600 412160 138.635 56.2278 2116.16 1675.64 3986.86 3987.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1910 6.4e-05 512 310 1184 288000 11.9358 6.72621 294.809 209.635 523.267 523.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1750 0.001024 1024 410 544 17040 0.692224 11.5631 42.3463 54.6471 54.7123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 3.2e-05 1024 185 1120 266240 112.999 26.9148 533.576 838.02 1511.76 1511.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 0.000128 4096 110 3008 145920 28.3443 2169.06 838.171 3035.63 3035.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 880 0.000128 512 200 928 112640 8.04221 3.49574 76.8539 103.387 191.978 192.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1720 0.001024 512 230 448 17920 0.381408 3.4359 14.6964 18.5567 18.6062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 320 0.000512 1024 95 448 2560 5.50838 1.64659 2.17376 51.9207 61.4038 61.5352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 990 0.000128 2048 270 1056 113920 23.8711 14.4135 262.27 416.267 716.953 717.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 380 0.001024 512 125 512 2560 1.16685 0.383744 1.02835 25.5878 28.3007 28.4178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 800 3.2e-05 2048 240 1600 409600 139.176 56.0312 1411.93 1677.06 3284.39 3284.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1910 6.4e-05 512 310 1184 286720 11.9605 6.71526 194.865 209.842 423.543 423.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1750 0.001024 1024 410 544 16960 0.69456 7.81245 42.109 50.6612 50.7258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 3.2e-05 1024 185 1120 245760 114.254 26.4419 328.156 824.909 1294.02 1294.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 0.000128 4096 110 3008 145760 28.3648 1457.16 838.247 2323.82 2323.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 880 0.000128 512 200 928 115200 7.92877 3.49616 65.7908 103.374 180.797 180.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1720 0.001024 512 230 448 17760 0.38112 2.90986 14.678 18.0128 18.0621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 320 0.000512 1024 95 448 3840 5.42448 1.64237 2.67258 51.9968 61.896 62.0251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 990 0.000128 2048 270 1056 113280 24.1801 14.3673 217.724 417.919 674.33 674.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 380 0.001024 512 125 512 1920 1.19616 0.386464 0.870592 25.6342 28.2167 28.3359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 800 3.2e-05 2048 240 1600 407040 139.153 55.98 1176.08 1669.26 3040.67 3040.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1910 6.4e-05 512 310 1184 284160 11.9802 6.70986 163.002 208.889 390.742 390.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1750 0.001024 1024 410 544 16800 0.693536 6.48653 41.828 49.0503 49.1213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 3.2e-05 1024 185 1120 245760 114.411 26.4773 275.826 824.45 1241.41 1241.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 0.000128 4096 110 3008 145680 28.3687 1222.34 837.709 2088.46 2088.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 880 0.000128 512 200 928 116736 7.64906 3.49283 100.688 103.346 215.37 215.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1720 0.001024 512 230 448 18048 0.380928 4.76614 14.7154 19.9048 19.9537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 320 0.000512 1024 95 448 3072 5.46669 1.63501 2.88118 51.8326 61.9721 62.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 990 0.000128 2048 270 1056 115200 23.9247 14.3535 372.244 418.836 829.494 829.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 380 0.001024 512 125 512 3072 1.14874 0.38304 1.53274 25.5439 28.7402 28.8515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 800 3.2e-05 2048 240 1600 411648 138.261 55.9145 2005.87 1674.2 3874.43 3874.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1910 6.4e-05 512 310 1184 287232 11.8975 6.71334 279.246 210.048 508.064 508.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1750 0.001024 1024 410 544 16992 0.693472 10.9642 43.336 55.0358 55.1014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 3.2e-05 1024 185 1120 258048 111.757 26.4267 490.942 824.976 1454.34 1454.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 0.000128 4096 110 3008 145920 28.3832 2042.06 838.866 2909.36 2909.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 880 0.000128 512 200 928 116736 7.67376 3.49632 73.094 103.325 187.785 187.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1720 0.001024 512 230 448 17856 0.382368 3.15782 14.6473 18.2311 18.2818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 320 0.000512 1024 95 448 0 1.56259 0.006144 49.8175 51.4679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 990 0.000128 2048 270 1056 113664 23.9661 15.975 238.279 466.519 744.958 693.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 380 0.001024 512 125 512 1536 1.15232 0.3712 0.81072 25.0895 27.5558 27.6644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 800 3.2e-05 2048 240 1600 405504 138.759 55.6987 1277.35 1664.79 3136.8 3136.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1910 6.4e-05 512 310 1184 285696 11.8622 6.6847 180.163 208.314 407.186 407.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1750 0.001024 1024 410 544 16896 0.693888 7.00826 42.9063 50.6508 50.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 3.2e-05 1024 185 1120 245760 114.336 26.4438 303.595 824.276 1268.9 1269.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 0.000128 4096 110 3008 145728 28.3546 1324.19 837.585 2190.18 2190.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 880 0.000128 512 200 928 110592 7.73994 3.44659 64.5734 99.2606 175.222 175.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1720 0.001024 512 230 448 17856 0.382784 2.70131 14.1656 17.2933 17.3436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 320 0.000512 1024 95 448 0 1.56182 0.005504 49.938 51.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 990 0.000128 2048 270 1056 112896 23.8761 15.8755 207.549 464.892 712.408 660.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 380 0.001024 512 125 512 2304 1.1311 0.37088 0.988224 25.1484 27.768 27.8738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 800 3.2e-05 2048 240 1600 405504 137.322 55.4429 1114.7 1656.71 2964.36 2964.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1910 6.4e-05 512 310 1184 281088 11.9194 6.64576 153.287 207.329 379.338 379.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1750 0.001024 1024 410 544 16704 0.690176 6.17619 41.5268 48.4344 48.4946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 3.2e-05 1024 185 1120 221184 112.421 25.8142 237.971 791.399 1167.85 1168.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 0.000128 4096 110 3008 145728 28.3874 1149.25 838.046 2015.73 2015.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 880 0.000128 512 200 928 115200 7.76125 3.50618 101.04 103.359 215.862 216.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1720 0.001024 512 230 448 18100 0.381952 4.74973 14.7704 19.9458 19.9946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 320 0.000512 1024 95 448 3200 5.46627 1.63226 2.99904 51.8435 62.0974 62.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 990 0.000128 2048 270 1056 115200 24.0976 14.3879 366.973 419.17 824.758 824.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 380 0.001024 512 125 512 3200 1.15414 0.38304 1.59581 25.5491 28.8089 28.9164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 800 3.2e-05 2048 240 1600 412800 138.612 56.1029 1974.3 1675.4 3844.6 3844.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1910 6.4e-05 512 310 1184 288000 11.9452 9.15098 274.22 209.609 505.085 505.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1750 0.001024 1024 410 544 17000 0.696032 10.7356 42.3014 53.7758 53.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 3.2e-05 1024 185 1120 256000 112.478 26.5148 477.563 825.064 1441.86 1442.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 0.000128 4096 110 3008 145900 28.3505 2014.99 838.962 2882.35 2882.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 880 0.000128 512 200 928 115200 7.95046 3.49878 75.0836 103.391 190.117 190.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1720 0.001024 512 230 448 18000 0.381568 3.31059 14.7498 18.4861 18.5338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 320 0.000512 1024 95 448 3200 5.48458 1.63795 2.6161 51.9623 61.8543 61.9775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 990 0.000128 2048 270 1056 113600 24.0932 14.3626 250.945 417.147 706.68 706.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 380 0.001024 512 125 512 3200 1.15904 0.386848 1.22918 25.6048 28.5072 28.6153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 800 3.2e-05 2048 240 1600 409600 138.044 55.823 1361.4 1666.51 3221.96 3222.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1910 6.4e-05 512 310 1184 284800 11.9744 6.7072 189.202 208.535 416.576 416.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1750 0.001024 1024 410 544 16800 0.688128 7.35859 41.7455 49.8363 49.8984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 3.2e-05 1024 185 1120 256000 112.518 26.4983 331.434 824.781 1295.47 1295.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 0.000128 4096 110 3008 145800 28.3413 1415.06 839.207 2282.66 2282.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 880 0.000128 512 200 928 115200 7.97018 3.50368 66.345 103.399 181.418 181.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1720 0.001024 512 230 448 17700 0.380352 2.8119 14.6227 17.8569 17.9067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 880 0.000128 512 200 928 114688 7.81286 3.49597 97.388 103.623 212.514 212.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1720 0.001024 512 230 448 18032 0.381344 4.59795 14.7108 19.7339 19.7805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 320 0.000512 1024 95 448 1792 5.46989 1.58586 2.11658 50.7895 60.118 60.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 990 0.000128 2048 270 1056 114688 24.03 14.3545 353.231 418.616 810.362 810.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 380 0.001024 512 125 512 2688 1.13843 0.376832 1.42221 25.2927 28.3606 28.4692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 800 3.2e-05 2048 240 1600 412160 138.321 55.995 1923.75 1673.05 3791.3 3791.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1910 6.4e-05 512 310 1184 286720 11.9557 6.72208 266.16 209.319 494.314 494.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1750 0.001024 1024 410 544 17024 0.69504 10.44 43.3809 54.5574 54.6224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 3.2e-05 1024 185 1120 258048 112.567 26.5423 467.669 827.193 1434.21 1434.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 0.000128 4096 110 3008 145824 28.3283 0 839.464 867.801 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 880 0.000128 512 200 928 107520 8.06419 3.46522 70.6316 101.371 183.727 183.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1720 0.001024 512 230 448 17920 0.381184 3.2176 14.5308 18.1724 18.2213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 320 0.000512 1024 95 448 0 1.51552 0.004768 48.5232 50.1289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 990 0.000128 2048 270 1056 114688 24.0084 15.9048 246.341 467.713 754.188 704.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 380 0.001024 512 125 512 1792 1.11251 0.362112 0.907744 23.7243 26.2354 26.3392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 800 3.2e-05 2048 240 1600 408576 139.072 55.9426 1326.02 1674.92 3196.15 3196.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1910 6.4e-05 512 310 1184 286720 11.9458 6.71875 184.241 209.536 412.599 412.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1750 0.001024 1024 410 544 16800 0.691904 7.14285 41.9367 49.813 49.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 3.2e-05 1024 185 1120 229376 114.207 26.2794 289.268 808.495 1238.49 1238.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 0.000128 4096 110 3008 145600 28.3747 1372.72 837.767 2238.91 2238.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 880 0.000128 512 200 928 107520 8.23862 3.46912 62.161 101.364 175.434 175.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1720 0.001024 512 230 448 17808 0.382976 2.58662 13.4356 16.4499 16.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 320 0.000512 1024 95 448 0 1.59494 0.004352 51.0341 52.7187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 990 0.000128 2048 270 1056 112896 24.2834 15.9795 201.52 470.156 712.16 659.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 380 0.001024 512 125 512 2688 1.14067 0.379072 1.10326 25.4409 28.1934 28.3032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 800 3.2e-05 2048 240 1600 408576 139.364 56.2235 1092.45 1673.32 2961.55 2961.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1910 6.4e-05 512 310 1184 284928 12.0267 6.71811 151.923 209.427 380.256 380.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1750 0.001024 1024 410 544 16800 0.694272 6.06726 42.0717 48.8743 48.9329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 3.2e-05 1024 185 1120 215040 116.944 26.2532 225.714 808.509 1177.67 1177.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 0.000128 4096 110 3008 145488 28.3713 1122.03 837.032 1987.48 1987.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 880 0.000128 512 200 928 115200 7.76518 3.49971 97.342 103.364 212.165 212.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1720 0.001024 512 230 448 18000 0.382304 4.48512 14.7112 19.6187 19.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 320 0.000512 1024 95 448 3840 5.41763 1.63005 3.41517 51.8787 62.5037 62.6319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 990 0.000128 2048 270 1056 114240 24.075 14.3541 345.259 417.883 801.706 801.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 380 0.001024 512 125 512 2880 1.16224 0.382976 1.4895 25.5627 28.7242 28.8343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 800 3.2e-05 2048 240 1600 410880 138.238 55.9625 1880.66 1670.1 3745.16 3745.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1910 6.4e-05 512 310 1184 286080 11.9431 6.71939 257.435 208.952 485.211 485.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1750 0.001024 1024 410 544 16920 0.692224 10.2251 43.1494 54.1103 54.1716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 3.2e-05 1024 185 1120 261120 111.56 26.4927 459.742 842.673 1453.71 1453.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 0.000128 4096 110 3008 145800 28.3575 1947.56 854.523 2830.49 2830.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 880 0.000128 512 200 928 115200 7.91139 3.49194 73.6332 103.442 188.675 188.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1720 0.001024 512 230 448 17760 0.376832 3.26534 14.6296 18.3153 18.3624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 320 0.000512 1024 95 448 3840 5.42342 1.64208 2.98992 52.0281 62.2383 62.3626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 990 0.000128 2048 270 1056 113280 24.15 14.4568 247.789 418.204 704.729 704.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 380 0.001024 512 125 512 1920 1.19206 0.388704 0.979008 25.6393 28.3297 28.4374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 800 3.2e-05 2048 240 1600 407040 139.184 55.9227 1330.29 1670.41 3196 3196.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1910 6.4e-05 512 310 1184 284160 11.9813 6.71286 183.434 209.036 411.317 411.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1750 0.001024 1024 410 544 16800 0.689344 7.35347 41.8463 49.9282 49.9923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 3.2e-05 1024 185 1120 245760 114.383 26.8918 313.081 825.022 1279.62 1279.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 0.000128 4096 110 3008 145680 28.3557 1371.46 838.282 2238.14 2238.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 880 0.000128 512 200 928 103680 8.43059 3.46586 60.0968 100.962 173.158 173.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1720 0.001024 512 230 448 17640 0.37888 2.79757 14.5975 17.8159 17.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 320 0.000512 1024 95 448 0 1.46003 0.004544 46.9949 48.5432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 990 0.000128 2048 270 1056 112320 24.356 15.8657 201.745 465.571 707.759 659.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 380 0.001024 512 125 512 0 0.355296 0.005824 23.3484 23.7939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 800 3.2e-05 2048 240 1600 403200 140.366 56.3319 1089.43 1694.26 2980.67 2957.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1910 6.4e-05 512 310 1184 282240 12.1145 6.72192 151.921 209.142 380.061 380.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1750 0.001024 1024 410 544 16560 0.687104 6.07395 40.7101 47.5136 47.5711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 3.2e-05 1024 185 1120 230400 113.732 26.2586 243.865 804.644 1188.75 1188.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 0.000128 4096 110 3008 145440 28.3935 1141.97 837.741 2008.15 2008.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 880 0.000128 512 200 928 118784 7.72861 3.51232 98.3234 104.728 214.483 214.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1720 0.001024 512 230 448 18048 0.380928 4.56131 14.8766 19.8629 19.9091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 320 0.000512 1024 95 448 4096 5.47517 1.66502 3.60739 52.5603 63.4605 63.5884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 990 0.000128 2048 270 1056 114688 23.9684 14.336 350.498 418.194 807.129 807.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 380 0.001024 512 125 512 2048 1.1344 0.367936 1.09555 24.0025 26.7239 26.8308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 800 3.2e-05 2048 240 1600 409600 138.655 55.9222 1883.53 1671.29 3749.59 3749.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1910 6.4e-05 512 310 1184 286720 11.8933 6.70672 261.375 209.109 489.241 489.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1750 0.001024 1024 410 544 16896 0.68896 10.1453 42.1508 53.0252 53.0863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 3.2e-05 1024 185 1120 262144 113.231 26.8307 468.556 836.527 1445.4 1445.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 0.000128 4096 110 3008 145792 28.3546 1930.28 839.731 2798.42 2798.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 880 0.000128 512 200 928 114688 8.16349 3.51597 73.6211 104.817 190.305 190.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1720 0.001024 512 230 448 17920 0.379936 3.11117 14.8976 18.43 18.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 320 0.000512 1024 95 448 0 1.56262 0.005248 49.9362 51.5847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 990 0.000128 2048 270 1056 114688 23.9972 15.929 238.453 468.591 747.188 695.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 380 0.001024 512 125 512 2048 1.13872 0.372704 0.985824 25.1382 27.759 27.8756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 800 3.2e-05 2048 240 1600 409600 138.65 56.0718 1272.42 1671.63 3138.96 3139.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1910 6.4e-05 512 310 1184 286720 11.8998 6.71082 177.622 209.187 405.572 405.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1750 0.001024 1024 410 544 16640 0.687808 6.95322 42.7819 50.464 50.5203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 3.2e-05 1024 185 1120 262144 113.236 26.8268 318.051 835.91 1294.27 1294.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 0.000128 4096 110 3008 145664 28.361 1305.9 838.175 2172.49 2172.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 880 0.000128 512 200 928 110592 7.7792 3.44064 63.4352 99.351 174.205 174.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1720 0.001024 512 230 448 17664 0.380512 2.73574 14.1251 17.2835 17.3306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 320 0.000512 1024 95 448 0 1.56861 0.005824 50.076 51.7324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 990 0.000128 2048 270 1056 110592 24.0463 15.8627 206.628 463.225 709.985 658.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 380 0.001024 512 125 512 0 0.374784 0.004864 25.1794 25.6344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 800 3.2e-05 2048 240 1600 393216 139.401 55.6708 1107.88 1674.23 2977.45 2951.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1910 6.4e-05 512 310 1184 282624 11.7502 6.62323 157.278 206.414 382.23 382.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1750 0.001024 1024 410 544 16512 0.68608 6.02317 41.2927 48.0459 48.1027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 3.2e-05 1024 185 1120 196608 116.869 25.815 214.43 791.661 1149.02 1149.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 0.000128 4096 110 3008 145536 28.3612 1194.94 837.714 2061.07 2061.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 880 0.000128 512 200 920 116736 7.83786 3.51078 77.817 104.682 194.043 194.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1720 0.001024 512 230 440 18176 0.383104 3.36781 15.0052 18.7991 18.8487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 320 0.000512 1024 95 440 2048 5.59498 1.66054 2.10954 52.4355 61.9524 62.0845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 990 0.000128 2048 270 1080 115968 23.9892 14.6632 504.729 419.363 962.882 963.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 380 0.001024 512 125 520 3072 1.14858 0.389632 1.11664 25.6793 28.4677 28.5798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 800 3.2e-05 2048 240 1600 409600 139.497 56.0983 1476.67 1676.73 3349.19 3349.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1910 6.4e-05 512 310 1200 288768 11.8967 6.7143 203.529 209.75 432.056 432.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1750 0.001024 1024 410 560 17024 0.694528 8.05242 43.8948 52.6846 52.7332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 3.2e-05 1024 185 1120 253952 115.087 26.8247 347.619 836.591 1326.37 1326.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1190 0.000128 4096 110 3040 145856 28.4371 1513.64 838.736 2380.86 2380.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 880 0.000128 512 200 920 116736 8.13594 3.50819 56.0479 104.699 172.586 172.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1720 0.001024 512 230 440 18112 0.385024 2.19139 14.0012 16.6204 16.6699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 320 0.000512 1024 95 440 2048 5.60659 1.67162 2.07206 52.478 61.9829 62.1115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 990 0.000128 2048 270 1080 115712 24.033 14.4008 502.3 419.443 960.309 960.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 380 0.001024 512 125 520 3072 1.15162 0.388544 0.85072 25.7026 28.2269 28.3422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 800 3.2e-05 2048 240 1600 409600 139.906 56.113 1186.52 1676.82 3059.56 3059.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1910 6.4e-05 512 310 1200 288768 11.9001 6.71744 131.578 209.784 360.135 360.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1750 0.001024 1024 410 560 16960 0.710656 5.2248 43.6122 49.5904 49.6415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 3.2e-05 1024 185 1120 253952 115.107 26.8268 224.596 835.772 1202.55 1202.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1190 0.000128 4096 110 3040 145792 28.4261 972.062 840.207 1840.74 1840.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 880 0.000128 512 200 920 117760 7.8448 3.52186 87.3452 104.951 203.865 204.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1720 0.001024 512 230 440 18160 0.379648 3.86288 14.8877 19.1756 19.2225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 320 0.000512 1024 95 440 1280 5.59837 1.6297 1.70275 51.7245 60.8103 60.9373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 990 0.000128 2048 270 1080 115840 24.026 14.3724 341.591 419.094 799.221 799.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 380 0.001024 512 125 520 2880 1.14352 0.380992 1.20083 25.5027 28.3566 28.4643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 800 3.2e-05 2048 240 1600 409600 139.778 56.1226 1665.97 1675.74 3537.81 3537.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1910 6.4e-05 512 310 1200 288640 11.9438 6.73178 230.685 209.611 459.132 459.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1750 0.001024 1024 410 560 17000 0.694272 9.2823 43.8465 53.8669 53.9274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 3.2e-05 1024 185 1120 256000 115.23 26.9452 396.079 838.037 1376.53 1376.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1190 0.000128 4096 110 3040 145840 28.4262 1730.65 838.343 2597.47 2597.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 880 0.000128 512 200 920 117760 8.11136 3.51818 62.1262 104.945 178.902 179.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1720 0.001024 512 230 440 18080 0.379488 2.51056 13.8508 16.7849 16.8351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 320 0.000512 1024 95 440 1280 5.59642 1.62986 1.77565 51.7595 60.9194 61.0471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 990 0.000128 2048 270 1080 115840 23.9519 14.3606 234.917 419.077 692.439 692.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 380 0.001024 512 125 520 2560 1.1464 0.382784 0.913984 25.5211 28.0971 28.2092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 800 3.2e-05 2048 240 1600 409600 139.487 56.0862 1081.09 1675.19 2952.05 2952.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1910 6.4e-05 512 310 1200 288000 11.9359 6.72275 147.616 209.578 376.011 376.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1750 0.001024 1024 410 560 16960 0.694272 5.91453 42.4507 49.1006 49.1652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 3.2e-05 1024 185 1120 256000 115.007 26.9181 254.7 837.698 1234.56 1234.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1190 0.000128 4096 110 3040 145760 28.4218 1091.14 837.605 1957.22 1957.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 880 0.000128 512 200 920 115200 8.25517 3.50179 52.5091 103.379 167.843 167.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1720 0.001024 512 230 440 18000 0.380928 2.10534 15.4972 18.0253 18.0756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 40 320 0.000512 1024 95 440 0 1.63274 0.012256 51.8224 53.5499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 990 0.000128 2048 270 1080 115200 24.0228 15.9932 569.68 469.74 1079.65 1026.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 380 0.001024 512 125 520 2880 1.15885 0.383296 0.8736 25.5628 28.1088 28.2173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 800 3.2e-05 2048 240 1600 407040 139.478 55.9434 888.204 1670.25 2754.06 2754.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1910 6.4e-05 512 310 1200 286080 11.9573 6.71866 120.985 208.972 348.785 348.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1750 0.001024 1024 410 560 16920 0.692448 4.98586 43.3758 49.0965 49.1505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 3.2e-05 1024 185 1120 245760 114.503 26.5363 201.346 824.937 1167.57 1167.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1190 0.000128 4096 110 3040 145680 28.4264 888.896 838.299 1755.67 1755.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 880 0.000128 512 200 920 116736 7.79699 3.50822 82.3172 104.341 198.16 198.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1720 0.001024 512 230 440 18144 0.38512 3.56493 14.9914 18.9837 19.0321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 320 0.000512 1024 95 440 1536 5.57466 1.63286 1.52083 51.764 60.6426 60.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 990 0.000128 2048 270 1080 115584 23.9431 14.3488 291.585 418.667 748.676 748.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 380 0.001024 512 125 520 2688 1.15437 0.384864 1.12941 25.5102 28.3088 28.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 800 3.2e-05 2048 240 1600 408576 139.443 56.0148 1523.12 1673.82 3392.6 3392.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1910 6.4e-05 512 310 1200 288000 11.9057 6.72061 212.834 209.405 441.029 441.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1750 0.001024 1024 410 560 16992 0.69696 8.41318 42.6045 51.7588 51.8167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 3.2e-05 1024 185 1120 251904 114.861 26.7592 361.641 832.909 1336.42 1336.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 0.000128 4096 110 3040 145824 28.4322 1585.21 838.495 2452.18 2452.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 880 0.000128 512 200 920 113664 8.17536 3.49389 56.7887 103.354 172.014 172.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1720 0.001024 512 230 440 18048 0.381152 2.40163 15.126 17.9522 17.9995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 320 0.000512 1024 95 440 1536 5.56669 1.6343 1.8575 51.8401 61.0514 61.1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 990 0.000128 2048 270 1080 115200 23.9523 14.3668 190.763 418.892 648.104 648.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 380 0.001024 512 125 520 2304 1.16525 0.382432 0.786112 25.5474 28.0088 28.1234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 800 3.2e-05 2048 240 1600 408576 139.041 55.994 995.636 1674.5 2865.37 2865.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1910 6.4e-05 512 310 1200 287232 11.912 6.71344 138.351 209.473 366.609 366.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1750 0.001024 1024 410 560 16896 0.69216 5.6361 43.3847 49.7556 49.8122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 3.2e-05 1024 185 1120 245760 114.245 26.4253 232.046 826.093 1199.05 1199.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 0.000128 4096 110 3040 145728 28.4113 1032.56 838.585 1899.61 1899.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 880 0.000128 512 200 920 110592 8.34013 3.4857 47.0526 102.341 161.432 161.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1720 0.001024 512 230 440 18000 0.37888 1.99203 16.9316 19.3436 19.3929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 12 40 320 0.000512 1024 95 440 0 1.55683 0.012224 49.7827 51.4299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 990 0.000128 2048 270 1080 115200 23.886 15.9041 184.694 467.69 692.382 641.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 380 0.001024 512 125 520 1152 1.1456 0.370688 0.646784 24.0124 26.305 26.4069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 800 3.2e-05 2048 240 1600 405504 139.513 55.9968 837.484 1670.05 2703.23 2703.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1910 6.4e-05 512 310 1200 285696 11.9273 6.71158 114.782 208.948 342.525 342.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1750 0.001024 1024 410 560 16848 0.689824 4.69142 43.3102 48.7326 48.7905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 3.2e-05 1024 185 1120 239616 114.086 26.2539 186.413 816.561 1143.56 1143.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1190 0.000128 4096 110 3040 145728 28.4252 845.89 838.523 1712.88 1712.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 880 0.000128 512 200 920 116480 7.89117 3.51846 106.771 104.78 223.149 223.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1720 0.001024 512 230 440 18144 0.382304 5.08749 13.2093 18.7223 18.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 320 0.000512 1024 95 440 896 5.6448 1.63635 1.39021 51.9117 60.736 60.8625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 990 0.000128 2048 270 1080 115584 24.0241 14.3704 419.26 418.394 876.182 876.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 380 0.001024 512 125 520 2688 1.16202 0.382976 1.49846 25.5489 28.7199 28.8262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 800 3.2e-05 2048 240 1600 408576 139.548 56.1296 2181.59 1672.66 4050.12 4050.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1910 6.4e-05 512 310 1200 287616 11.9332 6.73152 300.145 209.251 528.216 528.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1750 0.001024 1024 410 560 16968 0.690176 12.2657 43.4033 56.4004 56.4535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 3.2e-05 1024 185 1120 250880 115.924 26.9341 523.082 836.463 1502.65 1502.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 0.000128 4096 110 3040 145824 28.4303 2248.88 837.965 3115.33 3115.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 880 0.000128 512 200 920 114688 7.9847 3.49818 72.1795 103.612 187.466 187.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1720 0.001024 512 230 440 18032 0.380736 3.32502 14.6332 18.3808 18.4279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 320 0.000512 1024 95 440 0 1.58515 0.005728 50.7316 52.4025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 990 0.000128 2048 270 1080 115584 23.9181 15.9427 264.487 469.266 773.828 721.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 380 0.001024 512 125 520 1792 1.15834 0.37888 0.916768 25.2892 27.8697 27.9716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 800 3.2e-05 2048 240 1600 408576 139.237 55.9772 1370.83 1672.77 3239.03 3239.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1910 6.4e-05 512 310 1200 286720 11.9458 6.72438 193.003 209.281 421.11 421.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1750 0.001024 1024 410 560 16912 0.691072 7.80813 43.4051 51.9461 52.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 3.2e-05 1024 185 1120 243712 115.237 26.5437 317.081 827.342 1286.45 1286.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 0.000128 4096 110 3040 145712 28.4095 1417.33 837.624 2283.41 2283.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 880 0.000128 512 200 920 112896 8.34758 3.51747 62.3559 104.828 179.243 179.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1720 0.001024 512 230 440 17976 0.386592 2.70746 14.7679 17.9058 17.9565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 14 40 320 0.000512 1024 95 440 0 1.59082 0.011968 50.7962 52.4819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 990 0.000128 2048 270 1080 115584 24.0194 15.9607 215.721 469.389 725.311 672.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 380 0.001024 512 125 520 1344 1.18067 0.37888 0.798496 25.3209 27.8121 27.9224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 800 3.2e-05 2048 240 1600 408576 139.426 56.2096 1116.3 1672.55 2984.68 2984.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1910 6.4e-05 512 310 1200 287616 11.9522 6.72973 158.248 209.273 386.362 386.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1750 0.001024 1024 410 560 16800 0.692544 6.24682 43.3635 50.3449 50.4015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 3.2e-05 1024 185 1120 236544 118.633 26.9233 251.21 836.533 1233.55 1233.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 0.000128 4096 110 3040 145656 28.4116 1151.28 837.45 2017.19 2017.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 880 0.000128 512 200 920 116736 7.83395 3.51034 102.074 104.588 218.198 218.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1720 0.001024 512 230 440 18112 0.379552 4.78042 14.7903 19.9931 20.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 320 0.000512 1024 95 440 2048 5.60438 1.66758 2.29578 52.4186 62.1421 62.2694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 990 0.000128 2048 270 1080 115712 23.9419 14.3918 391.427 418.984 848.878 848.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 380 0.001024 512 125 520 3072 1.15123 0.386944 1.57946 25.6841 28.933 29.0388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 800 3.2e-05 2048 240 1600 409600 139.43 55.9866 2034.48 1674.97 3905.05 3905.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1910 6.4e-05 512 310 1200 288768 11.8794 6.71277 283.93 209.543 512.225 512.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1750 0.001024 1024 410 560 16960 0.694784 11.4913 43.7002 55.9302 55.9846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 3.2e-05 1024 185 1120 253952 115.066 26.8218 492.989 835.759 1470.88 1471.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 0.000128 4096 110 3040 145792 28.4083 2096.31 837.611 2962.38 2962.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 880 0.000128 512 200 920 114688 8.14637 3.5079 69.3504 104.649 185.853 186.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1720 0.001024 512 230 440 18048 0.378464 3.08787 14.7979 18.3061 18.3545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 320 0.000512 1024 95 440 2048 5.61142 1.67146 1.84957 52.515 61.8 61.9271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 990 0.000128 2048 270 1080 114688 23.9599 14.5019 247.21 417.853 703.658 703.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 380 0.001024 512 125 520 2048 1.13427 0.367872 0.976736 23.9933 26.5986 26.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 800 3.2e-05 2048 240 1600 405504 139.701 55.8899 1281.44 1669.93 3147.16 3147.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1910 6.4e-05 512 310 1200 286720 11.895 6.7072 175.353 208.935 403.047 403.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1750 0.001024 1024 410 560 16896 0.690176 7.38224 43.366 51.4817 51.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 3.2e-05 1024 185 1120 245760 116.41 26.8419 300.788 835.829 1280.11 1280.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 0.000128 4096 110 3040 145664 28.4119 1326 837.384 2191.84 2191.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 880 0.000128 512 200 920 110592 8.37651 3.49245 57.773 103.322 173.166 173.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1720 0.001024 512 230 440 17856 0.385088 2.57763 14.8275 17.8336 17.8828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 320 0.000512 1024 95 440 0 1.56083 0.005248 49.8155 51.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 990 0.000128 2048 270 1080 113664 23.9852 15.9009 198.68 466.828 705.613 654.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 380 0.001024 512 125 520 1536 1.15504 0.372704 0.830624 25.0871 27.5766 27.6845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 800 3.2e-05 2048 240 1600 405504 138.802 55.7284 1042.6 1664.84 2902.19 2902.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1910 6.4e-05 512 310 1200 285696 11.8644 6.68944 141.63 208.306 368.651 368.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1750 0.001024 1024 410 560 16704 0.689568 5.7983 42.0311 48.5612 48.6188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 3.2e-05 1024 185 1120 245760 114.335 26.4376 243.669 824.237 1208.93 1209.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 0.000128 4096 110 3040 145536 28.4229 1076.15 837.11 1941.73 1941.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 880 0.000128 512 200 920 115200 7.82918 3.51165 102.311 103.772 217.618 217.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1720 0.001024 512 230 440 18144 0.385024 4.92192 14.7221 20.0734 20.1216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 320 0.000512 1024 95 440 1152 5.56573 1.61178 1.64435 51.2524 60.2274 60.3546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 990 0.000128 2048 270 1080 115776 23.992 14.3841 399.932 419.012 857.452 857.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 380 0.001024 512 125 520 2304 1.15002 0.383712 1.38096 25.3954 28.4403 28.5496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 800 3.2e-05 2048 240 1600 407808 140.012 56.1546 2077.93 1674.99 3949.28 3949.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1910 6.4e-05 512 310 1200 288000 11.9491 6.72973 294.907 209.547 523.286 523.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1750 0.001024 1024 410 560 16992 0.695584 11.727 43.7633 56.2283 56.2852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 3.2e-05 1024 185 1120 248832 114.723 26.6031 492.701 829.519 1463.79 1463.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 0.000128 4096 110 3040 145800 28.4341 2155.79 838.032 3022.31 3022.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 880 0.000128 512 200 920 110592 8.0448 3.47955 72.974 102.355 187.062 187.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1720 0.001024 512 230 440 18000 0.381216 3.2536 14.5315 18.2083 18.2562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 320 0.000512 1024 95 440 0 1.55648 0.005664 49.7963 51.4406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 990 0.000128 2048 270 1080 115200 23.8798 15.9157 260.147 467.794 767.955 716.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 380 0.001024 512 125 520 1152 1.15968 0.370688 0.79024 24.013 26.4656 26.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 800 3.2e-05 2048 240 1600 405504 139.462 55.994 1342.15 1670.34 3208.15 3208.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1910 6.4e-05 512 310 1200 285696 11.9358 6.70742 188.67 208.99 416.462 416.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1750 0.001024 1024 410 560 16848 0.689952 7.69878 41.2033 49.6353 49.6927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 3.2e-05 1024 185 1120 239616 114.098 26.2506 307.789 816.725 1265.11 1265.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 0.000128 4096 110 3040 145728 28.4503 1397.22 838.698 2264.42 2264.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 880 0.000128 512 200 920 110592 8.09165 3.48976 65.4528 102.284 179.517 179.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1720 0.001024 512 230 440 17928 0.3808 2.88336 13.4196 16.7239 16.7737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 320 0.000512 1024 95 440 0 1.61376 0.00448 51.3758 53.0755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 990 0.000128 2048 270 1080 114048 24.1188 15.9829 226.63 469.07 736.022 683.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 380 0.001024 512 125 520 1728 1.18442 0.3816 0.971328 25.4822 28.1478 28.2582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 800 3.2e-05 2048 240 1600 400896 140.692 56.0985 1170.13 1668.56 3035.7 3035.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1910 6.4e-05 512 310 1200 286848 11.9289 6.71744 166.049 208.788 393.64 393.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1750 0.001024 1024 410 560 16848 0.695808 6.88941 42.326 49.9532 50.0105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 3.2e-05 1024 185 1120 221184 117.422 26.282 250.293 816.536 1210.78 1210.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 0.000128 4096 110 3040 145584 28.436 1234.1 837.319 2099.91 2099.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 880 0.000128 512 200 920 101376 8.46752 3.44854 56.3887 99.2632 167.773 167.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1720 0.001024 512 230 440 17856 0.380928 2.62448 14.6598 17.7074 17.7541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 320 0.000512 1024 95 440 0 1.56102 0.004096 49.9345 51.5821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 990 0.000128 2048 270 1080 112896 23.8815 15.8744 198.734 464.774 703.481 652.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 380 0.001024 512 125 520 0 0.373472 0.005632 25.1098 25.5627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 800 3.2e-05 2048 240 1600 396288 139.543 55.6859 1028.48 1681.69 2905.66 2880.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1910 6.4e-05 512 310 1200 281088 11.9204 6.64986 146.514 207.314 372.557 372.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1750 0.001024 1024 410 560 16704 0.689568 5.86598 42.0068 48.6053 48.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 3.2e-05 1024 185 1120 221184 112.407 25.9737 223.595 791.342 1153.56 1153.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 0.000128 4096 110 3040 145440 28.4201 1096.53 837.022 1962.02 1962.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 880 0.000128 512 200 920 117760 7.83037 3.51846 101.641 104.941 218.124 218.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1720 0.001024 512 230 440 18080 0.38032 4.6287 13.7723 18.8245 18.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 320 0.000512 1024 95 440 1280 5.59789 1.62899 1.7496 51.7555 60.8852 61.0161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 990 0.000128 2048 270 1080 115840 23.9377 14.544 376.186 419.038 833.835 833.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 380 0.001024 512 125 520 2560 1.15363 0.382944 1.45677 25.5212 28.641 28.7498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 800 3.2e-05 2048 240 1600 409600 139.526 56.0712 1955.04 1675.03 3825.86 3826.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1910 6.4e-05 512 310 1200 288000 11.9349 6.71725 274.126 209.555 502.49 502.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1750 0.001024 1024 410 560 16960 0.695776 10.9444 42.7044 54.3861 54.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 3.2e-05 1024 185 1120 256000 115.118 26.9296 473.16 837.782 1453.22 1453.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 0.000128 4096 110 3040 145760 28.4195 2021.56 839.384 2889.41 2889.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 880 0.000128 512 200 920 112640 8.04067 3.49389 71.6125 103.302 186.643 186.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1720 0.001024 512 230 440 17920 0.380928 3.20922 14.5369 18.1711 18.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 320 0.000512 1024 95 440 0 1.64038 0.005568 51.8249 53.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 990 0.000128 2048 270 1080 113920 23.8755 16.3221 250.358 467.727 758.497 705.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 380 0.001024 512 125 520 2560 1.16598 0.385024 1.19011 25.5669 28.4413 28.5529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 800 3.2e-05 2048 240 1600 409600 139.172 56.0111 1325.81 1675.61 3196.82 3196.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1910 6.4e-05 512 310 1200 286720 11.9574 6.7168 186.467 209.653 414.951 415.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1750 0.001024 1024 410 560 16800 0.68864 7.44858 42.3399 50.5204 50.5769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 3.2e-05 1024 185 1120 245760 114.234 28.1478 309.284 824.619 1276.54 1276.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 0.000128 4096 110 3040 145600 28.4314 1379.65 837.273 2245.41 2245.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 880 0.000128 512 200 920 115200 7.92298 3.49389 65.8194 103.433 180.865 181.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1720 0.001024 512 230 440 17760 0.38048 2.59686 14.4978 17.5179 17.5663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 320 0.000512 1024 95 440 0 1.64237 0.00544 51.97 53.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 990 0.000128 2048 270 1080 115200 23.9203 16.2221 212.861 470.132 723.355 669.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 380 0.001024 512 125 520 1920 1.18608 0.386432 1.06266 25.6373 28.3973 28.5006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 800 3.2e-05 2048 240 1600 407040 139.147 55.9277 1107.84 1670.26 2973.38 2973.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1910 6.4e-05 512 310 1200 284160 11.989 6.71174 155.224 209.009 383.088 383.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1750 0.001024 1024 410 560 16800 0.695968 6.36282 41.2695 48.3711 48.4291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 3.2e-05 1024 185 1120 245760 114.394 26.6936 260.572 824.933 1226.84 1227.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 0.000128 4096 110 3040 145440 28.4344 1152.29 839.319 2020.09 2020.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 880 0.000128 512 200 920 112640 8.19482 3.49014 59.5232 103.429 174.833 174.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1720 0.001024 512 230 440 17600 0.375072 2.47213 13.4181 16.307 16.3559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 880 0.000128 512 200 920 113664 7.81075 3.49594 95.7274 103.264 210.492 210.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1720 0.001024 512 230 440 18048 0.3784 4.3865 14.5917 19.3996 19.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 320 0.000512 1024 95 440 1536 5.56691 1.63478 1.93568 51.7924 61.0794 61.2065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 990 0.000128 2048 270 1080 115200 23.9381 14.3812 351.374 418.509 808.332 808.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 380 0.001024 512 125 520 2304 1.16333 0.380928 1.19421 25.5378 28.4087 28.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 800 3.2e-05 2048 240 1600 408576 139.127 55.9147 1839.03 1672.79 3707.05 3707.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1910 6.4e-05 512 310 1200 287232 11.9079 6.71334 255.587 210.688 485.053 485.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1750 0.001024 1024 410 560 16896 0.692224 10.377 43.6271 54.7373 54.7942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 3.2e-05 1024 185 1120 245760 114.266 26.4253 424.833 824.332 1390.1 1390.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 0.000128 4096 110 3040 145728 28.4223 1924.05 837.82 2790.34 2790.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 880 0.000128 512 200 920 110592 8.18317 3.49283 70.1741 103.413 185.456 185.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1720 0.001024 512 230 440 17856 0.377344 3.16416 14.6875 18.272 18.3173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 320 0.000512 1024 95 440 0 1.55885 0.005472 49.8503 51.4945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 990 0.000128 2048 270 1080 113664 23.9919 15.8762 247.424 466.887 754.397 703.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 380 0.001024 512 125 520 1536 1.14893 0.376896 0.943904 25.098 27.6965 27.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 800 3.2e-05 2048 240 1600 405504 138.754 55.6288 1298.64 1666.14 3159.37 3159.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1910 6.4e-05 512 310 1200 285696 11.8581 6.68854 180.857 208.48 408.039 408.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1750 0.001024 1024 410 560 16704 0.688928 7.21715 43.1042 51.0525 51.1116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 3.2e-05 1024 185 1120 245760 114.322 26.4358 304.866 824.939 1270.8 1270.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 0.000128 4096 110 3040 145536 28.4262 1358 838.884 2225.36 2225.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 880 0.000128 512 200 920 101376 8.3487 3.44269 57.525 99.3505 168.865 169.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1720 0.001024 512 230 440 17856 0.384 2.66458 14.1788 17.2711 17.3233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 320 0.000512 1024 95 440 0 1.56262 0.005984 49.9851 51.6342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 990 0.000128 2048 270 1080 112896 23.895 15.8904 202.753 465.221 707.979 656.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 380 0.001024 512 125 520 0 0.3736 0.005856 25.1249 25.5782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 800 3.2e-05 2048 240 1600 396288 139.594 55.7248 1048.4 1683.29 2927.28 2901.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1910 6.4e-05 512 310 1200 281088 11.9295 6.64781 148.467 207.519 374.72 374.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1750 0.001024 1024 410 560 16704 0.69456 5.91053 42.0284 48.6768 48.7345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 3.2e-05 1024 185 1120 221184 112.432 25.8003 227.728 792.63 1158.83 1159.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 0.000128 4096 110 3040 145440 28.4246 1114.42 837.841 1980.73 1980.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 880 0.000128 512 200 920 98304 8.69466 3.44157 52.6148 99.4211 164.379 164.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1720 0.001024 512 230 440 17664 0.379424 2.48832 15.6484 18.558 18.6081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 320 0.000512 1024 95 440 0 1.57082 0.004576 50.1082 51.7677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 990 0.000128 2048 270 1080 110592 24.036 15.8454 189.002 463.544 692.646 640.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 380 0.001024 512 125 520 0 0.374976 0.006144 25.1918 25.6474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 800 3.2e-05 2048 240 1600 393216 139.379 55.4663 977.886 1675.38 2848.38 2822.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1910 6.4e-05 512 310 1200 282624 11.7518 6.6223 139.993 206.548 365.073 365.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1750 0.001024 1024 410 560 16512 0.688544 5.58099 42.836 49.1494 49.2048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 3.2e-05 1024 185 1120 196608 116.877 25.813 190.26 792.237 1125.43 1125.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 0.000128 4096 110 3040 145152 28.4537 1043.94 836.798 1909.24 1909.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 880 0.000128 512 200 920 115200 7.76362 3.50669 98.0289 103.343 212.833 212.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1720 0.001024 512 230 440 18100 0.380928 4.54042 14.6339 19.5981 19.6465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 40 320 0.000512 1024 95 440 0 1.63261 0.00496 51.7899 53.5076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 990 0.000128 2048 270 1080 115200 24.112 16.0255 364.825 470.896 876.076 822.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 380 0.001024 512 125 520 2400 1.16688 0.38512 1.24266 25.5447 28.472 28.5778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 800 3.2e-05 2048 240 1600 406400 140.267 56.191 1899.9 1675.15 3771.72 3771.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1910 6.4e-05 512 310 1200 288000 11.9529 6.73341 269.785 209.579 498.208 498.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1750 0.001024 1024 410 560 16900 0.694208 10.6718 43.6961 55.1036 55.1598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 3.2e-05 1024 185 1120 243200 114.984 26.5216 439.857 824.929 1406.53 1406.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 0.000128 4096 110 3040 145800 28.4406 1980.71 838.896 2848.09 2848.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 880 0.000128 512 200 920 115200 7.84214 3.50256 74.7248 103.317 189.579 189.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1720 0.001024 512 230 440 18000 0.383392 3.1232 14.6167 18.1666 18.2169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 320 0.000512 1024 95 440 0 1.63862 0.006016 51.8771 53.6028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 990 0.000128 2048 270 1080 113600 24.1119 16.0244 246.228 468.71 755.292 701.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 380 0.001024 512 125 520 1600 1.2025 0.387072 0.991616 25.5971 28.3064 28.4199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 800 3.2e-05 2048 240 1600 403200 139.704 55.9146 1281.44 1665.21 3142.49 3142.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1910 6.4e-05 512 310 1200 284800 11.9633 6.70502 180.532 208.369 407.727 407.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1750 0.001024 1024 410 560 16800 0.690528 7.42605 41.1169 49.2769 49.3329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 3.2e-05 1024 185 1120 230400 117.223 26.5011 284.143 824.154 1252.26 1252.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 0.000128 4096 110 3040 145600 28.4209 1343.76 837.52 2209.75 2209.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 880 0.000128 512 200 920 115200 7.96925 3.50413 65.1942 103.398 180.263 180.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1720 0.001024 512 230 440 17700 0.380928 2.68902 14.5267 17.6376 17.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 880 0.000128 512 200 920 115200 8.02189 3.49597 61.946 103.445 177.11 177.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1720 0.001024 512 230 440 17600 0.379296 2.62758 13.6193 16.6707 16.7158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 880 0.000128 512 200 960 116736 7.82922 3.50736 88.4694 104.587 204.589 204.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1720 0.001024 512 230 480 18080 0.380704 3.98666 14.2387 18.6489 18.6941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 320 0.000512 1024 95 432 1024 5.67565 1.66298 1.32966 52.3933 61.2156 61.3417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 990 0.000128 2048 270 1056 114688 24.0305 14.338 317.92 419.021 775.445 775.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 380 0.001024 512 125 528 3584 1.13786 0.387648 1.39888 25.6656 28.7228 28.8307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 800 3.2e-05 2048 240 1584 411648 138.654 56.0267 1596.27 1675.32 3466.46 3466.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1910 6.4e-05 512 310 1200 287744 11.9178 6.71552 217.814 209.575 446.182 446.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1750 0.001024 1024 410 528 17152 0.695776 8.28781 42.6789 51.7093 51.7734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 3.2e-05 1024 185 1152 253952 114.997 26.8165 382.363 836.501 1360.92 1361.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1190 0.000128 4096 110 3024 145920 28.4358 1621.86 838.206 2488.55 2488.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 880 0.000128 512 200 960 116736 8.13021 3.50765 61.2214 104.596 177.653 177.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1720 0.001024 512 230 480 18048 0.385024 2.62554 15.6784 18.7348 18.7815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 320 0.000512 1024 95 432 1024 5.6849 1.668 1.28838 52.4317 61.2276 61.3574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 990 0.000128 2048 270 1056 114688 24.121 14.3588 527.057 419.042 984.711 984.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 380 0.001024 512 125 528 3584 1.14269 0.388928 0.987232 25.685 28.3352 28.4522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 800 3.2e-05 2048 240 1584 411648 138.942 56.0626 1286.56 1675.33 3157.08 3157.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1910 6.4e-05 512 310 1200 287744 11.9274 6.7153 141.6 209.576 369.978 370.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1750 0.001024 1024 410 528 17088 0.708544 5.46653 43.4263 49.6458 49.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 3.2e-05 1024 185 1152 253952 115.014 26.826 249.288 834.951 1226.32 1226.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1190 0.000128 4096 110 3024 145856 28.4188 1037.58 837.757 1903.8 1903.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 880 0.000128 512 200 960 113664 8.28768 3.49357 51.0564 103.266 166.306 166.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1720 0.001024 512 230 480 17952 0.380128 2.15981 16.1108 18.6922 18.7396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 48 320 0.000512 1024 95 432 0 1.6384 0.011904 51.7422 53.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 990 0.000128 2048 270 1056 114432 24.0623 15.9945 529.099 470.229 1039.6 986.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 380 0.001024 512 125 528 3072 1.15584 0.385536 0.853568 25.5399 28.0641 28.1712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 800 3.2e-05 2048 240 1584 408576 139.246 55.9944 1137.48 1672.71 3005.62 3005.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1910 6.4e-05 512 310 1200 287232 11.9114 6.71402 116.855 210.581 346.221 346.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1750 0.001024 1024 410 528 17088 0.69632 4.46944 43.4364 48.6458 48.7012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 3.2e-05 1024 185 1152 245760 114.194 26.4564 199.517 824.121 1164.53 1164.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1190 0.000128 4096 110 3024 145824 28.4204 858.575 837.846 1724.9 1724.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 880 0.000128 512 200 960 116480 7.93098 3.52256 85.467 104.912 202.025 202.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1720 0.001024 512 230 480 18040 0.382464 3.82589 15.524 19.7756 19.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 320 0.000512 1024 95 432 640 5.65178 1.62704 1.05114 51.7039 60.1854 60.3095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 990 0.000128 2048 270 1056 114560 24.1711 14.3974 282.919 418.924 740.544 740.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 380 0.001024 512 125 528 3200 1.13782 0.382208 1.22179 25.4954 28.3623 28.4815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 800 3.2e-05 2048 240 1584 410880 139.429 56.2278 1519.87 1674.94 3390.66 3390.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1910 6.4e-05 512 310 1200 288000 11.9675 6.72899 211.982 209.532 440.371 440.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1750 0.001024 1024 410 528 17160 0.693792 8.03347 42.6646 51.4346 51.4899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 3.2e-05 1024 185 1152 256000 115.178 26.941 376.282 837.664 1356.31 1356.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 0.000128 4096 110 3024 145920 28.4324 1572.66 839.577 2440.72 2440.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 880 0.000128 512 200 960 115200 8.1721 3.51846 59.1394 104.963 175.994 176.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1720 0.001024 512 230 480 18000 0.381216 2.59274 14.3257 17.3434 17.3925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 48 320 0.000512 1024 95 432 0 1.6321 0.01232 51.718 53.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 990 0.000128 2048 270 1056 114560 24.1493 16.0032 213.733 470.846 724.946 671.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 380 0.001024 512 125 528 3200 1.13312 0.38464 0.984704 25.526 28.1607 28.2694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 800 3.2e-05 2048 240 1584 409600 139.522 56.1072 1017.81 1675.36 2889 2889.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1910 6.4e-05 512 310 1200 288000 11.9302 6.7263 138.775 209.604 367.197 367.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1750 0.001024 1024 410 528 17120 0.694272 5.33152 42.4771 48.5445 48.6031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 3.2e-05 1024 185 1152 256000 115.105 26.9204 247.307 838.189 1227.77 1227.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1190 0.000128 4096 110 3024 145840 28.414 1026.44 837.829 1892.72 1892.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 880 0.000128 512 200 960 111360 8.47043 3.49638 49.5542 103.358 165.086 165.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1720 0.001024 512 230 480 17880 0.387072 2.1127 16.7792 19.3196 19.3683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 48 320 0.000512 1024 95 432 0 1.63021 0.012288 51.8181 53.5424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 990 0.000128 2048 270 1056 113280 24.1528 16.008 176.563 469.652 686.592 633.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 380 0.001024 512 125 528 2880 1.15587 0.388736 0.851936 25.559 28.0835 28.1931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 800 3.2e-05 2048 240 1584 407040 139.513 56.0088 831.503 1669.96 2697.17 2697.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1910 6.4e-05 512 310 1200 286080 11.9545 6.71565 114.955 208.928 342.706 342.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1750 0.001024 1024 410 528 17040 0.690176 4.33766 42.2953 47.365 47.4246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 3.2e-05 1024 185 1152 245760 114.477 26.4965 195.417 824.758 1161.39 1161.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1190 0.000128 4096 110 3024 145800 28.418 835.247 838.461 1702.18 1702.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 880 0.000128 512 200 960 115200 7.88122 3.50979 107.544 104.26 223.388 223.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1720 0.001024 512 230 480 18048 0.385024 5.35962 15.2132 20.9989 21.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 320 0.000512 1024 95 432 768 5.62938 1.63053 1.38534 51.7289 60.5272 60.6554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 990 0.000128 2048 270 1056 114432 24.0536 14.3514 393.971 418.374 850.877 850.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 380 0.001024 512 125 528 3456 1.13514 0.38304 1.91978 25.5002 29.0697 29.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 800 3.2e-05 2048 240 1584 410112 138.851 55.9737 2117.63 1672.67 3985.32 3985.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1910 6.4e-05 512 310 1200 287232 11.9323 6.72342 290.868 209.248 518.933 519.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1750 0.001024 1024 410 528 17136 0.69632 11.325 43.434 55.4979 55.5525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 3.2e-05 1024 185 1152 251904 114.776 26.7537 524.658 833.223 1499.65 1499.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 0.000128 4096 110 3024 145920 28.4283 2175.83 838.149 3042.45 3042.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 880 0.000128 512 200 960 113664 7.99139 3.49382 73.099 103.355 188.128 188.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1720 0.001024 512 230 480 17952 0.38016 3.45101 15.0589 18.933 18.9806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 12 48 320 0.000512 1024 95 432 0 1.63648 0.01184 51.79 53.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 990 0.000128 2048 270 1056 114432 24.0124 16.0843 248.575 470.671 759.553 706.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 380 0.001024 512 125 528 3072 1.1505 0.38272 1.1719 25.5413 28.3717 28.4788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 800 3.2e-05 2048 240 1584 408576 139.031 55.9673 1325.73 1674.33 3195.24 3195.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1910 6.4e-05 512 310 1200 287232 11.912 7.40106 188.235 209.467 417.172 417.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1750 0.001024 1024 410 528 17088 0.69264 7.07994 42.4025 50.2184 50.2723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 3.2e-05 1024 185 1152 245760 114.198 26.4313 319.864 824.887 1285.61 1285.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 0.000128 4096 110 3024 145824 28.4134 1371.53 838.652 2238.64 2238.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 880 0.000128 512 200 960 110592 8.0505 3.48538 62.0065 102.359 176.096 176.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1720 0.001024 512 230 480 17856 0.379808 2.8415 14.8791 18.1434 18.1906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 880 0.000128 512 200 960 110592 8.45059 3.49981 55.0572 103.331 170.532 170.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1720 0.001024 512 230 480 17856 0.38368 2.37302 15.1522 17.9503 17.9984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 880 0.000128 512 200 960 116480 7.88774 3.51837 103.238 104.863 219.701 219.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1720 0.001024 512 230 480 18032 0.383168 5.01984 15.2855 20.7306 20.7785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 320 0.000512 1024 95 432 896 5.64909 1.63942 1.52118 51.9473 60.9085 61.0403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 990 0.000128 2048 270 1056 114240 24.1935 14.3659 364.754 418.696 822.147 822.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 380 0.001024 512 125 528 3136 1.14803 0.384096 1.64208 25.5572 28.8601 28.9654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 800 3.2e-05 2048 240 1584 410368 139.071 56.1363 1957.78 1673.89 3827.06 3827.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1910 6.4e-05 512 310 1200 286720 11.9855 6.72733 270.543 209.404 498.814 498.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1750 0.001024 1024 410 528 17136 0.691872 10.5396 43.4629 54.7362 54.7922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 3.2e-05 1024 185 1152 250880 115.954 26.9293 483.511 837.061 1463.7 1463.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 0.000128 4096 110 3024 145880 28.4209 2006.66 838.568 2873.7 2873.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 880 0.000128 512 200 960 114688 7.9919 3.49197 71.5436 103.685 186.91 187.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1720 0.001024 512 230 480 17920 0.382976 3.26246 14.0413 17.7288 17.7787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 48 320 0.000512 1024 95 432 0 1.58355 0.00576 50.77 52.4381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 990 0.000128 2048 270 1056 113792 24.1618 15.9428 231.274 469.606 741.2 688.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 380 0.001024 512 125 528 2688 1.14435 0.37728 1.02394 25.2987 27.9715 28.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 800 3.2e-05 2048 240 1584 408576 139.222 56.1357 1232.09 1673.98 3101.63 3101.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1910 6.4e-05 512 310 1200 286720 11.9547 6.72358 178.026 209.437 406.302 406.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1750 0.001024 1024 410 528 17024 0.692224 6.64781 42.3331 49.7157 49.7684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 3.2e-05 1024 185 1152 243712 115.248 26.5762 295.492 827.468 1265.02 1265.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1190 0.000128 4096 110 3024 145824 28.4292 1273.94 838.555 2140.97 2141.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 880 0.000128 512 200 960 112896 8.42989 3.51843 60.8552 104.955 177.955 178.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1720 0.001024 512 230 480 17808 0.387104 2.65296 15.3786 18.463 18.5121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 320 0.000512 1024 95 432 0 1.58582 0.005312 50.8539 52.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 990 0.000128 2048 270 1056 114240 24.2141 15.9571 190.434 469.943 700.768 648.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 380 0.001024 512 125 528 2688 1.14643 0.38016 1.05165 25.3348 28.0396 28.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 800 3.2e-05 2048 240 1584 408576 139.459 56.0499 1012.9 1674.52 2883.15 2883.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1910 6.4e-05 512 310 1200 284928 12.0532 6.72768 143.941 209.528 372.405 372.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1750 0.001024 1024 410 528 16968 0.690528 5.54118 42.3812 48.656 48.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 3.2e-05 1024 185 1152 236544 118.7 26.9262 235.76 837.831 1219.46 1219.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 0.000128 4096 110 3024 145656 28.4201 1043.79 838.152 1910.41 1910.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 880 0.000128 512 200 960 107520 8.36691 3.46589 53.4724 101.371 166.88 167.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1720 0.001024 512 230 480 17696 0.378432 2.38182 15.7675 18.5708 18.6182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 880 0.000128 512 200 960 116736 7.83254 3.50861 100.518 104.694 216.747 216.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1720 0.001024 512 230 480 18048 0.381728 4.90698 15.2909 20.6225 20.6725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 320 0.000512 1024 95 432 1024 5.68237 1.66787 1.63056 52.4735 61.6041 61.7348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 990 0.000128 2048 270 1056 114688 24.0709 14.3755 355.488 419.407 813.472 813.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 380 0.001024 512 125 528 3584 1.14349 0.386944 1.74198 25.6964 29.095 29.2028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 800 3.2e-05 2048 240 1584 411648 138.775 56.0399 1909.16 1676.65 3780.82 3780.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1910 6.4e-05 512 310 1200 287744 11.9342 6.712 265.319 209.752 493.873 493.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1750 0.001024 1024 410 528 17088 0.691648 10.2556 43.7085 54.6978 54.7533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 3.2e-05 1024 185 1152 253952 115.058 26.8657 471.23 835.806 1449.2 1449.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 0.000128 4096 110 3024 145856 28.4165 1941.55 838.598 2808.61 2808.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 880 0.000128 512 200 960 114688 8.13434 3.51018 69.1371 104.755 185.733 185.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1720 0.001024 512 230 480 17920 0.380576 3.16141 15.2678 18.8516 18.8977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 880 0.000128 512 200 960 110592 8.18547 3.49392 57.8045 103.31 172.99 173.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1720 0.001024 512 230 480 17856 0.384448 2.65277 15.0567 18.1368 18.1842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 880 0.000128 512 200 960 114688 8.26182 3.52051 55.3302 104.755 172.067 172.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1720 0.001024 512 230 480 17664 0.38304 2.42688 15.2437 18.0957 18.1473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 880 0.000128 512 200 960 115200 7.81936 3.51642 99.6695 103.856 215.057 215.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1720 0.001024 512 230 480 18000 0.38176 4.82067 14.0704 19.3145 19.3621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 48 320 0.000512 1024 95 432 0 1.61338 0.005152 51.2448 52.9443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 990 0.000128 2048 270 1056 114624 24.129 16.0971 346.722 470.589 857.76 804.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 380 0.001024 512 125 528 2880 1.13834 0.379136 1.51133 25.4031 28.5619 28.6673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 800 3.2e-05 2048 240 1584 410112 139.457 56.1357 1857.12 1676.34 3729.26 3729.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1910 6.4e-05 512 310 1200 286848 12.0053 6.72768 262.847 209.712 491.448 491.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1750 0.001024 1024 410 528 17136 0.695072 10.0851 42.7406 53.5659 53.6228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 3.2e-05 1024 185 1152 248832 114.713 26.6039 449.15 830.369 1421.08 1421.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 0.000128 4096 110 3024 145872 28.4128 1943.68 838.802 2810.94 2811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 880 0.000128 512 200 960 110592 7.96365 3.4857 72.6533 102.28 186.571 186.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1720 0.001024 512 230 480 17856 0.380928 3.3833 14.8742 18.6821 18.7294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 880 0.000128 512 200 960 110592 8.08621 3.48762 63.9074 102.395 178.07 178.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1720 0.001024 512 230 480 17712 0.378272 2.90262 14.8701 18.1935 18.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 320 0.000512 1024 95 432 0 1.612 0.004608 51.4292 53.1276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 990 0.000128 2048 270 1056 114048 24.1238 15.9787 203.945 469.568 713.832 660.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 380 0.001024 512 125 528 1728 1.18643 0.382976 1.06499 25.4916 28.2535 28.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 800 3.2e-05 2048 240 1584 407808 139.26 56.0159 1086.2 1670.34 2952.03 2952.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1910 6.4e-05 512 310 1200 283392 12.0542 6.72 152.266 209.01 380.208 380.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1750 0.001024 1024 410 528 16848 0.688608 5.86749 42.1663 48.7645 48.8198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 3.2e-05 1024 185 1152 221184 117.355 26.2741 237.174 816.744 1197.79 1197.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 0.000128 4096 110 3024 145584 28.4249 1128.45 837.923 1994.85 1994.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 880 0.000128 512 200 960 101376 8.34 3.44685 57.8287 99.3669 169.182 169.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1720 0.001024 512 230 480 17568 0.37888 2.7353 14.4258 17.5804 17.6272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 880 0.000128 512 200 960 115200 7.96886 3.5192 99.0567 104.963 215.705 215.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1720 0.001024 512 230 480 18000 0.380928 4.82109 15.3032 20.5495 20.5982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 48 320 0.000512 1024 95 432 0 1.62819 0.004096 51.719 53.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 990 0.000128 2048 270 1056 114560 24.0936 15.9884 343.397 470.847 854.544 801.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 380 0.001024 512 125 528 3200 1.13766 0.382976 1.6217 25.5206 28.7923 28.8986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 800 3.2e-05 2048 240 1584 409600 139.49 56.0558 1835.51 1675.44 3706.69 3706.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1910 6.4e-05 512 310 1200 288000 11.9422 6.72125 257.001 209.606 485.429 485.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1750 0.001024 1024 410 528 17120 0.69504 9.8968 42.7381 53.3737 53.4303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 3.2e-05 1024 185 1152 256000 115.106 26.9224 453.961 837.937 1434.16 1434.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 0.000128 4096 110 3024 145840 28.4162 1918.04 839.703 2786.21 2786.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 880 0.000128 512 200 960 112640 7.87194 3.4968 73.7894 103.302 188.654 188.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1720 0.001024 512 230 480 17920 0.38432 3.43648 15.0835 18.9469 18.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 320 0.000512 1024 95 432 0 1.6464 0.004096 51.83 53.5625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 990 0.000128 2048 270 1056 112640 24.0548 16.3721 242.656 467.755 751.058 697.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 380 0.001024 512 125 528 2560 1.16979 0.387072 1.15507 25.5712 28.4103 28.5142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 800 3.2e-05 2048 240 1584 409600 139.156 56.0128 1313.59 1675.8 3184.77 3184.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1910 6.4e-05 512 310 1200 286720 11.9631 6.71539 183.336 209.667 411.839 411.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1750 0.001024 1024 410 528 16960 0.692544 7.17392 41.3185 49.2278 49.2831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 3.2e-05 1024 185 1152 245760 114.215 26.4376 315.262 824.227 1280.39 1280.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 0.000128 4096 110 3024 145760 28.414 1362.26 837.865 2228.58 2228.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 880 0.000128 512 200 960 107520 8.47984 3.49725 63.3143 103.343 178.83 178.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1720 0.001024 512 230 480 17760 0.380736 2.7689 15.1776 18.3697 18.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 320 0.000512 1024 95 432 0 1.64605 0.006144 51.927 53.6605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 990 0.000128 2048 270 1056 113280 24.1656 16.0784 201.816 469.724 712.001 658.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 380 0.001024 512 125 528 1920 1.19235 0.387072 1.13251 25.6218 28.461 28.5716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 800 3.2e-05 2048 240 1584 407040 139.197 55.8929 1078.89 1668.88 2943.06 2943.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1910 6.4e-05 512 310 1200 284160 11.9914 6.71338 151.724 208.827 379.416 379.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1750 0.001024 1024 410 528 16800 0.690944 5.9863 43.1621 49.8835 49.9403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 3.2e-05 1024 185 1152 245760 114.35 26.538 261.964 824.204 1227.3 1227.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 0.000128 4096 110 3024 145680 28.4208 1119.28 837.761 1985.5 1985.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 880 0.000128 512 200 960 112640 8.18118 3.49085 61.8933 103.385 177.152 177.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1720 0.001024 512 230 480 17600 0.381088 2.73203 14.9627 18.1204 18.1679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 880 0.000128 512 200 950 118784 7.7183 3.50794 89.6372 104.589 205.648 205.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1720 0.001024 512 230 450 18144 0.380672 3.92192 14.2297 18.5761 18.6237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 880 0.000128 512 200 950 118784 8.02218 3.50829 63.6207 104.71 180.063 180.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1720 0.001024 512 230 450 18112 0.382976 2.57658 15.5287 18.532 18.5795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 880 0.000128 512 200 950 116736 8.0641 3.49846 53.9672 103.278 169.013 169.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1720 0.001024 512 230 450 18048 0.384672 2.1033 15.1112 17.6411 17.6886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 880 0.000128 512 200 950 119040 7.77859 3.51725 84.8439 104.941 201.271 201.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1720 0.001024 512 230 450 18160 0.382688 3.66387 15.3141 19.4024 19.4498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 880 0.000128 512 200 950 117760 8.01504 3.51846 59.0597 105.041 175.832 175.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1720 0.001024 512 230 450 18080 0.380096 2.3711 15.2556 18.0488 18.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 880 0.000128 512 200 950 115200 8.25082 3.49718 50.3912 103.281 165.626 165.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1720 0.001024 512 230 450 18000 0.381824 1.99149 15.9358 18.3527 18.4015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 880 0.000128 512 200 950 112640 8.35011 3.49229 43.513 103.404 158.967 159.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1720 0.001024 512 230 450 17920 0.382144 1.73254 18.1164 20.2739 20.3224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 880 0.000128 512 200 950 118272 7.70269 3.50435 105.85 104.355 221.609 221.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1720 0.001024 512 230 450 18144 0.382464 4.94531 14.0422 19.4104 19.4589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 880 0.000128 512 200 950 116736 7.81946 3.49184 72.7655 103.276 187.552 187.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1720 0.001024 512 230 450 18048 0.379744 3.13648 14.9631 18.5231 18.5709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 880 0.000128 512 200 950 115200 7.8937 3.48186 61.6097 102.35 175.526 175.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1720 0.001024 512 230 450 18000 0.385024 2.60096 14.7915 17.8202 17.8685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 880 0.000128 512 200 950 116736 8.0359 3.49594 55.3412 103.339 170.412 170.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1720 0.001024 512 230 450 17856 0.378688 2.26282 14.8923 17.5742 17.6231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 880 0.000128 512 200 950 118272 7.79034 3.52006 98.9251 104.855 215.282 215.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1720 0.001024 512 230 450 18144 0.383424 4.61459 15.166 20.2074 20.2568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 880 0.000128 512 200 950 114688 7.98611 3.50003 69.9552 103.702 185.34 185.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1720 0.001024 512 230 450 18032 0.380928 3.0616 13.9976 17.4834 17.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 880 0.000128 512 200 950 118272 8.01565 3.51645 60.9597 104.932 177.628 177.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1720 0.001024 512 230 450 17976 0.383136 2.52109 15.1361 18.0837 18.1327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 880 0.000128 512 200 950 107520 8.36963 3.47482 51.1685 101.311 164.523 164.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1720 0.001024 512 230 450 17920 0.377088 2.21686 15.3963 18.0332 18.0813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 880 0.000128 512 200 950 118784 7.72413 3.50918 99.7993 104.674 215.901 216.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1720 0.001024 512 230 450 18112 0.38032 4.58765 15.1551 20.1665 20.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 880 0.000128 512 200 950 118784 7.9225 3.50806 70.7959 104.758 187.179 187.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1720 0.001024 512 230 450 18048 0.378336 2.99606 15.1855 18.602 18.6507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 880 0.000128 512 200 950 116736 7.8495 3.49363 61.2626 103.314 176.116 176.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1720 0.001024 512 230 450 17856 0.380928 2.6177 13.8179 16.8593 16.9067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 880 0.000128 512 200 950 114688 8.3224 3.51725 55.1132 104.836 171.988 172.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1720 0.001024 512 230 450 17920 0.380928 2.33795 15.2371 17.9967 18.0446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 880 0.000128 512 200 950 117504 7.69757 3.51232 104.167 103.754 219.327 219.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1720 0.001024 512 230 450 18072 0.381952 4.76992 14.974 20.1711 20.2199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 880 0.000128 512 200 950 115200 7.62768 3.48518 77.0276 102.339 190.67 190.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1720 0.001024 512 230 450 18000 0.380928 3.38422 14.7823 18.5901 18.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 880 0.000128 512 200 950 110592 8.09213 3.48931 65.5824 102.324 179.692 179.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1720 0.001024 512 230 450 17928 0.37888 2.73203 14.7799 17.9337 17.9816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 880 0.000128 512 200 950 110592 7.73706 3.44883 62.0265 99.2712 172.679 172.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1720 0.001024 512 230 450 17856 0.378624 2.80403 14.3995 17.6244 17.6722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 880 0.000128 512 200 950 103680 8.55546 3.4632 56.6817 100.84 169.753 169.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1720 0.001024 512 230 450 17640 0.380928 2.51715 14.5756 17.5185 17.5659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 880 0.000128 512 200 950 117760 7.83757 3.51267 99.9371 104.982 216.463 216.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1720 0.001024 512 230 450 18080 0.38096 4.52006 15.1647 20.1089 20.1568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 880 0.000128 512 200 950 112640 8.04326 3.49184 73.8333 103.294 188.856 189.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1720 0.001024 512 230 450 17920 0.380416 3.1081 14.8849 18.4153 18.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 880 0.000128 512 200 950 115200 7.91914 3.49392 66.1727 103.42 181.203 181.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1720 0.001024 512 230 450 17760 0.377216 2.63578 14.8939 17.954 18.0019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 880 0.000128 512 200 950 112640 8.18355 3.49024 61.2116 103.508 176.585 176.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1720 0.001024 512 230 450 17600 0.376832 2.56918 14.7905 17.7794 17.8261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 880 0.000128 512 200 950 115200 7.93453 3.49389 62.1314 103.564 177.316 177.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1720 0.001024 512 230 450 17600 0.37904 2.32618 14.8783 17.6265 17.6761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 880 0.000128 512 200 960 116736 7.82762 3.51027 82.336 104.606 198.473 198.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1720 0.001024 512 230 480 18080 0.38224 3.80518 15.2747 19.5043 19.5537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 880 0.000128 512 200 960 116736 8.07347 3.50822 58.6559 104.613 175.05 175.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1720 0.001024 512 230 480 18048 0.382976 2.5759 15.2785 18.279 18.3287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 880 0.000128 512 200 960 113664 8.28659 3.49389 49.4821 103.268 164.735 164.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1720 0.001024 512 230 480 17952 0.381088 2.08486 16.4188 18.9255 18.9732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 880 0.000128 512 200 960 114688 8.46829 3.51232 43.7417 104.746 160.673 160.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1720 0.001024 512 230 480 17920 0.37984 1.8536 16.252 18.5291 18.5779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 880 0.000128 512 200 960 117760 7.84061 3.51942 104.474 105.963 221.99 222.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1720 0.001024 512 230 480 18040 0.382528 5.19987 15.4296 21.0569 21.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 880 0.000128 512 200 960 117760 7.87968 3.51398 73.0372 104.967 189.593 189.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1720 0.001024 512 230 480 18000 0.380448 3.38474 15.2868 19.0938 19.1427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 880 0.000128 512 200 960 115200 7.95885 3.50003 61.9053 103.268 176.823 176.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1720 0.001024 512 230 480 17880 0.380928 2.76067 15.0044 18.1874 18.2369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 880 0.000128 512 200 960 112640 8.3487 3.4959 54.3943 103.379 169.82 169.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1720 0.001024 512 230 480 17920 0.382912 2.4319 15.178 18.035 18.0827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 880 0.000128 512 200 960 116736 7.78374 3.50579 99.0384 104.23 214.754 214.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1720 0.001024 512 230 480 18048 0.384384 4.8112 15.1856 20.421 20.4706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 880 0.000128 512 200 960 113664 7.92538 3.492 67.9215 103.233 182.771 182.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1720 0.001024 512 230 480 17952 0.380928 3.13421 15.0363 18.5946 18.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 880 0.000128 512 200 960 110592 8.15693 3.48432 57.5743 102.359 171.778 171.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1720 0.001024 512 230 480 17856 0.383072 2.58717 15.0504 18.0636 18.1147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 880 0.000128 512 200 960 110592 8.29309 3.49245 51.3016 103.42 166.71 166.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1720 0.001024 512 230 480 17856 0.382336 2.27133 15.0591 17.7562 17.8052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 880 0.000128 512 200 960 115200 8.20797 3.49379 48.7432 103.46 164.111 164.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1720 0.001024 512 230 480 17760 0.381408 1.99773 16.9016 19.3249 19.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 880 0.000128 512 200 960 116480 7.89194 3.51811 95.1366 104.776 211.513 211.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1720 0.001024 512 230 480 18032 0.381472 4.67968 15.2614 20.3641 20.4126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 880 0.000128 512 200 960 114688 7.99232 3.49594 67.7347 103.694 183.12 183.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1720 0.001024 512 230 480 17920 0.379424 2.99827 14.133 17.5516 17.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 880 0.000128 512 200 960 112896 8.43539 3.5151 57.4828 104.959 174.591 174.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1720 0.001024 512 230 480 17808 0.37984 2.57638 14.1376 17.1364 17.1852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 880 0.000128 512 200 960 107520 8.36528 3.46966 49.6636 101.386 163.083 163.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1720 0.001024 512 230 480 17696 0.37888 2.30195 16.6503 19.372 19.4212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 880 0.000128 512 200 960 107520 8.60752 3.48928 45.0205 102.599 159.922 160.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1720 0.001024 512 230 480 17640 0.37888 2.03392 16.6374 19.093 19.1416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 880 0.000128 512 200 960 116736 7.83491 3.50813 92.5487 104.712 208.792 208.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1720 0.001024 512 230 480 18048 0.381472 4.55379 15.2821 20.2597 20.3067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 880 0.000128 512 200 960 114688 8.13645 3.51098 66.2672 104.655 182.762 182.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1720 0.001024 512 230 480 17920 0.380928 3.07037 15.2259 18.7204 18.7658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 880 0.000128 512 200 960 110592 8.29658 3.49139 56.6907 103.404 172.079 172.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1720 0.001024 512 230 480 17856 0.38096 2.47859 14.1057 17.0094 17.0579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 880 0.000128 512 200 960 114688 8.34842 3.51846 53.1646 104.821 170.049 170.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1720 0.001024 512 230 480 17664 0.37888 2.46579 15.3402 18.2274 18.2759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 880 0.000128 512 200 960 112640 8.39293 3.48954 48.9145 103.523 164.527 164.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1720 0.001024 512 230 480 17600 0.37696 2.1975 15.1059 17.7252 17.7723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 880 0.000128 512 200 960 114688 7.94198 3.51059 82.1811 104.592 198.419 198.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1720 0.001024 512 230 448 18176 0.381248 3.54083 15.2806 19.246 19.2944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 320 0.000512 1024 95 448 4608 5.4049 1.66326 4.33062 52.3921 63.9533 64.0802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 990 0.000128 2048 270 1088 114944 24.026 14.3401 305.3 419.013 762.816 762.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 380 0.001024 512 125 512 3584 1.13754 0.387072 1.33763 25.6684 28.6588 28.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 800 3.2e-05 2048 240 1600 412672 138.442 56.0742 1519.41 1675.51 3389.64 3389.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1910 6.4e-05 512 310 1216 286720 11.9622 7.19974 213.323 210.325 442.97 443.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1750 0.001024 1024 410 576 16960 0.714496 8.55245 41.9148 51.2249 51.2737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 3.2e-05 1024 185 1152 262144 113.019 26.8124 379.904 835.172 1355.16 1355.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1190 0.000128 4096 110 3008 145984 28.3812 1527.15 852.085 2407.66 2407.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 880 0.000128 512 200 960 114688 8.24634 3.50966 58.306 104.632 174.889 175.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1720 0.001024 512 230 448 18112 0.38112 2.36758 15.6734 18.4655 18.5156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 320 0.000512 1024 95 448 4096 5.4663 1.67155 3.93235 52.4425 63.6664 63.7922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 990 0.000128 2048 270 1088 114688 24.1593 14.4113 479.818 419.158 937.678 937.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 380 0.001024 512 125 512 3584 1.13869 0.390496 1.03024 25.6915 28.3868 28.5061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 800 3.2e-05 2048 240 1600 411648 138.795 56.0251 997.408 1675.63 2868.05 2868.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1910 6.4e-05 512 310 1216 286720 11.9753 6.71379 137.437 209.628 365.906 366.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1750 0.001024 1024 410 576 16896 0.68912 5.48422 44.134 50.3493 50.4077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 3.2e-05 1024 185 1152 262144 113.137 26.8158 245.179 835.181 1220.55 1220.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1190 0.000128 4096 110 3008 145920 28.3689 981.423 838.04 1847.87 1847.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 880 0.000128 512 200 960 110592 8.46544 3.49213 48.0606 103.343 163.563 163.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1720 0.001024 512 230 448 18048 0.380288 1.97533 16.6703 19.0654 19.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 320 0.000512 1024 95 448 3072 5.46448 1.63632 3.13024 51.8317 62.2174 62.3427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 990 0.000128 2048 270 1088 114432 24.0993 14.3435 481.391 418.795 938.764 938.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 380 0.001024 512 125 512 3072 1.14982 0.383808 0.867616 25.542 28.0751 28.1815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 800 3.2e-05 2048 240 1600 411648 138.527 55.918 1049.68 1673.98 2918.3 2918.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1910 6.4e-05 512 310 1216 285696 11.9749 6.7113 114.94 209.426 343.208 343.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1750 0.001024 1024 410 576 16896 0.690784 4.68115 43.8631 49.275 49.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 3.2e-05 1024 185 1152 245760 114.252 26.6041 191.372 824.729 1157.2 1157.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1190 0.000128 4096 110 3008 145920 28.3771 805.944 838.707 1673.07 1673.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 880 0.000128 512 200 960 114688 8.46298 3.50653 43.8558 104.764 160.787 160.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1720 0.001024 512 230 448 18048 0.379488 1.71418 15.7675 17.9041 17.9507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 320 0.000512 1024 95 448 4096 5.47357 1.67117 3.80381 52.5711 63.6764 63.8004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 990 0.000128 2048 270 1088 113664 24.2265 14.3775 476.125 418.292 933.146 933.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 380 0.001024 512 125 512 2048 1.13277 0.372736 0.749856 24.0089 26.3894 26.5054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 800 3.2e-05 2048 240 1600 409600 138.955 56.1043 948.436 1671.68 2815.35 2815.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1910 6.4e-05 512 310 1216 284672 11.9765 6.7113 98.1502 209.154 326.149 326.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1750 0.001024 1024 410 576 16768 0.69392 4.05926 43.6981 48.4924 48.5499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 3.2e-05 1024 185 1152 262144 113.187 26.8258 175.921 835.952 1152.12 1152.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1190 0.000128 4096 110 3008 145792 28.3564 697.065 838.357 1563.83 1563.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 880 0.000128 512 200 960 115200 7.9823 3.51846 102.282 105.032 219.006 219.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1720 0.001024 512 230 448 18160 0.384992 4.70426 15.3373 20.4688 20.5158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 320 0.000512 1024 95 448 3840 5.41069 1.63005 5.17917 51.7676 64.1383 64.2663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 990 0.000128 2048 270 1088 114880 24.1264 14.3815 387.015 419.427 845.085 845.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 380 0.001024 512 125 512 3520 1.1263 0.381792 1.66314 25.5109 28.8193 28.9301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 800 3.2e-05 2048 240 1600 413440 138.444 56.1187 2032.37 1676.94 3904.06 3904.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1910 6.4e-05 512 310 1216 286720 12.0031 6.73533 280.939 209.785 509.626 509.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1750 0.001024 1024 410 576 16960 0.691712 11.6953 43.9172 56.3459 56.3919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 3.2e-05 1024 185 1152 261120 114.015 26.9428 515.131 838.584 1494.91 1495.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 0.000128 4096 110 3008 145960 28.3428 2055.65 838.801 2922.85 2922.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 880 0.000128 512 200 960 115200 8.13965 3.51318 70.0271 105.068 187.013 187.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1720 0.001024 512 230 448 18080 0.380736 3.0712 14.2558 17.7497 17.7966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 320 0.000512 1024 95 448 3840 5.40813 1.62614 5.20198 51.8242 64.2128 64.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 990 0.000128 2048 270 1088 114560 24.106 14.4642 276.236 419.535 734.472 734.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 380 0.001024 512 125 512 3200 1.1369 0.385024 1.09658 25.5382 28.2826 28.4014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 800 3.2e-05 2048 240 1600 412160 138.545 56.0678 1239.62 1677.13 3111.56 3111.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1910 6.4e-05 512 310 1216 286720 11.9835 6.72323 180.232 209.811 408.902 409.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1750 0.001024 1024 410 576 16880 0.708768 7.05056 42.8055 50.6052 50.6532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 3.2e-05 1024 185 1152 256000 115.025 26.9189 310.712 838.689 1291.58 1291.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1190 0.000128 4096 110 3008 145920 28.3478 1250.2 838.789 2117.38 2117.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 880 0.000128 512 200 960 111360 8.30986 3.49856 58.9065 103.375 174.285 174.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1720 0.001024 512 230 448 18000 0.379168 2.50451 15.2541 18.1818 18.2289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 320 0.000512 1024 95 448 3840 5.42445 1.63328 5.2831 51.8744 64.3653 64.4885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 990 0.000128 2048 270 1088 114240 24.0823 14.4284 230.892 417.921 687.454 687.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 380 0.001024 512 125 512 2880 1.16518 0.382976 0.98176 25.5574 28.2128 28.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 800 3.2e-05 2048 240 1600 410880 138.2 56.0312 1059.84 1670.27 2924.53 2924.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1910 6.4e-05 512 310 1216 284160 12.0256 6.72099 146.006 208.975 373.881 374.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1750 0.001024 1024 410 576 16800 0.705344 5.89862 43.6552 50.3031 50.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 3.2e-05 1024 185 1152 245760 114.457 26.4988 245.122 824.951 1211.27 1211.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1190 0.000128 4096 110 3008 145800 28.3647 1034.93 838.361 1901.7 1901.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 880 0.000128 512 200 960 112640 8.23648 3.49389 53.2348 103.296 168.457 168.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1720 0.001024 512 230 448 17920 0.380928 2.1823 15.0365 17.6402 17.6891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 320 0.000512 1024 95 448 2560 5.50694 1.64045 3.65907 51.8718 62.832 62.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 990 0.000128 2048 270 1088 112640 24.0398 14.5336 211.246 415.884 665.834 665.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 380 0.001024 512 125 512 2560 1.17091 0.385024 0.939968 25.5761 28.2037 28.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 800 3.2e-05 2048 240 1600 409600 139.186 55.9944 914.523 1675.49 2785.38 2785.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1910 6.4e-05 512 310 1216 286720 11.9766 6.70867 127.917 209.64 356.401 356.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1750 0.001024 1024 410 576 16800 0.712224 5.00326 43.8289 49.5878 49.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 3.2e-05 1024 185 1152 245760 114.235 26.4329 211.528 824.142 1176.57 1176.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1190 0.000128 4096 110 3008 145760 28.3628 887.484 837.489 1753.38 1753.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 880 0.000128 512 200 960 108800 8.64291 3.50208 46.3811 103.349 162.089 162.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1720 0.001024 512 230 448 18000 0.38288 2.04051 16.6021 19.0715 19.1203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 320 0.000512 1024 95 448 3200 5.49248 1.6425 4.55152 51.9439 63.7869 63.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 990 0.000128 2048 270 1088 113600 24.1048 14.3502 674.649 416.945 1130.19 1130.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 380 0.001024 512 125 512 3200 1.1601 0.388416 1.0617 25.6059 28.3483 28.4615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 800 3.2e-05 2048 240 1600 409600 138.148 55.8104 1186.75 1665.7 3046.61 3046.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1910 6.4e-05 512 310 1216 284800 11.9832 6.70512 115.102 208.44 342.392 342.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1750 0.001024 1024 410 576 16800 0.69392 4.84563 42.6531 48.2348 48.2898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 3.2e-05 1024 185 1152 230400 117.215 26.4969 180.816 825.274 1150.05 1150.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1190 0.000128 4096 110 3008 145800 28.3507 810.138 838.115 1676.65 1676.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 880 0.000128 512 200 960 113664 7.95981 3.50896 95.1967 104.252 211.11 211.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1720 0.001024 512 230 448 18144 0.379456 4.3721 15.2002 19.9924 20.0409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 320 0.000512 1024 95 448 3840 5.39939 1.62902 3.22474 51.7301 62.1361 62.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 990 0.000128 2048 270 1088 114432 24.0456 14.3514 355.285 418.364 812.175 812.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 380 0.001024 512 125 512 3456 1.13958 0.382432 1.61174 25.5015 28.7607 28.8766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 800 3.2e-05 2048 240 1600 411648 138.43 56.0056 1873.69 1672.62 3740.93 3741.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1910 6.4e-05 512 310 1216 285696 11.9878 6.72115 259.814 209.241 487.917 488.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1750 0.001024 1024 410 576 16944 0.694592 10.7663 43.051 54.5552 54.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 3.2e-05 1024 185 1152 258048 113.584 26.7494 473.333 832.468 1446.37 1446.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 0.000128 4096 110 3008 145968 28.375 1895 838.254 2761.67 2761.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 880 0.000128 512 200 960 110592 8.16058 3.49395 66.3017 103.342 181.491 181.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1720 0.001024 512 230 448 18048 0.381056 2.92003 14.0194 17.3647 17.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 320 0.000512 1024 95 448 3072 5.46205 1.63581 2.34499 51.8306 61.4263 61.5506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 990 0.000128 2048 270 1088 114432 24.0182 14.3451 222.072 418.802 679.363 679.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 380 0.001024 512 125 512 3072 1.15453 0.38496 1.0872 25.5484 28.3007 28.4158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 800 3.2e-05 2048 240 1600 411648 138.142 55.9718 1169.98 1673.97 3038.25 3038.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1910 6.4e-05 512 310 1216 285696 11.9751 8.92435 172.38 209.429 402.86 402.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1750 0.001024 1024 410 576 16896 0.692864 6.83712 42.8103 50.3832 50.4502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 3.2e-05 1024 185 1152 245760 114.195 26.4417 282.489 825.356 1248.73 1248.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 0.000128 4096 110 3008 145920 28.3735 1181.21 838.703 2048.33 2048.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 880 0.000128 512 200 960 110592 8.16787 3.48774 56.1901 102.233 170.279 170.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1720 0.001024 512 230 448 18000 0.38096 2.30528 14.8849 17.6145 17.6628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 320 0.000512 1024 95 448 2304 5.3185 1.55437 3.16006 49.7893 59.9731 60.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 990 0.000128 2048 270 1088 114048 24.0246 14.4892 182.144 417.487 638.283 638.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 380 0.001024 512 125 512 2304 1.13338 0.36864 0.929056 24.0015 26.562 26.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 800 3.2e-05 2048 240 1600 410112 138.217 56.0292 957.272 1668.32 2820.02 2820.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1910 6.4e-05 512 310 1216 283392 12.025 6.70694 137.745 208.738 365.373 365.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1750 0.001024 1024 410 576 16848 0.693824 5.60797 42.6662 49.0111 49.0598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 3.2e-05 1024 185 1152 239616 114.13 26.2513 225.33 815.751 1181.71 1181.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 0.000128 4096 110 3008 145872 28.3732 973.572 837.86 1839.85 1839.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 880 0.000128 512 200 960 110592 8.3703 3.49798 51.5654 103.407 167.045 167.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1720 0.001024 512 230 448 17856 0.380064 2.0928 15.0299 17.5458 17.5929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 64 320 0.000512 1024 95 448 0 1.56448 0.012352 49.851 51.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 990 0.000128 2048 270 1088 113664 23.9717 15.8948 200.073 466.847 707.006 655.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 380 0.001024 512 125 512 1536 1.15203 0.37264 0.861568 25.0968 27.6116 27.7274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 800 3.2e-05 2048 240 1600 405504 138.765 55.6555 841.814 1665.98 2702.41 2702.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1910 6.4e-05 512 310 1216 282624 11.9925 6.68851 120.839 208.466 348.147 348.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1750 0.001024 1024 410 576 16704 0.691488 4.97248 42.5279 48.2349 48.2919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 3.2e-05 1024 185 1152 245760 114.376 26.4399 204.487 824.877 1170.44 1170.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1190 0.000128 4096 110 3008 145728 28.3608 863.805 838.181 1730.39 1730.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 880 0.000128 512 200 960 107520 8.69389 3.49715 43.7186 103.36 159.474 159.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1720 0.001024 512 230 448 17760 0.378336 1.83091 16.3602 18.611 18.6598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 320 0.000512 1024 95 448 3840 5.42778 1.64611 5.07904 51.9869 64.2932 64.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 990 0.000128 2048 270 1088 113280 24.1639 14.3899 179.889 417.85 636.421 636.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 380 0.001024 512 125 512 1920 1.19405 0.383904 0.950496 25.6285 28.2871 28.4084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 800 3.2e-05 2048 240 1600 407040 139.257 55.8966 776.899 1668.97 2641.22 2641.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1910 6.4e-05 512 310 1216 284160 11.994 6.71539 108.008 208.851 335.724 335.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1750 0.001024 1024 410 576 16560 0.70656 4.48896 42.4145 47.6518 47.7053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 3.2e-05 1024 185 1152 245760 114.38 26.4745 181.269 824.317 1146.68 1146.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1190 0.000128 4096 110 3008 145680 28.3725 757.555 837.571 1623.54 1623.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 880 0.000128 512 200 960 114688 7.99206 3.51846 91.9418 104.876 208.516 208.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1720 0.001024 512 230 448 18144 0.378944 4.23731 14.4311 19.0893 19.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 320 0.000512 1024 95 448 3584 5.45981 1.64045 3.04397 51.9676 62.2655 62.3952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 990 0.000128 2048 270 1088 114688 24.093 14.3792 335.906 418.785 793.292 793.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 380 0.001024 512 125 512 3584 1.1393 0.384448 1.59946 25.562 28.8164 28.9245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 800 3.2e-05 2048 240 1600 412160 138.569 56.0245 1761.08 1674.21 3630.08 3630.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1910 6.4e-05 512 310 1216 285824 12.0178 6.72739 251.338 209.446 479.688 479.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1750 0.001024 1024 410 576 16912 0.693088 9.98182 43.047 53.7646 53.8283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 3.2e-05 1024 185 1152 258048 114.553 26.9384 441.762 837.317 1420.82 1421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 0.000128 4096 110 3008 145936 28.4017 1781.46 838.897 2648.81 2648.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 880 0.000128 512 200 960 111104 8.19885 3.49629 64.5166 103.614 180.022 180.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1720 0.001024 512 230 448 18032 0.384736 2.73693 15.1553 18.3204 18.3667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 320 0.000512 1024 95 448 1792 5.47456 1.58515 1.93866 50.7831 59.9364 60.0682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 990 0.000128 2048 270 1088 114688 24.0397 14.3691 214.184 418.536 671.256 671.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 380 0.001024 512 125 512 2688 1.13549 0.37968 1.02947 25.2966 27.974 28.0863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 800 3.2e-05 2048 240 1600 412160 138.269 56.0488 1116.07 1672.76 2983.33 2983.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1910 6.4e-05 512 310 1216 284928 12.0096 6.72086 160.91 209.283 389.081 389.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1750 0.001024 1024 410 576 16800 0.689536 6.31626 43.7347 50.783 50.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 3.2e-05 1024 185 1152 243712 115.288 26.5453 263.784 827.494 1233.35 1233.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 0.000128 4096 110 3008 145824 28.3464 0 837.65 866.005 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 880 0.000128 512 200 960 112896 8.51165 3.51488 56.5073 104.952 173.687 173.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1720 0.001024 512 230 448 17976 0.382976 2.42582 14.5022 17.3552 17.4028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 320 0.000512 1024 95 448 2688 5.4191 1.58979 2.43523 50.9042 60.4989 60.6307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 990 0.000128 2048 270 1088 114240 24.1989 14.3847 180.663 419.083 638.461 638.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 380 0.001024 512 125 512 2688 1.14515 0.377216 1.06333 25.3381 28.0526 28.1623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 800 3.2e-05 2048 240 1600 408576 139.434 56.1924 937.572 1674.51 2807.9 2808.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1910 6.4e-05 512 310 1216 284928 12.0493 6.73139 135.952 209.52 364.405 364.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1750 0.001024 1024 410 576 16800 0.6944 5.58797 41.7294 48.0544 48.1206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 3.2e-05 1024 185 1152 258048 114.49 26.9269 238.404 837.371 1217.43 1217.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 0.000128 4096 110 3008 145824 28.4015 955.135 838.754 1822.34 1822.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 880 0.000128 512 200 960 107520 8.36768 3.46755 48.6004 101.381 162.024 162.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1720 0.001024 512 230 448 17920 0.380832 2.12173 15.754 18.2994 18.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 320 0.000512 1024 95 448 0 1.51366 0.006144 48.5233 50.1263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 990 0.000128 2048 270 1088 114688 24.0085 15.8968 160.467 467.71 668.302 618.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 380 0.001024 512 125 512 1792 1.1152 0.362624 0.969472 23.7255 26.3013 26.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 800 3.2e-05 2048 240 1600 408576 139.034 56.1042 825.427 1674.46 2695.23 2695.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1910 6.4e-05 512 310 1216 283136 12.0959 6.71549 118.388 209.535 346.889 347.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1750 0.001024 1024 410 576 16576 0.687328 4.67261 41.5026 46.9042 46.9647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 3.2e-05 1024 185 1152 229376 114.205 26.2328 186.786 808.501 1135.97 1136.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 0.000128 4096 110 3008 145600 28.3583 836.078 837.761 1702.24 1702.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 880 0.000128 512 200 960 107520 8.60621 3.49274 43.7629 102.63 158.694 158.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1720 0.001024 512 230 448 17920 0.38096 1.81453 17.9001 20.1399 20.1885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 14 64 320 0.000512 1024 95 448 0 1.51757 0.011904 48.6027 50.2154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 990 0.000128 2048 270 1088 112000 24.195 15.9374 140.147 464.374 644.873 594.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 380 0.001024 512 125 512 2240 1.09414 0.364544 1.07469 23.8184 26.4767 26.5871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 800 3.2e-05 2048 240 1600 403200 138.774 55.4892 721.884 1660.38 2576.73 2576.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1910 6.4e-05 512 310 1216 282240 11.9625 6.66899 104.964 207.8 331.557 331.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1750 0.001024 1024 410 576 16520 0.688672 4.07789 42.2875 47.0981 47.1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 3.2e-05 1024 185 1152 215040 119 26.3708 155.575 818.295 1119.49 1119.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 0.000128 4096 110 3008 145600 28.3931 741.503 838.138 1608.08 1608.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 880 0.000128 512 200 960 114688 7.93952 3.51088 91.6798 104.601 207.925 208.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1720 0.001024 512 230 448 18112 0.38176 4.24429 15.2726 19.9424 19.9898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 320 0.000512 1024 95 448 4096 5.46461 1.66781 3.39098 52.4286 63.1131 63.2389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 990 0.000128 2048 270 1088 114688 24.0678 14.3503 332.284 419.042 789.885 790.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 380 0.001024 512 125 512 3584 1.13933 0.385024 1.64758 25.6832 28.9856 29.0896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 800 3.2e-05 2048 240 1600 411648 138.805 55.9677 1740.43 1675.29 3610.69 3610.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1910 6.4e-05 512 310 1216 286720 11.9796 6.7161 246.054 209.569 474.476 474.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1750 0.001024 1024 410 576 16896 0.695328 9.93568 44.0999 54.7736 54.8331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 3.2e-05 1024 185 1152 262144 113.208 26.8267 443.92 836.799 1421 1421.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 0.000128 4096 110 3008 145920 28.3667 1749.5 837.948 2615.87 2615.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 880 0.000128 512 200 960 114688 8.14659 3.51027 67.6185 104.651 184.124 184.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1720 0.001024 512 230 448 18048 0.381504 2.84016 14.331 17.5957 17.6421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 320 0.000512 1024 95 448 4096 5.4721 1.67315 2.94851 52.5208 62.7687 62.8961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 990 0.000128 2048 270 1088 113664 24.1261 14.3497 222.711 417.901 679.22 679.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 380 0.001024 512 125 512 2048 1.13664 0.373376 0.962976 23.9922 26.5935 26.7018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 800 3.2e-05 2048 240 1600 409600 138.572 55.9912 1161.5 1670.08 3026.33 3026.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1910 6.4e-05 512 310 1216 284672 11.9712 6.7056 157.988 208.954 385.781 385.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1750 0.001024 1024 410 576 16768 0.68992 6.78134 42.625 50.1381 50.2009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 3.2e-05 1024 185 1152 262144 113.173 26.8186 294.905 835.175 1270.31 1270.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 0.000128 4096 110 3008 145792 28.3614 1173.73 837.563 2039.71 2039.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 880 0.000128 512 200 960 110592 8.38675 3.49722 57.0129 103.404 172.506 172.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1720 0.001024 512 230 448 17856 0.377408 2.33613 15.076 17.8327 17.8801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 320 0.000512 1024 95 448 0 1.56058 0.006144 49.8555 51.5031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 990 0.000128 2048 270 1088 113664 23.9946 16.1384 185.204 466.889 692.444 641.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 380 0.001024 512 125 512 1536 1.15088 0.370688 0.917664 25.0985 27.6665 27.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 800 3.2e-05 2048 240 1600 405504 138.802 55.8368 952.839 1666.15 2813.81 2813.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1910 6.4e-05 512 310 1216 282624 11.9875 6.68656 129.167 208.481 356.476 356.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1750 0.001024 1024 410 576 16704 0.691616 5.61971 43.5828 49.9377 49.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 3.2e-05 1024 185 1152 245760 114.35 26.4376 229.097 824.952 1195.08 1195.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 0.000128 4096 110 3008 145728 28.368 968.008 838.264 1834.68 1834.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 880 0.000128 512 200 960 114688 8.4608 3.51741 53.6474 104.742 170.571 170.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1720 0.001024 512 230 448 17920 0.382976 2.27683 15.481 18.1839 18.2312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 64 320 0.000512 1024 95 448 0 1.56058 0.004896 49.8991 51.5463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 990 0.000128 2048 270 1088 112640 24.261 15.8884 169.531 468.124 678.024 626.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 380 0.001024 512 125 512 2048 1.14502 0.37088 1.08573 25.1302 27.8603 27.9715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 800 3.2e-05 2048 240 1600 409600 138.639 55.9325 885.879 1670.39 2751.03 2751.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1910 6.4e-05 512 310 1216 282624 12.0758 6.7127 116.435 209.037 344.417 344.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1750 0.001024 1024 410 576 16640 0.690112 5.14096 43.6764 49.5511 49.6086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 3.2e-05 1024 185 1152 262144 113.225 26.8247 225.025 835.309 1200.63 1200.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 0.000128 4096 110 3008 145664 28.351 885.795 838.834 1753.03 1753.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 880 0.000128 512 200 960 112640 8.38243 3.49146 48.7333 103.424 164.239 164.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1720 0.001024 512 230 448 17600 0.37712 1.97018 16.9084 19.2981 19.3454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 320 0.000512 1024 95 448 0 1.52147 0.004704 48.6156 50.2247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 990 0.000128 2048 270 1088 110080 24.0698 15.8329 151.646 461.751 653.518 603.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 380 0.001024 512 125 512 0 0.368384 0.005792 23.8092 24.2565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 800 3.2e-05 2048 240 1600 409600 139.329 56.405 818.226 1700.13 2714.34 2690.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1910 6.4e-05 512 310 1216 281600 11.8187 6.62723 106.513 207.388 332.503 332.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1750 0.001024 1024 410 576 16640 0.692224 4.62557 42.2878 47.6477 47.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 3.2e-05 1024 185 1152 245760 114.398 26.4413 195.157 824.68 1160.92 1161.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 0.000128 4096 110 3008 145600 28.3628 814.924 837.683 1681.02 1681.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 880 0.000128 512 200 960 98304 8.68528 3.44646 41.316 99.4326 153.085 153.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1720 0.001024 512 230 448 17664 0.37728 1.86045 18.4437 20.7245 20.7744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 16 64 320 0.000512 1024 95 448 0 1.56877 0.0128 50.1141 51.7779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 990 0.000128 2048 270 1088 110592 24.0412 15.8751 145.794 463.593 649.518 597.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 380 0.001024 512 125 512 0 0.37568 0.005792 25.2461 25.7098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 800 3.2e-05 2048 240 1600 393216 139.356 55.4783 742.929 1675.62 2613.65 2588.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1910 6.4e-05 512 310 1216 276480 12.0084 6.62202 96.5327 206.576 321.895 322.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1750 0.001024 1024 410 576 16512 0.6904 4.49046 42.2257 47.4512 47.5084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 3.2e-05 1024 185 1152 196608 116.827 25.818 147.574 792.324 1082.78 1082.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 0.000128 4096 110 3008 145536 28.3594 767.632 838.352 1634.39 1634.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 880 0.000128 512 200 1024 115200 7.97197 3.51376 85.2706 104.919 201.87 202.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1720 0.001024 512 230 512 18000 0.383296 3.98131 14.0023 18.4104 18.4586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 880 0.000128 512 200 1024 114688 7.94147 3.50854 90.8747 104.59 207.106 207.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1720 0.001024 512 230 512 17984 0.383488 4.51462 13.9105 18.8521 18.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 880 0.000128 512 200 1024 114688 8.13834 3.51165 66.74 104.779 183.37 183.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1720 0.001024 512 230 512 17920 0.383232 3.0249 16.0017 19.4547 19.5024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 880 0.000128 512 200 1024 110592 8.27376 3.49389 55.9761 103.325 171.27 171.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1720 0.001024 512 230 512 17856 0.38016 2.39242 15.79 18.6047 18.6509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 880 0.000128 512 200 1024 114688 8.46067 3.51405 52.3284 104.651 169.162 169.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1720 0.001024 512 230 512 17792 0.380544 2.31862 16.2977 19.0411 19.0889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 880 0.000128 512 200 1024 112640 8.35584 3.4943 46.8075 103.324 162.188 162.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1720 0.001024 512 230 512 17760 0.380928 2.07686 16.7128 19.2128 19.2614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 880 0.000128 512 200 1024 110592 8.5072 3.49834 43.983 103.424 159.616 159.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1720 0.001024 512 230 512 17664 0.37888 1.95859 16.4783 18.8605 18.9079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 880 0.000128 512 200 1024 107520 8.37747 3.46659 40.1577 101.364 153.567 153.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1720 0.001024 512 230 512 17696 0.380928 1.81827 19.6572 21.898 21.9477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 880 0.000128 512 200 1024 114688 8.472 3.51494 40.5531 104.742 157.483 157.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1720 0.001024 512 230 512 17664 0.380352 1.93674 16.4763 18.8347 18.8846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 880 0.000128 512 200 960 107520 8.37914 3.46502 34.8347 101.284 148.163 148.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1720 0.001024 512 230 480 17696 0.377504 1.5831 18.6492 20.6535 20.7027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 880 0.000128 512 200 960 107520 8.37568 3.46723 35.0562 101.377 148.476 148.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1720 0.001024 512 230 448 17920 0.383904 1.49382 19.5708 21.4919 21.5429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 64 320 0.000512 1024 95 448 0 1.51216 0.012256 48.5266 50.1322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 990 0.000128 2048 270 1088 114688 24.0841 15.8712 480.844 467.72 988.734 938.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 380 0.001024 512 125 512 1792 1.11021 0.36688 0.608832 23.7248 25.9409 26.0485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 800 3.2e-05 2048 240 1600 408576 139.541 56.092 1033.12 1674.5 2903.44 2903.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1910 6.4e-05 512 310 1216 283136 12.0937 6.71539 81.5549 209.598 310.119 310.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1750 0.001024 1024 410 576 16576 0.690176 3.29318 42.5857 46.6108 46.6702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 3.2e-05 1024 185 1152 229376 114.261 26.2177 129.015 809.209 1078.94 1079.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1190 0.000128 4096 110 3008 145600 28.3791 576.943 837.775 1443.14 1443.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 880 0.000128 512 200 950 107520 8.59706 3.48774 35.0951 102.621 150.006 150.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1720 0.001024 512 230 450 17920 0.383008 1.50675 19.2517 21.1845 21.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 880 0.000128 512 200 960 107520 8.59782 3.4873 35.5176 102.617 150.421 150.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1720 0.001024 512 230 480 17640 0.381184 1.59005 18.5015 20.5173 20.5742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 880 0.000128 512 200 928 118784 8.21347 3.50982 41.9868 104.76 158.673 158.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1720 0.001024 512 230 448 18048 0.382976 1.65187 18.062 20.1377 20.1871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 320 0.000512 1024 95 448 4096 5.4719 1.67322 3.83245 52.569 63.7009 63.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 990 0.000128 2048 270 1056 114688 24.054 14.4777 474.084 418.29 931.039 931.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 380 0.001024 512 125 512 2048 1.13334 0.370144 0.600512 24.005 26.2367 26.3578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 800 3.2e-05 2048 240 1600 409600 139.892 55.954 2530.93 1671.67 4398.64 4398.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1910 6.4e-05 512 310 1184 286720 11.8985 6.7072 92.3979 209.155 320.314 320.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1750 0.001024 1024 410 544 16896 0.694272 13.1563 42.1603 56.0525 56.1126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 550 3.2e-05 1024 185 1120 262144 113.527 26.8207 486.596 837.393 1464.58 1464.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1190 0.000128 4096 110 3008 145792 28.3608 680.425 838.37 1547.2 1547.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 880 0.000128 512 200 928 107520 8.5529 3.4903 54.3667 103.62 170.228 170.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1720 0.001024 512 230 448 17280 0.374496 2.45965 14.4876 17.3637 17.4126
