
---------- Begin Simulation Statistics ----------
final_tick                               2541871160500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220412                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   220410                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.03                       # Real time elapsed on the host
host_tick_rate                              623257259                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194663                       # Number of instructions simulated
sim_ops                                       4194663                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011861                       # Number of seconds simulated
sim_ticks                                 11861315500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.375500                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391081                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               861877                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2396                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81496                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805388                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52956                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278612                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225656                       # Number of indirect misses.
system.cpu.branchPred.lookups                  980261                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65092                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26835                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194663                       # Number of instructions committed
system.cpu.committedOps                       4194663                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.652314                       # CPI: cycles per instruction
system.cpu.discardedOps                        191848                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606479                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451327                       # DTB hits
system.cpu.dtb.data_misses                       7560                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404950                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848955                       # DTB read hits
system.cpu.dtb.read_misses                       6701                       # DTB read misses
system.cpu.dtb.write_accesses                  201529                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602372                       # DTB write hits
system.cpu.dtb.write_misses                       859                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18037                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3388696                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1032913                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662080                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16724795                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176919                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  978155                       # ITB accesses
system.cpu.itb.fetch_acv                          921                       # ITB acv
system.cpu.itb.fetch_hits                      971187                       # ITB hits
system.cpu.itb.fetch_misses                      6968                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4204     69.29%     79.17% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.96% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6067                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14410                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2426     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2674     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5117                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2413     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2413     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4843                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10953071000     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8831500      0.07%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17384500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               886153000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11865440000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994641                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902393                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946453                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8004769500     67.46%     67.46% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3860670500     32.54%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23709552                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85406      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540710     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839020     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592402     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104795      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194663                       # Class of committed instruction
system.cpu.quiesceCycles                        13079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6984757                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155593                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312791                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22800454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22800454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22800454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22800454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116925.405128                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116925.405128                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116925.405128                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116925.405128                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13036489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13036489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13036489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13036489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66853.789744                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66853.789744                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66853.789744                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66853.789744                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22450957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22450957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116932.067708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116932.067708                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12836992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12836992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66859.333333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66859.333333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.278195                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539439851000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.278195                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204887                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204887                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128122                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34826                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86587                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34158                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28995                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28995                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87177                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40840                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11116800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11116800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6686656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6687089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17815153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157427                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002820                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053032                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156983     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     444      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157427                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820901538                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375657000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462241500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5575232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4469056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10044288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5575232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5575232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2228864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2228864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34826                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34826                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470034879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376775746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846810626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470034879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470034879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187910354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187910354                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187910354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470034879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376775746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034720980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69313.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209462750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406584                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111651                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156942                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121192                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156942                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121192                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10365                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2276                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5699                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2003785500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4752104250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13670.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32420.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103856                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80162                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156942                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121192                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.594484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.288198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.315386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34406     42.25%     42.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24349     29.90%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9925     12.19%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4707      5.78%     90.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2325      2.85%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1381      1.70%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          915      1.12%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          611      0.75%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2823      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81442                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.017755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.392618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.789234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1309     17.88%     17.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5538     75.64%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           284      3.88%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            86      1.17%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            47      0.64%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            8      0.11%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.14%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7322                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.237640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.222309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.738663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6547     89.42%     89.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.28%     90.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              469      6.41%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              147      2.01%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7322                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9380928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7609088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10044288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7756288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       790.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11861310500                       # Total gap between requests
system.mem_ctrls.avgGap                      42646.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4944896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7609088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416892713.122756063938                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 373991569.484851837158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641504561.614603400230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87113                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2516420500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2235683750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291438191750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28886.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32016.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2404764.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313467420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166596705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558669300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308611620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5187096330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        186664320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7657202415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.560976                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    435456000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11029879500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            268092720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142475685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487890480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312004620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5126363970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237807360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7510731555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.212358                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    564296500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10901039000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11854115500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1664626                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1664626                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1664626                       # number of overall hits
system.cpu.icache.overall_hits::total         1664626                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87178                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87178                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87178                       # number of overall misses
system.cpu.icache.overall_misses::total         87178                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5367859000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5367859000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5367859000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5367859000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1751804                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1751804                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1751804                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1751804                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049765                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049765                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049765                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049765                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61573.550666                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61573.550666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61573.550666                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61573.550666                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86587                       # number of writebacks
system.cpu.icache.writebacks::total             86587                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87178                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87178                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87178                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87178                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5280682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5280682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5280682000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5280682000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049765                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049765                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049765                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049765                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60573.562137                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60573.562137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60573.562137                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60573.562137                       # average overall mshr miss latency
system.cpu.icache.replacements                  86587                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1664626                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1664626                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87178                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87178                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5367859000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5367859000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1751804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1751804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049765                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049765                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61573.550666                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61573.550666                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5280682000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5280682000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049765                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049765                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60573.562137                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60573.562137                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.815033                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1686687                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86665                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.462147                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.815033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3590785                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3590785                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312374                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312374                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312374                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312374                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105620                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105620                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105620                       # number of overall misses
system.cpu.dcache.overall_misses::total        105620                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6761507000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6761507000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6761507000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6761507000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417994                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417994                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417994                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417994                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074486                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074486                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64017.297860                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64017.297860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64017.297860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64017.297860                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34650                       # number of writebacks
system.cpu.dcache.writebacks::total             34650                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36671                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36671                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36671                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36671                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68949                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68949                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68949                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68949                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4383093500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4383093500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4383093500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4383093500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048624                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048624                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048624                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048624                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63570.080784                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63570.080784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63570.080784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63570.080784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68805                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781680                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3285074500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3285074500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66852.693380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66852.693380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9199                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39940                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39940                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2662850000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2662850000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66671.256885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66671.256885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476432500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476432500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096191                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096191                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61550.477152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61550.477152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720243500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720243500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59300.337826                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59300.337826                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          899                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62917500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62917500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080397                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69986.095662                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69986.095662                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          899                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62018500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62018500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080397                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68986.095662                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68986.095662                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11115                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11115                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541871160500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.457071                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379125                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68805                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.043965                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.457071                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950411                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950411                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3216823346000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226000                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   226000                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1775.36                       # Real time elapsed on the host
host_tick_rate                              378898938                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   401232222                       # Number of instructions simulated
sim_ops                                     401232222                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.672683                       # Number of seconds simulated
sim_ticks                                672683457500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.627511                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                59862062                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             88517322                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             150599                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7450954                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          76160101                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            4026074                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        14770011                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         10743937                       # Number of indirect misses.
system.cpu.branchPred.lookups               109124365                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9727729                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       488729                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   396296156                       # Number of instructions committed
system.cpu.committedOps                     396296156                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.394479                       # CPI: cycles per instruction
system.cpu.discardedOps                      12633537                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                108713237                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    112527820                       # DTB hits
system.cpu.dtb.data_misses                    1174335                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 74185770                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     74495386                       # DTB read hits
system.cpu.dtb.read_misses                    1139244                       # DTB read misses
system.cpu.dtb.write_accesses                34527467                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    38032434                       # DTB write hits
system.cpu.dtb.write_misses                     35091                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              367503                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          292955857                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          85421675                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         39457923                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       629073327                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.294596                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               207959798                       # ITB accesses
system.cpu.itb.fetch_acv                          381                       # ITB acv
system.cpu.itb.fetch_hits                   207957994                       # ITB hits
system.cpu.itb.fetch_misses                      1804                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24258      6.90%      6.95% # number of callpals executed
system.cpu.kern.callpal::rdps                    1559      0.44%      7.40% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.40% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.40% # number of callpals executed
system.cpu.kern.callpal::rti                     3698      1.05%      8.45% # number of callpals executed
system.cpu.kern.callpal::callsys                  188      0.05%      8.50% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.50% # number of callpals executed
system.cpu.kern.callpal::rdunique              321765     91.50%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 351672                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1420465                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10383     36.18%     36.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     689      2.40%     38.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17573     61.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28696                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10382     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      689      3.20%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10382     48.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21504                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             658678305500     97.92%     97.92% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                82873500      0.01%     97.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               835690500      0.12%     98.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13077177500      1.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         672674047000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999904                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.590793                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.749373                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3604                      
system.cpu.kern.mode_good::user                  3604                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3886                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3604                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.927432                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.962350                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        51449999500      7.65%      7.65% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         621223919500     92.35%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1345218872                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            30573330      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               239121125     60.34%     68.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                 224462      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                234748      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 44174      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14730      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::MemRead               76954960     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              37887157      9.56%     97.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             45277      0.01%     97.17% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            45297      0.01%     97.19% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11150896      2.81%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                396296156                       # Class of committed instruction
system.cpu.quiesceCycles                       148043                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       716145545                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          151                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6622532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13244923                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3619774624                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3619774624                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3619774624                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3619774624                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118038.695102                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118038.695102                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118038.695102                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118038.695102                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           374                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    37.400000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2084734771                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2084734771                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2084734771                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2084734771                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67981.959532                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67981.959532                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67981.959532                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67981.959532                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8672467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8672467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117195.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117195.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4972467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4972467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67195.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67195.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3611102157                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3611102157                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118040.734735                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118040.734735                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2079762304                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2079762304                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67983.861925                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67983.861925                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            6106217                       # Transaction distribution
system.membus.trans_dist::WriteReq               1623                       # Transaction distribution
system.membus.trans_dist::WriteResp              1623                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1037594                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3765904                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1818889                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq            486784                       # Transaction distribution
system.membus.trans_dist::ReadExResp           486784                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3765905                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2339109                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11297714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11297714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8477467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8483127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19842173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    482035776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    482035776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8891                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    245300416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    245309307                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               729302971                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6625234                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004710                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6625087    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     147      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6625234                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5222000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         33737570174                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             403717                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15303360000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19565994000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      241017920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      180852288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          421870208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    241017920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     241017920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     66406016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66406016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3765905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2825817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6591722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1037594                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1037594                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         358293217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         268851993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             627145210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    358293217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        358293217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98718075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98718075                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98718075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        358293217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        268851993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            725863285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4416621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2151332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2814331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000152163250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       261009                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       261009                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14560954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4160637                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6591722                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4803459                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6591722                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4803459                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1626059                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                386838                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            171407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            252670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            336418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            150050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            192729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            364569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            289135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            498595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            193103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            191078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           606689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           285208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           304711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           224130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           435952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           469219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            113951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            362970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            280118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            152479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            619904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             87262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           469760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           296969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           283605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           128964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           455307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           554284                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68764643500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24828315000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            161870824750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13848.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32598.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       130                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3133638                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3102119                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6591722                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4803459                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4772258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  187386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  89613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  95332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 247010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 267808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 264790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 263375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 265868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 280125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 264599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 264261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 263981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 262073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 261289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 261243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 261337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 261169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 261271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 261442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    402                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3146520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.834746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.367749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.780808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1200611     38.16%     38.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1220772     38.80%     76.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       306605      9.74%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       161987      5.15%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       107833      3.43%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38067      1.21%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25254      0.80%     97.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16274      0.52%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69117      2.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3146520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       261009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.024838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.158787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           14907      5.71%      5.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          86644     33.20%     38.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         92427     35.41%     74.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         38347     14.69%     89.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         21427      8.21%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4552      1.74%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           938      0.36%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           519      0.20%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           342      0.13%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           214      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           184      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           149      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          104      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           75      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           69      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           46      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           45      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        261009                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       261009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.921302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.872615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.317888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           165217     63.30%     63.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3529      1.35%     64.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            56591     21.68%     86.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20963      8.03%     94.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13412      5.14%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              919      0.35%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              181      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              100      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               53      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               29      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        261009                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              317802432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               104067776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               282663168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               421870208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            307421376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       472.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       420.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    627.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    457.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  672683422000                       # Total gap between requests
system.mem_ctrls.avgGap                      59032.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    137685248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    180117184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    282663168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 204680591.539594978094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 267759199.355664253235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 420202347.550668001175                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3765905                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2825817                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4803459                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  68351975000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  93518849750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16265595008750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18150.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33094.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3386225.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12007202340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6381960420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19350342480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12301091820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53101208160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     290604687450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13592818080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       407339310750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        605.543820                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32796397500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22462440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 617430108000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10459321740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5559242370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16105005420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10754061300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53101208160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     287247040890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16420308000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       399646187880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.107352                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40158634500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22462440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 610067866000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32215                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32215                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1612                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5656                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66988                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6448                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967371                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1918000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4033000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159766624                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1529500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1582000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              143500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    674872985500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    207420187                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        207420187                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    207420187                       # number of overall hits
system.cpu.icache.overall_hits::total       207420187                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3765904                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3765904                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3765904                       # number of overall misses
system.cpu.icache.overall_misses::total       3765904                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 178142310000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 178142310000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 178142310000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 178142310000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    211186091                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    211186091                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    211186091                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    211186091                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017832                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017832                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017832                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017832                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47303.996597                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47303.996597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47303.996597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47303.996597                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3765904                       # number of writebacks
system.cpu.icache.writebacks::total           3765904                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3765904                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3765904                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3765904                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3765904                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 174376405000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 174376405000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 174376405000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 174376405000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017832                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017832                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017832                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017832                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46303.996331                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46303.996331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46303.996331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46303.996331                       # average overall mshr miss latency
system.cpu.icache.replacements                3765904                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    207420187                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       207420187                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3765904                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3765904                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 178142310000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 178142310000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    211186091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    211186091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017832                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017832                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47303.996597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47303.996597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3765904                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3765904                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 174376405000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 174376405000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017832                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46303.996331                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46303.996331                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           211218963                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3766416                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.079563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          135                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         426138087                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        426138087                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    105567857                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        105567857                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    105567857                       # number of overall hits
system.cpu.dcache.overall_hits::total       105567857                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3211763                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3211763                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3211763                       # number of overall misses
system.cpu.dcache.overall_misses::total       3211763                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 210508245000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 210508245000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 210508245000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 210508245000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108779620                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108779620                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108779620                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108779620                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029525                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029525                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029525                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029525                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65542.894977                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65542.894977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65542.894977                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65542.894977                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1007002                       # number of writebacks
system.cpu.dcache.writebacks::total           1007002                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       394151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       394151                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       394151                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       394151                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2817612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2817612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2817612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2817612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2828                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2828                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 183188138000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 183188138000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 183188138000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 183188138000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241335500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241335500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025902                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025902                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025902                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025902                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65015.388208                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65015.388208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65015.388208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65015.388208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 85337.871287                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 85337.871287                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2825817                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     70162670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        70162670                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2336781                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2336781                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 156561565500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 156561565500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     72499451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     72499451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66998.818246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66998.818246                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5866                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5866                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2330915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2330915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 153803962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 153803962500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241335500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241335500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032151                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65984.372017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65984.372017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200278.423237                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200278.423237                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35405187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35405187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       874982                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       874982                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  53946679500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  53946679500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36280169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36280169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61654.616324                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61654.616324                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       388285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       388285                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       486697                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       486697                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1623                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1623                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29384175500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29384175500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60374.679729                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60374.679729                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1622477                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1622477                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8223                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8223                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    614892000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    614892000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1630700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1630700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005043                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005043                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74777.088654                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74777.088654                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8223                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    606669000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    606669000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005043                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005043                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73777.088654                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73777.088654                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1630405                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1630405                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1630405                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1630405                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 674952185500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           111669015                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2826841                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.503111                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          598                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         226907267                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        226907267                       # Number of data accesses

---------- End Simulation Statistics   ----------
