$date
	Sun Oct 23 08:22:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#374410
b10111 &
b10111 %
1$
b10111 !
1"
#374411
0"
#374414
b1000110 &
b1000110 %
#374418
b100011 &
b100011 %
#374422
b1101010 &
b1101010 %
#374426
b110101 &
b110101 %
#374430
b10100000 &
b10100000 %
#374434
b1010000 &
b1010000 %
#374438
b101000 &
b101000 %
#374442
b10100 &
b10100 %
#374446
b1010 &
b1010 %
#374450
b101 &
b101 %
#374454
b10000 &
b10000 %
#374458
b1000 &
b1000 %
#374462
b100 &
b100 %
#374466
b10 &
b10 %
#374470
b1 &
1#
b1 %
#374474
b0 &
b0 %
0#
0$
#1333604
b11000 !
1"
#1333606
b11000 &
b11000 %
1$
#1333607
0"
#1333610
b1100 &
b1100 %
#1333614
b110 &
b110 %
#1333618
b11 &
b11 %
#1333622
b1010 &
b1010 %
#1333626
b101 &
b101 %
#1333630
b10000 &
b10000 %
#1333634
b1000 &
b1000 %
#1333638
b100 &
b100 %
#1333642
b10 &
b10 %
#1333646
b1 &
1#
b1 %
#1333650
b0 &
b0 %
0#
0$
#2332769
b1 !
1"
#2332770
b1 &
b1 %
1$
#2332771
0"
#2332774
1#
#2332778
b0 &
b0 %
0#
0$
#4500012
