

================================================================
== Vivado HLS Report for 'fft'
================================================================
* Date:           Wed Jul 29 20:31:06 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.680|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |                               |                    |    Latency    |    Interval   | Pipeline|
        |            Instance           |       Module       |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |grp_sin_or_cos_float_s_fu_258  |sin_or_cos_float_s  |     21|     25|     21|     25|   none  |
        |grp_sin_or_cos_float_s_fu_274  |sin_or_cos_float_s  |     21|     25|     21|     25|   none  |
        |grp_bit_reverse_fu_290         |bit_reverse         |  13313|  14337|  13313|  14337|   none  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +-------------------+------+------+----------+-----------+-----------+---------+----------+
        |                   |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |  min |  max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+------+------+----------+-----------+-----------+---------+----------+
        |- Loop 1           |  2048|  2048|         2|          -|          -|     1024|    no    |
        |- stage_loop       |     ?|     ?|         ?|          -|          -|       10|    no    |
        | + butterfly_loop  |     ?|     ?|         ?|          -|          -| 1 ~ 512 |    no    |
        |  ++ dft_loop      |     ?|     ?|        25|          -|          -|        ?|    no    |
        |- Loop 3           |  2048|  2048|         2|          -|          -|     1024|    no    |
        +-------------------+------+------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 74 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 5 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 44 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 49 
74 --> 75 
75 --> 74 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 76 [1/1] (3.25ns)   --->   "%X_R = alloca [1024 x float], align 16" [src/music.cpp:132]   --->   Operation 76 'alloca' 'X_R' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 77 [1/1] (3.25ns)   --->   "%X_I = alloca [1024 x float], align 16" [src/music.cpp:133]   --->   Operation 77 'alloca' 'X_I' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 78 [1/1] (1.76ns)   --->   "br label %1" [src/music.cpp:140]   --->   Operation 78 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%i1_0 = phi i11 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 79 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.88ns)   --->   "%icmp_ln140 = icmp eq i11 %i1_0, -1024" [src/music.cpp:140]   --->   Operation 80 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 81 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.63ns)   --->   "%i = add i11 %i1_0, 1" [src/music.cpp:140]   --->   Operation 82 'add' 'i' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln140, label %3, label %2" [src/music.cpp:140]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i11 %i1_0 to i64" [src/music.cpp:141]   --->   Operation 84 'zext' 'zext_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%x_M_real_addr = getelementptr [1024 x float]* %x_M_real, i64 0, i64 %zext_ln141" [src/music.cpp:141]   --->   Operation 85 'getelementptr' 'x_M_real_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%x_M_real_load = load float* %x_M_real_addr, align 4" [src/music.cpp:141]   --->   Operation 86 'load' 'x_M_real_load' <Predicate = (!icmp_ln140)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%x_M_imag_addr = getelementptr [1024 x float]* %x_M_imag, i64 0, i64 %zext_ln141" [src/music.cpp:142]   --->   Operation 87 'getelementptr' 'x_M_imag_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%x_M_imag_load = load float* %x_M_imag_addr, align 4" [src/music.cpp:142]   --->   Operation 88 'load' 'x_M_imag_load' <Predicate = (!icmp_ln140)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 89 [2/2] (0.00ns)   --->   "call fastcc void @bit_reverse([1024 x float]* %X_R, [1024 x float]* %X_I)" [src/music.cpp:145]   --->   Operation 89 'call' <Predicate = (icmp_ln140)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%x_M_real_load = load float* %x_M_real_addr, align 4" [src/music.cpp:141]   --->   Operation 90 'load' 'x_M_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr inbounds [1024 x float]* %X_R, i64 0, i64 %zext_ln141" [src/music.cpp:141]   --->   Operation 91 'getelementptr' 'X_R_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (3.25ns)   --->   "store float %x_M_real_load, float* %X_R_addr, align 4" [src/music.cpp:141]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%x_M_imag_load = load float* %x_M_imag_addr, align 4" [src/music.cpp:142]   --->   Operation 93 'load' 'x_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr inbounds [1024 x float]* %X_I, i64 0, i64 %zext_ln141" [src/music.cpp:142]   --->   Operation 94 'getelementptr' 'X_I_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (3.25ns)   --->   "store float %x_M_imag_load, float* %X_I_addr, align 4" [src/music.cpp:142]   --->   Operation 95 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "br label %1" [src/music.cpp:140]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 97 [1/2] (0.00ns)   --->   "call fastcc void @bit_reverse([1024 x float]* %X_R, [1024 x float]* %X_I)" [src/music.cpp:145]   --->   Operation 97 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 98 [1/1] (1.76ns)   --->   "br label %4" [src/music.cpp:151]   --->   Operation 98 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 8.67>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%stage_0 = phi i4 [ 1, %3 ], [ %stage, %stage_loop_end ]"   --->   Operation 99 'phi' 'stage_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i4 %stage_0 to i11" [src/music.cpp:151]   --->   Operation 100 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.30ns)   --->   "%icmp_ln151 = icmp eq i4 %stage_0, -5" [src/music.cpp:151]   --->   Operation 101 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 102 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln151, label %.preheader.preheader, label %stage_loop_begin" [src/music.cpp:151]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.39ns)   --->   "%DFTpts = shl i11 1, %zext_ln151" [src/music.cpp:152]   --->   Operation 104 'shl' 'DFTpts' <Predicate = (!icmp_ln151)> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i11 %DFTpts to i32" [src/music.cpp:152]   --->   Operation 105 'zext' 'zext_ln152' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %DFTpts, i32 1, i32 10)" [src/music.cpp:153]   --->   Operation 106 'partselect' 'trunc_ln' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_5 : Operation 107 [6/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln152 to double" [src/music.cpp:155]   --->   Operation 107 'sitodp' 'tmp' <Predicate = (!icmp_ln151)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.76ns)   --->   "br label %.preheader" [src/music.cpp:178]   --->   Operation 108 'br' <Predicate = (icmp_ln151)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 6.28>
ST_6 : Operation 109 [5/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln152 to double" [src/music.cpp:155]   --->   Operation 109 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 5> <Delay = 6.28>
ST_7 : Operation 110 [4/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln152 to double" [src/music.cpp:155]   --->   Operation 110 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 6> <Delay = 6.28>
ST_8 : Operation 111 [3/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln152 to double" [src/music.cpp:155]   --->   Operation 111 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 7> <Delay = 6.28>
ST_9 : Operation 112 [2/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln152 to double" [src/music.cpp:155]   --->   Operation 112 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 8> <Delay = 6.28>
ST_10 : Operation 113 [1/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln152 to double" [src/music.cpp:155]   --->   Operation 113 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 9> <Delay = 8.62>
ST_11 : Operation 114 [31/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 114 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 8.62>
ST_12 : Operation 115 [30/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 115 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 8.62>
ST_13 : Operation 116 [29/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 116 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 8.62>
ST_14 : Operation 117 [28/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 117 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 8.62>
ST_15 : Operation 118 [27/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 118 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 8.62>
ST_16 : Operation 119 [26/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 119 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 8.62>
ST_17 : Operation 120 [25/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 120 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 8.62>
ST_18 : Operation 121 [24/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 121 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 8.62>
ST_19 : Operation 122 [23/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 122 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 8.62>
ST_20 : Operation 123 [22/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 123 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 8.62>
ST_21 : Operation 124 [21/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 124 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 8.62>
ST_22 : Operation 125 [20/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 125 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 8.62>
ST_23 : Operation 126 [19/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 126 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 8.62>
ST_24 : Operation 127 [18/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 127 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 8.62>
ST_25 : Operation 128 [17/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 128 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 8.62>
ST_26 : Operation 129 [16/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 129 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 8.62>
ST_27 : Operation 130 [15/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 130 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 8.62>
ST_28 : Operation 131 [14/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 131 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 8.62>
ST_29 : Operation 132 [13/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 132 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 8.62>
ST_30 : Operation 133 [12/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 133 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 8.62>
ST_31 : Operation 134 [11/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 134 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 8.62>
ST_32 : Operation 135 [10/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 135 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 8.62>
ST_33 : Operation 136 [9/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 136 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 8.62>
ST_34 : Operation 137 [8/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 137 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 8.62>
ST_35 : Operation 138 [7/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 138 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 8.62>
ST_36 : Operation 139 [6/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 139 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 8.62>
ST_37 : Operation 140 [5/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 140 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 8.62>
ST_38 : Operation 141 [4/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 141 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 8.62>
ST_39 : Operation 142 [3/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 142 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 8.62>
ST_40 : Operation 143 [2/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 143 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 8.62>
ST_41 : Operation 144 [1/31] (8.62ns)   --->   "%tmp_s = fdiv double 0xC01921FB5444261E, %tmp" [src/music.cpp:155]   --->   Operation 144 'ddiv' 'tmp_s' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 5.20>
ST_42 : Operation 145 [2/2] (5.20ns)   --->   "%e = fptrunc double %tmp_s to float" [src/music.cpp:155]   --->   Operation 145 'fptrunc' 'e' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 41> <Delay = 5.20>
ST_43 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [src/music.cpp:151]   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str)" [src/music.cpp:151]   --->   Operation 147 'specregionbegin' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 148 [1/1] (0.00ns)   --->   "%numBF = zext i10 %trunc_ln to i32" [src/music.cpp:153]   --->   Operation 148 'zext' 'numBF' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 149 [1/2] (5.20ns)   --->   "%e = fptrunc double %tmp_s to float" [src/music.cpp:155]   --->   Operation 149 'fptrunc' 'e' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 150 [1/1] (1.76ns)   --->   "br label %5" [src/music.cpp:159]   --->   Operation 150 'br' <Predicate = true> <Delay = 1.76>

State 44 <SV = 42> <Delay = 7.25>
ST_44 : Operation 151 [1/1] (0.00ns)   --->   "%i_8 = phi i10 [ 0, %stage_loop_begin ], [ %j, %butterfly_loop_end ]"   --->   Operation 151 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 152 [1/1] (0.00ns)   --->   "%p_x_assign = phi float [ 0.000000e+00, %stage_loop_begin ], [ %a, %butterfly_loop_end ]"   --->   Operation 152 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 153 [1/1] (0.00ns)   --->   "%i_8_cast = zext i10 %i_8 to i32" [src/music.cpp:159]   --->   Operation 153 'zext' 'i_8_cast' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 512, i64 0)"   --->   Operation 154 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 155 [1/1] (1.77ns)   --->   "%icmp_ln159 = icmp eq i10 %i_8, %trunc_ln" [src/music.cpp:159]   --->   Operation 155 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 156 [1/1] (1.73ns)   --->   "%j = add i10 %i_8, 1" [src/music.cpp:159]   --->   Operation 156 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln159, label %stage_loop_end, label %butterfly_loop_begin" [src/music.cpp:159]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 158 [5/5] (7.25ns)   --->   "%a = fadd float %p_x_assign, %e" [src/music.cpp:162]   --->   Operation 158 'fadd' 'a' <Predicate = (!icmp_ln159)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 159 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_17)" [src/music.cpp:177]   --->   Operation 159 'specregionend' 'empty_111' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_44 : Operation 160 [1/1] (1.73ns)   --->   "%stage = add i4 %stage_0, 1" [src/music.cpp:151]   --->   Operation 160 'add' 'stage' <Predicate = (icmp_ln159)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 161 [1/1] (0.00ns)   --->   "br label %4" [src/music.cpp:151]   --->   Operation 161 'br' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 45 <SV = 43> <Delay = 7.25>
ST_45 : Operation 162 [4/5] (7.25ns)   --->   "%a = fadd float %p_x_assign, %e" [src/music.cpp:162]   --->   Operation 162 'fadd' 'a' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 7.25>
ST_46 : Operation 163 [3/5] (7.25ns)   --->   "%a = fadd float %p_x_assign, %e" [src/music.cpp:162]   --->   Operation 163 'fadd' 'a' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 8.18>
ST_47 : Operation 164 [2/2] (8.18ns)   --->   "%c = call fastcc float @"sin_or_cos<float>"(float %p_x_assign, i1 zeroext true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:127->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:12->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:200->src/music.cpp:160]   --->   Operation 164 'call' 'c' <Predicate = true> <Delay = 8.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 165 [2/2] (8.18ns)   --->   "%s = call fastcc float @"sin_or_cos<float>"(float %p_x_assign, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:123->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:8->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->src/music.cpp:161]   --->   Operation 165 'call' 's' <Predicate = true> <Delay = 8.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 166 [2/5] (7.25ns)   --->   "%a = fadd float %p_x_assign, %e" [src/music.cpp:162]   --->   Operation 166 'fadd' 'a' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 7.25>
ST_48 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1) nounwind" [src/music.cpp:159]   --->   Operation 167 'specloopname' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1)" [src/music.cpp:159]   --->   Operation 168 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 169 [1/2] (0.99ns)   --->   "%c = call fastcc float @"sin_or_cos<float>"(float %p_x_assign, i1 zeroext true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:127->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:12->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:200->src/music.cpp:160]   --->   Operation 169 'call' 'c' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 170 [1/2] (0.99ns)   --->   "%s = call fastcc float @"sin_or_cos<float>"(float %p_x_assign, i1 zeroext false) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:123->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:8->C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->src/music.cpp:161]   --->   Operation 170 'call' 's' <Predicate = true> <Delay = 0.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 171 [1/5] (7.25ns)   --->   "%a = fadd float %p_x_assign, %e" [src/music.cpp:162]   --->   Operation 171 'fadd' 'a' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 172 [1/1] (1.76ns)   --->   "br label %6" [src/music.cpp:165]   --->   Operation 172 'br' <Predicate = true> <Delay = 1.76>

State 49 <SV = 47> <Delay = 5.80>
ST_49 : Operation 173 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i_8_cast, %butterfly_loop_begin ], [ %i_9, %7 ]"   --->   Operation 173 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_44 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %i_0, i32 10, i32 31)" [src/music.cpp:165]   --->   Operation 174 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 175 [1/1] (2.44ns)   --->   "%icmp_ln165 = icmp slt i22 %tmp_44, 1" [src/music.cpp:165]   --->   Operation 175 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %icmp_ln165, label %7, label %butterfly_loop_end" [src/music.cpp:165]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 177 [1/1] (2.55ns)   --->   "%i_lower = add nsw i32 %i_0, %numBF" [src/music.cpp:166]   --->   Operation 177 'add' 'i_lower' <Predicate = (icmp_ln165)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln167 = sext i32 %i_lower to i64" [src/music.cpp:167]   --->   Operation 178 'sext' 'sext_ln167' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_49 : Operation 179 [1/1] (0.00ns)   --->   "%X_R_addr_2 = getelementptr inbounds [1024 x float]* %X_R, i64 0, i64 %sext_ln167" [src/music.cpp:167]   --->   Operation 179 'getelementptr' 'X_R_addr_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_49 : Operation 180 [2/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr_2, align 4" [src/music.cpp:167]   --->   Operation 180 'load' 'X_R_load' <Predicate = (icmp_ln165)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 181 [1/1] (0.00ns)   --->   "%X_I_addr_2 = getelementptr inbounds [1024 x float]* %X_I, i64 0, i64 %sext_ln167" [src/music.cpp:167]   --->   Operation 181 'getelementptr' 'X_I_addr_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_49 : Operation 182 [2/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr_2, align 4" [src/music.cpp:167]   --->   Operation 182 'load' 'X_I_load' <Predicate = (icmp_ln165)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_49 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln169 = sext i32 %i_0 to i64" [src/music.cpp:169]   --->   Operation 183 'sext' 'sext_ln169' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_49 : Operation 184 [1/1] (0.00ns)   --->   "%X_R_addr_3 = getelementptr inbounds [1024 x float]* %X_R, i64 0, i64 %sext_ln169" [src/music.cpp:169]   --->   Operation 184 'getelementptr' 'X_R_addr_3' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_49 : Operation 185 [1/1] (0.00ns)   --->   "%X_I_addr_3 = getelementptr inbounds [1024 x float]* %X_I, i64 0, i64 %sext_ln169" [src/music.cpp:170]   --->   Operation 185 'getelementptr' 'X_I_addr_3' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_49 : Operation 186 [1/1] (2.55ns)   --->   "%i_9 = add nsw i32 %zext_ln152, %i_0" [src/music.cpp:165]   --->   Operation 186 'add' 'i_9' <Predicate = (icmp_ln165)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 187 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1, i32 %tmp_18)" [src/music.cpp:175]   --->   Operation 187 'specregionend' 'empty' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_49 : Operation 188 [1/1] (0.00ns)   --->   "br label %5" [src/music.cpp:159]   --->   Operation 188 'br' <Predicate = (!icmp_ln165)> <Delay = 0.00>

State 50 <SV = 48> <Delay = 3.25>
ST_50 : Operation 189 [1/2] (3.25ns)   --->   "%X_R_load = load float* %X_R_addr_2, align 4" [src/music.cpp:167]   --->   Operation 189 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_50 : Operation 190 [1/2] (3.25ns)   --->   "%X_I_load = load float* %X_I_addr_2, align 4" [src/music.cpp:167]   --->   Operation 190 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 51 <SV = 49> <Delay = 5.70>
ST_51 : Operation 191 [4/4] (5.70ns)   --->   "%tmp_19 = fmul float %X_R_load, %c" [src/music.cpp:167]   --->   Operation 191 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 192 [4/4] (5.70ns)   --->   "%tmp_20 = fmul float %X_I_load, %s" [src/music.cpp:167]   --->   Operation 192 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 193 [4/4] (5.70ns)   --->   "%tmp_21 = fmul float %X_I_load, %c" [src/music.cpp:168]   --->   Operation 193 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 194 [4/4] (5.70ns)   --->   "%tmp_22 = fmul float %X_R_load, %s" [src/music.cpp:168]   --->   Operation 194 'fmul' 'tmp_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 5.70>
ST_52 : Operation 195 [3/4] (5.70ns)   --->   "%tmp_19 = fmul float %X_R_load, %c" [src/music.cpp:167]   --->   Operation 195 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 196 [3/4] (5.70ns)   --->   "%tmp_20 = fmul float %X_I_load, %s" [src/music.cpp:167]   --->   Operation 196 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 197 [3/4] (5.70ns)   --->   "%tmp_21 = fmul float %X_I_load, %c" [src/music.cpp:168]   --->   Operation 197 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 198 [3/4] (5.70ns)   --->   "%tmp_22 = fmul float %X_R_load, %s" [src/music.cpp:168]   --->   Operation 198 'fmul' 'tmp_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 5.70>
ST_53 : Operation 199 [2/4] (5.70ns)   --->   "%tmp_19 = fmul float %X_R_load, %c" [src/music.cpp:167]   --->   Operation 199 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 200 [2/4] (5.70ns)   --->   "%tmp_20 = fmul float %X_I_load, %s" [src/music.cpp:167]   --->   Operation 200 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 201 [2/4] (5.70ns)   --->   "%tmp_21 = fmul float %X_I_load, %c" [src/music.cpp:168]   --->   Operation 201 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 202 [2/4] (5.70ns)   --->   "%tmp_22 = fmul float %X_R_load, %s" [src/music.cpp:168]   --->   Operation 202 'fmul' 'tmp_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 5.70>
ST_54 : Operation 203 [1/4] (5.70ns)   --->   "%tmp_19 = fmul float %X_R_load, %c" [src/music.cpp:167]   --->   Operation 203 'fmul' 'tmp_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 204 [1/4] (5.70ns)   --->   "%tmp_20 = fmul float %X_I_load, %s" [src/music.cpp:167]   --->   Operation 204 'fmul' 'tmp_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 205 [1/4] (5.70ns)   --->   "%tmp_21 = fmul float %X_I_load, %c" [src/music.cpp:168]   --->   Operation 205 'fmul' 'tmp_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 206 [1/4] (5.70ns)   --->   "%tmp_22 = fmul float %X_R_load, %s" [src/music.cpp:168]   --->   Operation 206 'fmul' 'tmp_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 53> <Delay = 7.25>
ST_55 : Operation 207 [5/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_19, %tmp_20" [src/music.cpp:167]   --->   Operation 207 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 208 [5/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_21, %tmp_22" [src/music.cpp:168]   --->   Operation 208 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 54> <Delay = 7.25>
ST_56 : Operation 209 [4/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_19, %tmp_20" [src/music.cpp:167]   --->   Operation 209 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 210 [4/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_21, %tmp_22" [src/music.cpp:168]   --->   Operation 210 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 55> <Delay = 7.25>
ST_57 : Operation 211 [3/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_19, %tmp_20" [src/music.cpp:167]   --->   Operation 211 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 212 [3/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_21, %tmp_22" [src/music.cpp:168]   --->   Operation 212 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 7.25>
ST_58 : Operation 213 [2/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_19, %tmp_20" [src/music.cpp:167]   --->   Operation 213 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 214 [2/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_21, %tmp_22" [src/music.cpp:168]   --->   Operation 214 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 215 [2/2] (3.25ns)   --->   "%X_R_load_1 = load float* %X_R_addr_3, align 4" [src/music.cpp:169]   --->   Operation 215 'load' 'X_R_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_58 : Operation 216 [2/2] (3.25ns)   --->   "%X_I_load_1 = load float* %X_I_addr_3, align 4" [src/music.cpp:170]   --->   Operation 216 'load' 'X_I_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 59 <SV = 57> <Delay = 7.25>
ST_59 : Operation 217 [1/5] (7.25ns)   --->   "%temp_R = fsub float %tmp_19, %tmp_20" [src/music.cpp:167]   --->   Operation 217 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 218 [1/5] (7.25ns)   --->   "%temp_I = fadd float %tmp_21, %tmp_22" [src/music.cpp:168]   --->   Operation 218 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 219 [1/2] (3.25ns)   --->   "%X_R_load_1 = load float* %X_R_addr_3, align 4" [src/music.cpp:169]   --->   Operation 219 'load' 'X_R_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_59 : Operation 220 [1/2] (3.25ns)   --->   "%X_I_load_1 = load float* %X_I_addr_3, align 4" [src/music.cpp:170]   --->   Operation 220 'load' 'X_I_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 60 <SV = 58> <Delay = 7.25>
ST_60 : Operation 221 [5/5] (7.25ns)   --->   "%tmp_23 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:169]   --->   Operation 221 'fsub' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 222 [5/5] (7.25ns)   --->   "%tmp_24 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:170]   --->   Operation 222 'fsub' 'tmp_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 59> <Delay = 7.25>
ST_61 : Operation 223 [4/5] (7.25ns)   --->   "%tmp_23 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:169]   --->   Operation 223 'fsub' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 224 [4/5] (7.25ns)   --->   "%tmp_24 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:170]   --->   Operation 224 'fsub' 'tmp_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 60> <Delay = 7.25>
ST_62 : Operation 225 [3/5] (7.25ns)   --->   "%tmp_23 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:169]   --->   Operation 225 'fsub' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 226 [3/5] (7.25ns)   --->   "%tmp_24 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:170]   --->   Operation 226 'fsub' 'tmp_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 61> <Delay = 7.25>
ST_63 : Operation 227 [2/5] (7.25ns)   --->   "%tmp_23 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:169]   --->   Operation 227 'fsub' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 228 [2/5] (7.25ns)   --->   "%tmp_24 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:170]   --->   Operation 228 'fsub' 'tmp_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 7.25>
ST_64 : Operation 229 [1/5] (7.25ns)   --->   "%tmp_23 = fsub float %X_R_load_1, %temp_R" [src/music.cpp:169]   --->   Operation 229 'fsub' 'tmp_23' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 230 [1/5] (7.25ns)   --->   "%tmp_24 = fsub float %X_I_load_1, %temp_I" [src/music.cpp:170]   --->   Operation 230 'fsub' 'tmp_24' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 3.25>
ST_65 : Operation 231 [1/1] (3.25ns)   --->   "store float %tmp_23, float* %X_R_addr_2, align 4" [src/music.cpp:169]   --->   Operation 231 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_65 : Operation 232 [1/1] (3.25ns)   --->   "store float %tmp_24, float* %X_I_addr_2, align 4" [src/music.cpp:170]   --->   Operation 232 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 66 <SV = 64> <Delay = 3.25>
ST_66 : Operation 233 [2/2] (3.25ns)   --->   "%X_R_load_2 = load float* %X_R_addr_3, align 4" [src/music.cpp:171]   --->   Operation 233 'load' 'X_R_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_66 : Operation 234 [2/2] (3.25ns)   --->   "%X_I_load_2 = load float* %X_I_addr_3, align 4" [src/music.cpp:172]   --->   Operation 234 'load' 'X_I_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 67 <SV = 65> <Delay = 3.25>
ST_67 : Operation 235 [1/2] (3.25ns)   --->   "%X_R_load_2 = load float* %X_R_addr_3, align 4" [src/music.cpp:171]   --->   Operation 235 'load' 'X_R_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_67 : Operation 236 [1/2] (3.25ns)   --->   "%X_I_load_2 = load float* %X_I_addr_3, align 4" [src/music.cpp:172]   --->   Operation 236 'load' 'X_I_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 68 <SV = 66> <Delay = 7.25>
ST_68 : Operation 237 [5/5] (7.25ns)   --->   "%tmp_25 = fadd float %X_R_load_2, %temp_R" [src/music.cpp:171]   --->   Operation 237 'fadd' 'tmp_25' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 238 [5/5] (7.25ns)   --->   "%tmp_26 = fadd float %X_I_load_2, %temp_I" [src/music.cpp:172]   --->   Operation 238 'fadd' 'tmp_26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 67> <Delay = 7.25>
ST_69 : Operation 239 [4/5] (7.25ns)   --->   "%tmp_25 = fadd float %X_R_load_2, %temp_R" [src/music.cpp:171]   --->   Operation 239 'fadd' 'tmp_25' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 240 [4/5] (7.25ns)   --->   "%tmp_26 = fadd float %X_I_load_2, %temp_I" [src/music.cpp:172]   --->   Operation 240 'fadd' 'tmp_26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 68> <Delay = 7.25>
ST_70 : Operation 241 [3/5] (7.25ns)   --->   "%tmp_25 = fadd float %X_R_load_2, %temp_R" [src/music.cpp:171]   --->   Operation 241 'fadd' 'tmp_25' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 242 [3/5] (7.25ns)   --->   "%tmp_26 = fadd float %X_I_load_2, %temp_I" [src/music.cpp:172]   --->   Operation 242 'fadd' 'tmp_26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 69> <Delay = 7.25>
ST_71 : Operation 243 [2/5] (7.25ns)   --->   "%tmp_25 = fadd float %X_R_load_2, %temp_R" [src/music.cpp:171]   --->   Operation 243 'fadd' 'tmp_25' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 244 [2/5] (7.25ns)   --->   "%tmp_26 = fadd float %X_I_load_2, %temp_I" [src/music.cpp:172]   --->   Operation 244 'fadd' 'tmp_26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 70> <Delay = 7.25>
ST_72 : Operation 245 [1/5] (7.25ns)   --->   "%tmp_25 = fadd float %X_R_load_2, %temp_R" [src/music.cpp:171]   --->   Operation 245 'fadd' 'tmp_25' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 246 [1/5] (7.25ns)   --->   "%tmp_26 = fadd float %X_I_load_2, %temp_I" [src/music.cpp:172]   --->   Operation 246 'fadd' 'tmp_26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 71> <Delay = 3.25>
ST_73 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [src/music.cpp:165]   --->   Operation 247 'specloopname' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 248 [1/1] (3.25ns)   --->   "store float %tmp_25, float* %X_R_addr_3, align 4" [src/music.cpp:171]   --->   Operation 248 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 249 [1/1] (3.25ns)   --->   "store float %tmp_26, float* %X_I_addr_3, align 4" [src/music.cpp:172]   --->   Operation 249 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 250 [1/1] (0.00ns)   --->   "br label %6" [src/music.cpp:165]   --->   Operation 250 'br' <Predicate = true> <Delay = 0.00>

State 74 <SV = 4> <Delay = 3.25>
ST_74 : Operation 251 [1/1] (0.00ns)   --->   "%i2_0 = phi i11 [ %i_7, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 251 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 252 [1/1] (1.88ns)   --->   "%icmp_ln178 = icmp eq i11 %i2_0, -1024" [src/music.cpp:178]   --->   Operation 252 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 253 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 254 [1/1] (1.63ns)   --->   "%i_7 = add i11 %i2_0, 1" [src/music.cpp:178]   --->   Operation 254 'add' 'i_7' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 255 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %9, label %8" [src/music.cpp:178]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i11 %i2_0 to i64" [src/music.cpp:179]   --->   Operation 256 'zext' 'zext_ln179' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_74 : Operation 257 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr inbounds [1024 x float]* %X_R, i64 0, i64 %zext_ln179" [src/music.cpp:179]   --->   Operation 257 'getelementptr' 'X_R_addr_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_74 : Operation 258 [2/2] (3.25ns)   --->   "%X_R_load_3 = load float* %X_R_addr_1, align 4" [src/music.cpp:179]   --->   Operation 258 'load' 'X_R_load_3' <Predicate = (!icmp_ln178)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 259 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr inbounds [1024 x float]* %X_I, i64 0, i64 %zext_ln179" [src/music.cpp:180]   --->   Operation 259 'getelementptr' 'X_I_addr_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_74 : Operation 260 [2/2] (3.25ns)   --->   "%X_I_load_3 = load float* %X_I_addr_1, align 4" [src/music.cpp:180]   --->   Operation 260 'load' 'X_I_load_3' <Predicate = (!icmp_ln178)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 261 [1/1] (0.00ns)   --->   "ret void" [src/music.cpp:182]   --->   Operation 261 'ret' <Predicate = (icmp_ln178)> <Delay = 0.00>

State 75 <SV = 5> <Delay = 6.50>
ST_75 : Operation 262 [1/1] (0.00ns)   --->   "%x_M_real_addr_1 = getelementptr [1024 x float]* %x_M_real, i64 0, i64 %zext_ln179" [src/music.cpp:179]   --->   Operation 262 'getelementptr' 'x_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 263 [1/1] (0.00ns)   --->   "%x_M_imag_addr_1 = getelementptr [1024 x float]* %x_M_imag, i64 0, i64 %zext_ln179" [src/music.cpp:179]   --->   Operation 263 'getelementptr' 'x_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 264 [1/2] (3.25ns)   --->   "%X_R_load_3 = load float* %X_R_addr_1, align 4" [src/music.cpp:179]   --->   Operation 264 'load' 'X_R_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 265 [1/1] (3.25ns)   --->   "store float %X_R_load_3, float* %x_M_real_addr_1, align 4" [src/music.cpp:179]   --->   Operation 265 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 266 [1/2] (3.25ns)   --->   "%X_I_load_3 = load float* %X_I_addr_1, align 4" [src/music.cpp:180]   --->   Operation 266 'load' 'X_I_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 267 [1/1] (3.25ns)   --->   "store float %X_I_load_3, float* %x_M_imag_addr_1, align 4" [src/music.cpp:180]   --->   Operation 267 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 268 [1/1] (0.00ns)   --->   "br label %.preheader" [src/music.cpp:178]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
X_R                   (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111]
X_I                   (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln140              (br               ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000]
i1_0                  (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln140            (icmp             ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
i                     (add              ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln140              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln141            (zext             ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000]
x_M_real_addr         (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000]
x_M_imag_addr         (getelementptr    ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000]
x_M_real_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
X_R_addr              (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln141           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
x_M_imag_load         (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
X_I_addr              (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln142           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln140              (br               ) [ 0111000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln145            (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln151              (br               ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111100]
stage_0               (phi              ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111100]
zext_ln151            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln151            (icmp             ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111100]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln151              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
DFTpts                (shl              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln152            (zext             ) [ 0000001111111111111111111111111111111111111111111111111111111111111111111100]
trunc_ln              (partselect       ) [ 0000001111111111111111111111111111111111111111111111111111111111111111111100]
br_ln178              (br               ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111111]
tmp                   (sitodp           ) [ 0000000000011111111111111111111111111111110000000000000000000000000000000000]
tmp_s                 (ddiv             ) [ 0000000000000000000000000000000000000000001100000000000000000000000000000000]
specloopname_ln151    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                (specregionbegin  ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111100]
numBF                 (zext             ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111100]
e                     (fptrunc          ) [ 0000000000000000000000000000000000000000000011111111111111111111111111111100]
br_ln159              (br               ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111100]
i_8                   (phi              ) [ 0000000000000000000000000000000000000000000010000000000000000000000000000000]
p_x_assign            (phi              ) [ 0000000000000000000000000000000000000000000011111000000000000000000000000000]
i_8_cast              (zext             ) [ 0000000000000000000000000000000000000000000001111111111111111111111111111100]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln159            (icmp             ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111100]
j                     (add              ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111100]
br_ln159              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_111             (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
stage                 (add              ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111100]
br_ln151              (br               ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111100]
specloopname_ln159    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18                (specregionbegin  ) [ 0000000000000000000000000000000000000000000000000111111111111111111111111100]
c                     (call             ) [ 0000000000000000000000000000000000000000000000000111111111111111111111111100]
s                     (call             ) [ 0000000000000000000000000000000000000000000000000111111111111111111111111100]
a                     (fadd             ) [ 0000011111111111111111111111111111111111111110000111111111111111111111111100]
br_ln165              (br               ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111100]
i_0                   (phi              ) [ 0000000000000000000000000000000000000000000000000100000000000000000000000000]
tmp_44                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln165            (icmp             ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111100]
br_ln165              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
i_lower               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln167            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
X_R_addr_2            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000011111111111111110000000000]
X_I_addr_2            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000011111111111111110000000000]
sext_ln169            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
X_R_addr_3            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000011111111111111111111111100]
X_I_addr_3            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000011111111111111111111111100]
i_9                   (add              ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111100]
empty                 (specregionend    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln159              (br               ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111100]
X_R_load              (load             ) [ 0000000000000000000000000000000000000000000000000001111000000000000000000000]
X_I_load              (load             ) [ 0000000000000000000000000000000000000000000000000001111000000000000000000000]
tmp_19                (fmul             ) [ 0000000000000000000000000000000000000000000000000000000111110000000000000000]
tmp_20                (fmul             ) [ 0000000000000000000000000000000000000000000000000000000111110000000000000000]
tmp_21                (fmul             ) [ 0000000000000000000000000000000000000000000000000000000111110000000000000000]
tmp_22                (fmul             ) [ 0000000000000000000000000000000000000000000000000000000111110000000000000000]
temp_R                (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000001111111111111000]
temp_I                (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000001111111111111000]
X_R_load_1            (load             ) [ 0000000000000000000000000000000000000000000000000000000000001111100000000000]
X_I_load_1            (load             ) [ 0000000000000000000000000000000000000000000000000000000000001111100000000000]
tmp_23                (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000010000000000]
tmp_24                (fsub             ) [ 0000000000000000000000000000000000000000000000000000000000000000010000000000]
store_ln169           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln170           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
X_R_load_2            (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111000]
X_I_load_2            (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000011111000]
tmp_25                (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000100]
tmp_26                (fadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000100]
specloopname_ln165    (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln171           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln172           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln165              (br               ) [ 0000011111111111111111111111111111111111111111111111111111111111111111111100]
i2_0                  (phi              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000010]
icmp_ln178            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
i_7                   (add              ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000011]
br_ln178              (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln179            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001]
X_R_addr_1            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001]
X_I_addr_1            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000001]
ret_ln182             (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
x_M_real_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
x_M_imag_addr_1       (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
X_R_load_3            (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln179           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
X_I_load_3            (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln180           (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln178              (br               ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="second_order_float_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="second_order_float_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="second_order_float_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_reverse"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<float>"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="X_R_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_R/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="X_I_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_I/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="x_M_real_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="11" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_M_real_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_M_real_load/2 store_ln179/75 "/>
</bind>
</comp>

<comp id="95" class="1004" name="x_M_imag_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="11" slack="0"/>
<pin id="99" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_M_imag_load/2 store_ln180/75 "/>
</bind>
</comp>

<comp id="108" class="1004" name="X_R_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="11" slack="1"/>
<pin id="112" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln141/3 X_R_load/49 X_R_load_1/58 store_ln169/65 X_R_load_2/66 store_ln171/73 X_R_load_3/74 "/>
</bind>
</comp>

<comp id="121" class="1004" name="X_I_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="1"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln142/3 X_I_load/49 X_I_load_1/58 store_ln170/65 X_I_load_2/66 store_ln172/73 X_I_load_3/74 "/>
</bind>
</comp>

<comp id="134" class="1004" name="X_R_addr_2_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_2/49 "/>
</bind>
</comp>

<comp id="141" class="1004" name="X_I_addr_2_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_2/49 "/>
</bind>
</comp>

<comp id="148" class="1004" name="X_R_addr_3_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_3/49 "/>
</bind>
</comp>

<comp id="154" class="1004" name="X_I_addr_3_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="1" index="3" bw="10" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_3/49 "/>
</bind>
</comp>

<comp id="160" class="1004" name="X_R_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="0"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_1/74 "/>
</bind>
</comp>

<comp id="167" class="1004" name="X_I_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="11" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_1/74 "/>
</bind>
</comp>

<comp id="174" class="1004" name="x_M_real_addr_1_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="11" slack="1"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_M_real_addr_1/75 "/>
</bind>
</comp>

<comp id="181" class="1004" name="x_M_imag_addr_1_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="1"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_M_imag_addr_1/75 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i1_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="1"/>
<pin id="194" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i1_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="11" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="stage_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="stage_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="4" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stage_0/5 "/>
</bind>
</comp>

<comp id="215" class="1005" name="i_8_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="1"/>
<pin id="217" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_8 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_8_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_8/44 "/>
</bind>
</comp>

<comp id="226" class="1005" name="p_x_assign_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_x_assign_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="32" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign/44 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i_0_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="240" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="5"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/49 "/>
</bind>
</comp>

<comp id="247" class="1005" name="i2_0_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="1"/>
<pin id="249" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="i2_0_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/74 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_sin_or_cos_float_s_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="3"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="0" index="3" bw="100" slack="0"/>
<pin id="263" dir="0" index="4" bw="30" slack="0"/>
<pin id="264" dir="0" index="5" bw="23" slack="0"/>
<pin id="265" dir="0" index="6" bw="15" slack="0"/>
<pin id="266" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="c/47 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_sin_or_cos_float_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="3"/>
<pin id="277" dir="0" index="2" bw="1" slack="0"/>
<pin id="278" dir="0" index="3" bw="100" slack="0"/>
<pin id="279" dir="0" index="4" bw="30" slack="0"/>
<pin id="280" dir="0" index="5" bw="23" slack="0"/>
<pin id="281" dir="0" index="6" bw="15" slack="0"/>
<pin id="282" dir="1" index="7" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s/47 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_bit_reverse_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln145/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="a/44 temp_R/55 tmp_23/60 tmp_25/68 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_I/55 tmp_24/60 tmp_26/68 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="0" index="1" bw="32" slack="3"/>
<pin id="308" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_19/51 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="0" index="1" bw="32" slack="3"/>
<pin id="312" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_20/51 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="0" index="1" bw="32" slack="3"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_21/51 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="0" index="1" bw="32" slack="3"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_22/51 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="e/42 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="1"/>
<pin id="327" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="11" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="332" class="1005" name="reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load X_R_load_1 X_R_load_2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load X_I_load_1 X_I_load_2 "/>
</bind>
</comp>

<comp id="346" class="1005" name="reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R tmp_25 "/>
</bind>
</comp>

<comp id="352" class="1005" name="reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I tmp_26 "/>
</bind>
</comp>

<comp id="358" class="1004" name="icmp_ln140_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="0" index="1" bw="11" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln141_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln151_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln151_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln151/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="DFTpts_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="DFTpts/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln152_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="11" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="11" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="0" index="3" bw="5" slack="0"/>
<pin id="402" dir="1" index="4" bw="10" slack="38"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="numBF_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="38"/>
<pin id="409" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="numBF/43 "/>
</bind>
</comp>

<comp id="410" class="1004" name="i_8_cast_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_8_cast/44 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln159_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="0"/>
<pin id="416" dir="0" index="1" bw="10" slack="39"/>
<pin id="417" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159/44 "/>
</bind>
</comp>

<comp id="419" class="1004" name="j_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/44 "/>
</bind>
</comp>

<comp id="425" class="1004" name="stage_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="39"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stage/44 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_44_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="22" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="5" slack="0"/>
<pin id="435" dir="0" index="3" bw="6" slack="0"/>
<pin id="436" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/49 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln165_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="22" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/49 "/>
</bind>
</comp>

<comp id="447" class="1004" name="i_lower_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="10" slack="6"/>
<pin id="450" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_lower/49 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln167_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln167/49 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln169_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln169/49 "/>
</bind>
</comp>

<comp id="464" class="1004" name="i_9_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="11" slack="44"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/49 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln178_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="11" slack="0"/>
<pin id="471" dir="0" index="1" bw="11" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/74 "/>
</bind>
</comp>

<comp id="475" class="1004" name="i_7_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="11" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/74 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln179_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/74 "/>
</bind>
</comp>

<comp id="490" class="1005" name="i_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="0"/>
<pin id="492" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="495" class="1005" name="zext_ln141_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="64" slack="1"/>
<pin id="497" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln141 "/>
</bind>
</comp>

<comp id="501" class="1005" name="x_M_real_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="1"/>
<pin id="503" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_M_real_addr "/>
</bind>
</comp>

<comp id="506" class="1005" name="x_M_imag_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="1"/>
<pin id="508" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_M_imag_addr "/>
</bind>
</comp>

<comp id="514" class="1005" name="zext_ln152_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln152 "/>
</bind>
</comp>

<comp id="520" class="1005" name="trunc_ln_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="38"/>
<pin id="522" dir="1" index="1" bw="10" slack="38"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="526" class="1005" name="tmp_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="1"/>
<pin id="528" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_s_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="1"/>
<pin id="533" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="536" class="1005" name="numBF_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="6"/>
<pin id="538" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="numBF "/>
</bind>
</comp>

<comp id="541" class="1005" name="e_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="546" class="1005" name="i_8_cast_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="5"/>
<pin id="548" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="i_8_cast "/>
</bind>
</comp>

<comp id="554" class="1005" name="j_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="0"/>
<pin id="556" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="559" class="1005" name="stage_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="1"/>
<pin id="561" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="stage "/>
</bind>
</comp>

<comp id="564" class="1005" name="c_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="3"/>
<pin id="566" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="570" class="1005" name="s_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="3"/>
<pin id="572" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="576" class="1005" name="a_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="584" class="1005" name="X_R_addr_2_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="1"/>
<pin id="586" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_2 "/>
</bind>
</comp>

<comp id="589" class="1005" name="X_I_addr_2_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="10" slack="1"/>
<pin id="591" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_2 "/>
</bind>
</comp>

<comp id="594" class="1005" name="X_R_addr_3_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="10" slack="9"/>
<pin id="596" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="X_R_addr_3 "/>
</bind>
</comp>

<comp id="599" class="1005" name="X_I_addr_3_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="10" slack="9"/>
<pin id="601" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="X_I_addr_3 "/>
</bind>
</comp>

<comp id="604" class="1005" name="i_9_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_19_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_20_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_21_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_22_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_23_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_24_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="642" class="1005" name="i_7_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="11" slack="0"/>
<pin id="644" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="647" class="1005" name="zext_ln179_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="64" slack="1"/>
<pin id="649" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln179 "/>
</bind>
</comp>

<comp id="653" class="1005" name="X_R_addr_1_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="1"/>
<pin id="655" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="X_I_addr_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="10" slack="1"/>
<pin id="660" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="89" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="102" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="134" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="146"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="141" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="160" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="167" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="114" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="189"><net_src comp="174" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="190"><net_src comp="127" pin="3"/><net_sink comp="102" pin=1"/></net>

<net id="191"><net_src comp="181" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="226" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="4" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="271"><net_src comp="6" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="272"><net_src comp="8" pin="0"/><net_sink comp="258" pin=5"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="258" pin=6"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="226" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="62" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="4" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="6" pin="0"/><net_sink comp="274" pin=4"/></net>

<net id="288"><net_src comp="8" pin="0"/><net_sink comp="274" pin=5"/></net>

<net id="289"><net_src comp="10" pin="0"/><net_sink comp="274" pin=6"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="230" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="114" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="342"><net_src comp="127" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="349"><net_src comp="296" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="355"><net_src comp="301" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="362"><net_src comp="196" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="16" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="196" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="22" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="196" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="379"><net_src comp="207" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="207" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="30" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="22" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="376" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="403"><net_src comp="34" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="386" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="36" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="38" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="413"><net_src comp="219" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="219" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="219" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="54" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="203" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="28" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="66" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="241" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="38" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="68" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="445"><net_src comp="431" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="70" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="241" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="447" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="461"><net_src comp="241" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="468"><net_src comp="241" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="251" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="16" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="251" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="22" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="251" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="493"><net_src comp="364" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="498"><net_src comp="370" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="504"><net_src comp="82" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="509"><net_src comp="95" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="517"><net_src comp="392" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="523"><net_src comp="397" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="529"><net_src comp="329" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="534"><net_src comp="324" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="539"><net_src comp="407" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="544"><net_src comp="321" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="549"><net_src comp="410" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="557"><net_src comp="419" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="562"><net_src comp="425" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="567"><net_src comp="258" pin="7"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="573"><net_src comp="274" pin="7"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="579"><net_src comp="296" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="587"><net_src comp="134" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="592"><net_src comp="141" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="597"><net_src comp="148" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="602"><net_src comp="154" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="607"><net_src comp="464" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="612"><net_src comp="305" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="617"><net_src comp="309" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="622"><net_src comp="313" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="627"><net_src comp="317" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="632"><net_src comp="296" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="637"><net_src comp="301" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="645"><net_src comp="475" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="650"><net_src comp="481" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="656"><net_src comp="160" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="661"><net_src comp="167" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_M_real | {75 }
	Port: x_M_imag | {75 }
 - Input state : 
	Port: fft : x_M_real | {2 3 }
	Port: fft : x_M_imag | {2 3 }
	Port: fft : ref_4oPi_table_100_V | {47 48 }
	Port: fft : second_order_float_2 | {47 48 }
	Port: fft : second_order_float_3 | {47 48 }
	Port: fft : second_order_float_s | {47 48 }
  - Chain level:
	State 1
	State 2
		icmp_ln140 : 1
		i : 1
		br_ln140 : 2
		zext_ln141 : 1
		x_M_real_addr : 2
		x_M_real_load : 3
		x_M_imag_addr : 2
		x_M_imag_load : 3
	State 3
		store_ln141 : 1
		store_ln142 : 1
	State 4
	State 5
		zext_ln151 : 1
		icmp_ln151 : 1
		br_ln151 : 2
		DFTpts : 2
		zext_ln152 : 3
		trunc_ln : 3
		tmp : 4
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		i_8_cast : 1
		icmp_ln159 : 1
		j : 1
		br_ln159 : 2
		a : 1
	State 45
	State 46
	State 47
	State 48
	State 49
		tmp_44 : 1
		icmp_ln165 : 2
		br_ln165 : 3
		i_lower : 1
		sext_ln167 : 2
		X_R_addr_2 : 3
		X_R_load : 4
		X_I_addr_2 : 3
		X_I_load : 4
		sext_ln169 : 1
		X_R_addr_3 : 2
		X_I_addr_3 : 2
		i_9 : 1
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
		icmp_ln178 : 1
		i_7 : 1
		br_ln178 : 2
		zext_ln179 : 1
		X_R_addr_1 : 2
		X_R_load_3 : 3
		X_I_addr_1 : 2
		X_I_load_3 : 3
	State 75
		store_ln179 : 1
		store_ln180 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|          | grp_sin_or_cos_float_s_fu_258 |    13   |  19.459 |   1763  |   2448  |
|   call   | grp_sin_or_cos_float_s_fu_274 |    13   |  19.459 |   1763  |   2448  |
|          |     grp_bit_reverse_fu_290    |    0    |  8.845  |   261   |   111   |
|----------|-------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_324          |    0    |    0    |   3211  |   3658  |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_305          |    3    |    0    |   143   |   321   |
|   fmul   |           grp_fu_309          |    3    |    0    |   143   |   321   |
|          |           grp_fu_313          |    3    |    0    |   143   |   321   |
|          |           grp_fu_317          |    3    |    0    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_296          |    2    |    0    |   205   |   390   |
|          |           grp_fu_301          |    2    |    0    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_329          |    0    |    0    |   412   |   645   |
|----------|-------------------------------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_321          |    0    |    0    |   128   |   277   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |            i_fu_364           |    0    |    0    |    0    |    13   |
|          |            j_fu_419           |    0    |    0    |    0    |    14   |
|    add   |          stage_fu_425         |    0    |    0    |    0    |    13   |
|          |         i_lower_fu_447        |    0    |    0    |    0    |    39   |
|          |           i_9_fu_464          |    0    |    0    |    0    |    39   |
|          |           i_7_fu_475          |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       icmp_ln140_fu_358       |    0    |    0    |    0    |    13   |
|          |       icmp_ln151_fu_380       |    0    |    0    |    0    |    9    |
|   icmp   |       icmp_ln159_fu_414       |    0    |    0    |    0    |    13   |
|          |       icmp_ln165_fu_441       |    0    |    0    |    0    |    18   |
|          |       icmp_ln178_fu_469       |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|    shl   |         DFTpts_fu_386         |    0    |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       zext_ln141_fu_370       |    0    |    0    |    0    |    0    |
|          |       zext_ln151_fu_376       |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln152_fu_392       |    0    |    0    |    0    |    0    |
|          |          numBF_fu_407         |    0    |    0    |    0    |    0    |
|          |        i_8_cast_fu_410        |    0    |    0    |    0    |    0    |
|          |       zext_ln179_fu_481       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|        trunc_ln_fu_397        |    0    |    0    |    0    |    0    |
|          |         tmp_44_fu_431         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   sext   |       sext_ln167_fu_452       |    0    |    0    |    0    |    0    |
|          |       sext_ln169_fu_458       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    42   |  47.763 |   8520  |  11859  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| X_I|    2   |    0   |    0   |    0   |
| X_R|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    4   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  X_I_addr_1_reg_658 |   10   |
|  X_I_addr_2_reg_589 |   10   |
|  X_I_addr_3_reg_599 |   10   |
|  X_R_addr_1_reg_653 |   10   |
|  X_R_addr_2_reg_584 |   10   |
|  X_R_addr_3_reg_594 |   10   |
|      a_reg_576      |   32   |
|      c_reg_564      |   32   |
|      e_reg_541      |   32   |
|     i1_0_reg_192    |   11   |
|     i2_0_reg_247    |   11   |
|     i_0_reg_238     |   32   |
|     i_7_reg_642     |   11   |
|   i_8_cast_reg_546  |   32   |
|     i_8_reg_215     |   10   |
|     i_9_reg_604     |   32   |
|      i_reg_490      |   11   |
|      j_reg_554      |   10   |
|    numBF_reg_536    |   32   |
|  p_x_assign_reg_226 |   32   |
|       reg_332       |   32   |
|       reg_339       |   32   |
|       reg_346       |   32   |
|       reg_352       |   32   |
|      s_reg_570      |   32   |
|   stage_0_reg_203   |    4   |
|    stage_reg_559    |    4   |
|    tmp_19_reg_609   |   32   |
|    tmp_20_reg_614   |   32   |
|    tmp_21_reg_619   |   32   |
|    tmp_22_reg_624   |   32   |
|    tmp_23_reg_629   |   32   |
|    tmp_24_reg_634   |   32   |
|     tmp_reg_526     |   64   |
|    tmp_s_reg_531    |   64   |
|   trunc_ln_reg_520  |   10   |
|x_M_imag_addr_reg_506|   10   |
|x_M_real_addr_reg_501|   10   |
|  zext_ln141_reg_495 |   64   |
|  zext_ln152_reg_514 |   32   |
|  zext_ln179_reg_647 |   64   |
+---------------------+--------+
|        Total        |  1058  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89  |  p0  |   3  |  10  |   30   ||    15   |
|  grp_access_fu_102 |  p0  |   3  |  10  |   30   ||    15   |
|  grp_access_fu_114 |  p0  |   6  |  10  |   60   ||    33   |
|  grp_access_fu_114 |  p1  |   3  |  32  |   96   ||    15   |
|  grp_access_fu_127 |  p0  |   6  |  10  |   60   ||    33   |
|  grp_access_fu_127 |  p1  |   3  |  32  |   96   ||    15   |
|   stage_0_reg_203  |  p0  |   2  |   4  |    8   ||    9    |
| p_x_assign_reg_226 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_296     |  p0  |   3  |  32  |   96   ||    15   |
|     grp_fu_296     |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_301     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_301     |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_329     |  p0  |   2  |  11  |   22   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   786  || 23.6375 ||   201   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   42   |   47   |  8520  |  11859 |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   23   |    -   |   201  |    -   |
|  Register |    -   |    -   |    -   |  1058  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   42   |   71   |  9578  |  12060 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
