
`include "mips_core.svh"

interface active_List_ifc ();
	logic [63 : 0] free [31 : 0];
	logic [63 : 0]freeCount;
	logic [31 : 0] head;
	logic [31 : 0] tail;

endinterface


module active_List(
	decoder_output_ifc.in decoded
	decoder_output_ifc.out out
)
instruction_Queue_ifc Instr_Queue();
always_comb begin
	int count = 0;
	while (count < 32) begin

end


endmodule