digraph part6 {
	rankdir=TB;
	node [shape = record];
	splines=ortho; sep=4;


	MP1_top [label="{MP1_top | <sysclk> sysclk | <RESET_low> RESET_low | <FPGA_SERIAL1_TX> FPGA_SERIAL1_TX | <FPGA_SERIAL1_RX> FPGA_SERIAL1_RX}"];
	
	mmu_uart_top [label="{mmu_uart_top | <Clk> Clk | <Reset_n> Reset_n | <TXD> TXD | <RXD> RXD | <ck_div> ck_div | <CE_N> CE_N | <WR_N> WR_N | <RD_N> RD_N | <A0> A0 | <D_IN> D_IN | <D_OUT> D_OUT | <RX_full> RX_full | <TX_busy_n> TX_busy_n}"];
	
	process_data [label="{process_data | <clk> clk | <reset> reset | <data_in> data_in | <RX_full> RX_full | <TX_busy_n> TX_busy_n | <RD_n> RD_n | <WR_n> WR_n | <data_out> data_out}"];


	//mmu_uart_top connections
	MP1_top:sysclk -> mmu_uart_top:Clk;
	mmu_uart_top:Reset_n -> MP1_top:RESET_low;
	mmu_uart_top:TXD -> MP1_top:FPGA_SERIAL1_TX;
	MP1_top:FPGA_SERIAL1_RX -> mmu_uart_top:RXD;


}
