
TCM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007570  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  0800772c  0800772c  0001772c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007844  08007844  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08007844  08007844  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007844  08007844  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007844  08007844  00017844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007848  08007848  00017848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800784c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006ec  2000000c  08007858  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006f8  08007858  000206f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e1cc  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003803  00000000  00000000  0003e208  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014b0  00000000  00000000  00041a10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001318  00000000  00000000  00042ec0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002d034  00000000  00000000  000441d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000127bf  00000000  00000000  0007120c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00104fea  00000000  00000000  000839cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001889b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005514  00000000  00000000  00188a30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08007714 	.word	0x08007714

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	08007714 	.word	0x08007714

080001fc <App_InitAll>:
static void MX_I2C2_Init(void);
static void MX_UART4_Init(void);
static void MX_USART2_UART_Init(void);
#endif
static void App_InitAll(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	af00      	add	r7, sp, #0
	/* Error log */
	Error_Handler_Init();
 8000200:	f006 f804 	bl	800620c <Error_Handler_Init>

	/*Platform - Step1 */
	PAL_InitStage1();
 8000204:	f006 ff0a 	bl	800701c <PAL_InitStage1>

	/* Run POST 1 */
	//POST_Run1();

	/*Platform - step2 */
	PAL_InitStage2();
 8000208:	f006 ff3a 	bl	8007080 <PAL_InitStage2>

	/* Power and System monitor - step2 */
	Sys_InitStage2();
 800020c:	f005 ff9c 	bl	8006148 <Sys_InitStage2>

	/* Load default configuration */

}
 8000210:	bf00      	nop
 8000212:	bd80      	pop	{r7, pc}

08000214 <main>:

/* Public functions */
int main(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
  App_InitAll();
 8000218:	f7ff fff0 	bl	80001fc <App_InitAll>
 // MX_USART2_UART_Init();
  //MX_USB_DEVICE_Init();

  while (1)
  {
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_2);
 800021c:	2104      	movs	r1, #4
 800021e:	4803      	ldr	r0, [pc, #12]	; (800022c <main+0x18>)
 8000220:	f000 fc98 	bl	8000b54 <HAL_GPIO_TogglePin>
	HAL_Delay(200);
 8000224:	20c8      	movs	r0, #200	; 0xc8
 8000226:	f000 f977 	bl	8000518 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_2);
 800022a:	e7f7      	b.n	800021c <main+0x8>
 800022c:	48000800 	.word	0x48000800

08000230 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000230:	b480      	push	{r7}
 8000232:	b083      	sub	sp, #12
 8000234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000236:	4b0f      	ldr	r3, [pc, #60]	; (8000274 <HAL_MspInit+0x44>)
 8000238:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800023a:	4a0e      	ldr	r2, [pc, #56]	; (8000274 <HAL_MspInit+0x44>)
 800023c:	f043 0301 	orr.w	r3, r3, #1
 8000240:	6613      	str	r3, [r2, #96]	; 0x60
 8000242:	4b0c      	ldr	r3, [pc, #48]	; (8000274 <HAL_MspInit+0x44>)
 8000244:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000246:	f003 0301 	and.w	r3, r3, #1
 800024a:	607b      	str	r3, [r7, #4]
 800024c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800024e:	4b09      	ldr	r3, [pc, #36]	; (8000274 <HAL_MspInit+0x44>)
 8000250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000252:	4a08      	ldr	r2, [pc, #32]	; (8000274 <HAL_MspInit+0x44>)
 8000254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000258:	6593      	str	r3, [r2, #88]	; 0x58
 800025a:	4b06      	ldr	r3, [pc, #24]	; (8000274 <HAL_MspInit+0x44>)
 800025c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800025e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000262:	603b      	str	r3, [r7, #0]
 8000264:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000266:	bf00      	nop
 8000268:	370c      	adds	r7, #12
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	40021000 	.word	0x40021000

08000278 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000278:	b480      	push	{r7}
 800027a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800027c:	bf00      	nop
 800027e:	46bd      	mov	sp, r7
 8000280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000284:	4770      	bx	lr

08000286 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000286:	b480      	push	{r7}
 8000288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800028a:	e7fe      	b.n	800028a <HardFault_Handler+0x4>

0800028c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800028c:	b480      	push	{r7}
 800028e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000290:	e7fe      	b.n	8000290 <MemManage_Handler+0x4>

08000292 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000292:	b480      	push	{r7}
 8000294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000296:	e7fe      	b.n	8000296 <BusFault_Handler+0x4>

08000298 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000298:	b480      	push	{r7}
 800029a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800029c:	e7fe      	b.n	800029c <UsageFault_Handler+0x4>

0800029e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800029e:	b480      	push	{r7}
 80002a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002a2:	bf00      	nop
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr

080002ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002ac:	b480      	push	{r7}
 80002ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80002b0:	bf00      	nop
 80002b2:	46bd      	mov	sp, r7
 80002b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b8:	4770      	bx	lr

080002ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80002ba:	b480      	push	{r7}
 80002bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80002be:	bf00      	nop
 80002c0:	46bd      	mov	sp, r7
 80002c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c6:	4770      	bx	lr

080002c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80002cc:	f000 f904 	bl	80004d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80002d0:	bf00      	nop
 80002d2:	bd80      	pop	{r7, pc}

080002d4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80002d8:	2020      	movs	r0, #32
 80002da:	f000 fc55 	bl	8000b88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80002de:	bf00      	nop
 80002e0:	bd80      	pop	{r7, pc}
	...

080002e4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80002e8:	4802      	ldr	r0, [pc, #8]	; (80002f4 <I2C1_EV_IRQHandler+0x10>)
 80002ea:	f000 fc70 	bl	8000bce <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80002ee:	bf00      	nop
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	200000d0 	.word	0x200000d0

080002f8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80002fc:	4802      	ldr	r0, [pc, #8]	; (8000308 <I2C1_ER_IRQHandler+0x10>)
 80002fe:	f000 fc80 	bl	8000c02 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8000302:	bf00      	nop
 8000304:	bd80      	pop	{r7, pc}
 8000306:	bf00      	nop
 8000308:	200000d0 	.word	0x200000d0

0800030c <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8000310:	4802      	ldr	r0, [pc, #8]	; (800031c <I2C2_EV_IRQHandler+0x10>)
 8000312:	f000 fc5c 	bl	8000bce <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8000316:	bf00      	nop
 8000318:	bd80      	pop	{r7, pc}
 800031a:	bf00      	nop
 800031c:	2000011c 	.word	0x2000011c

08000320 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8000324:	4802      	ldr	r0, [pc, #8]	; (8000330 <I2C2_ER_IRQHandler+0x10>)
 8000326:	f000 fc6c 	bl	8000c02 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 800032a:	bf00      	nop
 800032c:	bd80      	pop	{r7, pc}
 800032e:	bf00      	nop
 8000330:	2000011c 	.word	0x2000011c

08000334 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000338:	4802      	ldr	r0, [pc, #8]	; (8000344 <USART2_IRQHandler+0x10>)
 800033a:	f003 fded 	bl	8003f18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800033e:	bf00      	nop
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	200001f4 	.word	0x200001f4

08000348 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800034c:	4802      	ldr	r0, [pc, #8]	; (8000358 <UART4_IRQHandler+0x10>)
 800034e:	f003 fde3 	bl	8003f18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000352:	bf00      	nop
 8000354:	bd80      	pop	{r7, pc}
 8000356:	bf00      	nop
 8000358:	20000168 	.word	0x20000168

0800035c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000360:	4802      	ldr	r0, [pc, #8]	; (800036c <OTG_FS_IRQHandler+0x10>)
 8000362:	f001 f9cc 	bl	80016fe <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000366:	bf00      	nop
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	200002f0 	.word	0x200002f0

08000370 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000374:	4b17      	ldr	r3, [pc, #92]	; (80003d4 <SystemInit+0x64>)
 8000376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800037a:	4a16      	ldr	r2, [pc, #88]	; (80003d4 <SystemInit+0x64>)
 800037c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000380:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000384:	4b14      	ldr	r3, [pc, #80]	; (80003d8 <SystemInit+0x68>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	4a13      	ldr	r2, [pc, #76]	; (80003d8 <SystemInit+0x68>)
 800038a:	f043 0301 	orr.w	r3, r3, #1
 800038e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000390:	4b11      	ldr	r3, [pc, #68]	; (80003d8 <SystemInit+0x68>)
 8000392:	2200      	movs	r2, #0
 8000394:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000396:	4b10      	ldr	r3, [pc, #64]	; (80003d8 <SystemInit+0x68>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	4a0f      	ldr	r2, [pc, #60]	; (80003d8 <SystemInit+0x68>)
 800039c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80003a0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80003a4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80003a6:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <SystemInit+0x68>)
 80003a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80003ac:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80003ae:	4b0a      	ldr	r3, [pc, #40]	; (80003d8 <SystemInit+0x68>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	4a09      	ldr	r2, [pc, #36]	; (80003d8 <SystemInit+0x68>)
 80003b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80003b8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80003ba:	4b07      	ldr	r3, [pc, #28]	; (80003d8 <SystemInit+0x68>)
 80003bc:	2200      	movs	r2, #0
 80003be:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80003c0:	4b04      	ldr	r3, [pc, #16]	; (80003d4 <SystemInit+0x64>)
 80003c2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80003c6:	609a      	str	r2, [r3, #8]
#endif
}
 80003c8:	bf00      	nop
 80003ca:	46bd      	mov	sp, r7
 80003cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d0:	4770      	bx	lr
 80003d2:	bf00      	nop
 80003d4:	e000ed00 	.word	0xe000ed00
 80003d8:	40021000 	.word	0x40021000

080003dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80003dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000414 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80003e0:	f7ff ffc6 	bl	8000370 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80003e4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80003e6:	e003      	b.n	80003f0 <LoopCopyDataInit>

080003e8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80003e8:	4b0b      	ldr	r3, [pc, #44]	; (8000418 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80003ea:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80003ec:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80003ee:	3104      	adds	r1, #4

080003f0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80003f0:	480a      	ldr	r0, [pc, #40]	; (800041c <LoopForever+0xa>)
	ldr	r3, =_edata
 80003f2:	4b0b      	ldr	r3, [pc, #44]	; (8000420 <LoopForever+0xe>)
	adds	r2, r0, r1
 80003f4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80003f6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80003f8:	d3f6      	bcc.n	80003e8 <CopyDataInit>
	ldr	r2, =_sbss
 80003fa:	4a0a      	ldr	r2, [pc, #40]	; (8000424 <LoopForever+0x12>)
	b	LoopFillZerobss
 80003fc:	e002      	b.n	8000404 <LoopFillZerobss>

080003fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80003fe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000400:	f842 3b04 	str.w	r3, [r2], #4

08000404 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000404:	4b08      	ldr	r3, [pc, #32]	; (8000428 <LoopForever+0x16>)
	cmp	r2, r3
 8000406:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000408:	d3f9      	bcc.n	80003fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800040a:	f007 f957 	bl	80076bc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800040e:	f7ff ff01 	bl	8000214 <main>

08000412 <LoopForever>:

LoopForever:
    b LoopForever
 8000412:	e7fe      	b.n	8000412 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000414:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8000418:	0800784c 	.word	0x0800784c
	ldr	r0, =_sdata
 800041c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000420:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000424:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000428:	200006f8 	.word	0x200006f8

0800042c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800042c:	e7fe      	b.n	800042c <ADC1_IRQHandler>

0800042e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800042e:	b580      	push	{r7, lr}
 8000430:	b082      	sub	sp, #8
 8000432:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000434:	2300      	movs	r3, #0
 8000436:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000438:	2003      	movs	r0, #3
 800043a:	f000 f941 	bl	80006c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800043e:	2000      	movs	r0, #0
 8000440:	f000 f80e 	bl	8000460 <HAL_InitTick>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d002      	beq.n	8000450 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800044a:	2301      	movs	r3, #1
 800044c:	71fb      	strb	r3, [r7, #7]
 800044e:	e001      	b.n	8000454 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000450:	f7ff feee 	bl	8000230 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000454:	79fb      	ldrb	r3, [r7, #7]
}
 8000456:	4618      	mov	r0, r3
 8000458:	3708      	adds	r7, #8
 800045a:	46bd      	mov	sp, r7
 800045c:	bd80      	pop	{r7, pc}
	...

08000460 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b084      	sub	sp, #16
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000468:	2300      	movs	r3, #0
 800046a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800046c:	4b17      	ldr	r3, [pc, #92]	; (80004cc <HAL_InitTick+0x6c>)
 800046e:	781b      	ldrb	r3, [r3, #0]
 8000470:	2b00      	cmp	r3, #0
 8000472:	d023      	beq.n	80004bc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000474:	4b16      	ldr	r3, [pc, #88]	; (80004d0 <HAL_InitTick+0x70>)
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	4b14      	ldr	r3, [pc, #80]	; (80004cc <HAL_InitTick+0x6c>)
 800047a:	781b      	ldrb	r3, [r3, #0]
 800047c:	4619      	mov	r1, r3
 800047e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000482:	fbb3 f3f1 	udiv	r3, r3, r1
 8000486:	fbb2 f3f3 	udiv	r3, r2, r3
 800048a:	4618      	mov	r0, r3
 800048c:	f000 f93f 	bl	800070e <HAL_SYSTICK_Config>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d10f      	bne.n	80004b6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	2b0f      	cmp	r3, #15
 800049a:	d809      	bhi.n	80004b0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800049c:	2200      	movs	r2, #0
 800049e:	6879      	ldr	r1, [r7, #4]
 80004a0:	f04f 30ff 	mov.w	r0, #4294967295
 80004a4:	f000 f917 	bl	80006d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80004a8:	4a0a      	ldr	r2, [pc, #40]	; (80004d4 <HAL_InitTick+0x74>)
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	6013      	str	r3, [r2, #0]
 80004ae:	e007      	b.n	80004c0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80004b0:	2301      	movs	r3, #1
 80004b2:	73fb      	strb	r3, [r7, #15]
 80004b4:	e004      	b.n	80004c0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80004b6:	2301      	movs	r3, #1
 80004b8:	73fb      	strb	r3, [r7, #15]
 80004ba:	e001      	b.n	80004c0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80004bc:	2301      	movs	r3, #1
 80004be:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80004c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80004c2:	4618      	mov	r0, r3
 80004c4:	3710      	adds	r7, #16
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	20000008 	.word	0x20000008
 80004d0:	20000000 	.word	0x20000000
 80004d4:	20000004 	.word	0x20000004

080004d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80004dc:	4b06      	ldr	r3, [pc, #24]	; (80004f8 <HAL_IncTick+0x20>)
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	461a      	mov	r2, r3
 80004e2:	4b06      	ldr	r3, [pc, #24]	; (80004fc <HAL_IncTick+0x24>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	4413      	add	r3, r2
 80004e8:	4a04      	ldr	r2, [pc, #16]	; (80004fc <HAL_IncTick+0x24>)
 80004ea:	6013      	str	r3, [r2, #0]
}
 80004ec:	bf00      	nop
 80004ee:	46bd      	mov	sp, r7
 80004f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop
 80004f8:	20000008 	.word	0x20000008
 80004fc:	20000280 	.word	0x20000280

08000500 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  return uwTick;
 8000504:	4b03      	ldr	r3, [pc, #12]	; (8000514 <HAL_GetTick+0x14>)
 8000506:	681b      	ldr	r3, [r3, #0]
}
 8000508:	4618      	mov	r0, r3
 800050a:	46bd      	mov	sp, r7
 800050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop
 8000514:	20000280 	.word	0x20000280

08000518 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000520:	f7ff ffee 	bl	8000500 <HAL_GetTick>
 8000524:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000530:	d005      	beq.n	800053e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000532:	4b09      	ldr	r3, [pc, #36]	; (8000558 <HAL_Delay+0x40>)
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	461a      	mov	r2, r3
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	4413      	add	r3, r2
 800053c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800053e:	bf00      	nop
 8000540:	f7ff ffde 	bl	8000500 <HAL_GetTick>
 8000544:	4602      	mov	r2, r0
 8000546:	68bb      	ldr	r3, [r7, #8]
 8000548:	1ad3      	subs	r3, r2, r3
 800054a:	68fa      	ldr	r2, [r7, #12]
 800054c:	429a      	cmp	r2, r3
 800054e:	d8f7      	bhi.n	8000540 <HAL_Delay+0x28>
  {
  }
}
 8000550:	bf00      	nop
 8000552:	3710      	adds	r7, #16
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}
 8000558:	20000008 	.word	0x20000008

0800055c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800055c:	b480      	push	{r7}
 800055e:	b085      	sub	sp, #20
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	f003 0307 	and.w	r3, r3, #7
 800056a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800056c:	4b0c      	ldr	r3, [pc, #48]	; (80005a0 <__NVIC_SetPriorityGrouping+0x44>)
 800056e:	68db      	ldr	r3, [r3, #12]
 8000570:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000572:	68ba      	ldr	r2, [r7, #8]
 8000574:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000578:	4013      	ands	r3, r2
 800057a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000584:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800058c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800058e:	4a04      	ldr	r2, [pc, #16]	; (80005a0 <__NVIC_SetPriorityGrouping+0x44>)
 8000590:	68bb      	ldr	r3, [r7, #8]
 8000592:	60d3      	str	r3, [r2, #12]
}
 8000594:	bf00      	nop
 8000596:	3714      	adds	r7, #20
 8000598:	46bd      	mov	sp, r7
 800059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059e:	4770      	bx	lr
 80005a0:	e000ed00 	.word	0xe000ed00

080005a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005a8:	4b04      	ldr	r3, [pc, #16]	; (80005bc <__NVIC_GetPriorityGrouping+0x18>)
 80005aa:	68db      	ldr	r3, [r3, #12]
 80005ac:	0a1b      	lsrs	r3, r3, #8
 80005ae:	f003 0307 	and.w	r3, r3, #7
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	46bd      	mov	sp, r7
 80005b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ba:	4770      	bx	lr
 80005bc:	e000ed00 	.word	0xe000ed00

080005c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	6039      	str	r1, [r7, #0]
 80005ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	db0a      	blt.n	80005ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d4:	683b      	ldr	r3, [r7, #0]
 80005d6:	b2da      	uxtb	r2, r3
 80005d8:	490c      	ldr	r1, [pc, #48]	; (800060c <__NVIC_SetPriority+0x4c>)
 80005da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005de:	0112      	lsls	r2, r2, #4
 80005e0:	b2d2      	uxtb	r2, r2
 80005e2:	440b      	add	r3, r1
 80005e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005e8:	e00a      	b.n	8000600 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	b2da      	uxtb	r2, r3
 80005ee:	4908      	ldr	r1, [pc, #32]	; (8000610 <__NVIC_SetPriority+0x50>)
 80005f0:	79fb      	ldrb	r3, [r7, #7]
 80005f2:	f003 030f 	and.w	r3, r3, #15
 80005f6:	3b04      	subs	r3, #4
 80005f8:	0112      	lsls	r2, r2, #4
 80005fa:	b2d2      	uxtb	r2, r2
 80005fc:	440b      	add	r3, r1
 80005fe:	761a      	strb	r2, [r3, #24]
}
 8000600:	bf00      	nop
 8000602:	370c      	adds	r7, #12
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr
 800060c:	e000e100 	.word	0xe000e100
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000614:	b480      	push	{r7}
 8000616:	b089      	sub	sp, #36	; 0x24
 8000618:	af00      	add	r7, sp, #0
 800061a:	60f8      	str	r0, [r7, #12]
 800061c:	60b9      	str	r1, [r7, #8]
 800061e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000620:	68fb      	ldr	r3, [r7, #12]
 8000622:	f003 0307 	and.w	r3, r3, #7
 8000626:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000628:	69fb      	ldr	r3, [r7, #28]
 800062a:	f1c3 0307 	rsb	r3, r3, #7
 800062e:	2b04      	cmp	r3, #4
 8000630:	bf28      	it	cs
 8000632:	2304      	movcs	r3, #4
 8000634:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000636:	69fb      	ldr	r3, [r7, #28]
 8000638:	3304      	adds	r3, #4
 800063a:	2b06      	cmp	r3, #6
 800063c:	d902      	bls.n	8000644 <NVIC_EncodePriority+0x30>
 800063e:	69fb      	ldr	r3, [r7, #28]
 8000640:	3b03      	subs	r3, #3
 8000642:	e000      	b.n	8000646 <NVIC_EncodePriority+0x32>
 8000644:	2300      	movs	r3, #0
 8000646:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000648:	f04f 32ff 	mov.w	r2, #4294967295
 800064c:	69bb      	ldr	r3, [r7, #24]
 800064e:	fa02 f303 	lsl.w	r3, r2, r3
 8000652:	43da      	mvns	r2, r3
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	401a      	ands	r2, r3
 8000658:	697b      	ldr	r3, [r7, #20]
 800065a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800065c:	f04f 31ff 	mov.w	r1, #4294967295
 8000660:	697b      	ldr	r3, [r7, #20]
 8000662:	fa01 f303 	lsl.w	r3, r1, r3
 8000666:	43d9      	mvns	r1, r3
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800066c:	4313      	orrs	r3, r2
         );
}
 800066e:	4618      	mov	r0, r3
 8000670:	3724      	adds	r7, #36	; 0x24
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
	...

0800067c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	3b01      	subs	r3, #1
 8000688:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800068c:	d301      	bcc.n	8000692 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800068e:	2301      	movs	r3, #1
 8000690:	e00f      	b.n	80006b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000692:	4a0a      	ldr	r2, [pc, #40]	; (80006bc <SysTick_Config+0x40>)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	3b01      	subs	r3, #1
 8000698:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800069a:	210f      	movs	r1, #15
 800069c:	f04f 30ff 	mov.w	r0, #4294967295
 80006a0:	f7ff ff8e 	bl	80005c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006a4:	4b05      	ldr	r3, [pc, #20]	; (80006bc <SysTick_Config+0x40>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006aa:	4b04      	ldr	r3, [pc, #16]	; (80006bc <SysTick_Config+0x40>)
 80006ac:	2207      	movs	r2, #7
 80006ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006b0:	2300      	movs	r3, #0
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	e000e010 	.word	0xe000e010

080006c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f7ff ff47 	bl	800055c <__NVIC_SetPriorityGrouping>
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006d6:	b580      	push	{r7, lr}
 80006d8:	b086      	sub	sp, #24
 80006da:	af00      	add	r7, sp, #0
 80006dc:	4603      	mov	r3, r0
 80006de:	60b9      	str	r1, [r7, #8]
 80006e0:	607a      	str	r2, [r7, #4]
 80006e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80006e4:	2300      	movs	r3, #0
 80006e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80006e8:	f7ff ff5c 	bl	80005a4 <__NVIC_GetPriorityGrouping>
 80006ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006ee:	687a      	ldr	r2, [r7, #4]
 80006f0:	68b9      	ldr	r1, [r7, #8]
 80006f2:	6978      	ldr	r0, [r7, #20]
 80006f4:	f7ff ff8e 	bl	8000614 <NVIC_EncodePriority>
 80006f8:	4602      	mov	r2, r0
 80006fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006fe:	4611      	mov	r1, r2
 8000700:	4618      	mov	r0, r3
 8000702:	f7ff ff5d 	bl	80005c0 <__NVIC_SetPriority>
}
 8000706:	bf00      	nop
 8000708:	3718      	adds	r7, #24
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}

0800070e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800070e:	b580      	push	{r7, lr}
 8000710:	b082      	sub	sp, #8
 8000712:	af00      	add	r7, sp, #0
 8000714:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000716:	6878      	ldr	r0, [r7, #4]
 8000718:	f7ff ffb0 	bl	800067c <SysTick_Config>
 800071c:	4603      	mov	r3, r0
}
 800071e:	4618      	mov	r0, r3
 8000720:	3708      	adds	r7, #8
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000726:	b580      	push	{r7, lr}
 8000728:	b084      	sub	sp, #16
 800072a:	af00      	add	r7, sp, #0
 800072c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800072e:	2300      	movs	r3, #0
 8000730:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8000738:	b2db      	uxtb	r3, r3
 800073a:	2b02      	cmp	r3, #2
 800073c:	d005      	beq.n	800074a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2204      	movs	r2, #4
 8000742:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	73fb      	strb	r3, [r7, #15]
 8000748:	e047      	b.n	80007da <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	681a      	ldr	r2, [r3, #0]
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	f022 020e 	bic.w	r2, r2, #14
 8000758:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	f022 0201 	bic.w	r2, r2, #1
 8000768:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800076e:	681a      	ldr	r2, [r3, #0]
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000774:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000778:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800077e:	f003 021c 	and.w	r2, r3, #28
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000786:	2101      	movs	r1, #1
 8000788:	fa01 f202 	lsl.w	r2, r1, r2
 800078c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8000796:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800079c:	2b00      	cmp	r3, #0
 800079e:	d00c      	beq.n	80007ba <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80007a4:	681a      	ldr	r2, [r3, #0]
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80007aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80007ae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007b4:	687a      	ldr	r2, [r7, #4]
 80007b6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80007b8:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	2201      	movs	r2, #1
 80007be:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	2200      	movs	r2, #0
 80007c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d003      	beq.n	80007da <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007d6:	6878      	ldr	r0, [r7, #4]
 80007d8:	4798      	blx	r3
    }
  }
  return status;
 80007da:	7bfb      	ldrb	r3, [r7, #15]
}
 80007dc:	4618      	mov	r0, r3
 80007de:	3710      	adds	r7, #16
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b083      	sub	sp, #12
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80007f2:	b2db      	uxtb	r3, r3
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	370c      	adds	r7, #12
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr

08000800 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000800:	b480      	push	{r7}
 8000802:	b087      	sub	sp, #28
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800080a:	2300      	movs	r3, #0
 800080c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800080e:	e166      	b.n	8000ade <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	681a      	ldr	r2, [r3, #0]
 8000814:	2101      	movs	r1, #1
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	fa01 f303 	lsl.w	r3, r1, r3
 800081c:	4013      	ands	r3, r2
 800081e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	2b00      	cmp	r3, #0
 8000824:	f000 8158 	beq.w	8000ad8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	685b      	ldr	r3, [r3, #4]
 800082c:	2b01      	cmp	r3, #1
 800082e:	d00b      	beq.n	8000848 <HAL_GPIO_Init+0x48>
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	2b02      	cmp	r3, #2
 8000836:	d007      	beq.n	8000848 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800083c:	2b11      	cmp	r3, #17
 800083e:	d003      	beq.n	8000848 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	685b      	ldr	r3, [r3, #4]
 8000844:	2b12      	cmp	r3, #18
 8000846:	d130      	bne.n	80008aa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	689b      	ldr	r3, [r3, #8]
 800084c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800084e:	697b      	ldr	r3, [r7, #20]
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	2203      	movs	r2, #3
 8000854:	fa02 f303 	lsl.w	r3, r2, r3
 8000858:	43db      	mvns	r3, r3
 800085a:	693a      	ldr	r2, [r7, #16]
 800085c:	4013      	ands	r3, r2
 800085e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000860:	683b      	ldr	r3, [r7, #0]
 8000862:	68da      	ldr	r2, [r3, #12]
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	005b      	lsls	r3, r3, #1
 8000868:	fa02 f303 	lsl.w	r3, r2, r3
 800086c:	693a      	ldr	r2, [r7, #16]
 800086e:	4313      	orrs	r3, r2
 8000870:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	693a      	ldr	r2, [r7, #16]
 8000876:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800087e:	2201      	movs	r2, #1
 8000880:	697b      	ldr	r3, [r7, #20]
 8000882:	fa02 f303 	lsl.w	r3, r2, r3
 8000886:	43db      	mvns	r3, r3
 8000888:	693a      	ldr	r2, [r7, #16]
 800088a:	4013      	ands	r3, r2
 800088c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	091b      	lsrs	r3, r3, #4
 8000894:	f003 0201 	and.w	r2, r3, #1
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	fa02 f303 	lsl.w	r3, r2, r3
 800089e:	693a      	ldr	r2, [r7, #16]
 80008a0:	4313      	orrs	r3, r2
 80008a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	693a      	ldr	r2, [r7, #16]
 80008a8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	68db      	ldr	r3, [r3, #12]
 80008ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	005b      	lsls	r3, r3, #1
 80008b4:	2203      	movs	r2, #3
 80008b6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ba:	43db      	mvns	r3, r3
 80008bc:	693a      	ldr	r2, [r7, #16]
 80008be:	4013      	ands	r3, r2
 80008c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	689a      	ldr	r2, [r3, #8]
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	fa02 f303 	lsl.w	r3, r2, r3
 80008ce:	693a      	ldr	r2, [r7, #16]
 80008d0:	4313      	orrs	r3, r2
 80008d2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	693a      	ldr	r2, [r7, #16]
 80008d8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	685b      	ldr	r3, [r3, #4]
 80008de:	2b02      	cmp	r3, #2
 80008e0:	d003      	beq.n	80008ea <HAL_GPIO_Init+0xea>
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	685b      	ldr	r3, [r3, #4]
 80008e6:	2b12      	cmp	r3, #18
 80008e8:	d123      	bne.n	8000932 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	08da      	lsrs	r2, r3, #3
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	3208      	adds	r2, #8
 80008f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	f003 0307 	and.w	r3, r3, #7
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	220f      	movs	r2, #15
 8000902:	fa02 f303 	lsl.w	r3, r2, r3
 8000906:	43db      	mvns	r3, r3
 8000908:	693a      	ldr	r2, [r7, #16]
 800090a:	4013      	ands	r3, r2
 800090c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	691a      	ldr	r2, [r3, #16]
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	f003 0307 	and.w	r3, r3, #7
 8000918:	009b      	lsls	r3, r3, #2
 800091a:	fa02 f303 	lsl.w	r3, r2, r3
 800091e:	693a      	ldr	r2, [r7, #16]
 8000920:	4313      	orrs	r3, r2
 8000922:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	08da      	lsrs	r2, r3, #3
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	3208      	adds	r2, #8
 800092c:	6939      	ldr	r1, [r7, #16]
 800092e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	005b      	lsls	r3, r3, #1
 800093c:	2203      	movs	r2, #3
 800093e:	fa02 f303 	lsl.w	r3, r2, r3
 8000942:	43db      	mvns	r3, r3
 8000944:	693a      	ldr	r2, [r7, #16]
 8000946:	4013      	ands	r3, r2
 8000948:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	685b      	ldr	r3, [r3, #4]
 800094e:	f003 0203 	and.w	r2, r3, #3
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	005b      	lsls	r3, r3, #1
 8000956:	fa02 f303 	lsl.w	r3, r2, r3
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	4313      	orrs	r3, r2
 800095e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	693a      	ldr	r2, [r7, #16]
 8000964:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800096e:	2b00      	cmp	r3, #0
 8000970:	f000 80b2 	beq.w	8000ad8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000974:	4b61      	ldr	r3, [pc, #388]	; (8000afc <HAL_GPIO_Init+0x2fc>)
 8000976:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000978:	4a60      	ldr	r2, [pc, #384]	; (8000afc <HAL_GPIO_Init+0x2fc>)
 800097a:	f043 0301 	orr.w	r3, r3, #1
 800097e:	6613      	str	r3, [r2, #96]	; 0x60
 8000980:	4b5e      	ldr	r3, [pc, #376]	; (8000afc <HAL_GPIO_Init+0x2fc>)
 8000982:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000984:	f003 0301 	and.w	r3, r3, #1
 8000988:	60bb      	str	r3, [r7, #8]
 800098a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800098c:	4a5c      	ldr	r2, [pc, #368]	; (8000b00 <HAL_GPIO_Init+0x300>)
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	089b      	lsrs	r3, r3, #2
 8000992:	3302      	adds	r3, #2
 8000994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000998:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	f003 0303 	and.w	r3, r3, #3
 80009a0:	009b      	lsls	r3, r3, #2
 80009a2:	220f      	movs	r2, #15
 80009a4:	fa02 f303 	lsl.w	r3, r2, r3
 80009a8:	43db      	mvns	r3, r3
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	4013      	ands	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009b6:	d02b      	beq.n	8000a10 <HAL_GPIO_Init+0x210>
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	4a52      	ldr	r2, [pc, #328]	; (8000b04 <HAL_GPIO_Init+0x304>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d025      	beq.n	8000a0c <HAL_GPIO_Init+0x20c>
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4a51      	ldr	r2, [pc, #324]	; (8000b08 <HAL_GPIO_Init+0x308>)
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d01f      	beq.n	8000a08 <HAL_GPIO_Init+0x208>
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	4a50      	ldr	r2, [pc, #320]	; (8000b0c <HAL_GPIO_Init+0x30c>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d019      	beq.n	8000a04 <HAL_GPIO_Init+0x204>
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	4a4f      	ldr	r2, [pc, #316]	; (8000b10 <HAL_GPIO_Init+0x310>)
 80009d4:	4293      	cmp	r3, r2
 80009d6:	d013      	beq.n	8000a00 <HAL_GPIO_Init+0x200>
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4a4e      	ldr	r2, [pc, #312]	; (8000b14 <HAL_GPIO_Init+0x314>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d00d      	beq.n	80009fc <HAL_GPIO_Init+0x1fc>
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	4a4d      	ldr	r2, [pc, #308]	; (8000b18 <HAL_GPIO_Init+0x318>)
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d007      	beq.n	80009f8 <HAL_GPIO_Init+0x1f8>
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4a4c      	ldr	r2, [pc, #304]	; (8000b1c <HAL_GPIO_Init+0x31c>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d101      	bne.n	80009f4 <HAL_GPIO_Init+0x1f4>
 80009f0:	2307      	movs	r3, #7
 80009f2:	e00e      	b.n	8000a12 <HAL_GPIO_Init+0x212>
 80009f4:	2308      	movs	r3, #8
 80009f6:	e00c      	b.n	8000a12 <HAL_GPIO_Init+0x212>
 80009f8:	2306      	movs	r3, #6
 80009fa:	e00a      	b.n	8000a12 <HAL_GPIO_Init+0x212>
 80009fc:	2305      	movs	r3, #5
 80009fe:	e008      	b.n	8000a12 <HAL_GPIO_Init+0x212>
 8000a00:	2304      	movs	r3, #4
 8000a02:	e006      	b.n	8000a12 <HAL_GPIO_Init+0x212>
 8000a04:	2303      	movs	r3, #3
 8000a06:	e004      	b.n	8000a12 <HAL_GPIO_Init+0x212>
 8000a08:	2302      	movs	r3, #2
 8000a0a:	e002      	b.n	8000a12 <HAL_GPIO_Init+0x212>
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	e000      	b.n	8000a12 <HAL_GPIO_Init+0x212>
 8000a10:	2300      	movs	r3, #0
 8000a12:	697a      	ldr	r2, [r7, #20]
 8000a14:	f002 0203 	and.w	r2, r2, #3
 8000a18:	0092      	lsls	r2, r2, #2
 8000a1a:	4093      	lsls	r3, r2
 8000a1c:	693a      	ldr	r2, [r7, #16]
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a22:	4937      	ldr	r1, [pc, #220]	; (8000b00 <HAL_GPIO_Init+0x300>)
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	089b      	lsrs	r3, r3, #2
 8000a28:	3302      	adds	r3, #2
 8000a2a:	693a      	ldr	r2, [r7, #16]
 8000a2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000a30:	4b3b      	ldr	r3, [pc, #236]	; (8000b20 <HAL_GPIO_Init+0x320>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	43db      	mvns	r3, r3
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	685b      	ldr	r3, [r3, #4]
 8000a44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d003      	beq.n	8000a54 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000a4c:	693a      	ldr	r2, [r7, #16]
 8000a4e:	68fb      	ldr	r3, [r7, #12]
 8000a50:	4313      	orrs	r3, r2
 8000a52:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a54:	4a32      	ldr	r2, [pc, #200]	; (8000b20 <HAL_GPIO_Init+0x320>)
 8000a56:	693b      	ldr	r3, [r7, #16]
 8000a58:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000a5a:	4b31      	ldr	r3, [pc, #196]	; (8000b20 <HAL_GPIO_Init+0x320>)
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	43db      	mvns	r3, r3
 8000a64:	693a      	ldr	r2, [r7, #16]
 8000a66:	4013      	ands	r3, r2
 8000a68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d003      	beq.n	8000a7e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a7e:	4a28      	ldr	r2, [pc, #160]	; (8000b20 <HAL_GPIO_Init+0x320>)
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000a84:	4b26      	ldr	r3, [pc, #152]	; (8000b20 <HAL_GPIO_Init+0x320>)
 8000a86:	689b      	ldr	r3, [r3, #8]
 8000a88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	4013      	ands	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d003      	beq.n	8000aa8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8000aa0:	693a      	ldr	r2, [r7, #16]
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000aa8:	4a1d      	ldr	r2, [pc, #116]	; (8000b20 <HAL_GPIO_Init+0x320>)
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000aae:	4b1c      	ldr	r3, [pc, #112]	; (8000b20 <HAL_GPIO_Init+0x320>)
 8000ab0:	68db      	ldr	r3, [r3, #12]
 8000ab2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	4013      	ands	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d003      	beq.n	8000ad2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ad2:	4a13      	ldr	r2, [pc, #76]	; (8000b20 <HAL_GPIO_Init+0x320>)
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	3301      	adds	r3, #1
 8000adc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	fa22 f303 	lsr.w	r3, r2, r3
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	f47f ae91 	bne.w	8000810 <HAL_GPIO_Init+0x10>
  }
}
 8000aee:	bf00      	nop
 8000af0:	371c      	adds	r7, #28
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	40021000 	.word	0x40021000
 8000b00:	40010000 	.word	0x40010000
 8000b04:	48000400 	.word	0x48000400
 8000b08:	48000800 	.word	0x48000800
 8000b0c:	48000c00 	.word	0x48000c00
 8000b10:	48001000 	.word	0x48001000
 8000b14:	48001400 	.word	0x48001400
 8000b18:	48001800 	.word	0x48001800
 8000b1c:	48001c00 	.word	0x48001c00
 8000b20:	40010400 	.word	0x40010400

08000b24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	460b      	mov	r3, r1
 8000b2e:	807b      	strh	r3, [r7, #2]
 8000b30:	4613      	mov	r3, r2
 8000b32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b34:	787b      	ldrb	r3, [r7, #1]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d003      	beq.n	8000b42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b3a:	887a      	ldrh	r2, [r7, #2]
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b40:	e002      	b.n	8000b48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b42:	887a      	ldrh	r2, [r7, #2]
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b48:	bf00      	nop
 8000b4a:	370c      	adds	r7, #12
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b52:	4770      	bx	lr

08000b54 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b085      	sub	sp, #20
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	460b      	mov	r3, r1
 8000b5e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	695b      	ldr	r3, [r3, #20]
 8000b64:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b66:	887a      	ldrh	r2, [r7, #2]
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	041a      	lsls	r2, r3, #16
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	43d9      	mvns	r1, r3
 8000b72:	887b      	ldrh	r3, [r7, #2]
 8000b74:	400b      	ands	r3, r1
 8000b76:	431a      	orrs	r2, r3
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	619a      	str	r2, [r3, #24]
}
 8000b7c:	bf00      	nop
 8000b7e:	3714      	adds	r7, #20
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr

08000b88 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000b92:	4b08      	ldr	r3, [pc, #32]	; (8000bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b94:	695a      	ldr	r2, [r3, #20]
 8000b96:	88fb      	ldrh	r3, [r7, #6]
 8000b98:	4013      	ands	r3, r2
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d006      	beq.n	8000bac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b9e:	4a05      	ldr	r2, [pc, #20]	; (8000bb4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ba0:	88fb      	ldrh	r3, [r7, #6]
 8000ba2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000ba4:	88fb      	ldrh	r3, [r7, #6]
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f000 f806 	bl	8000bb8 <HAL_GPIO_EXTI_Callback>
  }
}
 8000bac:	bf00      	nop
 8000bae:	3708      	adds	r7, #8
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	40010400 	.word	0x40010400

08000bb8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000bc2:	bf00      	nop
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr

08000bce <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	b084      	sub	sp, #16
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	699b      	ldr	r3, [r3, #24]
 8000bdc:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d005      	beq.n	8000bfa <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bf2:	68ba      	ldr	r2, [r7, #8]
 8000bf4:	68f9      	ldr	r1, [r7, #12]
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	4798      	blx	r3
  }
}
 8000bfa:	bf00      	nop
 8000bfc:	3710      	adds	r7, #16
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8000c02:	b580      	push	{r7, lr}
 8000c04:	b086      	sub	sp, #24
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	699b      	ldr	r3, [r3, #24]
 8000c10:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	0a1b      	lsrs	r3, r3, #8
 8000c1e:	f003 0301 	and.w	r3, r3, #1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d010      	beq.n	8000c48 <HAL_I2C_ER_IRQHandler+0x46>
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	09db      	lsrs	r3, r3, #7
 8000c2a:	f003 0301 	and.w	r3, r3, #1
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d00a      	beq.n	8000c48 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c36:	f043 0201 	orr.w	r2, r3, #1
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c46:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	0a9b      	lsrs	r3, r3, #10
 8000c4c:	f003 0301 	and.w	r3, r3, #1
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d010      	beq.n	8000c76 <HAL_I2C_ER_IRQHandler+0x74>
 8000c54:	693b      	ldr	r3, [r7, #16]
 8000c56:	09db      	lsrs	r3, r3, #7
 8000c58:	f003 0301 	and.w	r3, r3, #1
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d00a      	beq.n	8000c76 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c64:	f043 0208 	orr.w	r2, r3, #8
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c74:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	0a5b      	lsrs	r3, r3, #9
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d010      	beq.n	8000ca4 <HAL_I2C_ER_IRQHandler+0xa2>
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	09db      	lsrs	r3, r3, #7
 8000c86:	f003 0301 	and.w	r3, r3, #1
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d00a      	beq.n	8000ca4 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c92:	f043 0202 	orr.w	r2, r3, #2
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ca2:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ca8:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	f003 030b 	and.w	r3, r3, #11
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d003      	beq.n	8000cbc <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8000cb4:	68f9      	ldr	r1, [r7, #12]
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f000 fb8a 	bl	80013d0 <I2C_ITError>
  }
}
 8000cbc:	bf00      	nop
 8000cbe:	3718      	adds	r7, #24
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8000ccc:	bf00      	nop
 8000cce:	370c      	adds	r7, #12
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr

08000cd8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8000ce0:	bf00      	nop
 8000ce2:	370c      	adds	r7, #12
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr

08000cec <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	460b      	mov	r3, r1
 8000cf6:	70fb      	strb	r3, [r7, #3]
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8000d10:	bf00      	nop
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8000d24:	bf00      	nop
 8000d26:	370c      	adds	r7, #12
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8000d38:	bf00      	nop
 8000d3a:	370c      	adds	r7, #12
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr

08000d44 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	60f8      	str	r0, [r7, #12]
 8000d4c:	60b9      	str	r1, [r7, #8]
 8000d4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d54:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8000d56:	68bb      	ldr	r3, [r7, #8]
 8000d58:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d101      	bne.n	8000d68 <I2C_Slave_ISR_IT+0x24>
 8000d64:	2302      	movs	r3, #2
 8000d66:	e0ec      	b.n	8000f42 <I2C_Slave_ISR_IT+0x1fe>
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	095b      	lsrs	r3, r3, #5
 8000d74:	f003 0301 	and.w	r3, r3, #1
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d009      	beq.n	8000d90 <I2C_Slave_ISR_IT+0x4c>
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	095b      	lsrs	r3, r3, #5
 8000d80:	f003 0301 	and.w	r3, r3, #1
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d003      	beq.n	8000d90 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8000d88:	6939      	ldr	r1, [r7, #16]
 8000d8a:	68f8      	ldr	r0, [r7, #12]
 8000d8c:	f000 f9c0 	bl	8001110 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	091b      	lsrs	r3, r3, #4
 8000d94:	f003 0301 	and.w	r3, r3, #1
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d04d      	beq.n	8000e38 <I2C_Slave_ISR_IT+0xf4>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	091b      	lsrs	r3, r3, #4
 8000da0:	f003 0301 	and.w	r3, r3, #1
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d047      	beq.n	8000e38 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d128      	bne.n	8000e04 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	2b28      	cmp	r3, #40	; 0x28
 8000dbc:	d108      	bne.n	8000dd0 <I2C_Slave_ISR_IT+0x8c>
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000dc4:	d104      	bne.n	8000dd0 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8000dc6:	6939      	ldr	r1, [r7, #16]
 8000dc8:	68f8      	ldr	r0, [r7, #12]
 8000dca:	f000 faab 	bl	8001324 <I2C_ITListenCplt>
 8000dce:	e032      	b.n	8000e36 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	2b29      	cmp	r3, #41	; 0x29
 8000dda:	d10e      	bne.n	8000dfa <I2C_Slave_ISR_IT+0xb6>
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000de2:	d00a      	beq.n	8000dfa <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2210      	movs	r2, #16
 8000dea:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8000dec:	68f8      	ldr	r0, [r7, #12]
 8000dee:	f000 fbe6 	bl	80015be <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000df2:	68f8      	ldr	r0, [r7, #12]
 8000df4:	f000 f92d 	bl	8001052 <I2C_ITSlaveSeqCplt>
 8000df8:	e01d      	b.n	8000e36 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	2210      	movs	r2, #16
 8000e00:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8000e02:	e096      	b.n	8000f32 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	2210      	movs	r2, #16
 8000e0a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e10:	f043 0204 	orr.w	r2, r3, #4
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d004      	beq.n	8000e28 <I2C_Slave_ISR_IT+0xe4>
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e24:	f040 8085 	bne.w	8000f32 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	68f8      	ldr	r0, [r7, #12]
 8000e30:	f000 face 	bl	80013d0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8000e34:	e07d      	b.n	8000f32 <I2C_Slave_ISR_IT+0x1ee>
 8000e36:	e07c      	b.n	8000f32 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	089b      	lsrs	r3, r3, #2
 8000e3c:	f003 0301 	and.w	r3, r3, #1
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d030      	beq.n	8000ea6 <I2C_Slave_ISR_IT+0x162>
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	089b      	lsrs	r3, r3, #2
 8000e48:	f003 0301 	and.w	r3, r3, #1
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d02a      	beq.n	8000ea6 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e54:	b29b      	uxth	r3, r3
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d018      	beq.n	8000e8c <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e64:	b2d2      	uxtb	r2, r2
 8000e66:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6c:	1c5a      	adds	r2, r3, #1
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000e76:	3b01      	subs	r3, #1
 8000e78:	b29a      	uxth	r2, r3
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e82:	b29b      	uxth	r3, r3
 8000e84:	3b01      	subs	r3, #1
 8000e86:	b29a      	uxth	r2, r3
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d14f      	bne.n	8000f36 <I2C_Slave_ISR_IT+0x1f2>
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8000e9c:	d04b      	beq.n	8000f36 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8000e9e:	68f8      	ldr	r0, [r7, #12]
 8000ea0:	f000 f8d7 	bl	8001052 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8000ea4:	e047      	b.n	8000f36 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	08db      	lsrs	r3, r3, #3
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d00a      	beq.n	8000ec8 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	08db      	lsrs	r3, r3, #3
 8000eb6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d004      	beq.n	8000ec8 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8000ebe:	6939      	ldr	r1, [r7, #16]
 8000ec0:	68f8      	ldr	r0, [r7, #12]
 8000ec2:	f000 f842 	bl	8000f4a <I2C_ITAddrCplt>
 8000ec6:	e037      	b.n	8000f38 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	085b      	lsrs	r3, r3, #1
 8000ecc:	f003 0301 	and.w	r3, r3, #1
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d031      	beq.n	8000f38 <I2C_Slave_ISR_IT+0x1f4>
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	085b      	lsrs	r3, r3, #1
 8000ed8:	f003 0301 	and.w	r3, r3, #1
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d02b      	beq.n	8000f38 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d018      	beq.n	8000f1c <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eee:	781a      	ldrb	r2, [r3, #0]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000efa:	1c5a      	adds	r2, r3, #1
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f04:	b29b      	uxth	r3, r3
 8000f06:	3b01      	subs	r3, #1
 8000f08:	b29a      	uxth	r2, r3
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f12:	3b01      	subs	r3, #1
 8000f14:	b29a      	uxth	r2, r3
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	851a      	strh	r2, [r3, #40]	; 0x28
 8000f1a:	e00d      	b.n	8000f38 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f22:	d002      	beq.n	8000f2a <I2C_Slave_ISR_IT+0x1e6>
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d106      	bne.n	8000f38 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8000f2a:	68f8      	ldr	r0, [r7, #12]
 8000f2c:	f000 f891 	bl	8001052 <I2C_ITSlaveSeqCplt>
 8000f30:	e002      	b.n	8000f38 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8000f32:	bf00      	nop
 8000f34:	e000      	b.n	8000f38 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8000f36:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8000f40:	2300      	movs	r3, #0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3718      	adds	r7, #24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b084      	sub	sp, #16
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
 8000f52:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8000f60:	2b28      	cmp	r3, #40	; 0x28
 8000f62:	d16a      	bne.n	800103a <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	0c1b      	lsrs	r3, r3, #16
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	699b      	ldr	r3, [r3, #24]
 8000f7a:	0c1b      	lsrs	r3, r3, #16
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8000f82:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	689b      	ldr	r3, [r3, #8]
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000f90:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	68db      	ldr	r3, [r3, #12]
 8000f98:	b29b      	uxth	r3, r3
 8000f9a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8000f9e:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d138      	bne.n	800101a <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8000fa8:	897b      	ldrh	r3, [r7, #10]
 8000faa:	09db      	lsrs	r3, r3, #7
 8000fac:	b29a      	uxth	r2, r3
 8000fae:	89bb      	ldrh	r3, [r7, #12]
 8000fb0:	4053      	eors	r3, r2
 8000fb2:	b29b      	uxth	r3, r3
 8000fb4:	f003 0306 	and.w	r3, r3, #6
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d11c      	bne.n	8000ff6 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8000fbc:	897b      	ldrh	r3, [r7, #10]
 8000fbe:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fc4:	1c5a      	adds	r2, r3, #1
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d13b      	bne.n	800104a <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2208      	movs	r2, #8
 8000fde:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8000fe8:	89ba      	ldrh	r2, [r7, #12]
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	4619      	mov	r1, r3
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f7ff fe7c 	bl	8000cec <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8000ff4:	e029      	b.n	800104a <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8000ff6:	893b      	ldrh	r3, [r7, #8]
 8000ff8:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8000ffa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f000 fb1f 	bl	8001642 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2200      	movs	r2, #0
 8001008:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800100c:	89ba      	ldrh	r2, [r7, #12]
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	4619      	mov	r1, r3
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff fe6a 	bl	8000cec <HAL_I2C_AddrCallback>
}
 8001018:	e017      	b.n	800104a <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800101a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f000 fb0f 	bl	8001642 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2200      	movs	r2, #0
 8001028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800102c:	89ba      	ldrh	r2, [r7, #12]
 800102e:	7bfb      	ldrb	r3, [r7, #15]
 8001030:	4619      	mov	r1, r3
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f7ff fe5a 	bl	8000cec <HAL_I2C_AddrCallback>
}
 8001038:	e007      	b.n	800104a <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2208      	movs	r2, #8
 8001040:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2200      	movs	r2, #0
 8001046:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800104a:	bf00      	nop
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b084      	sub	sp, #16
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2200      	movs	r2, #0
 8001066:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	0b9b      	lsrs	r3, r3, #14
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	2b00      	cmp	r3, #0
 8001074:	d008      	beq.n	8001088 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	e00d      	b.n	80010a4 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	0bdb      	lsrs	r3, r3, #15
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	2b00      	cmp	r3, #0
 8001092:	d007      	beq.n	80010a4 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80010a2:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	2b29      	cmp	r3, #41	; 0x29
 80010ae:	d112      	bne.n	80010d6 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2228      	movs	r2, #40	; 0x28
 80010b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2221      	movs	r2, #33	; 0x21
 80010bc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80010be:	2101      	movs	r1, #1
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f000 fabe 	bl	8001642 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2200      	movs	r2, #0
 80010ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f7ff fdf8 	bl	8000cc4 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80010d4:	e017      	b.n	8001106 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	2b2a      	cmp	r3, #42	; 0x2a
 80010e0:	d111      	bne.n	8001106 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2228      	movs	r2, #40	; 0x28
 80010e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2222      	movs	r2, #34	; 0x22
 80010ee:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80010f0:	2102      	movs	r1, #2
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f000 faa5 	bl	8001642 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2200      	movs	r2, #0
 80010fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f7ff fde9 	bl	8000cd8 <HAL_I2C_SlaveRxCpltCallback>
}
 8001106:	bf00      	nop
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
	...

08001110 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800112c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2220      	movs	r2, #32
 8001134:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8001136:	7bfb      	ldrb	r3, [r7, #15]
 8001138:	2b21      	cmp	r3, #33	; 0x21
 800113a:	d002      	beq.n	8001142 <I2C_ITSlaveCplt+0x32>
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	2b29      	cmp	r3, #41	; 0x29
 8001140:	d108      	bne.n	8001154 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8001142:	f248 0101 	movw	r1, #32769	; 0x8001
 8001146:	6878      	ldr	r0, [r7, #4]
 8001148:	f000 fa7b 	bl	8001642 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2221      	movs	r2, #33	; 0x21
 8001150:	631a      	str	r2, [r3, #48]	; 0x30
 8001152:	e00d      	b.n	8001170 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8001154:	7bfb      	ldrb	r3, [r7, #15]
 8001156:	2b22      	cmp	r3, #34	; 0x22
 8001158:	d002      	beq.n	8001160 <I2C_ITSlaveCplt+0x50>
 800115a:	7bfb      	ldrb	r3, [r7, #15]
 800115c:	2b2a      	cmp	r3, #42	; 0x2a
 800115e:	d107      	bne.n	8001170 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8001160:	f248 0102 	movw	r1, #32770	; 0x8002
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f000 fa6c 	bl	8001642 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2222      	movs	r2, #34	; 0x22
 800116e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	685a      	ldr	r2, [r3, #4]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800117e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	6859      	ldr	r1, [r3, #4]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	4b64      	ldr	r3, [pc, #400]	; (800131c <I2C_ITSlaveCplt+0x20c>)
 800118c:	400b      	ands	r3, r1
 800118e:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8001190:	6878      	ldr	r0, [r7, #4]
 8001192:	f000 fa14 	bl	80015be <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	0b9b      	lsrs	r3, r3, #14
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d013      	beq.n	80011ca <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80011b0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d020      	beq.n	80011fc <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	b29a      	uxth	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80011c8:	e018      	b.n	80011fc <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	0bdb      	lsrs	r3, r3, #15
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d012      	beq.n	80011fc <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80011e4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d006      	beq.n	80011fc <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	089b      	lsrs	r3, r3, #2
 8001200:	f003 0301 	and.w	r3, r3, #1
 8001204:	2b00      	cmp	r3, #0
 8001206:	d020      	beq.n	800124a <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	f023 0304 	bic.w	r3, r3, #4
 800120e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121a:	b2d2      	uxtb	r2, r2
 800121c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001222:	1c5a      	adds	r2, r3, #1
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800122c:	2b00      	cmp	r3, #0
 800122e:	d00c      	beq.n	800124a <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001234:	3b01      	subs	r3, #1
 8001236:	b29a      	uxth	r2, r3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001240:	b29b      	uxth	r3, r3
 8001242:	3b01      	subs	r3, #1
 8001244:	b29a      	uxth	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800124e:	b29b      	uxth	r3, r3
 8001250:	2b00      	cmp	r3, #0
 8001252:	d005      	beq.n	8001260 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001258:	f043 0204 	orr.w	r2, r3, #4
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2200      	movs	r2, #0
 8001264:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	2200      	movs	r2, #0
 800126c:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001272:	2b00      	cmp	r3, #0
 8001274:	d010      	beq.n	8001298 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127a:	4619      	mov	r1, r3
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f000 f8a7 	bl	80013d0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2b28      	cmp	r3, #40	; 0x28
 800128c:	d141      	bne.n	8001312 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800128e:	6979      	ldr	r1, [r7, #20]
 8001290:	6878      	ldr	r0, [r7, #4]
 8001292:	f000 f847 	bl	8001324 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8001296:	e03c      	b.n	8001312 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800129c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80012a0:	d014      	beq.n	80012cc <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f7ff fed5 	bl	8001052 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4a1d      	ldr	r2, [pc, #116]	; (8001320 <I2C_ITSlaveCplt+0x210>)
 80012ac:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2220      	movs	r2, #32
 80012b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2200      	movs	r2, #0
 80012ba:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2200      	movs	r2, #0
 80012c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f7ff fd1f 	bl	8000d08 <HAL_I2C_ListenCpltCallback>
}
 80012ca:	e022      	b.n	8001312 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	2b22      	cmp	r3, #34	; 0x22
 80012d6:	d10e      	bne.n	80012f6 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2220      	movs	r2, #32
 80012dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2200      	movs	r2, #0
 80012ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f7ff fcf2 	bl	8000cd8 <HAL_I2C_SlaveRxCpltCallback>
}
 80012f4:	e00d      	b.n	8001312 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	2220      	movs	r2, #32
 80012fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2200      	movs	r2, #0
 8001302:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2200      	movs	r2, #0
 8001308:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff fcd9 	bl	8000cc4 <HAL_I2C_SlaveTxCpltCallback>
}
 8001312:	bf00      	nop
 8001314:	3718      	adds	r7, #24
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	fe00e800 	.word	0xfe00e800
 8001320:	ffff0000 	.word	0xffff0000

08001324 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a26      	ldr	r2, [pc, #152]	; (80013cc <I2C_ITListenCplt+0xa8>)
 8001332:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2200      	movs	r2, #0
 8001338:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2220      	movs	r2, #32
 800133e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2200      	movs	r2, #0
 8001346:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2200      	movs	r2, #0
 800134e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	089b      	lsrs	r3, r3, #2
 8001354:	f003 0301 	and.w	r3, r3, #1
 8001358:	2b00      	cmp	r3, #0
 800135a:	d022      	beq.n	80013a2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001366:	b2d2      	uxtb	r2, r2
 8001368:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800136e:	1c5a      	adds	r2, r3, #1
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001378:	2b00      	cmp	r3, #0
 800137a:	d012      	beq.n	80013a2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001380:	3b01      	subs	r3, #1
 8001382:	b29a      	uxth	r2, r3
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800138c:	b29b      	uxth	r3, r3
 800138e:	3b01      	subs	r3, #1
 8001390:	b29a      	uxth	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800139a:	f043 0204 	orr.w	r2, r3, #4
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80013a2:	f248 0103 	movw	r1, #32771	; 0x8003
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f000 f94b 	bl	8001642 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2210      	movs	r2, #16
 80013b2:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f7ff fca3 	bl	8000d08 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	ffff0000 	.word	0xffff0000

080013d0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	4a5d      	ldr	r2, [pc, #372]	; (8001564 <I2C_ITError+0x194>)
 80013ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2200      	movs	r2, #0
 80013f4:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	431a      	orrs	r2, r3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8001402:	7bfb      	ldrb	r3, [r7, #15]
 8001404:	2b28      	cmp	r3, #40	; 0x28
 8001406:	d005      	beq.n	8001414 <I2C_ITError+0x44>
 8001408:	7bfb      	ldrb	r3, [r7, #15]
 800140a:	2b29      	cmp	r3, #41	; 0x29
 800140c:	d002      	beq.n	8001414 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800140e:	7bfb      	ldrb	r3, [r7, #15]
 8001410:	2b2a      	cmp	r3, #42	; 0x2a
 8001412:	d10b      	bne.n	800142c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8001414:	2103      	movs	r1, #3
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f000 f913 	bl	8001642 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2228      	movs	r2, #40	; 0x28
 8001420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	4a50      	ldr	r2, [pc, #320]	; (8001568 <I2C_ITError+0x198>)
 8001428:	635a      	str	r2, [r3, #52]	; 0x34
 800142a:	e011      	b.n	8001450 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800142c:	f248 0103 	movw	r1, #32771	; 0x8003
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f000 f906 	bl	8001642 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800143c:	b2db      	uxtb	r3, r3
 800143e:	2b60      	cmp	r3, #96	; 0x60
 8001440:	d003      	beq.n	800144a <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2220      	movs	r2, #32
 8001446:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001454:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800145a:	2b00      	cmp	r3, #0
 800145c:	d039      	beq.n	80014d2 <I2C_ITError+0x102>
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	2b11      	cmp	r3, #17
 8001462:	d002      	beq.n	800146a <I2C_ITError+0x9a>
 8001464:	68bb      	ldr	r3, [r7, #8]
 8001466:	2b21      	cmp	r3, #33	; 0x21
 8001468:	d133      	bne.n	80014d2 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001474:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001478:	d107      	bne.n	800148a <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001488:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff f9a8 	bl	80007e4 <HAL_DMA_GetState>
 8001494:	4603      	mov	r3, r0
 8001496:	2b01      	cmp	r3, #1
 8001498:	d017      	beq.n	80014ca <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800149e:	4a33      	ldr	r2, [pc, #204]	; (800156c <I2C_ITError+0x19c>)
 80014a0:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2200      	movs	r2, #0
 80014a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff f939 	bl	8000726 <HAL_DMA_Abort_IT>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d04d      	beq.n	8001556 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80014c4:	4610      	mov	r0, r2
 80014c6:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80014c8:	e045      	b.n	8001556 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f000 f850 	bl	8001570 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80014d0:	e041      	b.n	8001556 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d039      	beq.n	800154e <I2C_ITError+0x17e>
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	2b12      	cmp	r3, #18
 80014de:	d002      	beq.n	80014e6 <I2C_ITError+0x116>
 80014e0:	68bb      	ldr	r3, [r7, #8]
 80014e2:	2b22      	cmp	r3, #34	; 0x22
 80014e4:	d133      	bne.n	800154e <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80014f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80014f4:	d107      	bne.n	8001506 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001504:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff f96a 	bl	80007e4 <HAL_DMA_GetState>
 8001510:	4603      	mov	r3, r0
 8001512:	2b01      	cmp	r3, #1
 8001514:	d017      	beq.n	8001546 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800151a:	4a14      	ldr	r2, [pc, #80]	; (800156c <I2C_ITError+0x19c>)
 800151c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff f8fb 	bl	8000726 <HAL_DMA_Abort_IT>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d011      	beq.n	800155a <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800153a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001540:	4610      	mov	r0, r2
 8001542:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8001544:	e009      	b.n	800155a <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f000 f812 	bl	8001570 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800154c:	e005      	b.n	800155a <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f000 f80e 	bl	8001570 <I2C_TreatErrorCallback>
  }
}
 8001554:	e002      	b.n	800155c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8001556:	bf00      	nop
 8001558:	e000      	b.n	800155c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800155a:	bf00      	nop
}
 800155c:	bf00      	nop
 800155e:	3710      	adds	r7, #16
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	ffff0000 	.word	0xffff0000
 8001568:	08000d45 	.word	0x08000d45
 800156c:	08001607 	.word	0x08001607

08001570 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b082      	sub	sp, #8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800157e:	b2db      	uxtb	r3, r3
 8001580:	2b60      	cmp	r3, #96	; 0x60
 8001582:	d10e      	bne.n	80015a2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2220      	movs	r2, #32
 8001588:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff fbc8 	bl	8000d30 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80015a0:	e009      	b.n	80015b6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2200      	movs	r2, #0
 80015a6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2200      	movs	r2, #0
 80015ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff fbb3 	bl	8000d1c <HAL_I2C_ErrorCallback>
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80015be:	b480      	push	{r7}
 80015c0:	b083      	sub	sp, #12
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f003 0302 	and.w	r3, r3, #2
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d103      	bne.n	80015dc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2200      	movs	r2, #0
 80015da:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	699b      	ldr	r3, [r3, #24]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d007      	beq.n	80015fa <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	699a      	ldr	r2, [r3, #24]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f042 0201 	orr.w	r2, r2, #1
 80015f8:	619a      	str	r2, [r3, #24]
  }
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr

08001606 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b084      	sub	sp, #16
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001612:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001618:	2b00      	cmp	r3, #0
 800161a:	d003      	beq.n	8001624 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001620:	2200      	movs	r2, #0
 8001622:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001628:	2b00      	cmp	r3, #0
 800162a:	d003      	beq.n	8001634 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001630:	2200      	movs	r2, #0
 8001632:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8001634:	68f8      	ldr	r0, [r7, #12]
 8001636:	f7ff ff9b 	bl	8001570 <I2C_TreatErrorCallback>
}
 800163a:	bf00      	nop
 800163c:	3710      	adds	r7, #16
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8001642:	b480      	push	{r7}
 8001644:	b085      	sub	sp, #20
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
 800164a:	460b      	mov	r3, r1
 800164c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800164e:	2300      	movs	r3, #0
 8001650:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001652:	887b      	ldrh	r3, [r7, #2]
 8001654:	f003 0301 	and.w	r3, r3, #1
 8001658:	2b00      	cmp	r3, #0
 800165a:	d00f      	beq.n	800167c <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8001662:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800166a:	b2db      	uxtb	r3, r3
 800166c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8001670:	2b28      	cmp	r3, #40	; 0x28
 8001672:	d003      	beq.n	800167c <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800167a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800167c:	887b      	ldrh	r3, [r7, #2]
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d00f      	beq.n	80016a6 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800168c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001694:	b2db      	uxtb	r3, r3
 8001696:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800169a:	2b28      	cmp	r3, #40	; 0x28
 800169c:	d003      	beq.n	80016a6 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80016a4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80016a6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	da03      	bge.n	80016b6 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80016b4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80016b6:	887b      	ldrh	r3, [r7, #2]
 80016b8:	2b10      	cmp	r3, #16
 80016ba:	d103      	bne.n	80016c4 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80016c2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80016c4:	887b      	ldrh	r3, [r7, #2]
 80016c6:	2b20      	cmp	r3, #32
 80016c8:	d103      	bne.n	80016d2 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	f043 0320 	orr.w	r3, r3, #32
 80016d0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80016d2:	887b      	ldrh	r3, [r7, #2]
 80016d4:	2b40      	cmp	r3, #64	; 0x40
 80016d6:	d103      	bne.n	80016e0 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016de:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	6819      	ldr	r1, [r3, #0]
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	43da      	mvns	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	400a      	ands	r2, r1
 80016f0:	601a      	str	r2, [r3, #0]
}
 80016f2:	bf00      	nop
 80016f4:	3714      	adds	r7, #20
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr

080016fe <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80016fe:	b590      	push	{r4, r7, lr}
 8001700:	b08d      	sub	sp, #52	; 0x34
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800170c:	6a3b      	ldr	r3, [r7, #32]
 800170e:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4618      	mov	r0, r3
 8001716:	f003 fc4e 	bl	8004fb6 <USB_GetMode>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	f040 838f 	bne.w	8001e40 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4618      	mov	r0, r3
 8001728:	f003 fbb2 	bl	8004e90 <USB_ReadInterrupts>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	f000 8385 	beq.w	8001e3e <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4618      	mov	r0, r3
 800173a:	f003 fba9 	bl	8004e90 <USB_ReadInterrupts>
 800173e:	4603      	mov	r3, r0
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b02      	cmp	r3, #2
 8001746:	d107      	bne.n	8001758 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	695a      	ldr	r2, [r3, #20]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f002 0202 	and.w	r2, r2, #2
 8001756:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4618      	mov	r0, r3
 800175e:	f003 fb97 	bl	8004e90 <USB_ReadInterrupts>
 8001762:	4603      	mov	r3, r0
 8001764:	f003 0310 	and.w	r3, r3, #16
 8001768:	2b10      	cmp	r3, #16
 800176a:	d161      	bne.n	8001830 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	699a      	ldr	r2, [r3, #24]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f022 0210 	bic.w	r2, r2, #16
 800177a:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800177c:	6a3b      	ldr	r3, [r7, #32]
 800177e:	6a1b      	ldr	r3, [r3, #32]
 8001780:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8001782:	69bb      	ldr	r3, [r7, #24]
 8001784:	f003 020f 	and.w	r2, r3, #15
 8001788:	4613      	mov	r3, r2
 800178a:	00db      	lsls	r3, r3, #3
 800178c:	1a9b      	subs	r3, r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	4413      	add	r3, r2
 8001798:	3304      	adds	r3, #4
 800179a:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800179c:	69bb      	ldr	r3, [r7, #24]
 800179e:	0c5b      	lsrs	r3, r3, #17
 80017a0:	f003 030f 	and.w	r3, r3, #15
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d124      	bne.n	80017f2 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80017ae:	4013      	ands	r3, r2
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d035      	beq.n	8001820 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	091b      	lsrs	r3, r3, #4
 80017bc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80017be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	461a      	mov	r2, r3
 80017c6:	6a38      	ldr	r0, [r7, #32]
 80017c8:	f003 fa3f 	bl	8004c4a <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	68da      	ldr	r2, [r3, #12]
 80017d0:	69bb      	ldr	r3, [r7, #24]
 80017d2:	091b      	lsrs	r3, r3, #4
 80017d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017d8:	441a      	add	r2, r3
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	699a      	ldr	r2, [r3, #24]
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	091b      	lsrs	r3, r3, #4
 80017e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017ea:	441a      	add	r2, r3
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	619a      	str	r2, [r3, #24]
 80017f0:	e016      	b.n	8001820 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	0c5b      	lsrs	r3, r3, #17
 80017f6:	f003 030f 	and.w	r3, r3, #15
 80017fa:	2b06      	cmp	r3, #6
 80017fc:	d110      	bne.n	8001820 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001804:	2208      	movs	r2, #8
 8001806:	4619      	mov	r1, r3
 8001808:	6a38      	ldr	r0, [r7, #32]
 800180a:	f003 fa1e 	bl	8004c4a <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	699a      	ldr	r2, [r3, #24]
 8001812:	69bb      	ldr	r3, [r7, #24]
 8001814:	091b      	lsrs	r3, r3, #4
 8001816:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800181a:	441a      	add	r2, r3
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	699a      	ldr	r2, [r3, #24]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f042 0210 	orr.w	r2, r2, #16
 800182e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4618      	mov	r0, r3
 8001836:	f003 fb2b 	bl	8004e90 <USB_ReadInterrupts>
 800183a:	4603      	mov	r3, r0
 800183c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001840:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001844:	d16e      	bne.n	8001924 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8001846:	2300      	movs	r3, #0
 8001848:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4618      	mov	r0, r3
 8001850:	f003 fb31 	bl	8004eb6 <USB_ReadDevAllOutEpInterrupt>
 8001854:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001856:	e062      	b.n	800191e <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800185a:	f003 0301 	and.w	r3, r3, #1
 800185e:	2b00      	cmp	r3, #0
 8001860:	d057      	beq.n	8001912 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001868:	b2d2      	uxtb	r2, r2
 800186a:	4611      	mov	r1, r2
 800186c:	4618      	mov	r0, r3
 800186e:	f003 fb56 	bl	8004f1e <USB_ReadDevOutEPInterrupt>
 8001872:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	2b00      	cmp	r3, #0
 800187c:	d00c      	beq.n	8001898 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800187e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001880:	015a      	lsls	r2, r3, #5
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	4413      	add	r3, r2
 8001886:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800188a:	461a      	mov	r2, r3
 800188c:	2301      	movs	r3, #1
 800188e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001890:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f000 fd20 	bl	80022d8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	f003 0308 	and.w	r3, r3, #8
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d00c      	beq.n	80018bc <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80018a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a4:	015a      	lsls	r2, r3, #5
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	4413      	add	r3, r2
 80018aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80018ae:	461a      	mov	r2, r3
 80018b0:	2308      	movs	r3, #8
 80018b2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80018b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f000 fd5c 	bl	8002374 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	f003 0310 	and.w	r3, r3, #16
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d008      	beq.n	80018d8 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	015a      	lsls	r2, r3, #5
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	4413      	add	r3, r2
 80018ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80018d2:	461a      	mov	r2, r3
 80018d4:	2310      	movs	r3, #16
 80018d6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	f003 0320 	and.w	r3, r3, #32
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d008      	beq.n	80018f4 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80018e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e4:	015a      	lsls	r2, r3, #5
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	4413      	add	r3, r2
 80018ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80018ee:	461a      	mov	r2, r3
 80018f0:	2320      	movs	r3, #32
 80018f2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d009      	beq.n	8001912 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80018fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001900:	015a      	lsls	r2, r3, #5
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	4413      	add	r3, r2
 8001906:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800190a:	461a      	mov	r2, r3
 800190c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001910:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001914:	3301      	adds	r3, #1
 8001916:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800191a:	085b      	lsrs	r3, r3, #1
 800191c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800191e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001920:	2b00      	cmp	r3, #0
 8001922:	d199      	bne.n	8001858 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4618      	mov	r0, r3
 800192a:	f003 fab1 	bl	8004e90 <USB_ReadInterrupts>
 800192e:	4603      	mov	r3, r0
 8001930:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001934:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001938:	f040 8087 	bne.w	8001a4a <HAL_PCD_IRQHandler+0x34c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4618      	mov	r0, r3
 8001942:	f003 fad2 	bl	8004eea <USB_ReadDevAllInEpInterrupt>
 8001946:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8001948:	2300      	movs	r3, #0
 800194a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800194c:	e07a      	b.n	8001a44 <HAL_PCD_IRQHandler+0x346>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800194e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001950:	f003 0301 	and.w	r3, r3, #1
 8001954:	2b00      	cmp	r3, #0
 8001956:	d06f      	beq.n	8001a38 <HAL_PCD_IRQHandler+0x33a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	4611      	mov	r1, r2
 8001962:	4618      	mov	r0, r3
 8001964:	f003 faf9 	bl	8004f5a <USB_ReadDevInEPInterrupt>
 8001968:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	2b00      	cmp	r3, #0
 8001972:	d020      	beq.n	80019b6 <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001976:	f003 030f 	and.w	r3, r3, #15
 800197a:	2201      	movs	r2, #1
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001988:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	43db      	mvns	r3, r3
 800198e:	69f9      	ldr	r1, [r7, #28]
 8001990:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001994:	4013      	ands	r3, r2
 8001996:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199a:	015a      	lsls	r2, r3, #5
 800199c:	69fb      	ldr	r3, [r7, #28]
 800199e:	4413      	add	r3, r2
 80019a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80019a4:	461a      	mov	r2, r3
 80019a6:	2301      	movs	r3, #1
 80019a8:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80019aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	4619      	mov	r1, r3
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f005 fbe2 	bl	800717a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	f003 0308 	and.w	r3, r3, #8
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d008      	beq.n	80019d2 <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80019c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c2:	015a      	lsls	r2, r3, #5
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	4413      	add	r3, r2
 80019c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80019cc:	461a      	mov	r2, r3
 80019ce:	2308      	movs	r3, #8
 80019d0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80019d2:	693b      	ldr	r3, [r7, #16]
 80019d4:	f003 0310 	and.w	r3, r3, #16
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d008      	beq.n	80019ee <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80019dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019de:	015a      	lsls	r2, r3, #5
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	4413      	add	r3, r2
 80019e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80019e8:	461a      	mov	r2, r3
 80019ea:	2310      	movs	r3, #16
 80019ec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d008      	beq.n	8001a0a <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80019f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fa:	015a      	lsls	r2, r3, #5
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	4413      	add	r3, r2
 8001a00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001a04:	461a      	mov	r2, r3
 8001a06:	2340      	movs	r3, #64	; 0x40
 8001a08:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	f003 0302 	and.w	r3, r3, #2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d008      	beq.n	8001a26 <HAL_PCD_IRQHandler+0x328>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a16:	015a      	lsls	r2, r3, #5
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001a20:	461a      	mov	r2, r3
 8001a22:	2302      	movs	r3, #2
 8001a24:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d003      	beq.n	8001a38 <HAL_PCD_IRQHandler+0x33a>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001a30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f000 fbc7 	bl	80021c6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a3a:	3301      	adds	r3, #1
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a40:	085b      	lsrs	r3, r3, #1
 8001a42:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d181      	bne.n	800194e <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f003 fa1e 	bl	8004e90 <USB_ReadInterrupts>
 8001a54:	4603      	mov	r3, r0
 8001a56:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001a5a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001a5e:	d122      	bne.n	8001aa6 <HAL_PCD_IRQHandler+0x3a8>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	69fa      	ldr	r2, [r7, #28]
 8001a6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001a6e:	f023 0301 	bic.w	r3, r3, #1
 8001a72:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d108      	bne.n	8001a90 <HAL_PCD_IRQHandler+0x392>
      {
        hpcd->LPM_State = LPM_L0;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2200      	movs	r2, #0
 8001a82:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001a86:	2100      	movs	r1, #0
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f005 fdc1 	bl	8007610 <HAL_PCDEx_LPM_Callback>
 8001a8e:	e002      	b.n	8001a96 <HAL_PCD_IRQHandler+0x398>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001a90:	6878      	ldr	r0, [r7, #4]
 8001a92:	f005 fbd9 	bl	8007248 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	695a      	ldr	r2, [r3, #20]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001aa4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f003 f9f0 	bl	8004e90 <USB_ReadInterrupts>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001ab6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001aba:	d112      	bne.n	8001ae2 <HAL_PCD_IRQHandler+0x3e4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f003 0301 	and.w	r3, r3, #1
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d102      	bne.n	8001ad2 <HAL_PCD_IRQHandler+0x3d4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001acc:	6878      	ldr	r0, [r7, #4]
 8001ace:	f005 fb95 	bl	80071fc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	695a      	ldr	r2, [r3, #20]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001ae0:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f003 f9d2 	bl	8004e90 <USB_ReadInterrupts>
 8001aec:	4603      	mov	r3, r0
 8001aee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001af2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001af6:	d121      	bne.n	8001b3c <HAL_PCD_IRQHandler+0x43e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	695a      	ldr	r2, [r3, #20]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8001b06:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d111      	bne.n	8001b36 <HAL_PCD_IRQHandler+0x438>
      {
        hpcd->LPM_State = LPM_L1;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2201      	movs	r2, #1
 8001b16:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b20:	089b      	lsrs	r3, r3, #2
 8001b22:	f003 020f 	and.w	r2, r3, #15
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f005 fd6e 	bl	8007610 <HAL_PCDEx_LPM_Callback>
 8001b34:	e002      	b.n	8001b3c <HAL_PCD_IRQHandler+0x43e>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f005 fb60 	bl	80071fc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f003 f9a5 	bl	8004e90 <USB_ReadInterrupts>
 8001b46:	4603      	mov	r3, r0
 8001b48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b50:	f040 80c5 	bne.w	8001cde <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	69fa      	ldr	r2, [r7, #28]
 8001b5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001b62:	f023 0301 	bic.w	r3, r3, #1
 8001b66:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2110      	movs	r1, #16
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f002 fc74 	bl	800445c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b74:	2300      	movs	r3, #0
 8001b76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b78:	e056      	b.n	8001c28 <HAL_PCD_IRQHandler+0x52a>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b7c:	015a      	lsls	r2, r3, #5
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	4413      	add	r3, r2
 8001b82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001b86:	461a      	mov	r2, r3
 8001b88:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001b8c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b90:	015a      	lsls	r2, r3, #5
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	4413      	add	r3, r2
 8001b96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b9e:	0151      	lsls	r1, r2, #5
 8001ba0:	69fa      	ldr	r2, [r7, #28]
 8001ba2:	440a      	add	r2, r1
 8001ba4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001ba8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001bac:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8001bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bb0:	015a      	lsls	r2, r3, #5
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bbe:	0151      	lsls	r1, r2, #5
 8001bc0:	69fa      	ldr	r2, [r7, #28]
 8001bc2:	440a      	add	r2, r1
 8001bc4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001bc8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001bcc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bd0:	015a      	lsls	r2, r3, #5
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001bda:	461a      	mov	r2, r3
 8001bdc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001be0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001be4:	015a      	lsls	r2, r3, #5
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	4413      	add	r3, r2
 8001bea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bf2:	0151      	lsls	r1, r2, #5
 8001bf4:	69fa      	ldr	r2, [r7, #28]
 8001bf6:	440a      	add	r2, r1
 8001bf8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001bfc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001c00:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c04:	015a      	lsls	r2, r3, #5
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	4413      	add	r3, r2
 8001c0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c12:	0151      	lsls	r1, r2, #5
 8001c14:	69fa      	ldr	r2, [r7, #28]
 8001c16:	440a      	add	r2, r1
 8001c18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001c1c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001c20:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c24:	3301      	adds	r3, #1
 8001c26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d3a3      	bcc.n	8001b7a <HAL_PCD_IRQHandler+0x47c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c38:	69db      	ldr	r3, [r3, #28]
 8001c3a:	69fa      	ldr	r2, [r7, #28]
 8001c3c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c40:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8001c44:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d016      	beq.n	8001c7c <HAL_PCD_IRQHandler+0x57e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001c4e:	69fb      	ldr	r3, [r7, #28]
 8001c50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c54:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001c58:	69fa      	ldr	r2, [r7, #28]
 8001c5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c5e:	f043 030b 	orr.w	r3, r3, #11
 8001c62:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c6e:	69fa      	ldr	r2, [r7, #28]
 8001c70:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c74:	f043 030b 	orr.w	r3, r3, #11
 8001c78:	6453      	str	r3, [r2, #68]	; 0x44
 8001c7a:	e015      	b.n	8001ca8 <HAL_PCD_IRQHandler+0x5aa>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c82:	695b      	ldr	r3, [r3, #20]
 8001c84:	69fa      	ldr	r2, [r7, #28]
 8001c86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c8a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001c8e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8001c92:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c9a:	691b      	ldr	r3, [r3, #16]
 8001c9c:	69fa      	ldr	r2, [r7, #28]
 8001c9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001ca2:	f043 030b 	orr.w	r3, r3, #11
 8001ca6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001ca8:	69fb      	ldr	r3, [r7, #28]
 8001caa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	69fa      	ldr	r2, [r7, #28]
 8001cb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001cb6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001cba:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4610      	mov	r0, r2
 8001cca:	f003 f9a5 	bl	8005018 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	695a      	ldr	r2, [r3, #20]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001cdc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f003 f8d4 	bl	8004e90 <USB_ReadInterrupts>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001cee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001cf2:	d124      	bne.n	8001d3e <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f003 f96a 	bl	8004fd2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f002 fbd0 	bl	80044a8 <USB_GetDevSpeed>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681c      	ldr	r4, [r3, #0]
 8001d14:	f001 fa02 	bl	800311c <HAL_RCC_GetHCLKFreq>
 8001d18:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	461a      	mov	r2, r3
 8001d22:	4620      	mov	r0, r4
 8001d24:	f002 fafe 	bl	8004324 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f005 fa4e 	bl	80071ca <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	695a      	ldr	r2, [r3, #20]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001d3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f003 f8a4 	bl	8004e90 <USB_ReadInterrupts>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	f003 0308 	and.w	r3, r3, #8
 8001d4e:	2b08      	cmp	r3, #8
 8001d50:	d10a      	bne.n	8001d68 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f005 fa2b 	bl	80071ae <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	695a      	ldr	r2, [r3, #20]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f002 0208 	and.w	r2, r2, #8
 8001d66:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f003 f88f 	bl	8004e90 <USB_ReadInterrupts>
 8001d72:	4603      	mov	r3, r0
 8001d74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001d7c:	d10f      	bne.n	8001d9e <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	4619      	mov	r1, r3
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f005 fa97 	bl	80072bc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	695a      	ldr	r2, [r3, #20]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8001d9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f003 f874 	bl	8004e90 <USB_ReadInterrupts>
 8001da8:	4603      	mov	r3, r0
 8001daa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dae:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001db2:	d10f      	bne.n	8001dd4 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001db4:	2300      	movs	r3, #0
 8001db6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f005 fa6a 	bl	8007298 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	695a      	ldr	r2, [r3, #20]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8001dd2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f003 f859 	bl	8004e90 <USB_ReadInterrupts>
 8001dde:	4603      	mov	r3, r0
 8001de0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001de4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001de8:	d10a      	bne.n	8001e00 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f005 fa78 	bl	80072e0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	695a      	ldr	r2, [r3, #20]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001dfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f003 f843 	bl	8004e90 <USB_ReadInterrupts>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	f003 0304 	and.w	r3, r3, #4
 8001e10:	2b04      	cmp	r3, #4
 8001e12:	d115      	bne.n	8001e40 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	f003 0304 	and.w	r3, r3, #4
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d002      	beq.n	8001e2c <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	f005 fa68 	bl	80072fc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6859      	ldr	r1, [r3, #4]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	605a      	str	r2, [r3, #4]
 8001e3c:	e000      	b.n	8001e40 <HAL_PCD_IRQHandler+0x742>
      return;
 8001e3e:	bf00      	nop
    }
  }
}
 8001e40:	3734      	adds	r7, #52	; 0x34
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd90      	pop	{r4, r7, pc}

08001e46 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b082      	sub	sp, #8
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
 8001e4e:	460b      	mov	r3, r1
 8001e50:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d101      	bne.n	8001e60 <HAL_PCD_SetAddress+0x1a>
 8001e5c:	2302      	movs	r3, #2
 8001e5e:	e013      	b.n	8001e88 <HAL_PCD_SetAddress+0x42>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	78fa      	ldrb	r2, [r7, #3]
 8001e6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	78fa      	ldrb	r2, [r7, #3]
 8001e76:	4611      	mov	r1, r2
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f002 ffe3 	bl	8004e44 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2200      	movs	r2, #0
 8001e82:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b084      	sub	sp, #16
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	4608      	mov	r0, r1
 8001e9a:	4611      	mov	r1, r2
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	70fb      	strb	r3, [r7, #3]
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	803b      	strh	r3, [r7, #0]
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001eae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	da0f      	bge.n	8001ed6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001eb6:	78fb      	ldrb	r3, [r7, #3]
 8001eb8:	f003 020f 	and.w	r2, r3, #15
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	00db      	lsls	r3, r3, #3
 8001ec0:	1a9b      	subs	r3, r3, r2
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	3338      	adds	r3, #56	; 0x38
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	4413      	add	r3, r2
 8001eca:	3304      	adds	r3, #4
 8001ecc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	705a      	strb	r2, [r3, #1]
 8001ed4:	e00f      	b.n	8001ef6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001ed6:	78fb      	ldrb	r3, [r7, #3]
 8001ed8:	f003 020f 	and.w	r2, r3, #15
 8001edc:	4613      	mov	r3, r2
 8001ede:	00db      	lsls	r3, r3, #3
 8001ee0:	1a9b      	subs	r3, r3, r2
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	4413      	add	r3, r2
 8001eec:	3304      	adds	r3, #4
 8001eee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001ef6:	78fb      	ldrb	r3, [r7, #3]
 8001ef8:	f003 030f 	and.w	r3, r3, #15
 8001efc:	b2da      	uxtb	r2, r3
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001f02:	883a      	ldrh	r2, [r7, #0]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	78ba      	ldrb	r2, [r7, #2]
 8001f0c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	785b      	ldrb	r3, [r3, #1]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d004      	beq.n	8001f20 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f20:	78bb      	ldrb	r3, [r7, #2]
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d102      	bne.n	8001f2c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d101      	bne.n	8001f3a <HAL_PCD_EP_Open+0xaa>
 8001f36:	2302      	movs	r3, #2
 8001f38:	e00e      	b.n	8001f58 <HAL_PCD_EP_Open+0xc8>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68f9      	ldr	r1, [r7, #12]
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f002 facc 	bl	80044e6 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8001f56:	7afb      	ldrb	r3, [r7, #11]
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3710      	adds	r7, #16
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b086      	sub	sp, #24
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	607a      	str	r2, [r7, #4]
 8001f6a:	603b      	str	r3, [r7, #0]
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f70:	7afb      	ldrb	r3, [r7, #11]
 8001f72:	f003 020f 	and.w	r2, r3, #15
 8001f76:	4613      	mov	r3, r2
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	1a9b      	subs	r3, r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001f82:	68fa      	ldr	r2, [r7, #12]
 8001f84:	4413      	add	r3, r2
 8001f86:	3304      	adds	r3, #4
 8001f88:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	683a      	ldr	r2, [r7, #0]
 8001f94:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fa2:	7afb      	ldrb	r3, [r7, #11]
 8001fa4:	f003 030f 	and.w	r3, r3, #15
 8001fa8:	b2da      	uxtb	r2, r3
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001fae:	7afb      	ldrb	r3, [r7, #11]
 8001fb0:	f003 030f 	and.w	r3, r3, #15
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d106      	bne.n	8001fc6 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	6979      	ldr	r1, [r7, #20]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f002 fcf4 	bl	80049ac <USB_EP0StartXfer>
 8001fc4:	e005      	b.n	8001fd2 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	6979      	ldr	r1, [r7, #20]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f002 fb11 	bl	80045f4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001fd2:	2300      	movs	r3, #0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3718      	adds	r7, #24
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b086      	sub	sp, #24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	607a      	str	r2, [r7, #4]
 8001fe6:	603b      	str	r3, [r7, #0]
 8001fe8:	460b      	mov	r3, r1
 8001fea:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fec:	7afb      	ldrb	r3, [r7, #11]
 8001fee:	f003 020f 	and.w	r2, r3, #15
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	00db      	lsls	r3, r3, #3
 8001ff6:	1a9b      	subs	r3, r3, r2
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	3338      	adds	r3, #56	; 0x38
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	4413      	add	r3, r2
 8002000:	3304      	adds	r3, #4
 8002002:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	683a      	ldr	r2, [r7, #0]
 800200e:	615a      	str	r2, [r3, #20]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	2200      	movs	r2, #0
 8002014:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	2201      	movs	r2, #1
 800201a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800201c:	7afb      	ldrb	r3, [r7, #11]
 800201e:	f003 030f 	and.w	r3, r3, #15
 8002022:	b2da      	uxtb	r2, r3
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002028:	7afb      	ldrb	r3, [r7, #11]
 800202a:	f003 030f 	and.w	r3, r3, #15
 800202e:	2b00      	cmp	r3, #0
 8002030:	d106      	bne.n	8002040 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	6979      	ldr	r1, [r7, #20]
 8002038:	4618      	mov	r0, r3
 800203a:	f002 fcb7 	bl	80049ac <USB_EP0StartXfer>
 800203e:	e005      	b.n	800204c <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	6979      	ldr	r1, [r7, #20]
 8002046:	4618      	mov	r0, r3
 8002048:	f002 fad4 	bl	80045f4 <USB_EPStartXfer>
  }

  return HAL_OK;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3718      	adds	r7, #24
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b084      	sub	sp, #16
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
 800205e:	460b      	mov	r3, r1
 8002060:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002062:	78fb      	ldrb	r3, [r7, #3]
 8002064:	f003 020f 	and.w	r2, r3, #15
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	429a      	cmp	r2, r3
 800206e:	d901      	bls.n	8002074 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e04e      	b.n	8002112 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002074:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002078:	2b00      	cmp	r3, #0
 800207a:	da0f      	bge.n	800209c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800207c:	78fb      	ldrb	r3, [r7, #3]
 800207e:	f003 020f 	and.w	r2, r3, #15
 8002082:	4613      	mov	r3, r2
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	1a9b      	subs	r3, r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	3338      	adds	r3, #56	; 0x38
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	4413      	add	r3, r2
 8002090:	3304      	adds	r3, #4
 8002092:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2201      	movs	r2, #1
 8002098:	705a      	strb	r2, [r3, #1]
 800209a:	e00d      	b.n	80020b8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800209c:	78fa      	ldrb	r2, [r7, #3]
 800209e:	4613      	mov	r3, r2
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	1a9b      	subs	r3, r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	4413      	add	r3, r2
 80020ae:	3304      	adds	r3, #4
 80020b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2200      	movs	r2, #0
 80020b6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2201      	movs	r2, #1
 80020bc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020be:	78fb      	ldrb	r3, [r7, #3]
 80020c0:	f003 030f 	and.w	r3, r3, #15
 80020c4:	b2da      	uxtb	r2, r3
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d101      	bne.n	80020d8 <HAL_PCD_EP_SetStall+0x82>
 80020d4:	2302      	movs	r3, #2
 80020d6:	e01c      	b.n	8002112 <HAL_PCD_EP_SetStall+0xbc>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	68f9      	ldr	r1, [r7, #12]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f002 fdd8 	bl	8004c9c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80020ec:	78fb      	ldrb	r3, [r7, #3]
 80020ee:	f003 030f 	and.w	r3, r3, #15
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d108      	bne.n	8002108 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002100:	4619      	mov	r1, r3
 8002102:	4610      	mov	r0, r2
 8002104:	f002 ff88 	bl	8005018 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b084      	sub	sp, #16
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
 8002122:	460b      	mov	r3, r1
 8002124:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002126:	78fb      	ldrb	r3, [r7, #3]
 8002128:	f003 020f 	and.w	r2, r3, #15
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	429a      	cmp	r2, r3
 8002132:	d901      	bls.n	8002138 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e042      	b.n	80021be <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002138:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800213c:	2b00      	cmp	r3, #0
 800213e:	da0f      	bge.n	8002160 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002140:	78fb      	ldrb	r3, [r7, #3]
 8002142:	f003 020f 	and.w	r2, r3, #15
 8002146:	4613      	mov	r3, r2
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	1a9b      	subs	r3, r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	3338      	adds	r3, #56	; 0x38
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	4413      	add	r3, r2
 8002154:	3304      	adds	r3, #4
 8002156:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	2201      	movs	r2, #1
 800215c:	705a      	strb	r2, [r3, #1]
 800215e:	e00f      	b.n	8002180 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002160:	78fb      	ldrb	r3, [r7, #3]
 8002162:	f003 020f 	and.w	r2, r3, #15
 8002166:	4613      	mov	r3, r2
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	1a9b      	subs	r3, r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	3304      	adds	r3, #4
 8002178:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2200      	movs	r2, #0
 800217e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2200      	movs	r2, #0
 8002184:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002186:	78fb      	ldrb	r3, [r7, #3]
 8002188:	f003 030f 	and.w	r3, r3, #15
 800218c:	b2da      	uxtb	r2, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002198:	2b01      	cmp	r3, #1
 800219a:	d101      	bne.n	80021a0 <HAL_PCD_EP_ClrStall+0x86>
 800219c:	2302      	movs	r3, #2
 800219e:	e00e      	b.n	80021be <HAL_PCD_EP_ClrStall+0xa4>
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2201      	movs	r2, #1
 80021a4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	68f9      	ldr	r1, [r7, #12]
 80021ae:	4618      	mov	r0, r3
 80021b0:	f002 fde2 	bl	8004d78 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2200      	movs	r2, #0
 80021b8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80021bc:	2300      	movs	r3, #0
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3710      	adds	r7, #16
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}

080021c6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80021c6:	b580      	push	{r7, lr}
 80021c8:	b088      	sub	sp, #32
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
 80021ce:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80021da:	683a      	ldr	r2, [r7, #0]
 80021dc:	4613      	mov	r3, r2
 80021de:	00db      	lsls	r3, r3, #3
 80021e0:	1a9b      	subs	r3, r3, r2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	3338      	adds	r3, #56	; 0x38
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	4413      	add	r3, r2
 80021ea:	3304      	adds	r3, #4
 80021ec:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	699a      	ldr	r2, [r3, #24]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	695b      	ldr	r3, [r3, #20]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d901      	bls.n	80021fe <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e067      	b.n	80022ce <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	695a      	ldr	r2, [r3, #20]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	69fa      	ldr	r2, [r7, #28]
 8002210:	429a      	cmp	r2, r3
 8002212:	d902      	bls.n	800221a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800221a:	69fb      	ldr	r3, [r7, #28]
 800221c:	3303      	adds	r3, #3
 800221e:	089b      	lsrs	r3, r3, #2
 8002220:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002222:	e026      	b.n	8002272 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	695a      	ldr	r2, [r3, #20]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	699b      	ldr	r3, [r3, #24]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	69fa      	ldr	r2, [r7, #28]
 8002236:	429a      	cmp	r2, r3
 8002238:	d902      	bls.n	8002240 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	3303      	adds	r3, #3
 8002244:	089b      	lsrs	r3, r3, #2
 8002246:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	68d9      	ldr	r1, [r3, #12]
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	b2da      	uxtb	r2, r3
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	b29b      	uxth	r3, r3
 8002254:	6978      	ldr	r0, [r7, #20]
 8002256:	f002 fcc7 	bl	8004be8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	68da      	ldr	r2, [r3, #12]
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	441a      	add	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	699a      	ldr	r2, [r3, #24]
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	441a      	add	r2, r3
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	015a      	lsls	r2, r3, #5
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	4413      	add	r3, r2
 800227a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	b29b      	uxth	r3, r3
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	429a      	cmp	r2, r3
 8002286:	d809      	bhi.n	800229c <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	699a      	ldr	r2, [r3, #24]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002290:	429a      	cmp	r2, r3
 8002292:	d203      	bcs.n	800229c <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	695b      	ldr	r3, [r3, #20]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d1c3      	bne.n	8002224 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	695a      	ldr	r2, [r3, #20]
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d811      	bhi.n	80022cc <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	f003 030f 	and.w	r3, r3, #15
 80022ae:	2201      	movs	r2, #1
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80022bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	43db      	mvns	r3, r3
 80022c2:	6939      	ldr	r1, [r7, #16]
 80022c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80022c8:	4013      	ands	r3, r2
 80022ca:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3720      	adds	r7, #32
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
	...

080022d8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	333c      	adds	r3, #60	; 0x3c
 80022f0:	3304      	adds	r3, #4
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	015a      	lsls	r2, r3, #5
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	4413      	add	r3, r2
 80022fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	4a19      	ldr	r2, [pc, #100]	; (8002370 <PCD_EP_OutXfrComplete_int+0x98>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d124      	bne.n	8002358 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d00a      	beq.n	800232e <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	015a      	lsls	r2, r3, #5
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	4413      	add	r3, r2
 8002320:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002324:	461a      	mov	r2, r3
 8002326:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800232a:	6093      	str	r3, [r2, #8]
 800232c:	e01a      	b.n	8002364 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	f003 0320 	and.w	r3, r3, #32
 8002334:	2b00      	cmp	r3, #0
 8002336:	d008      	beq.n	800234a <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	015a      	lsls	r2, r3, #5
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	4413      	add	r3, r2
 8002340:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002344:	461a      	mov	r2, r3
 8002346:	2320      	movs	r3, #32
 8002348:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	b2db      	uxtb	r3, r3
 800234e:	4619      	mov	r1, r3
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f004 fef7 	bl	8007144 <HAL_PCD_DataOutStageCallback>
 8002356:	e005      	b.n	8002364 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	b2db      	uxtb	r3, r3
 800235c:	4619      	mov	r1, r3
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f004 fef0 	bl	8007144 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8002364:	2300      	movs	r3, #0
}
 8002366:	4618      	mov	r0, r3
 8002368:	3718      	adds	r7, #24
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}
 800236e:	bf00      	nop
 8002370:	4f54310a 	.word	0x4f54310a

08002374 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	333c      	adds	r3, #60	; 0x3c
 800238c:	3304      	adds	r3, #4
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	015a      	lsls	r2, r3, #5
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	4413      	add	r3, r2
 800239a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	4a0c      	ldr	r2, [pc, #48]	; (80023d8 <PCD_EP_OutSetupPacket_int+0x64>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d90e      	bls.n	80023c8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d009      	beq.n	80023c8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	015a      	lsls	r2, r3, #5
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	4413      	add	r3, r2
 80023bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023c0:	461a      	mov	r2, r3
 80023c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023c6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f004 fea9 	bl	8007120 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	4f54300a 	.word	0x4f54300a

080023dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80023e0:	4b0d      	ldr	r3, [pc, #52]	; (8002418 <HAL_PWREx_GetVoltageRange+0x3c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80023e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023ec:	d102      	bne.n	80023f4 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80023ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023f2:	e00b      	b.n	800240c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80023f4:	4b08      	ldr	r3, [pc, #32]	; (8002418 <HAL_PWREx_GetVoltageRange+0x3c>)
 80023f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002402:	d102      	bne.n	800240a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002404:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002408:	e000      	b.n	800240c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800240a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800240c:	4618      	mov	r0, r3
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	40007000 	.word	0x40007000

0800241c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d141      	bne.n	80024ae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800242a:	4b4b      	ldr	r3, [pc, #300]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002432:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002436:	d131      	bne.n	800249c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002438:	4b47      	ldr	r3, [pc, #284]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800243a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800243e:	4a46      	ldr	r2, [pc, #280]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002440:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002444:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002448:	4b43      	ldr	r3, [pc, #268]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002450:	4a41      	ldr	r2, [pc, #260]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002452:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002456:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002458:	4b40      	ldr	r3, [pc, #256]	; (800255c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2232      	movs	r2, #50	; 0x32
 800245e:	fb02 f303 	mul.w	r3, r2, r3
 8002462:	4a3f      	ldr	r2, [pc, #252]	; (8002560 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002464:	fba2 2303 	umull	r2, r3, r2, r3
 8002468:	0c9b      	lsrs	r3, r3, #18
 800246a:	3301      	adds	r3, #1
 800246c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800246e:	e002      	b.n	8002476 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	3b01      	subs	r3, #1
 8002474:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002476:	4b38      	ldr	r3, [pc, #224]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800247e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002482:	d102      	bne.n	800248a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d1f2      	bne.n	8002470 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800248a:	4b33      	ldr	r3, [pc, #204]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002492:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002496:	d158      	bne.n	800254a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e057      	b.n	800254c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800249c:	4b2e      	ldr	r3, [pc, #184]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800249e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024a2:	4a2d      	ldr	r2, [pc, #180]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80024a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80024ac:	e04d      	b.n	800254a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024b4:	d141      	bne.n	800253a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80024b6:	4b28      	ldr	r3, [pc, #160]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80024be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024c2:	d131      	bne.n	8002528 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024c4:	4b24      	ldr	r3, [pc, #144]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024ca:	4a23      	ldr	r2, [pc, #140]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024d0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80024d4:	4b20      	ldr	r3, [pc, #128]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80024dc:	4a1e      	ldr	r2, [pc, #120]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80024e4:	4b1d      	ldr	r3, [pc, #116]	; (800255c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2232      	movs	r2, #50	; 0x32
 80024ea:	fb02 f303 	mul.w	r3, r2, r3
 80024ee:	4a1c      	ldr	r2, [pc, #112]	; (8002560 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80024f0:	fba2 2303 	umull	r2, r3, r2, r3
 80024f4:	0c9b      	lsrs	r3, r3, #18
 80024f6:	3301      	adds	r3, #1
 80024f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80024fa:	e002      	b.n	8002502 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	3b01      	subs	r3, #1
 8002500:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002502:	4b15      	ldr	r3, [pc, #84]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800250a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800250e:	d102      	bne.n	8002516 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1f2      	bne.n	80024fc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002516:	4b10      	ldr	r3, [pc, #64]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002518:	695b      	ldr	r3, [r3, #20]
 800251a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800251e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002522:	d112      	bne.n	800254a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e011      	b.n	800254c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002528:	4b0b      	ldr	r3, [pc, #44]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800252a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800252e:	4a0a      	ldr	r2, [pc, #40]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002530:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002534:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002538:	e007      	b.n	800254a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800253a:	4b07      	ldr	r3, [pc, #28]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002542:	4a05      	ldr	r2, [pc, #20]	; (8002558 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002544:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002548:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr
 8002558:	40007000 	.word	0x40007000
 800255c:	20000000 	.word	0x20000000
 8002560:	431bde83 	.word	0x431bde83

08002564 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b088      	sub	sp, #32
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d102      	bne.n	8002578 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	f000 bc16 	b.w	8002da4 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002578:	4ba0      	ldr	r3, [pc, #640]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f003 030c 	and.w	r3, r3, #12
 8002580:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002582:	4b9e      	ldr	r3, [pc, #632]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	f003 0303 	and.w	r3, r3, #3
 800258a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0310 	and.w	r3, r3, #16
 8002594:	2b00      	cmp	r3, #0
 8002596:	f000 80e4 	beq.w	8002762 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d007      	beq.n	80025b0 <HAL_RCC_OscConfig+0x4c>
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	2b0c      	cmp	r3, #12
 80025a4:	f040 808b 	bne.w	80026be <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	f040 8087 	bne.w	80026be <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025b0:	4b92      	ldr	r3, [pc, #584]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d005      	beq.n	80025c8 <HAL_RCC_OscConfig+0x64>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d101      	bne.n	80025c8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e3ed      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a1a      	ldr	r2, [r3, #32]
 80025cc:	4b8b      	ldr	r3, [pc, #556]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d004      	beq.n	80025e2 <HAL_RCC_OscConfig+0x7e>
 80025d8:	4b88      	ldr	r3, [pc, #544]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025e0:	e005      	b.n	80025ee <HAL_RCC_OscConfig+0x8a>
 80025e2:	4b86      	ldr	r3, [pc, #536]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80025e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025e8:	091b      	lsrs	r3, r3, #4
 80025ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d223      	bcs.n	800263a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a1b      	ldr	r3, [r3, #32]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f000 fec4 	bl	8003384 <RCC_SetFlashLatencyFromMSIRange>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d001      	beq.n	8002606 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e3ce      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002606:	4b7d      	ldr	r3, [pc, #500]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a7c      	ldr	r2, [pc, #496]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 800260c:	f043 0308 	orr.w	r3, r3, #8
 8002610:	6013      	str	r3, [r2, #0]
 8002612:	4b7a      	ldr	r3, [pc, #488]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a1b      	ldr	r3, [r3, #32]
 800261e:	4977      	ldr	r1, [pc, #476]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002620:	4313      	orrs	r3, r2
 8002622:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002624:	4b75      	ldr	r3, [pc, #468]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	021b      	lsls	r3, r3, #8
 8002632:	4972      	ldr	r1, [pc, #456]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002634:	4313      	orrs	r3, r2
 8002636:	604b      	str	r3, [r1, #4]
 8002638:	e025      	b.n	8002686 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800263a:	4b70      	ldr	r3, [pc, #448]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a6f      	ldr	r2, [pc, #444]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002640:	f043 0308 	orr.w	r3, r3, #8
 8002644:	6013      	str	r3, [r2, #0]
 8002646:	4b6d      	ldr	r3, [pc, #436]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a1b      	ldr	r3, [r3, #32]
 8002652:	496a      	ldr	r1, [pc, #424]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002654:	4313      	orrs	r3, r2
 8002656:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002658:	4b68      	ldr	r3, [pc, #416]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	69db      	ldr	r3, [r3, #28]
 8002664:	021b      	lsls	r3, r3, #8
 8002666:	4965      	ldr	r1, [pc, #404]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002668:	4313      	orrs	r3, r2
 800266a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d109      	bne.n	8002686 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6a1b      	ldr	r3, [r3, #32]
 8002676:	4618      	mov	r0, r3
 8002678:	f000 fe84 	bl	8003384 <RCC_SetFlashLatencyFromMSIRange>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e38e      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002686:	f000 fcbf 	bl	8003008 <HAL_RCC_GetSysClockFreq>
 800268a:	4601      	mov	r1, r0
 800268c:	4b5b      	ldr	r3, [pc, #364]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	091b      	lsrs	r3, r3, #4
 8002692:	f003 030f 	and.w	r3, r3, #15
 8002696:	4a5a      	ldr	r2, [pc, #360]	; (8002800 <HAL_RCC_OscConfig+0x29c>)
 8002698:	5cd3      	ldrb	r3, [r2, r3]
 800269a:	f003 031f 	and.w	r3, r3, #31
 800269e:	fa21 f303 	lsr.w	r3, r1, r3
 80026a2:	4a58      	ldr	r2, [pc, #352]	; (8002804 <HAL_RCC_OscConfig+0x2a0>)
 80026a4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80026a6:	4b58      	ldr	r3, [pc, #352]	; (8002808 <HAL_RCC_OscConfig+0x2a4>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4618      	mov	r0, r3
 80026ac:	f7fd fed8 	bl	8000460 <HAL_InitTick>
 80026b0:	4603      	mov	r3, r0
 80026b2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80026b4:	7bfb      	ldrb	r3, [r7, #15]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d052      	beq.n	8002760 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80026ba:	7bfb      	ldrb	r3, [r7, #15]
 80026bc:	e372      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	699b      	ldr	r3, [r3, #24]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d032      	beq.n	800272c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80026c6:	4b4d      	ldr	r3, [pc, #308]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a4c      	ldr	r2, [pc, #304]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80026cc:	f043 0301 	orr.w	r3, r3, #1
 80026d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80026d2:	f7fd ff15 	bl	8000500 <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026d8:	e008      	b.n	80026ec <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026da:	f7fd ff11 	bl	8000500 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d901      	bls.n	80026ec <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e35b      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80026ec:	4b43      	ldr	r3, [pc, #268]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 0302 	and.w	r3, r3, #2
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d0f0      	beq.n	80026da <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026f8:	4b40      	ldr	r3, [pc, #256]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a3f      	ldr	r2, [pc, #252]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80026fe:	f043 0308 	orr.w	r3, r3, #8
 8002702:	6013      	str	r3, [r2, #0]
 8002704:	4b3d      	ldr	r3, [pc, #244]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	493a      	ldr	r1, [pc, #232]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002712:	4313      	orrs	r3, r2
 8002714:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002716:	4b39      	ldr	r3, [pc, #228]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	69db      	ldr	r3, [r3, #28]
 8002722:	021b      	lsls	r3, r3, #8
 8002724:	4935      	ldr	r1, [pc, #212]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002726:	4313      	orrs	r3, r2
 8002728:	604b      	str	r3, [r1, #4]
 800272a:	e01a      	b.n	8002762 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800272c:	4b33      	ldr	r3, [pc, #204]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a32      	ldr	r2, [pc, #200]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002732:	f023 0301 	bic.w	r3, r3, #1
 8002736:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002738:	f7fd fee2 	bl	8000500 <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002740:	f7fd fede 	bl	8000500 <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b02      	cmp	r3, #2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e328      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002752:	4b2a      	ldr	r3, [pc, #168]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1f0      	bne.n	8002740 <HAL_RCC_OscConfig+0x1dc>
 800275e:	e000      	b.n	8002762 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002760:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	2b00      	cmp	r3, #0
 800276c:	d073      	beq.n	8002856 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	2b08      	cmp	r3, #8
 8002772:	d005      	beq.n	8002780 <HAL_RCC_OscConfig+0x21c>
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	2b0c      	cmp	r3, #12
 8002778:	d10e      	bne.n	8002798 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	2b03      	cmp	r3, #3
 800277e:	d10b      	bne.n	8002798 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002780:	4b1e      	ldr	r3, [pc, #120]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002788:	2b00      	cmp	r3, #0
 800278a:	d063      	beq.n	8002854 <HAL_RCC_OscConfig+0x2f0>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d15f      	bne.n	8002854 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e305      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027a0:	d106      	bne.n	80027b0 <HAL_RCC_OscConfig+0x24c>
 80027a2:	4b16      	ldr	r3, [pc, #88]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a15      	ldr	r2, [pc, #84]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80027a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027ac:	6013      	str	r3, [r2, #0]
 80027ae:	e01d      	b.n	80027ec <HAL_RCC_OscConfig+0x288>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027b8:	d10c      	bne.n	80027d4 <HAL_RCC_OscConfig+0x270>
 80027ba:	4b10      	ldr	r3, [pc, #64]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a0f      	ldr	r2, [pc, #60]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80027c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027c4:	6013      	str	r3, [r2, #0]
 80027c6:	4b0d      	ldr	r3, [pc, #52]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a0c      	ldr	r2, [pc, #48]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80027cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027d0:	6013      	str	r3, [r2, #0]
 80027d2:	e00b      	b.n	80027ec <HAL_RCC_OscConfig+0x288>
 80027d4:	4b09      	ldr	r3, [pc, #36]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a08      	ldr	r2, [pc, #32]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80027da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027de:	6013      	str	r3, [r2, #0]
 80027e0:	4b06      	ldr	r3, [pc, #24]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a05      	ldr	r2, [pc, #20]	; (80027fc <HAL_RCC_OscConfig+0x298>)
 80027e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d01b      	beq.n	800282c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027f4:	f7fd fe84 	bl	8000500 <HAL_GetTick>
 80027f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027fa:	e010      	b.n	800281e <HAL_RCC_OscConfig+0x2ba>
 80027fc:	40021000 	.word	0x40021000
 8002800:	080077ac 	.word	0x080077ac
 8002804:	20000000 	.word	0x20000000
 8002808:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800280c:	f7fd fe78 	bl	8000500 <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b64      	cmp	r3, #100	; 0x64
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e2c2      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800281e:	4baf      	ldr	r3, [pc, #700]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d0f0      	beq.n	800280c <HAL_RCC_OscConfig+0x2a8>
 800282a:	e014      	b.n	8002856 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282c:	f7fd fe68 	bl	8000500 <HAL_GetTick>
 8002830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002832:	e008      	b.n	8002846 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002834:	f7fd fe64 	bl	8000500 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	2b64      	cmp	r3, #100	; 0x64
 8002840:	d901      	bls.n	8002846 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002842:	2303      	movs	r3, #3
 8002844:	e2ae      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002846:	4ba5      	ldr	r3, [pc, #660]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d1f0      	bne.n	8002834 <HAL_RCC_OscConfig+0x2d0>
 8002852:	e000      	b.n	8002856 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002854:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d060      	beq.n	8002924 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002862:	69bb      	ldr	r3, [r7, #24]
 8002864:	2b04      	cmp	r3, #4
 8002866:	d005      	beq.n	8002874 <HAL_RCC_OscConfig+0x310>
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	2b0c      	cmp	r3, #12
 800286c:	d119      	bne.n	80028a2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	2b02      	cmp	r3, #2
 8002872:	d116      	bne.n	80028a2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002874:	4b99      	ldr	r3, [pc, #612]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800287c:	2b00      	cmp	r3, #0
 800287e:	d005      	beq.n	800288c <HAL_RCC_OscConfig+0x328>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d101      	bne.n	800288c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e28b      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800288c:	4b93      	ldr	r3, [pc, #588]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	061b      	lsls	r3, r3, #24
 800289a:	4990      	ldr	r1, [pc, #576]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 800289c:	4313      	orrs	r3, r2
 800289e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028a0:	e040      	b.n	8002924 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d023      	beq.n	80028f2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028aa:	4b8c      	ldr	r3, [pc, #560]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a8b      	ldr	r2, [pc, #556]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 80028b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b6:	f7fd fe23 	bl	8000500 <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028bc:	e008      	b.n	80028d0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028be:	f7fd fe1f 	bl	8000500 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d901      	bls.n	80028d0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80028cc:	2303      	movs	r3, #3
 80028ce:	e269      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028d0:	4b82      	ldr	r3, [pc, #520]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d0f0      	beq.n	80028be <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028dc:	4b7f      	ldr	r3, [pc, #508]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	691b      	ldr	r3, [r3, #16]
 80028e8:	061b      	lsls	r3, r3, #24
 80028ea:	497c      	ldr	r1, [pc, #496]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 80028ec:	4313      	orrs	r3, r2
 80028ee:	604b      	str	r3, [r1, #4]
 80028f0:	e018      	b.n	8002924 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028f2:	4b7a      	ldr	r3, [pc, #488]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a79      	ldr	r2, [pc, #484]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 80028f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028fe:	f7fd fdff 	bl	8000500 <HAL_GetTick>
 8002902:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002904:	e008      	b.n	8002918 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002906:	f7fd fdfb 	bl	8000500 <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e245      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002918:	4b70      	ldr	r3, [pc, #448]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002920:	2b00      	cmp	r3, #0
 8002922:	d1f0      	bne.n	8002906 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 0308 	and.w	r3, r3, #8
 800292c:	2b00      	cmp	r3, #0
 800292e:	d03c      	beq.n	80029aa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d01c      	beq.n	8002972 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002938:	4b68      	ldr	r3, [pc, #416]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 800293a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800293e:	4a67      	ldr	r2, [pc, #412]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002948:	f7fd fdda 	bl	8000500 <HAL_GetTick>
 800294c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800294e:	e008      	b.n	8002962 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002950:	f7fd fdd6 	bl	8000500 <HAL_GetTick>
 8002954:	4602      	mov	r2, r0
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	1ad3      	subs	r3, r2, r3
 800295a:	2b02      	cmp	r3, #2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e220      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002962:	4b5e      	ldr	r3, [pc, #376]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002964:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d0ef      	beq.n	8002950 <HAL_RCC_OscConfig+0x3ec>
 8002970:	e01b      	b.n	80029aa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002972:	4b5a      	ldr	r3, [pc, #360]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002974:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002978:	4a58      	ldr	r2, [pc, #352]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 800297a:	f023 0301 	bic.w	r3, r3, #1
 800297e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002982:	f7fd fdbd 	bl	8000500 <HAL_GetTick>
 8002986:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002988:	e008      	b.n	800299c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800298a:	f7fd fdb9 	bl	8000500 <HAL_GetTick>
 800298e:	4602      	mov	r2, r0
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d901      	bls.n	800299c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e203      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800299c:	4b4f      	ldr	r3, [pc, #316]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 800299e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1ef      	bne.n	800298a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 0304 	and.w	r3, r3, #4
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	f000 80a6 	beq.w	8002b04 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029b8:	2300      	movs	r3, #0
 80029ba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80029bc:	4b47      	ldr	r3, [pc, #284]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 80029be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d10d      	bne.n	80029e4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029c8:	4b44      	ldr	r3, [pc, #272]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 80029ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029cc:	4a43      	ldr	r2, [pc, #268]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 80029ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029d2:	6593      	str	r3, [r2, #88]	; 0x58
 80029d4:	4b41      	ldr	r3, [pc, #260]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 80029d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029dc:	60bb      	str	r3, [r7, #8]
 80029de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029e0:	2301      	movs	r3, #1
 80029e2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029e4:	4b3e      	ldr	r3, [pc, #248]	; (8002ae0 <HAL_RCC_OscConfig+0x57c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d118      	bne.n	8002a22 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029f0:	4b3b      	ldr	r3, [pc, #236]	; (8002ae0 <HAL_RCC_OscConfig+0x57c>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a3a      	ldr	r2, [pc, #232]	; (8002ae0 <HAL_RCC_OscConfig+0x57c>)
 80029f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029fc:	f7fd fd80 	bl	8000500 <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a04:	f7fd fd7c 	bl	8000500 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e1c6      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a16:	4b32      	ldr	r3, [pc, #200]	; (8002ae0 <HAL_RCC_OscConfig+0x57c>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0f0      	beq.n	8002a04 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d108      	bne.n	8002a3c <HAL_RCC_OscConfig+0x4d8>
 8002a2a:	4b2c      	ldr	r3, [pc, #176]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002a2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a30:	4a2a      	ldr	r2, [pc, #168]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002a32:	f043 0301 	orr.w	r3, r3, #1
 8002a36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a3a:	e024      	b.n	8002a86 <HAL_RCC_OscConfig+0x522>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	2b05      	cmp	r3, #5
 8002a42:	d110      	bne.n	8002a66 <HAL_RCC_OscConfig+0x502>
 8002a44:	4b25      	ldr	r3, [pc, #148]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a4a:	4a24      	ldr	r2, [pc, #144]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002a4c:	f043 0304 	orr.w	r3, r3, #4
 8002a50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a54:	4b21      	ldr	r3, [pc, #132]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a5a:	4a20      	ldr	r2, [pc, #128]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002a5c:	f043 0301 	orr.w	r3, r3, #1
 8002a60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a64:	e00f      	b.n	8002a86 <HAL_RCC_OscConfig+0x522>
 8002a66:	4b1d      	ldr	r3, [pc, #116]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a6c:	4a1b      	ldr	r2, [pc, #108]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002a6e:	f023 0301 	bic.w	r3, r3, #1
 8002a72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a76:	4b19      	ldr	r3, [pc, #100]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a7c:	4a17      	ldr	r2, [pc, #92]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002a7e:	f023 0304 	bic.w	r3, r3, #4
 8002a82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d016      	beq.n	8002abc <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a8e:	f7fd fd37 	bl	8000500 <HAL_GetTick>
 8002a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a94:	e00a      	b.n	8002aac <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a96:	f7fd fd33 	bl	8000500 <HAL_GetTick>
 8002a9a:	4602      	mov	r2, r0
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	1ad3      	subs	r3, r2, r3
 8002aa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e17b      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002aac:	4b0b      	ldr	r3, [pc, #44]	; (8002adc <HAL_RCC_OscConfig+0x578>)
 8002aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d0ed      	beq.n	8002a96 <HAL_RCC_OscConfig+0x532>
 8002aba:	e01a      	b.n	8002af2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002abc:	f7fd fd20 	bl	8000500 <HAL_GetTick>
 8002ac0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ac2:	e00f      	b.n	8002ae4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ac4:	f7fd fd1c 	bl	8000500 <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d906      	bls.n	8002ae4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e164      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
 8002ada:	bf00      	nop
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ae4:	4ba8      	ldr	r3, [pc, #672]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aea:	f003 0302 	and.w	r3, r3, #2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d1e8      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002af2:	7ffb      	ldrb	r3, [r7, #31]
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d105      	bne.n	8002b04 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002af8:	4ba3      	ldr	r3, [pc, #652]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002afc:	4aa2      	ldr	r2, [pc, #648]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002afe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b02:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0320 	and.w	r3, r3, #32
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d03c      	beq.n	8002b8a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d01c      	beq.n	8002b52 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002b18:	4b9b      	ldr	r3, [pc, #620]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002b1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b1e:	4a9a      	ldr	r2, [pc, #616]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002b20:	f043 0301 	orr.w	r3, r3, #1
 8002b24:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b28:	f7fd fcea 	bl	8000500 <HAL_GetTick>
 8002b2c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b2e:	e008      	b.n	8002b42 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b30:	f7fd fce6 	bl	8000500 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e130      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b42:	4b91      	ldr	r3, [pc, #580]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002b44:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b48:	f003 0302 	and.w	r3, r3, #2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d0ef      	beq.n	8002b30 <HAL_RCC_OscConfig+0x5cc>
 8002b50:	e01b      	b.n	8002b8a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002b52:	4b8d      	ldr	r3, [pc, #564]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002b54:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b58:	4a8b      	ldr	r2, [pc, #556]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002b5a:	f023 0301 	bic.w	r3, r3, #1
 8002b5e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b62:	f7fd fccd 	bl	8000500 <HAL_GetTick>
 8002b66:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b68:	e008      	b.n	8002b7c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b6a:	f7fd fcc9 	bl	8000500 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b02      	cmp	r3, #2
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e113      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b7c:	4b82      	ldr	r3, [pc, #520]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002b7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1ef      	bne.n	8002b6a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f000 8107 	beq.w	8002da2 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b98:	2b02      	cmp	r3, #2
 8002b9a:	f040 80cb 	bne.w	8002d34 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b9e:	4b7a      	ldr	r3, [pc, #488]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	f003 0203 	and.w	r2, r3, #3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d12c      	bne.n	8002c0c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d123      	bne.n	8002c0c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bce:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bd0:	429a      	cmp	r2, r3
 8002bd2:	d11b      	bne.n	8002c0c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bde:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d113      	bne.n	8002c0c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bee:	085b      	lsrs	r3, r3, #1
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d109      	bne.n	8002c0c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c02:	085b      	lsrs	r3, r3, #1
 8002c04:	3b01      	subs	r3, #1
 8002c06:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d06d      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	2b0c      	cmp	r3, #12
 8002c10:	d068      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002c12:	4b5d      	ldr	r3, [pc, #372]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d105      	bne.n	8002c2a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002c1e:	4b5a      	ldr	r3, [pc, #360]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e0ba      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002c2e:	4b56      	ldr	r3, [pc, #344]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a55      	ldr	r2, [pc, #340]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002c34:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c38:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c3a:	f7fd fc61 	bl	8000500 <HAL_GetTick>
 8002c3e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c40:	e008      	b.n	8002c54 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c42:	f7fd fc5d 	bl	8000500 <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d901      	bls.n	8002c54 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e0a7      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c54:	4b4c      	ldr	r3, [pc, #304]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d1f0      	bne.n	8002c42 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c60:	4b49      	ldr	r3, [pc, #292]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002c62:	68da      	ldr	r2, [r3, #12]
 8002c64:	4b49      	ldr	r3, [pc, #292]	; (8002d8c <HAL_RCC_OscConfig+0x828>)
 8002c66:	4013      	ands	r3, r2
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c70:	3a01      	subs	r2, #1
 8002c72:	0112      	lsls	r2, r2, #4
 8002c74:	4311      	orrs	r1, r2
 8002c76:	687a      	ldr	r2, [r7, #4]
 8002c78:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c7a:	0212      	lsls	r2, r2, #8
 8002c7c:	4311      	orrs	r1, r2
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002c82:	0852      	lsrs	r2, r2, #1
 8002c84:	3a01      	subs	r2, #1
 8002c86:	0552      	lsls	r2, r2, #21
 8002c88:	4311      	orrs	r1, r2
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c8e:	0852      	lsrs	r2, r2, #1
 8002c90:	3a01      	subs	r2, #1
 8002c92:	0652      	lsls	r2, r2, #25
 8002c94:	4311      	orrs	r1, r2
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c9a:	06d2      	lsls	r2, r2, #27
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	493a      	ldr	r1, [pc, #232]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002ca4:	4b38      	ldr	r3, [pc, #224]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a37      	ldr	r2, [pc, #220]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002caa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cb0:	4b35      	ldr	r3, [pc, #212]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	4a34      	ldr	r2, [pc, #208]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002cb6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002cbc:	f7fd fc20 	bl	8000500 <HAL_GetTick>
 8002cc0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cc2:	e008      	b.n	8002cd6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc4:	f7fd fc1c 	bl	8000500 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e066      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cd6:	4b2c      	ldr	r3, [pc, #176]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0f0      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ce2:	e05e      	b.n	8002da2 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e05d      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ce8:	4b27      	ldr	r3, [pc, #156]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d156      	bne.n	8002da2 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002cf4:	4b24      	ldr	r3, [pc, #144]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a23      	ldr	r2, [pc, #140]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002cfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cfe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d00:	4b21      	ldr	r3, [pc, #132]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	4a20      	ldr	r2, [pc, #128]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002d06:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d0a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d0c:	f7fd fbf8 	bl	8000500 <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d12:	e008      	b.n	8002d26 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d14:	f7fd fbf4 	bl	8000500 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e03e      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d26:	4b18      	ldr	r3, [pc, #96]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0f0      	beq.n	8002d14 <HAL_RCC_OscConfig+0x7b0>
 8002d32:	e036      	b.n	8002da2 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d34:	69bb      	ldr	r3, [r7, #24]
 8002d36:	2b0c      	cmp	r3, #12
 8002d38:	d031      	beq.n	8002d9e <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d3a:	4b13      	ldr	r3, [pc, #76]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a12      	ldr	r2, [pc, #72]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002d40:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d44:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002d46:	4b10      	ldr	r3, [pc, #64]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d105      	bne.n	8002d5e <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002d52:	4b0d      	ldr	r3, [pc, #52]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002d54:	68db      	ldr	r3, [r3, #12]
 8002d56:	4a0c      	ldr	r2, [pc, #48]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002d58:	f023 0303 	bic.w	r3, r3, #3
 8002d5c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d5e:	4b0a      	ldr	r3, [pc, #40]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	4a09      	ldr	r2, [pc, #36]	; (8002d88 <HAL_RCC_OscConfig+0x824>)
 8002d64:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002d68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d6c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d6e:	f7fd fbc7 	bl	8000500 <HAL_GetTick>
 8002d72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d74:	e00c      	b.n	8002d90 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d76:	f7fd fbc3 	bl	8000500 <HAL_GetTick>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	d905      	bls.n	8002d90 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8002d84:	2303      	movs	r3, #3
 8002d86:	e00d      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d90:	4b06      	ldr	r3, [pc, #24]	; (8002dac <HAL_RCC_OscConfig+0x848>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d1ec      	bne.n	8002d76 <HAL_RCC_OscConfig+0x812>
 8002d9c:	e001      	b.n	8002da2 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e000      	b.n	8002da4 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 8002da2:	2300      	movs	r3, #0
}
 8002da4:	4618      	mov	r0, r3
 8002da6:	3720      	adds	r7, #32
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	40021000 	.word	0x40021000

08002db0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b086      	sub	sp, #24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d101      	bne.n	8002dc8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e10f      	b.n	8002fe8 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dc8:	4b89      	ldr	r3, [pc, #548]	; (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 030f 	and.w	r3, r3, #15
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d910      	bls.n	8002df8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dd6:	4b86      	ldr	r3, [pc, #536]	; (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f023 020f 	bic.w	r2, r3, #15
 8002dde:	4984      	ldr	r1, [pc, #528]	; (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002de6:	4b82      	ldr	r3, [pc, #520]	; (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 030f 	and.w	r3, r3, #15
 8002dee:	683a      	ldr	r2, [r7, #0]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d001      	beq.n	8002df8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e0f7      	b.n	8002fe8 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	f000 8089 	beq.w	8002f18 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	2b03      	cmp	r3, #3
 8002e0c:	d133      	bne.n	8002e76 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e0e:	4b79      	ldr	r3, [pc, #484]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e0e4      	b.n	8002fe8 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002e1e:	f000 fb0b 	bl	8003438 <RCC_GetSysClockFreqFromPLLSource>
 8002e22:	4602      	mov	r2, r0
 8002e24:	4b74      	ldr	r3, [pc, #464]	; (8002ff8 <HAL_RCC_ClockConfig+0x248>)
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d955      	bls.n	8002ed6 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002e2a:	4b72      	ldr	r3, [pc, #456]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d10a      	bne.n	8002e4c <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002e36:	4b6f      	ldr	r3, [pc, #444]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e3e:	4a6d      	ldr	r2, [pc, #436]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e44:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002e46:	2380      	movs	r3, #128	; 0x80
 8002e48:	617b      	str	r3, [r7, #20]
 8002e4a:	e044      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0302 	and.w	r3, r3, #2
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d03e      	beq.n	8002ed6 <HAL_RCC_ClockConfig+0x126>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d13a      	bne.n	8002ed6 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002e60:	4b64      	ldr	r3, [pc, #400]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e68:	4a62      	ldr	r2, [pc, #392]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e6e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002e70:	2380      	movs	r3, #128	; 0x80
 8002e72:	617b      	str	r3, [r7, #20]
 8002e74:	e02f      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d107      	bne.n	8002e8e <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e7e:	4b5d      	ldr	r3, [pc, #372]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d115      	bne.n	8002eb6 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e0ac      	b.n	8002fe8 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d107      	bne.n	8002ea6 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e96:	4b57      	ldr	r3, [pc, #348]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f003 0302 	and.w	r3, r3, #2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d109      	bne.n	8002eb6 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e0a0      	b.n	8002fe8 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ea6:	4b53      	ldr	r3, [pc, #332]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d101      	bne.n	8002eb6 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e098      	b.n	8002fe8 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002eb6:	f000 f8a7 	bl	8003008 <HAL_RCC_GetSysClockFreq>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	4b4e      	ldr	r3, [pc, #312]	; (8002ff8 <HAL_RCC_ClockConfig+0x248>)
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d909      	bls.n	8002ed6 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ec2:	4b4c      	ldr	r3, [pc, #304]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002eca:	4a4a      	ldr	r2, [pc, #296]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002ecc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ed0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002ed2:	2380      	movs	r3, #128	; 0x80
 8002ed4:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ed6:	4b47      	ldr	r3, [pc, #284]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f023 0203 	bic.w	r2, r3, #3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	4944      	ldr	r1, [pc, #272]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ee8:	f7fd fb0a 	bl	8000500 <HAL_GetTick>
 8002eec:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eee:	e00a      	b.n	8002f06 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ef0:	f7fd fb06 	bl	8000500 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e070      	b.n	8002fe8 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f06:	4b3b      	ldr	r3, [pc, #236]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f003 020c 	and.w	r2, r3, #12
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d1eb      	bne.n	8002ef0 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0302 	and.w	r3, r3, #2
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d009      	beq.n	8002f38 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f24:	4b33      	ldr	r3, [pc, #204]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	4930      	ldr	r1, [pc, #192]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	608b      	str	r3, [r1, #8]
 8002f36:	e008      	b.n	8002f4a <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	2b80      	cmp	r3, #128	; 0x80
 8002f3c:	d105      	bne.n	8002f4a <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002f3e:	4b2d      	ldr	r3, [pc, #180]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	4a2c      	ldr	r2, [pc, #176]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f48:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f4a:	4b29      	ldr	r3, [pc, #164]	; (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 030f 	and.w	r3, r3, #15
 8002f52:	683a      	ldr	r2, [r7, #0]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d210      	bcs.n	8002f7a <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f58:	4b25      	ldr	r3, [pc, #148]	; (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f023 020f 	bic.w	r2, r3, #15
 8002f60:	4923      	ldr	r1, [pc, #140]	; (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f68:	4b21      	ldr	r3, [pc, #132]	; (8002ff0 <HAL_RCC_ClockConfig+0x240>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 030f 	and.w	r3, r3, #15
 8002f70:	683a      	ldr	r2, [r7, #0]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d001      	beq.n	8002f7a <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e036      	b.n	8002fe8 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0304 	and.w	r3, r3, #4
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d008      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f86:	4b1b      	ldr	r3, [pc, #108]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	4918      	ldr	r1, [pc, #96]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002f94:	4313      	orrs	r3, r2
 8002f96:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0308 	and.w	r3, r3, #8
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d009      	beq.n	8002fb8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fa4:	4b13      	ldr	r3, [pc, #76]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	691b      	ldr	r3, [r3, #16]
 8002fb0:	00db      	lsls	r3, r3, #3
 8002fb2:	4910      	ldr	r1, [pc, #64]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002fb8:	f000 f826 	bl	8003008 <HAL_RCC_GetSysClockFreq>
 8002fbc:	4601      	mov	r1, r0
 8002fbe:	4b0d      	ldr	r3, [pc, #52]	; (8002ff4 <HAL_RCC_ClockConfig+0x244>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	091b      	lsrs	r3, r3, #4
 8002fc4:	f003 030f 	and.w	r3, r3, #15
 8002fc8:	4a0c      	ldr	r2, [pc, #48]	; (8002ffc <HAL_RCC_ClockConfig+0x24c>)
 8002fca:	5cd3      	ldrb	r3, [r2, r3]
 8002fcc:	f003 031f 	and.w	r3, r3, #31
 8002fd0:	fa21 f303 	lsr.w	r3, r1, r3
 8002fd4:	4a0a      	ldr	r2, [pc, #40]	; (8003000 <HAL_RCC_ClockConfig+0x250>)
 8002fd6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002fd8:	4b0a      	ldr	r3, [pc, #40]	; (8003004 <HAL_RCC_ClockConfig+0x254>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7fd fa3f 	bl	8000460 <HAL_InitTick>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	73fb      	strb	r3, [r7, #15]

  return status;
 8002fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3718      	adds	r7, #24
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	40022000 	.word	0x40022000
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	04c4b400 	.word	0x04c4b400
 8002ffc:	080077ac 	.word	0x080077ac
 8003000:	20000000 	.word	0x20000000
 8003004:	20000004 	.word	0x20000004

08003008 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003008:	b480      	push	{r7}
 800300a:	b089      	sub	sp, #36	; 0x24
 800300c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800300e:	2300      	movs	r3, #0
 8003010:	61fb      	str	r3, [r7, #28]
 8003012:	2300      	movs	r3, #0
 8003014:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003016:	4b3d      	ldr	r3, [pc, #244]	; (800310c <HAL_RCC_GetSysClockFreq+0x104>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f003 030c 	and.w	r3, r3, #12
 800301e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003020:	4b3a      	ldr	r3, [pc, #232]	; (800310c <HAL_RCC_GetSysClockFreq+0x104>)
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	f003 0303 	and.w	r3, r3, #3
 8003028:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d005      	beq.n	800303c <HAL_RCC_GetSysClockFreq+0x34>
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	2b0c      	cmp	r3, #12
 8003034:	d121      	bne.n	800307a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d11e      	bne.n	800307a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800303c:	4b33      	ldr	r3, [pc, #204]	; (800310c <HAL_RCC_GetSysClockFreq+0x104>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0308 	and.w	r3, r3, #8
 8003044:	2b00      	cmp	r3, #0
 8003046:	d107      	bne.n	8003058 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003048:	4b30      	ldr	r3, [pc, #192]	; (800310c <HAL_RCC_GetSysClockFreq+0x104>)
 800304a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800304e:	0a1b      	lsrs	r3, r3, #8
 8003050:	f003 030f 	and.w	r3, r3, #15
 8003054:	61fb      	str	r3, [r7, #28]
 8003056:	e005      	b.n	8003064 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003058:	4b2c      	ldr	r3, [pc, #176]	; (800310c <HAL_RCC_GetSysClockFreq+0x104>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	091b      	lsrs	r3, r3, #4
 800305e:	f003 030f 	and.w	r3, r3, #15
 8003062:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003064:	4a2a      	ldr	r2, [pc, #168]	; (8003110 <HAL_RCC_GetSysClockFreq+0x108>)
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800306c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d10d      	bne.n	8003090 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003078:	e00a      	b.n	8003090 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	2b04      	cmp	r3, #4
 800307e:	d102      	bne.n	8003086 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003080:	4b24      	ldr	r3, [pc, #144]	; (8003114 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003082:	61bb      	str	r3, [r7, #24]
 8003084:	e004      	b.n	8003090 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	2b08      	cmp	r3, #8
 800308a:	d101      	bne.n	8003090 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800308c:	4b22      	ldr	r3, [pc, #136]	; (8003118 <HAL_RCC_GetSysClockFreq+0x110>)
 800308e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	2b0c      	cmp	r3, #12
 8003094:	d133      	bne.n	80030fe <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003096:	4b1d      	ldr	r3, [pc, #116]	; (800310c <HAL_RCC_GetSysClockFreq+0x104>)
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	f003 0303 	and.w	r3, r3, #3
 800309e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d002      	beq.n	80030ac <HAL_RCC_GetSysClockFreq+0xa4>
 80030a6:	2b03      	cmp	r3, #3
 80030a8:	d003      	beq.n	80030b2 <HAL_RCC_GetSysClockFreq+0xaa>
 80030aa:	e005      	b.n	80030b8 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80030ac:	4b19      	ldr	r3, [pc, #100]	; (8003114 <HAL_RCC_GetSysClockFreq+0x10c>)
 80030ae:	617b      	str	r3, [r7, #20]
      break;
 80030b0:	e005      	b.n	80030be <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80030b2:	4b19      	ldr	r3, [pc, #100]	; (8003118 <HAL_RCC_GetSysClockFreq+0x110>)
 80030b4:	617b      	str	r3, [r7, #20]
      break;
 80030b6:	e002      	b.n	80030be <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80030b8:	69fb      	ldr	r3, [r7, #28]
 80030ba:	617b      	str	r3, [r7, #20]
      break;
 80030bc:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030be:	4b13      	ldr	r3, [pc, #76]	; (800310c <HAL_RCC_GetSysClockFreq+0x104>)
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	091b      	lsrs	r3, r3, #4
 80030c4:	f003 030f 	and.w	r3, r3, #15
 80030c8:	3301      	adds	r3, #1
 80030ca:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80030cc:	4b0f      	ldr	r3, [pc, #60]	; (800310c <HAL_RCC_GetSysClockFreq+0x104>)
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	0a1b      	lsrs	r3, r3, #8
 80030d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030d6:	697a      	ldr	r2, [r7, #20]
 80030d8:	fb02 f203 	mul.w	r2, r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	fbb2 f3f3 	udiv	r3, r2, r3
 80030e2:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80030e4:	4b09      	ldr	r3, [pc, #36]	; (800310c <HAL_RCC_GetSysClockFreq+0x104>)
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	0e5b      	lsrs	r3, r3, #25
 80030ea:	f003 0303 	and.w	r3, r3, #3
 80030ee:	3301      	adds	r3, #1
 80030f0:	005b      	lsls	r3, r3, #1
 80030f2:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80030f4:	697a      	ldr	r2, [r7, #20]
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030fc:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80030fe:	69bb      	ldr	r3, [r7, #24]
}
 8003100:	4618      	mov	r0, r3
 8003102:	3724      	adds	r7, #36	; 0x24
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr
 800310c:	40021000 	.word	0x40021000
 8003110:	080077c4 	.word	0x080077c4
 8003114:	00f42400 	.word	0x00f42400
 8003118:	007a1200 	.word	0x007a1200

0800311c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003120:	4b03      	ldr	r3, [pc, #12]	; (8003130 <HAL_RCC_GetHCLKFreq+0x14>)
 8003122:	681b      	ldr	r3, [r3, #0]
}
 8003124:	4618      	mov	r0, r3
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	20000000 	.word	0x20000000

08003134 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003138:	f7ff fff0 	bl	800311c <HAL_RCC_GetHCLKFreq>
 800313c:	4601      	mov	r1, r0
 800313e:	4b06      	ldr	r3, [pc, #24]	; (8003158 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	0a1b      	lsrs	r3, r3, #8
 8003144:	f003 0307 	and.w	r3, r3, #7
 8003148:	4a04      	ldr	r2, [pc, #16]	; (800315c <HAL_RCC_GetPCLK1Freq+0x28>)
 800314a:	5cd3      	ldrb	r3, [r2, r3]
 800314c:	f003 031f 	and.w	r3, r3, #31
 8003150:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003154:	4618      	mov	r0, r3
 8003156:	bd80      	pop	{r7, pc}
 8003158:	40021000 	.word	0x40021000
 800315c:	080077bc 	.word	0x080077bc

08003160 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003164:	f7ff ffda 	bl	800311c <HAL_RCC_GetHCLKFreq>
 8003168:	4601      	mov	r1, r0
 800316a:	4b06      	ldr	r3, [pc, #24]	; (8003184 <HAL_RCC_GetPCLK2Freq+0x24>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	0adb      	lsrs	r3, r3, #11
 8003170:	f003 0307 	and.w	r3, r3, #7
 8003174:	4a04      	ldr	r2, [pc, #16]	; (8003188 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003176:	5cd3      	ldrb	r3, [r2, r3]
 8003178:	f003 031f 	and.w	r3, r3, #31
 800317c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003180:	4618      	mov	r0, r3
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40021000 	.word	0x40021000
 8003188:	080077bc 	.word	0x080077bc

0800318c <HAL_RCC_GetOscConfig>:
  * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that
  *         will be configured.
  * @retval None
  */
void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != (void *)NULL);

  /* Set all possible values for the Oscillator type parameter ---------------*/
#if defined(RCC_HSI48_SUPPORT)
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	223f      	movs	r2, #63	; 0x3f
 8003198:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \
                                      RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
#endif /* RCC_HSI48_SUPPORT */

  /* Get the HSE configuration -----------------------------------------------*/
  if(READ_BIT(RCC->CR, RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 800319a:	4b60      	ldr	r3, [pc, #384]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031a2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80031a6:	d104      	bne.n	80031b2 <HAL_RCC_GetOscConfig+0x26>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 80031ae:	605a      	str	r2, [r3, #4]
 80031b0:	e00e      	b.n	80031d0 <HAL_RCC_GetOscConfig+0x44>
  }
  else if(READ_BIT(RCC->CR, RCC_CR_HSEON) == RCC_CR_HSEON)
 80031b2:	4b5a      	ldr	r3, [pc, #360]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031be:	d104      	bne.n	80031ca <HAL_RCC_GetOscConfig+0x3e>
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80031c6:	605a      	str	r2, [r3, #4]
 80031c8:	e002      	b.n	80031d0 <HAL_RCC_GetOscConfig+0x44>
  }
  else
  {
    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2200      	movs	r2, #0
 80031ce:	605a      	str	r2, [r3, #4]
  }

   /* Get the MSI configuration -----------------------------------------------*/
  if(READ_BIT(RCC->CR, RCC_CR_MSION) == RCC_CR_MSION)
 80031d0:	4b52      	ldr	r3, [pc, #328]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0301 	and.w	r3, r3, #1
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d103      	bne.n	80031e4 <HAL_RCC_GetOscConfig+0x58>
  {
    RCC_OscInitStruct->MSIState = RCC_MSI_ON;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	619a      	str	r2, [r3, #24]
 80031e2:	e002      	b.n	80031ea <HAL_RCC_GetOscConfig+0x5e>
  }
  else
  {
    RCC_OscInitStruct->MSIState = RCC_MSI_OFF;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	619a      	str	r2, [r3, #24]
  }

  RCC_OscInitStruct->MSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos;
 80031ea:	4b4c      	ldr	r3, [pc, #304]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	0a1b      	lsrs	r3, r3, #8
 80031f0:	b2da      	uxtb	r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct->MSIClockRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80031f6:	4b49      	ldr	r3, [pc, #292]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	621a      	str	r2, [r3, #32]

  /* Get the HSI configuration -----------------------------------------------*/
  if(READ_BIT(RCC->CR, RCC_CR_HSION) == RCC_CR_HSION)
 8003202:	4b46      	ldr	r3, [pc, #280]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800320a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800320e:	d104      	bne.n	800321a <HAL_RCC_GetOscConfig+0x8e>
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003216:	60da      	str	r2, [r3, #12]
 8003218:	e002      	b.n	8003220 <HAL_RCC_GetOscConfig+0x94>
  }
  else
  {
    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2200      	movs	r2, #0
 800321e:	60da      	str	r2, [r3, #12]
  }

  RCC_OscInitStruct->HSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos;
 8003220:	4b3e      	ldr	r3, [pc, #248]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	0e1b      	lsrs	r3, r3, #24
 8003226:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	611a      	str	r2, [r3, #16]

  /* Get the LSE configuration -----------------------------------------------*/
  if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 800322e:	4b3b      	ldr	r3, [pc, #236]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 8003230:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003234:	f003 0304 	and.w	r3, r3, #4
 8003238:	2b04      	cmp	r3, #4
 800323a:	d103      	bne.n	8003244 <HAL_RCC_GetOscConfig+0xb8>
      RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS_RTC_ONLY;
    }
    else
#endif /* RCC_BDCR_LSESYSDIS */
    {
      RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2205      	movs	r2, #5
 8003240:	609a      	str	r2, [r3, #8]
 8003242:	e00d      	b.n	8003260 <HAL_RCC_GetOscConfig+0xd4>
    }
  }
  else if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
 8003244:	4b35      	ldr	r3, [pc, #212]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 8003246:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b01      	cmp	r3, #1
 8003250:	d103      	bne.n	800325a <HAL_RCC_GetOscConfig+0xce>
      RCC_OscInitStruct->LSEState = RCC_LSE_ON_RTC_ONLY;
    }
    else
#endif /* RCC_BDCR_LSESYSDIS */
    {
      RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2201      	movs	r2, #1
 8003256:	609a      	str	r2, [r3, #8]
 8003258:	e002      	b.n	8003260 <HAL_RCC_GetOscConfig+0xd4>
    }
  }
  else
  {
    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	609a      	str	r2, [r3, #8]
  }

  /* Get the LSI configuration -----------------------------------------------*/
  if(READ_BIT(RCC->CSR, RCC_CSR_LSION) == RCC_CSR_LSION)
 8003260:	4b2e      	ldr	r3, [pc, #184]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 8003262:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	2b01      	cmp	r3, #1
 800326c:	d103      	bne.n	8003276 <HAL_RCC_GetOscConfig+0xea>
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2201      	movs	r2, #1
 8003272:	615a      	str	r2, [r3, #20]
 8003274:	e002      	b.n	800327c <HAL_RCC_GetOscConfig+0xf0>
  }
  else
  {
    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	2200      	movs	r2, #0
 800327a:	615a      	str	r2, [r3, #20]
  }
#endif /* RCC_CSR_LSIPREDIV */

#if defined(RCC_HSI48_SUPPORT)
  /* Get the HSI48 configuration ---------------------------------------------*/
  if(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON) == RCC_CRRCR_HSI48ON)
 800327c:	4b27      	ldr	r3, [pc, #156]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 800327e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	2b01      	cmp	r3, #1
 8003288:	d103      	bne.n	8003292 <HAL_RCC_GetOscConfig+0x106>
  {
    RCC_OscInitStruct->HSI48State = RCC_HSI48_ON;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	625a      	str	r2, [r3, #36]	; 0x24
 8003290:	e002      	b.n	8003298 <HAL_RCC_GetOscConfig+0x10c>
  }
  else
  {
    RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	625a      	str	r2, [r3, #36]	; 0x24
#else
  RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;
#endif /* RCC_HSI48_SUPPORT */

  /* Get the PLL configuration -----------------------------------------------*/
  if(READ_BIT(RCC->CR, RCC_CR_PLLON) == RCC_CR_PLLON)
 8003298:	4b20      	ldr	r3, [pc, #128]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032a4:	d103      	bne.n	80032ae <HAL_RCC_GetOscConfig+0x122>
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2202      	movs	r2, #2
 80032aa:	629a      	str	r2, [r3, #40]	; 0x28
 80032ac:	e002      	b.n	80032b4 <HAL_RCC_GetOscConfig+0x128>
  }
  else
  {
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	629a      	str	r2, [r3, #40]	; 0x28
  }
  RCC_OscInitStruct->PLL.PLLSource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80032b4:	4b19      	ldr	r3, [pc, #100]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	f003 0203 	and.w	r2, r3, #3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct->PLL.PLLM = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;
 80032c0:	4b16      	ldr	r3, [pc, #88]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	091b      	lsrs	r3, r3, #4
 80032c6:	f003 030f 	and.w	r3, r3, #15
 80032ca:	1c5a      	adds	r2, r3, #1
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct->PLL.PLLN = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80032d0:	4b12      	ldr	r3, [pc, #72]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	0a1b      	lsrs	r3, r3, #8
 80032d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct->PLL.PLLQ = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 80032de:	4b0f      	ldr	r3, [pc, #60]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	0d5b      	lsrs	r3, r3, #21
 80032e4:	f003 0303 	and.w	r3, r3, #3
 80032e8:	3301      	adds	r3, #1
 80032ea:	005a      	lsls	r2, r3, #1
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	63da      	str	r2, [r3, #60]	; 0x3c
  RCC_OscInitStruct->PLL.PLLR = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) << 1U);
 80032f0:	4b0a      	ldr	r3, [pc, #40]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	0e5b      	lsrs	r3, r3, #25
 80032f6:	f003 0303 	and.w	r3, r3, #3
 80032fa:	3301      	adds	r3, #1
 80032fc:	005a      	lsls	r2, r3, #1
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	641a      	str	r2, [r3, #64]	; 0x40
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
  RCC_OscInitStruct->PLL.PLLP = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8003302:	4b06      	ldr	r3, [pc, #24]	; (800331c <HAL_RCC_GetOscConfig+0x190>)
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	0edb      	lsrs	r3, r3, #27
 8003308:	f003 021f 	and.w	r2, r3, #31
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	639a      	str	r2, [r3, #56]	; 0x38
  {
    RCC_OscInitStruct->PLL.PLLP = RCC_PLLP_DIV7;
  }
#endif /* RCC_PLLP_DIV_2_31_SUPPORT */
#endif /* RCC_PLLP_SUPPORT */
}
 8003310:	bf00      	nop
 8003312:	370c      	adds	r7, #12
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr
 800331c:	40021000 	.word	0x40021000

08003320 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003320:	b480      	push	{r7}
 8003322:	b083      	sub	sp, #12
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	220f      	movs	r2, #15
 800332e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003330:	4b12      	ldr	r3, [pc, #72]	; (800337c <HAL_RCC_GetClockConfig+0x5c>)
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	f003 0203 	and.w	r2, r3, #3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800333c:	4b0f      	ldr	r3, [pc, #60]	; (800337c <HAL_RCC_GetClockConfig+0x5c>)
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003348:	4b0c      	ldr	r3, [pc, #48]	; (800337c <HAL_RCC_GetClockConfig+0x5c>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003354:	4b09      	ldr	r3, [pc, #36]	; (800337c <HAL_RCC_GetClockConfig+0x5c>)
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	08db      	lsrs	r3, r3, #3
 800335a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003362:	4b07      	ldr	r3, [pc, #28]	; (8003380 <HAL_RCC_GetClockConfig+0x60>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 020f 	and.w	r2, r3, #15
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	601a      	str	r2, [r3, #0]
}
 800336e:	bf00      	nop
 8003370:	370c      	adds	r7, #12
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	40021000 	.word	0x40021000
 8003380:	40022000 	.word	0x40022000

08003384 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800338c:	2300      	movs	r3, #0
 800338e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003390:	4b27      	ldr	r3, [pc, #156]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003394:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d003      	beq.n	80033a4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800339c:	f7ff f81e 	bl	80023dc <HAL_PWREx_GetVoltageRange>
 80033a0:	6178      	str	r0, [r7, #20]
 80033a2:	e014      	b.n	80033ce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80033a4:	4b22      	ldr	r3, [pc, #136]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80033a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a8:	4a21      	ldr	r2, [pc, #132]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80033aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ae:	6593      	str	r3, [r2, #88]	; 0x58
 80033b0:	4b1f      	ldr	r3, [pc, #124]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80033b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033b8:	60fb      	str	r3, [r7, #12]
 80033ba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80033bc:	f7ff f80e 	bl	80023dc <HAL_PWREx_GetVoltageRange>
 80033c0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80033c2:	4b1b      	ldr	r3, [pc, #108]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80033c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c6:	4a1a      	ldr	r2, [pc, #104]	; (8003430 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80033c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033cc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033d4:	d10b      	bne.n	80033ee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2b80      	cmp	r3, #128	; 0x80
 80033da:	d913      	bls.n	8003404 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2ba0      	cmp	r3, #160	; 0xa0
 80033e0:	d902      	bls.n	80033e8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033e2:	2302      	movs	r3, #2
 80033e4:	613b      	str	r3, [r7, #16]
 80033e6:	e00d      	b.n	8003404 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033e8:	2301      	movs	r3, #1
 80033ea:	613b      	str	r3, [r7, #16]
 80033ec:	e00a      	b.n	8003404 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2b7f      	cmp	r3, #127	; 0x7f
 80033f2:	d902      	bls.n	80033fa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80033f4:	2302      	movs	r3, #2
 80033f6:	613b      	str	r3, [r7, #16]
 80033f8:	e004      	b.n	8003404 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2b70      	cmp	r3, #112	; 0x70
 80033fe:	d101      	bne.n	8003404 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003400:	2301      	movs	r3, #1
 8003402:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003404:	4b0b      	ldr	r3, [pc, #44]	; (8003434 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f023 020f 	bic.w	r2, r3, #15
 800340c:	4909      	ldr	r1, [pc, #36]	; (8003434 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	4313      	orrs	r3, r2
 8003412:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003414:	4b07      	ldr	r3, [pc, #28]	; (8003434 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 030f 	and.w	r3, r3, #15
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	429a      	cmp	r2, r3
 8003420:	d001      	beq.n	8003426 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e000      	b.n	8003428 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003426:	2300      	movs	r3, #0
}
 8003428:	4618      	mov	r0, r3
 800342a:	3718      	adds	r7, #24
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	40021000 	.word	0x40021000
 8003434:	40022000 	.word	0x40022000

08003438 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003438:	b480      	push	{r7}
 800343a:	b087      	sub	sp, #28
 800343c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800343e:	2300      	movs	r3, #0
 8003440:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8003442:	4b2d      	ldr	r3, [pc, #180]	; (80034f8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	f003 0303 	and.w	r3, r3, #3
 800344a:	2b01      	cmp	r3, #1
 800344c:	d118      	bne.n	8003480 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800344e:	4b2a      	ldr	r3, [pc, #168]	; (80034f8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0308 	and.w	r3, r3, #8
 8003456:	2b00      	cmp	r3, #0
 8003458:	d107      	bne.n	800346a <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800345a:	4b27      	ldr	r3, [pc, #156]	; (80034f8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800345c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003460:	0a1b      	lsrs	r3, r3, #8
 8003462:	f003 030f 	and.w	r3, r3, #15
 8003466:	617b      	str	r3, [r7, #20]
 8003468:	e005      	b.n	8003476 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800346a:	4b23      	ldr	r3, [pc, #140]	; (80034f8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	091b      	lsrs	r3, r3, #4
 8003470:	f003 030f 	and.w	r3, r3, #15
 8003474:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003476:	4a21      	ldr	r2, [pc, #132]	; (80034fc <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800347e:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003480:	4b1d      	ldr	r3, [pc, #116]	; (80034f8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	f003 0303 	and.w	r3, r3, #3
 8003488:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2b02      	cmp	r3, #2
 800348e:	d002      	beq.n	8003496 <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8003490:	2b03      	cmp	r3, #3
 8003492:	d003      	beq.n	800349c <RCC_GetSysClockFreqFromPLLSource+0x64>
 8003494:	e005      	b.n	80034a2 <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003496:	4b1a      	ldr	r3, [pc, #104]	; (8003500 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003498:	613b      	str	r3, [r7, #16]
    break;
 800349a:	e005      	b.n	80034a8 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800349c:	4b19      	ldr	r3, [pc, #100]	; (8003504 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800349e:	613b      	str	r3, [r7, #16]
    break;
 80034a0:	e002      	b.n	80034a8 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	613b      	str	r3, [r7, #16]
    break;
 80034a6:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034a8:	4b13      	ldr	r3, [pc, #76]	; (80034f8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	091b      	lsrs	r3, r3, #4
 80034ae:	f003 030f 	and.w	r3, r3, #15
 80034b2:	3301      	adds	r3, #1
 80034b4:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80034b6:	4b10      	ldr	r3, [pc, #64]	; (80034f8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80034b8:	68db      	ldr	r3, [r3, #12]
 80034ba:	0a1b      	lsrs	r3, r3, #8
 80034bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	fb02 f203 	mul.w	r2, r2, r3
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034cc:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80034ce:	4b0a      	ldr	r3, [pc, #40]	; (80034f8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	0e5b      	lsrs	r3, r3, #25
 80034d4:	f003 0303 	and.w	r3, r3, #3
 80034d8:	3301      	adds	r3, #1
 80034da:	005b      	lsls	r3, r3, #1
 80034dc:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80034de:	693a      	ldr	r2, [r7, #16]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e6:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80034e8:	683b      	ldr	r3, [r7, #0]
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	371c      	adds	r7, #28
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	40021000 	.word	0x40021000
 80034fc:	080077c4 	.word	0x080077c4
 8003500:	00f42400 	.word	0x00f42400
 8003504:	007a1200 	.word	0x007a1200

08003508 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003510:	2300      	movs	r3, #0
 8003512:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003514:	2300      	movs	r3, #0
 8003516:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003520:	2b00      	cmp	r3, #0
 8003522:	d03d      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003528:	2b40      	cmp	r3, #64	; 0x40
 800352a:	d00b      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800352c:	2b40      	cmp	r3, #64	; 0x40
 800352e:	d804      	bhi.n	800353a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00e      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8003534:	2b20      	cmp	r3, #32
 8003536:	d015      	beq.n	8003564 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003538:	e01d      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800353a:	2b60      	cmp	r3, #96	; 0x60
 800353c:	d01e      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x74>
 800353e:	2b80      	cmp	r3, #128	; 0x80
 8003540:	d01c      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003542:	e018      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003544:	4b86      	ldr	r3, [pc, #536]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	4a85      	ldr	r2, [pc, #532]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800354a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800354e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003550:	e015      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	3304      	adds	r3, #4
 8003556:	2100      	movs	r1, #0
 8003558:	4618      	mov	r0, r3
 800355a:	f000 fafd 	bl	8003b58 <RCCEx_PLLSAI1_Config>
 800355e:	4603      	mov	r3, r0
 8003560:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003562:	e00c      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	3320      	adds	r3, #32
 8003568:	2100      	movs	r1, #0
 800356a:	4618      	mov	r0, r3
 800356c:	f000 fbe4 	bl	8003d38 <RCCEx_PLLSAI2_Config>
 8003570:	4603      	mov	r3, r0
 8003572:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003574:	e003      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	74fb      	strb	r3, [r7, #19]
      break;
 800357a:	e000      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 800357c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800357e:	7cfb      	ldrb	r3, [r7, #19]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d10b      	bne.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003584:	4b76      	ldr	r3, [pc, #472]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003586:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800358a:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003592:	4973      	ldr	r1, [pc, #460]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003594:	4313      	orrs	r3, r2
 8003596:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800359a:	e001      	b.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800359c:	7cfb      	ldrb	r3, [r7, #19]
 800359e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d042      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80035b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035b4:	d00f      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0xce>
 80035b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035ba:	d805      	bhi.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d011      	beq.n	80035e4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 80035c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035c4:	d017      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0xee>
 80035c6:	e01f      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x100>
 80035c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035cc:	d01f      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035d2:	d01c      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035d4:	e018      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035d6:	4b62      	ldr	r3, [pc, #392]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80035d8:	68db      	ldr	r3, [r3, #12]
 80035da:	4a61      	ldr	r2, [pc, #388]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80035dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035e0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035e2:	e015      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	3304      	adds	r3, #4
 80035e8:	2100      	movs	r1, #0
 80035ea:	4618      	mov	r0, r3
 80035ec:	f000 fab4 	bl	8003b58 <RCCEx_PLLSAI1_Config>
 80035f0:	4603      	mov	r3, r0
 80035f2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035f4:	e00c      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	3320      	adds	r3, #32
 80035fa:	2100      	movs	r1, #0
 80035fc:	4618      	mov	r0, r3
 80035fe:	f000 fb9b 	bl	8003d38 <RCCEx_PLLSAI2_Config>
 8003602:	4603      	mov	r3, r0
 8003604:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003606:	e003      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	74fb      	strb	r3, [r7, #19]
      break;
 800360c:	e000      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 800360e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003610:	7cfb      	ldrb	r3, [r7, #19]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d10b      	bne.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003616:	4b52      	ldr	r3, [pc, #328]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003618:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800361c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003624:	494e      	ldr	r1, [pc, #312]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003626:	4313      	orrs	r3, r2
 8003628:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800362c:	e001      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800362e:	7cfb      	ldrb	r3, [r7, #19]
 8003630:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800363a:	2b00      	cmp	r3, #0
 800363c:	f000 809f 	beq.w	800377e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003640:	2300      	movs	r3, #0
 8003642:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003644:	4b46      	ldr	r3, [pc, #280]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003646:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d101      	bne.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003650:	2301      	movs	r3, #1
 8003652:	e000      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003654:	2300      	movs	r3, #0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00d      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800365a:	4b41      	ldr	r3, [pc, #260]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800365c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800365e:	4a40      	ldr	r2, [pc, #256]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003660:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003664:	6593      	str	r3, [r2, #88]	; 0x58
 8003666:	4b3e      	ldr	r3, [pc, #248]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800366a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800366e:	60bb      	str	r3, [r7, #8]
 8003670:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003672:	2301      	movs	r3, #1
 8003674:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003676:	4b3b      	ldr	r3, [pc, #236]	; (8003764 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a3a      	ldr	r2, [pc, #232]	; (8003764 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800367c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003680:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003682:	f7fc ff3d 	bl	8000500 <HAL_GetTick>
 8003686:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003688:	e009      	b.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800368a:	f7fc ff39 	bl	8000500 <HAL_GetTick>
 800368e:	4602      	mov	r2, r0
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	1ad3      	subs	r3, r2, r3
 8003694:	2b02      	cmp	r3, #2
 8003696:	d902      	bls.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8003698:	2303      	movs	r3, #3
 800369a:	74fb      	strb	r3, [r7, #19]
        break;
 800369c:	e005      	b.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800369e:	4b31      	ldr	r3, [pc, #196]	; (8003764 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0ef      	beq.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 80036aa:	7cfb      	ldrb	r3, [r7, #19]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d15b      	bne.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036b0:	4b2b      	ldr	r3, [pc, #172]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80036b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036ba:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d01f      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d019      	beq.n	8003702 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036ce:	4b24      	ldr	r3, [pc, #144]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80036d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036d8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036da:	4b21      	ldr	r3, [pc, #132]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80036dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036e0:	4a1f      	ldr	r2, [pc, #124]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80036e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036ea:	4b1d      	ldr	r3, [pc, #116]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80036ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036f0:	4a1b      	ldr	r2, [pc, #108]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80036f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036fa:	4a19      	ldr	r2, [pc, #100]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	f003 0301 	and.w	r3, r3, #1
 8003708:	2b00      	cmp	r3, #0
 800370a:	d016      	beq.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800370c:	f7fc fef8 	bl	8000500 <HAL_GetTick>
 8003710:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003712:	e00b      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003714:	f7fc fef4 	bl	8000500 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003722:	4293      	cmp	r3, r2
 8003724:	d902      	bls.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	74fb      	strb	r3, [r7, #19]
            break;
 800372a:	e006      	b.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800372c:	4b0c      	ldr	r3, [pc, #48]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800372e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003732:	f003 0302 	and.w	r3, r3, #2
 8003736:	2b00      	cmp	r3, #0
 8003738:	d0ec      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 800373a:	7cfb      	ldrb	r3, [r7, #19]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d10c      	bne.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003740:	4b07      	ldr	r3, [pc, #28]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003742:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003746:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003750:	4903      	ldr	r1, [pc, #12]	; (8003760 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003752:	4313      	orrs	r3, r2
 8003754:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003758:	e008      	b.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800375a:	7cfb      	ldrb	r3, [r7, #19]
 800375c:	74bb      	strb	r3, [r7, #18]
 800375e:	e005      	b.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003760:	40021000 	.word	0x40021000
 8003764:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003768:	7cfb      	ldrb	r3, [r7, #19]
 800376a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800376c:	7c7b      	ldrb	r3, [r7, #17]
 800376e:	2b01      	cmp	r3, #1
 8003770:	d105      	bne.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003772:	4ba0      	ldr	r3, [pc, #640]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003776:	4a9f      	ldr	r2, [pc, #636]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003778:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800377c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00a      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800378a:	4b9a      	ldr	r3, [pc, #616]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800378c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003790:	f023 0203 	bic.w	r2, r3, #3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003798:	4996      	ldr	r1, [pc, #600]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800379a:	4313      	orrs	r3, r2
 800379c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d00a      	beq.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037ac:	4b91      	ldr	r3, [pc, #580]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037b2:	f023 020c 	bic.w	r2, r3, #12
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ba:	498e      	ldr	r1, [pc, #568]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037bc:	4313      	orrs	r3, r2
 80037be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0304 	and.w	r3, r3, #4
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00a      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037ce:	4b89      	ldr	r3, [pc, #548]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037d4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037dc:	4985      	ldr	r1, [pc, #532]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037de:	4313      	orrs	r3, r2
 80037e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0308 	and.w	r3, r3, #8
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d00a      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037f0:	4b80      	ldr	r3, [pc, #512]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037fe:	497d      	ldr	r1, [pc, #500]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003800:	4313      	orrs	r3, r2
 8003802:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0310 	and.w	r3, r3, #16
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00a      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003812:	4b78      	ldr	r3, [pc, #480]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003814:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003818:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003820:	4974      	ldr	r1, [pc, #464]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003822:	4313      	orrs	r3, r2
 8003824:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0320 	and.w	r3, r3, #32
 8003830:	2b00      	cmp	r3, #0
 8003832:	d00a      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003834:	4b6f      	ldr	r3, [pc, #444]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003836:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800383a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003842:	496c      	ldr	r1, [pc, #432]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003844:	4313      	orrs	r3, r2
 8003846:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003852:	2b00      	cmp	r3, #0
 8003854:	d00a      	beq.n	800386c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003856:	4b67      	ldr	r3, [pc, #412]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003858:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800385c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003864:	4963      	ldr	r1, [pc, #396]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003866:	4313      	orrs	r3, r2
 8003868:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003874:	2b00      	cmp	r3, #0
 8003876:	d00a      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003878:	4b5e      	ldr	r3, [pc, #376]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800387a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800387e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003886:	495b      	ldr	r1, [pc, #364]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003888:	4313      	orrs	r3, r2
 800388a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00a      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800389a:	4b56      	ldr	r3, [pc, #344]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800389c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038a0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a8:	4952      	ldr	r1, [pc, #328]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d00a      	beq.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038bc:	4b4d      	ldr	r3, [pc, #308]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038c2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ca:	494a      	ldr	r1, [pc, #296]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00a      	beq.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038de:	4b45      	ldr	r3, [pc, #276]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ec:	4941      	ldr	r1, [pc, #260]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00a      	beq.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003900:	4b3c      	ldr	r3, [pc, #240]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003902:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003906:	f023 0203 	bic.w	r2, r3, #3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800390e:	4939      	ldr	r1, [pc, #228]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003910:	4313      	orrs	r3, r2
 8003912:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d028      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003922:	4b34      	ldr	r3, [pc, #208]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003928:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003930:	4930      	ldr	r1, [pc, #192]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003932:	4313      	orrs	r3, r2
 8003934:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800393c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003940:	d106      	bne.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003942:	4b2c      	ldr	r3, [pc, #176]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	4a2b      	ldr	r2, [pc, #172]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003948:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800394c:	60d3      	str	r3, [r2, #12]
 800394e:	e011      	b.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003954:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003958:	d10c      	bne.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	3304      	adds	r3, #4
 800395e:	2101      	movs	r1, #1
 8003960:	4618      	mov	r0, r3
 8003962:	f000 f8f9 	bl	8003b58 <RCCEx_PLLSAI1_Config>
 8003966:	4603      	mov	r3, r0
 8003968:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800396a:	7cfb      	ldrb	r3, [r7, #19]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8003970:	7cfb      	ldrb	r3, [r7, #19]
 8003972:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d04d      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003984:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003988:	d108      	bne.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x494>
 800398a:	4b1a      	ldr	r3, [pc, #104]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800398c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003990:	4a18      	ldr	r2, [pc, #96]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003992:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003996:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800399a:	e012      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 800399c:	4b15      	ldr	r3, [pc, #84]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800399e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80039a2:	4a14      	ldr	r2, [pc, #80]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80039a8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80039ac:	4b11      	ldr	r3, [pc, #68]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039b2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039ba:	490e      	ldr	r1, [pc, #56]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039ca:	d106      	bne.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039cc:	4b09      	ldr	r3, [pc, #36]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	4a08      	ldr	r2, [pc, #32]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039d6:	60d3      	str	r3, [r2, #12]
 80039d8:	e020      	b.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80039e2:	d109      	bne.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80039e4:	4b03      	ldr	r3, [pc, #12]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	4a02      	ldr	r2, [pc, #8]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039ee:	60d3      	str	r3, [r2, #12]
 80039f0:	e014      	b.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x514>
 80039f2:	bf00      	nop
 80039f4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a00:	d10c      	bne.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3304      	adds	r3, #4
 8003a06:	2101      	movs	r1, #1
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f000 f8a5 	bl	8003b58 <RCCEx_PLLSAI1_Config>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a12:	7cfb      	ldrb	r3, [r7, #19]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d001      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003a18:	7cfb      	ldrb	r3, [r7, #19]
 8003a1a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d028      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a28:	4b4a      	ldr	r3, [pc, #296]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a2e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a36:	4947      	ldr	r1, [pc, #284]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a46:	d106      	bne.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a48:	4b42      	ldr	r3, [pc, #264]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	4a41      	ldr	r2, [pc, #260]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003a4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a52:	60d3      	str	r3, [r2, #12]
 8003a54:	e011      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a5a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a5e:	d10c      	bne.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	3304      	adds	r3, #4
 8003a64:	2101      	movs	r1, #1
 8003a66:	4618      	mov	r0, r3
 8003a68:	f000 f876 	bl	8003b58 <RCCEx_PLLSAI1_Config>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a70:	7cfb      	ldrb	r3, [r7, #19]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d001      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 8003a76:	7cfb      	ldrb	r3, [r7, #19]
 8003a78:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d01e      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a86:	4b33      	ldr	r3, [pc, #204]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a8c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a96:	492f      	ldr	r1, [pc, #188]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003aa4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003aa8:	d10c      	bne.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	3304      	adds	r3, #4
 8003aae:	2102      	movs	r1, #2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f000 f851 	bl	8003b58 <RCCEx_PLLSAI1_Config>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003aba:	7cfb      	ldrb	r3, [r7, #19]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d001      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8003ac0:	7cfb      	ldrb	r3, [r7, #19]
 8003ac2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d00b      	beq.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003ad0:	4b20      	ldr	r3, [pc, #128]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003ad2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ad6:	f023 0204 	bic.w	r2, r3, #4
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ae0:	491c      	ldr	r1, [pc, #112]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00b      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003af4:	4b17      	ldr	r3, [pc, #92]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003af6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003afa:	f023 0218 	bic.w	r2, r3, #24
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b04:	4913      	ldr	r1, [pc, #76]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d017      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003b18:	4b0e      	ldr	r3, [pc, #56]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003b1e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b28:	490a      	ldr	r1, [pc, #40]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b36:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b3a:	d105      	bne.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b3c:	4b05      	ldr	r3, [pc, #20]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	4a04      	ldr	r2, [pc, #16]	; (8003b54 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003b42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b46:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003b48:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3718      	adds	r7, #24
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	40021000 	.word	0x40021000

08003b58 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003b62:	2300      	movs	r3, #0
 8003b64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b66:	4b70      	ldr	r3, [pc, #448]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	f003 0303 	and.w	r3, r3, #3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d00e      	beq.n	8003b90 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003b72:	4b6d      	ldr	r3, [pc, #436]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003b74:	68db      	ldr	r3, [r3, #12]
 8003b76:	f003 0203 	and.w	r2, r3, #3
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d103      	bne.n	8003b8a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
       ||
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d13f      	bne.n	8003c0a <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	73fb      	strb	r3, [r7, #15]
 8003b8e:	e03c      	b.n	8003c0a <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2b02      	cmp	r3, #2
 8003b96:	d00c      	beq.n	8003bb2 <RCCEx_PLLSAI1_Config+0x5a>
 8003b98:	2b03      	cmp	r3, #3
 8003b9a:	d013      	beq.n	8003bc4 <RCCEx_PLLSAI1_Config+0x6c>
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d120      	bne.n	8003be2 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ba0:	4b61      	ldr	r3, [pc, #388]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 0302 	and.w	r3, r3, #2
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d11d      	bne.n	8003be8 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bb0:	e01a      	b.n	8003be8 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003bb2:	4b5d      	ldr	r3, [pc, #372]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d116      	bne.n	8003bec <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bc2:	e013      	b.n	8003bec <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003bc4:	4b58      	ldr	r3, [pc, #352]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d10f      	bne.n	8003bf0 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003bd0:	4b55      	ldr	r3, [pc, #340]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d109      	bne.n	8003bf0 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003be0:	e006      	b.n	8003bf0 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	73fb      	strb	r3, [r7, #15]
      break;
 8003be6:	e004      	b.n	8003bf2 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003be8:	bf00      	nop
 8003bea:	e002      	b.n	8003bf2 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003bec:	bf00      	nop
 8003bee:	e000      	b.n	8003bf2 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8003bf0:	bf00      	nop
    }

    if(status == HAL_OK)
 8003bf2:	7bfb      	ldrb	r3, [r7, #15]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d108      	bne.n	8003c0a <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8003bf8:	4b4b      	ldr	r3, [pc, #300]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	f023 0203 	bic.w	r2, r3, #3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4948      	ldr	r1, [pc, #288]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003c0a:	7bfb      	ldrb	r3, [r7, #15]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f040 8086 	bne.w	8003d1e <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003c12:	4b45      	ldr	r3, [pc, #276]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a44      	ldr	r2, [pc, #272]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003c18:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003c1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c1e:	f7fc fc6f 	bl	8000500 <HAL_GetTick>
 8003c22:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c24:	e009      	b.n	8003c3a <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c26:	f7fc fc6b 	bl	8000500 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d902      	bls.n	8003c3a <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	73fb      	strb	r3, [r7, #15]
        break;
 8003c38:	e005      	b.n	8003c46 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003c3a:	4b3b      	ldr	r3, [pc, #236]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d1ef      	bne.n	8003c26 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8003c46:	7bfb      	ldrb	r3, [r7, #15]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d168      	bne.n	8003d1e <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d113      	bne.n	8003c7a <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c52:	4b35      	ldr	r3, [pc, #212]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003c54:	691a      	ldr	r2, [r3, #16]
 8003c56:	4b35      	ldr	r3, [pc, #212]	; (8003d2c <RCCEx_PLLSAI1_Config+0x1d4>)
 8003c58:	4013      	ands	r3, r2
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	6892      	ldr	r2, [r2, #8]
 8003c5e:	0211      	lsls	r1, r2, #8
 8003c60:	687a      	ldr	r2, [r7, #4]
 8003c62:	68d2      	ldr	r2, [r2, #12]
 8003c64:	06d2      	lsls	r2, r2, #27
 8003c66:	4311      	orrs	r1, r2
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6852      	ldr	r2, [r2, #4]
 8003c6c:	3a01      	subs	r2, #1
 8003c6e:	0112      	lsls	r2, r2, #4
 8003c70:	430a      	orrs	r2, r1
 8003c72:	492d      	ldr	r1, [pc, #180]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	610b      	str	r3, [r1, #16]
 8003c78:	e02d      	b.n	8003cd6 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d115      	bne.n	8003cac <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c80:	4b29      	ldr	r3, [pc, #164]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003c82:	691a      	ldr	r2, [r3, #16]
 8003c84:	4b2a      	ldr	r3, [pc, #168]	; (8003d30 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003c86:	4013      	ands	r3, r2
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	6892      	ldr	r2, [r2, #8]
 8003c8c:	0211      	lsls	r1, r2, #8
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	6912      	ldr	r2, [r2, #16]
 8003c92:	0852      	lsrs	r2, r2, #1
 8003c94:	3a01      	subs	r2, #1
 8003c96:	0552      	lsls	r2, r2, #21
 8003c98:	4311      	orrs	r1, r2
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	6852      	ldr	r2, [r2, #4]
 8003c9e:	3a01      	subs	r2, #1
 8003ca0:	0112      	lsls	r2, r2, #4
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	4920      	ldr	r1, [pc, #128]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	610b      	str	r3, [r1, #16]
 8003caa:	e014      	b.n	8003cd6 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003cac:	4b1e      	ldr	r3, [pc, #120]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003cae:	691a      	ldr	r2, [r3, #16]
 8003cb0:	4b20      	ldr	r3, [pc, #128]	; (8003d34 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	687a      	ldr	r2, [r7, #4]
 8003cb6:	6892      	ldr	r2, [r2, #8]
 8003cb8:	0211      	lsls	r1, r2, #8
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	6952      	ldr	r2, [r2, #20]
 8003cbe:	0852      	lsrs	r2, r2, #1
 8003cc0:	3a01      	subs	r2, #1
 8003cc2:	0652      	lsls	r2, r2, #25
 8003cc4:	4311      	orrs	r1, r2
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	6852      	ldr	r2, [r2, #4]
 8003cca:	3a01      	subs	r2, #1
 8003ccc:	0112      	lsls	r2, r2, #4
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	4915      	ldr	r1, [pc, #84]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003cd6:	4b14      	ldr	r3, [pc, #80]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a13      	ldr	r2, [pc, #76]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003cdc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003ce0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce2:	f7fc fc0d 	bl	8000500 <HAL_GetTick>
 8003ce6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ce8:	e009      	b.n	8003cfe <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003cea:	f7fc fc09 	bl	8000500 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	1ad3      	subs	r3, r2, r3
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d902      	bls.n	8003cfe <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	73fb      	strb	r3, [r7, #15]
          break;
 8003cfc:	e005      	b.n	8003d0a <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003cfe:	4b0a      	ldr	r3, [pc, #40]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d0ef      	beq.n	8003cea <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d106      	bne.n	8003d1e <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003d10:	4b05      	ldr	r3, [pc, #20]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003d12:	691a      	ldr	r2, [r3, #16]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	4903      	ldr	r1, [pc, #12]	; (8003d28 <RCCEx_PLLSAI1_Config+0x1d0>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3710      	adds	r7, #16
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	07ff800f 	.word	0x07ff800f
 8003d30:	ff9f800f 	.word	0xff9f800f
 8003d34:	f9ff800f 	.word	0xf9ff800f

08003d38 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d42:	2300      	movs	r3, #0
 8003d44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d46:	4b70      	ldr	r3, [pc, #448]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	f003 0303 	and.w	r3, r3, #3
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00e      	beq.n	8003d70 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003d52:	4b6d      	ldr	r3, [pc, #436]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	f003 0203 	and.w	r2, r3, #3
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d103      	bne.n	8003d6a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
       ||
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d13f      	bne.n	8003dea <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	73fb      	strb	r3, [r7, #15]
 8003d6e:	e03c      	b.n	8003dea <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d00c      	beq.n	8003d92 <RCCEx_PLLSAI2_Config+0x5a>
 8003d78:	2b03      	cmp	r3, #3
 8003d7a:	d013      	beq.n	8003da4 <RCCEx_PLLSAI2_Config+0x6c>
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d120      	bne.n	8003dc2 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d80:	4b61      	ldr	r3, [pc, #388]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 0302 	and.w	r3, r3, #2
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d11d      	bne.n	8003dc8 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d90:	e01a      	b.n	8003dc8 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d92:	4b5d      	ldr	r3, [pc, #372]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d116      	bne.n	8003dcc <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003da2:	e013      	b.n	8003dcc <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003da4:	4b58      	ldr	r3, [pc, #352]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d10f      	bne.n	8003dd0 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003db0:	4b55      	ldr	r3, [pc, #340]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d109      	bne.n	8003dd0 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003dc0:	e006      	b.n	8003dd0 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	73fb      	strb	r3, [r7, #15]
      break;
 8003dc6:	e004      	b.n	8003dd2 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003dc8:	bf00      	nop
 8003dca:	e002      	b.n	8003dd2 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003dcc:	bf00      	nop
 8003dce:	e000      	b.n	8003dd2 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8003dd0:	bf00      	nop
    }

    if(status == HAL_OK)
 8003dd2:	7bfb      	ldrb	r3, [r7, #15]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d108      	bne.n	8003dea <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003dd8:	4b4b      	ldr	r3, [pc, #300]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	f023 0203 	bic.w	r2, r3, #3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4948      	ldr	r1, [pc, #288]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003de6:	4313      	orrs	r3, r2
 8003de8:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003dea:	7bfb      	ldrb	r3, [r7, #15]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f040 8086 	bne.w	8003efe <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003df2:	4b45      	ldr	r3, [pc, #276]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a44      	ldr	r2, [pc, #272]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003df8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dfc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dfe:	f7fc fb7f 	bl	8000500 <HAL_GetTick>
 8003e02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e04:	e009      	b.n	8003e1a <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e06:	f7fc fb7b 	bl	8000500 <HAL_GetTick>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d902      	bls.n	8003e1a <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8003e14:	2303      	movs	r3, #3
 8003e16:	73fb      	strb	r3, [r7, #15]
        break;
 8003e18:	e005      	b.n	8003e26 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003e1a:	4b3b      	ldr	r3, [pc, #236]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d1ef      	bne.n	8003e06 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8003e26:	7bfb      	ldrb	r3, [r7, #15]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d168      	bne.n	8003efe <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d113      	bne.n	8003e5a <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e32:	4b35      	ldr	r3, [pc, #212]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003e34:	695a      	ldr	r2, [r3, #20]
 8003e36:	4b35      	ldr	r3, [pc, #212]	; (8003f0c <RCCEx_PLLSAI2_Config+0x1d4>)
 8003e38:	4013      	ands	r3, r2
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6892      	ldr	r2, [r2, #8]
 8003e3e:	0211      	lsls	r1, r2, #8
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	68d2      	ldr	r2, [r2, #12]
 8003e44:	06d2      	lsls	r2, r2, #27
 8003e46:	4311      	orrs	r1, r2
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6852      	ldr	r2, [r2, #4]
 8003e4c:	3a01      	subs	r2, #1
 8003e4e:	0112      	lsls	r2, r2, #4
 8003e50:	430a      	orrs	r2, r1
 8003e52:	492d      	ldr	r1, [pc, #180]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003e54:	4313      	orrs	r3, r2
 8003e56:	614b      	str	r3, [r1, #20]
 8003e58:	e02d      	b.n	8003eb6 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d115      	bne.n	8003e8c <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e60:	4b29      	ldr	r3, [pc, #164]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003e62:	695a      	ldr	r2, [r3, #20]
 8003e64:	4b2a      	ldr	r3, [pc, #168]	; (8003f10 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003e66:	4013      	ands	r3, r2
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	6892      	ldr	r2, [r2, #8]
 8003e6c:	0211      	lsls	r1, r2, #8
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6912      	ldr	r2, [r2, #16]
 8003e72:	0852      	lsrs	r2, r2, #1
 8003e74:	3a01      	subs	r2, #1
 8003e76:	0552      	lsls	r2, r2, #21
 8003e78:	4311      	orrs	r1, r2
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	6852      	ldr	r2, [r2, #4]
 8003e7e:	3a01      	subs	r2, #1
 8003e80:	0112      	lsls	r2, r2, #4
 8003e82:	430a      	orrs	r2, r1
 8003e84:	4920      	ldr	r1, [pc, #128]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003e86:	4313      	orrs	r3, r2
 8003e88:	614b      	str	r3, [r1, #20]
 8003e8a:	e014      	b.n	8003eb6 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e8c:	4b1e      	ldr	r3, [pc, #120]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003e8e:	695a      	ldr	r2, [r3, #20]
 8003e90:	4b20      	ldr	r3, [pc, #128]	; (8003f14 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003e92:	4013      	ands	r3, r2
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	6892      	ldr	r2, [r2, #8]
 8003e98:	0211      	lsls	r1, r2, #8
 8003e9a:	687a      	ldr	r2, [r7, #4]
 8003e9c:	6952      	ldr	r2, [r2, #20]
 8003e9e:	0852      	lsrs	r2, r2, #1
 8003ea0:	3a01      	subs	r2, #1
 8003ea2:	0652      	lsls	r2, r2, #25
 8003ea4:	4311      	orrs	r1, r2
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	6852      	ldr	r2, [r2, #4]
 8003eaa:	3a01      	subs	r2, #1
 8003eac:	0112      	lsls	r2, r2, #4
 8003eae:	430a      	orrs	r2, r1
 8003eb0:	4915      	ldr	r1, [pc, #84]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003eb6:	4b14      	ldr	r3, [pc, #80]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a13      	ldr	r2, [pc, #76]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003ebc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ec0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ec2:	f7fc fb1d 	bl	8000500 <HAL_GetTick>
 8003ec6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ec8:	e009      	b.n	8003ede <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003eca:	f7fc fb19 	bl	8000500 <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d902      	bls.n	8003ede <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	73fb      	strb	r3, [r7, #15]
          break;
 8003edc:	e005      	b.n	8003eea <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ede:	4b0a      	ldr	r3, [pc, #40]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d0ef      	beq.n	8003eca <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8003eea:	7bfb      	ldrb	r3, [r7, #15]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d106      	bne.n	8003efe <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003ef0:	4b05      	ldr	r3, [pc, #20]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003ef2:	695a      	ldr	r2, [r3, #20]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	4903      	ldr	r1, [pc, #12]	; (8003f08 <RCCEx_PLLSAI2_Config+0x1d0>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3710      	adds	r7, #16
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	40021000 	.word	0x40021000
 8003f0c:	07ff800f 	.word	0x07ff800f
 8003f10:	ff9f800f 	.word	0xff9f800f
 8003f14:	f9ff800f 	.word	0xf9ff800f

08003f18 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b088      	sub	sp, #32
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	69db      	ldr	r3, [r3, #28]
 8003f26:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003f38:	69fa      	ldr	r2, [r7, #28]
 8003f3a:	f640 030f 	movw	r3, #2063	; 0x80f
 8003f3e:	4013      	ands	r3, r2
 8003f40:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d118      	bne.n	8003f7a <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	f003 0320 	and.w	r3, r3, #32
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d013      	beq.n	8003f7a <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	f003 0320 	and.w	r3, r3, #32
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d104      	bne.n	8003f66 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d009      	beq.n	8003f7a <HAL_UART_IRQHandler+0x62>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 8145 	beq.w	80041fa <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	4798      	blx	r3
      }
      return;
 8003f78:	e13f      	b.n	80041fa <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	f000 80e8 	beq.w	8004152 <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	4ba1      	ldr	r3, [pc, #644]	; (800420c <HAL_UART_IRQHandler+0x2f4>)
 8003f86:	4013      	ands	r3, r2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d105      	bne.n	8003f98 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003f8c:	69ba      	ldr	r2, [r7, #24]
 8003f8e:	4ba0      	ldr	r3, [pc, #640]	; (8004210 <HAL_UART_IRQHandler+0x2f8>)
 8003f90:	4013      	ands	r3, r2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	f000 80dd 	beq.w	8004152 <HAL_UART_IRQHandler+0x23a>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d010      	beq.n	8003fc4 <HAL_UART_IRQHandler+0xac>
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d00b      	beq.n	8003fc4 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fba:	f043 0201 	orr.w	r2, r3, #1
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003fc4:	69fb      	ldr	r3, [r7, #28]
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d010      	beq.n	8003ff0 <HAL_UART_IRQHandler+0xd8>
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	f003 0301 	and.w	r3, r3, #1
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d00b      	beq.n	8003ff0 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2202      	movs	r2, #2
 8003fde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fe6:	f043 0204 	orr.w	r2, r3, #4
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	f003 0304 	and.w	r3, r3, #4
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d010      	beq.n	800401c <HAL_UART_IRQHandler+0x104>
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	f003 0301 	and.w	r3, r3, #1
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00b      	beq.n	800401c <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2204      	movs	r2, #4
 800400a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004012:	f043 0202 	orr.w	r2, r3, #2
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	f003 0308 	and.w	r3, r3, #8
 8004022:	2b00      	cmp	r3, #0
 8004024:	d015      	beq.n	8004052 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	f003 0320 	and.w	r3, r3, #32
 800402c:	2b00      	cmp	r3, #0
 800402e:	d104      	bne.n	800403a <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004030:	697a      	ldr	r2, [r7, #20]
 8004032:	4b76      	ldr	r3, [pc, #472]	; (800420c <HAL_UART_IRQHandler+0x2f4>)
 8004034:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004036:	2b00      	cmp	r3, #0
 8004038:	d00b      	beq.n	8004052 <HAL_UART_IRQHandler+0x13a>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	2208      	movs	r2, #8
 8004040:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004048:	f043 0208 	orr.w	r2, r3, #8
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004058:	2b00      	cmp	r3, #0
 800405a:	d011      	beq.n	8004080 <HAL_UART_IRQHandler+0x168>
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d00c      	beq.n	8004080 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800406e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004076:	f043 0220 	orr.w	r2, r3, #32
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004086:	2b00      	cmp	r3, #0
 8004088:	f000 80b9 	beq.w	80041fe <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	f003 0320 	and.w	r3, r3, #32
 8004092:	2b00      	cmp	r3, #0
 8004094:	d011      	beq.n	80040ba <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	f003 0320 	and.w	r3, r3, #32
 800409c:	2b00      	cmp	r3, #0
 800409e:	d104      	bne.n	80040aa <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d007      	beq.n	80040ba <HAL_UART_IRQHandler+0x1a2>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040c0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040cc:	2b40      	cmp	r3, #64	; 0x40
 80040ce:	d004      	beq.n	80040da <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d031      	beq.n	800413e <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 f8b0 	bl	8004240 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ea:	2b40      	cmp	r3, #64	; 0x40
 80040ec:	d123      	bne.n	8004136 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040fc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004102:	2b00      	cmp	r3, #0
 8004104:	d013      	beq.n	800412e <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800410a:	4a42      	ldr	r2, [pc, #264]	; (8004214 <HAL_UART_IRQHandler+0x2fc>)
 800410c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004112:	4618      	mov	r0, r3
 8004114:	f7fc fb07 	bl	8000726 <HAL_DMA_Abort_IT>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d017      	beq.n	800414e <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8004128:	4610      	mov	r0, r2
 800412a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800412c:	e00f      	b.n	800414e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 f87c 	bl	800422c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004134:	e00b      	b.n	800414e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f000 f878 	bl	800422c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800413c:	e007      	b.n	800414e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 f874 	bl	800422c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 800414c:	e057      	b.n	80041fe <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800414e:	bf00      	nop
    return;
 8004150:	e055      	b.n	80041fe <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004158:	2b00      	cmp	r3, #0
 800415a:	d00d      	beq.n	8004178 <HAL_UART_IRQHandler+0x260>
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d008      	beq.n	8004178 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800416e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f000 f8b8 	bl	80042e6 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004176:	e045      	b.n	8004204 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800417e:	2b00      	cmp	r3, #0
 8004180:	d012      	beq.n	80041a8 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004188:	2b00      	cmp	r3, #0
 800418a:	d104      	bne.n	8004196 <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d008      	beq.n	80041a8 <HAL_UART_IRQHandler+0x290>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800419a:	2b00      	cmp	r3, #0
 800419c:	d031      	beq.n	8004202 <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	4798      	blx	r3
    }
    return;
 80041a6:	e02c      	b.n	8004202 <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d008      	beq.n	80041c4 <HAL_UART_IRQHandler+0x2ac>
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d003      	beq.n	80041c4 <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 f878 	bl	80042b2 <UART_EndTransmit_IT>
    return;
 80041c2:	e01f      	b.n	8004204 <HAL_UART_IRQHandler+0x2ec>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d008      	beq.n	80041e0 <HAL_UART_IRQHandler+0x2c8>
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d003      	beq.n	80041e0 <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f000 f898 	bl	800430e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80041de:	e011      	b.n	8004204 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00c      	beq.n	8004204 <HAL_UART_IRQHandler+0x2ec>
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	da09      	bge.n	8004204 <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f000 f882 	bl	80042fa <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80041f6:	bf00      	nop
 80041f8:	e004      	b.n	8004204 <HAL_UART_IRQHandler+0x2ec>
      return;
 80041fa:	bf00      	nop
 80041fc:	e002      	b.n	8004204 <HAL_UART_IRQHandler+0x2ec>
    return;
 80041fe:	bf00      	nop
 8004200:	e000      	b.n	8004204 <HAL_UART_IRQHandler+0x2ec>
    return;
 8004202:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8004204:	3720      	adds	r7, #32
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	10000001 	.word	0x10000001
 8004210:	04000120 	.word	0x04000120
 8004214:	08004287 	.word	0x08004287

08004218 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004220:	bf00      	nop
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004234:	bf00      	nop
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004256:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	6812      	ldr	r2, [r2, #0]
 8004262:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004266:	f023 0301 	bic.w	r3, r3, #1
 800426a:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2220      	movs	r2, #32
 8004270:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	66da      	str	r2, [r3, #108]	; 0x6c
}
 800427a:	bf00      	nop
 800427c:	370c      	adds	r7, #12
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr

08004286 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b084      	sub	sp, #16
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004292:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80042a4:	68f8      	ldr	r0, [r7, #12]
 80042a6:	f7ff ffc1 	bl	800422c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042aa:	bf00      	nop
 80042ac:	3710      	adds	r7, #16
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}

080042b2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80042b2:	b580      	push	{r7, lr}
 80042b4:	b082      	sub	sp, #8
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	681a      	ldr	r2, [r3, #0]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042c8:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2220      	movs	r2, #32
 80042ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f7ff ff9d 	bl	8004218 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042de:	bf00      	nop
 80042e0:	3708      	adds	r7, #8
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80042e6:	b480      	push	{r7}
 80042e8:	b083      	sub	sp, #12
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80042ee:	bf00      	nop
 80042f0:	370c      	adds	r7, #12
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr

080042fa <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80042fa:	b480      	push	{r7}
 80042fc:	b083      	sub	sp, #12
 80042fe:	af00      	add	r7, sp, #0
 8004300:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004302:	bf00      	nop
 8004304:	370c      	adds	r7, #12
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr

0800430e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800430e:	b480      	push	{r7}
 8004310:	b083      	sub	sp, #12
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004316:	bf00      	nop
 8004318:	370c      	adds	r7, #12
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
	...

08004324 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004324:	b480      	push	{r7}
 8004326:	b087      	sub	sp, #28
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	4613      	mov	r3, r2
 8004330:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004332:	79fb      	ldrb	r3, [r7, #7]
 8004334:	2b02      	cmp	r3, #2
 8004336:	d165      	bne.n	8004404 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	4a3e      	ldr	r2, [pc, #248]	; (8004434 <USB_SetTurnaroundTime+0x110>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d906      	bls.n	800434e <USB_SetTurnaroundTime+0x2a>
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	4a3d      	ldr	r2, [pc, #244]	; (8004438 <USB_SetTurnaroundTime+0x114>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d802      	bhi.n	800434e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004348:	230f      	movs	r3, #15
 800434a:	617b      	str	r3, [r7, #20]
 800434c:	e05c      	b.n	8004408 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	4a39      	ldr	r2, [pc, #228]	; (8004438 <USB_SetTurnaroundTime+0x114>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d906      	bls.n	8004364 <USB_SetTurnaroundTime+0x40>
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	4a38      	ldr	r2, [pc, #224]	; (800443c <USB_SetTurnaroundTime+0x118>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d802      	bhi.n	8004364 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800435e:	230e      	movs	r3, #14
 8004360:	617b      	str	r3, [r7, #20]
 8004362:	e051      	b.n	8004408 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	4a35      	ldr	r2, [pc, #212]	; (800443c <USB_SetTurnaroundTime+0x118>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d906      	bls.n	800437a <USB_SetTurnaroundTime+0x56>
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	4a34      	ldr	r2, [pc, #208]	; (8004440 <USB_SetTurnaroundTime+0x11c>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d802      	bhi.n	800437a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004374:	230d      	movs	r3, #13
 8004376:	617b      	str	r3, [r7, #20]
 8004378:	e046      	b.n	8004408 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	4a30      	ldr	r2, [pc, #192]	; (8004440 <USB_SetTurnaroundTime+0x11c>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d906      	bls.n	8004390 <USB_SetTurnaroundTime+0x6c>
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	4a2f      	ldr	r2, [pc, #188]	; (8004444 <USB_SetTurnaroundTime+0x120>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d802      	bhi.n	8004390 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800438a:	230c      	movs	r3, #12
 800438c:	617b      	str	r3, [r7, #20]
 800438e:	e03b      	b.n	8004408 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	4a2c      	ldr	r2, [pc, #176]	; (8004444 <USB_SetTurnaroundTime+0x120>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d906      	bls.n	80043a6 <USB_SetTurnaroundTime+0x82>
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	4a2b      	ldr	r2, [pc, #172]	; (8004448 <USB_SetTurnaroundTime+0x124>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d802      	bhi.n	80043a6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80043a0:	230b      	movs	r3, #11
 80043a2:	617b      	str	r3, [r7, #20]
 80043a4:	e030      	b.n	8004408 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	4a27      	ldr	r2, [pc, #156]	; (8004448 <USB_SetTurnaroundTime+0x124>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d906      	bls.n	80043bc <USB_SetTurnaroundTime+0x98>
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	4a26      	ldr	r2, [pc, #152]	; (800444c <USB_SetTurnaroundTime+0x128>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d802      	bhi.n	80043bc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80043b6:	230a      	movs	r3, #10
 80043b8:	617b      	str	r3, [r7, #20]
 80043ba:	e025      	b.n	8004408 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	4a23      	ldr	r2, [pc, #140]	; (800444c <USB_SetTurnaroundTime+0x128>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d906      	bls.n	80043d2 <USB_SetTurnaroundTime+0xae>
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	4a22      	ldr	r2, [pc, #136]	; (8004450 <USB_SetTurnaroundTime+0x12c>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d802      	bhi.n	80043d2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80043cc:	2309      	movs	r3, #9
 80043ce:	617b      	str	r3, [r7, #20]
 80043d0:	e01a      	b.n	8004408 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	4a1e      	ldr	r2, [pc, #120]	; (8004450 <USB_SetTurnaroundTime+0x12c>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d906      	bls.n	80043e8 <USB_SetTurnaroundTime+0xc4>
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	4a1d      	ldr	r2, [pc, #116]	; (8004454 <USB_SetTurnaroundTime+0x130>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d802      	bhi.n	80043e8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80043e2:	2308      	movs	r3, #8
 80043e4:	617b      	str	r3, [r7, #20]
 80043e6:	e00f      	b.n	8004408 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	4a1a      	ldr	r2, [pc, #104]	; (8004454 <USB_SetTurnaroundTime+0x130>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d906      	bls.n	80043fe <USB_SetTurnaroundTime+0xda>
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	4a19      	ldr	r2, [pc, #100]	; (8004458 <USB_SetTurnaroundTime+0x134>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d802      	bhi.n	80043fe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80043f8:	2307      	movs	r3, #7
 80043fa:	617b      	str	r3, [r7, #20]
 80043fc:	e004      	b.n	8004408 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80043fe:	2306      	movs	r3, #6
 8004400:	617b      	str	r3, [r7, #20]
 8004402:	e001      	b.n	8004408 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004404:	2309      	movs	r3, #9
 8004406:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	68da      	ldr	r2, [r3, #12]
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	029b      	lsls	r3, r3, #10
 800441c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004420:	431a      	orrs	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	371c      	adds	r7, #28
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr
 8004434:	00d8acbf 	.word	0x00d8acbf
 8004438:	00e4e1bf 	.word	0x00e4e1bf
 800443c:	00f423ff 	.word	0x00f423ff
 8004440:	0106737f 	.word	0x0106737f
 8004444:	011a499f 	.word	0x011a499f
 8004448:	01312cff 	.word	0x01312cff
 800444c:	014ca43f 	.word	0x014ca43f
 8004450:	016e35ff 	.word	0x016e35ff
 8004454:	01a6ab1f 	.word	0x01a6ab1f
 8004458:	01e847ff 	.word	0x01e847ff

0800445c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800445c:	b480      	push	{r7}
 800445e:	b085      	sub	sp, #20
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8004466:	2300      	movs	r3, #0
 8004468:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	019b      	lsls	r3, r3, #6
 800446e:	f043 0220 	orr.w	r2, r3, #32
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	3301      	adds	r3, #1
 800447a:	60fb      	str	r3, [r7, #12]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	4a09      	ldr	r2, [pc, #36]	; (80044a4 <USB_FlushTxFifo+0x48>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d901      	bls.n	8004488 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e006      	b.n	8004496 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	691b      	ldr	r3, [r3, #16]
 800448c:	f003 0320 	and.w	r3, r3, #32
 8004490:	2b20      	cmp	r3, #32
 8004492:	d0f0      	beq.n	8004476 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3714      	adds	r7, #20
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	00030d40 	.word	0x00030d40

080044a8 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b087      	sub	sp, #28
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f003 0306 	and.w	r3, r3, #6
 80044c0:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d002      	beq.n	80044ce <USB_GetDevSpeed+0x26>
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	2b06      	cmp	r3, #6
 80044cc:	d102      	bne.n	80044d4 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80044ce:	2302      	movs	r3, #2
 80044d0:	75fb      	strb	r3, [r7, #23]
 80044d2:	e001      	b.n	80044d8 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 80044d4:	230f      	movs	r3, #15
 80044d6:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80044d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80044da:	4618      	mov	r0, r3
 80044dc:	371c      	adds	r7, #28
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr

080044e6 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80044e6:	b480      	push	{r7}
 80044e8:	b085      	sub	sp, #20
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	6078      	str	r0, [r7, #4]
 80044ee:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	785b      	ldrb	r3, [r3, #1]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d13a      	bne.n	8004578 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004508:	69da      	ldr	r2, [r3, #28]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	f003 030f 	and.w	r3, r3, #15
 8004512:	2101      	movs	r1, #1
 8004514:	fa01 f303 	lsl.w	r3, r1, r3
 8004518:	b29b      	uxth	r3, r3
 800451a:	68f9      	ldr	r1, [r7, #12]
 800451c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004520:	4313      	orrs	r3, r2
 8004522:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	015a      	lsls	r2, r3, #5
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	4413      	add	r3, r2
 800452c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d155      	bne.n	80045e6 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	015a      	lsls	r2, r3, #5
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	4413      	add	r3, r2
 8004542:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	78db      	ldrb	r3, [r3, #3]
 8004554:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004556:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	059b      	lsls	r3, r3, #22
 800455c:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800455e:	4313      	orrs	r3, r2
 8004560:	68ba      	ldr	r2, [r7, #8]
 8004562:	0151      	lsls	r1, r2, #5
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	440a      	add	r2, r1
 8004568:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800456c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004570:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004574:	6013      	str	r3, [r2, #0]
 8004576:	e036      	b.n	80045e6 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800457e:	69da      	ldr	r2, [r3, #28]
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	f003 030f 	and.w	r3, r3, #15
 8004588:	2101      	movs	r1, #1
 800458a:	fa01 f303 	lsl.w	r3, r1, r3
 800458e:	041b      	lsls	r3, r3, #16
 8004590:	68f9      	ldr	r1, [r7, #12]
 8004592:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004596:	4313      	orrs	r3, r2
 8004598:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	015a      	lsls	r2, r3, #5
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	4413      	add	r3, r2
 80045a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d11a      	bne.n	80045e6 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	015a      	lsls	r2, r3, #5
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4413      	add	r3, r2
 80045b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	78db      	ldrb	r3, [r3, #3]
 80045ca:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80045cc:	430b      	orrs	r3, r1
 80045ce:	4313      	orrs	r3, r2
 80045d0:	68ba      	ldr	r2, [r7, #8]
 80045d2:	0151      	lsls	r1, r2, #5
 80045d4:	68fa      	ldr	r2, [r7, #12]
 80045d6:	440a      	add	r2, r1
 80045d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80045dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045e4:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80045e6:	2300      	movs	r3, #0
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3714      	adds	r7, #20
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr

080045f4 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b086      	sub	sp, #24
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	785b      	ldrb	r3, [r3, #1]
 800460c:	2b01      	cmp	r3, #1
 800460e:	f040 810a 	bne.w	8004826 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d132      	bne.n	8004680 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	015a      	lsls	r2, r3, #5
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	4413      	add	r3, r2
 8004622:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004626:	691b      	ldr	r3, [r3, #16]
 8004628:	693a      	ldr	r2, [r7, #16]
 800462a:	0151      	lsls	r1, r2, #5
 800462c:	697a      	ldr	r2, [r7, #20]
 800462e:	440a      	add	r2, r1
 8004630:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004634:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004638:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800463c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	015a      	lsls	r2, r3, #5
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	4413      	add	r3, r2
 8004646:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	693a      	ldr	r2, [r7, #16]
 800464e:	0151      	lsls	r1, r2, #5
 8004650:	697a      	ldr	r2, [r7, #20]
 8004652:	440a      	add	r2, r1
 8004654:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004658:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800465c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	015a      	lsls	r2, r3, #5
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	4413      	add	r3, r2
 8004666:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	693a      	ldr	r2, [r7, #16]
 800466e:	0151      	lsls	r1, r2, #5
 8004670:	697a      	ldr	r2, [r7, #20]
 8004672:	440a      	add	r2, r1
 8004674:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004678:	0cdb      	lsrs	r3, r3, #19
 800467a:	04db      	lsls	r3, r3, #19
 800467c:	6113      	str	r3, [r2, #16]
 800467e:	e074      	b.n	800476a <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	015a      	lsls	r2, r3, #5
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	4413      	add	r3, r2
 8004688:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	693a      	ldr	r2, [r7, #16]
 8004690:	0151      	lsls	r1, r2, #5
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	440a      	add	r2, r1
 8004696:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800469a:	0cdb      	lsrs	r3, r3, #19
 800469c:	04db      	lsls	r3, r3, #19
 800469e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	015a      	lsls	r2, r3, #5
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	4413      	add	r3, r2
 80046a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046ac:	691b      	ldr	r3, [r3, #16]
 80046ae:	693a      	ldr	r2, [r7, #16]
 80046b0:	0151      	lsls	r1, r2, #5
 80046b2:	697a      	ldr	r2, [r7, #20]
 80046b4:	440a      	add	r2, r1
 80046b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80046ba:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80046be:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80046c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	015a      	lsls	r2, r3, #5
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	4413      	add	r3, r2
 80046cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046d0:	691a      	ldr	r2, [r3, #16]
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	6959      	ldr	r1, [r3, #20]
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	440b      	add	r3, r1
 80046dc:	1e59      	subs	r1, r3, #1
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80046e6:	04d9      	lsls	r1, r3, #19
 80046e8:	4baf      	ldr	r3, [pc, #700]	; (80049a8 <USB_EPStartXfer+0x3b4>)
 80046ea:	400b      	ands	r3, r1
 80046ec:	6939      	ldr	r1, [r7, #16]
 80046ee:	0148      	lsls	r0, r1, #5
 80046f0:	6979      	ldr	r1, [r7, #20]
 80046f2:	4401      	add	r1, r0
 80046f4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80046f8:	4313      	orrs	r3, r2
 80046fa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	015a      	lsls	r2, r3, #5
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	4413      	add	r3, r2
 8004704:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004708:	691a      	ldr	r2, [r3, #16]
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	695b      	ldr	r3, [r3, #20]
 800470e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004712:	6939      	ldr	r1, [r7, #16]
 8004714:	0148      	lsls	r0, r1, #5
 8004716:	6979      	ldr	r1, [r7, #20]
 8004718:	4401      	add	r1, r0
 800471a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800471e:	4313      	orrs	r3, r2
 8004720:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	78db      	ldrb	r3, [r3, #3]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d11f      	bne.n	800476a <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	015a      	lsls	r2, r3, #5
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	4413      	add	r3, r2
 8004732:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004736:	691b      	ldr	r3, [r3, #16]
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	0151      	lsls	r1, r2, #5
 800473c:	697a      	ldr	r2, [r7, #20]
 800473e:	440a      	add	r2, r1
 8004740:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004744:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004748:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	015a      	lsls	r2, r3, #5
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	4413      	add	r3, r2
 8004752:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	693a      	ldr	r2, [r7, #16]
 800475a:	0151      	lsls	r1, r2, #5
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	440a      	add	r2, r1
 8004760:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004764:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004768:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	015a      	lsls	r2, r3, #5
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	4413      	add	r3, r2
 8004772:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	0151      	lsls	r1, r2, #5
 800477c:	697a      	ldr	r2, [r7, #20]
 800477e:	440a      	add	r2, r1
 8004780:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004784:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004788:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	78db      	ldrb	r3, [r3, #3]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d015      	beq.n	80047be <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	695b      	ldr	r3, [r3, #20]
 8004796:	2b00      	cmp	r3, #0
 8004798:	f000 8100 	beq.w	800499c <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	781b      	ldrb	r3, [r3, #0]
 80047a8:	f003 030f 	and.w	r3, r3, #15
 80047ac:	2101      	movs	r1, #1
 80047ae:	fa01 f303 	lsl.w	r3, r1, r3
 80047b2:	6979      	ldr	r1, [r7, #20]
 80047b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80047b8:	4313      	orrs	r3, r2
 80047ba:	634b      	str	r3, [r1, #52]	; 0x34
 80047bc:	e0ee      	b.n	800499c <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047c4:	689b      	ldr	r3, [r3, #8]
 80047c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d110      	bne.n	80047f0 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	015a      	lsls	r2, r3, #5
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	4413      	add	r3, r2
 80047d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	693a      	ldr	r2, [r7, #16]
 80047de:	0151      	lsls	r1, r2, #5
 80047e0:	697a      	ldr	r2, [r7, #20]
 80047e2:	440a      	add	r2, r1
 80047e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80047e8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80047ec:	6013      	str	r3, [r2, #0]
 80047ee:	e00f      	b.n	8004810 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	015a      	lsls	r2, r3, #5
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	4413      	add	r3, r2
 80047f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	0151      	lsls	r1, r2, #5
 8004802:	697a      	ldr	r2, [r7, #20]
 8004804:	440a      	add	r2, r1
 8004806:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800480a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800480e:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	68d9      	ldr	r1, [r3, #12]
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	781a      	ldrb	r2, [r3, #0]
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	695b      	ldr	r3, [r3, #20]
 800481c:	b29b      	uxth	r3, r3
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f000 f9e2 	bl	8004be8 <USB_WritePacket>
 8004824:	e0ba      	b.n	800499c <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	015a      	lsls	r2, r3, #5
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	4413      	add	r3, r2
 800482e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	0151      	lsls	r1, r2, #5
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	440a      	add	r2, r1
 800483c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004840:	0cdb      	lsrs	r3, r3, #19
 8004842:	04db      	lsls	r3, r3, #19
 8004844:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	015a      	lsls	r2, r3, #5
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	4413      	add	r3, r2
 800484e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004852:	691b      	ldr	r3, [r3, #16]
 8004854:	693a      	ldr	r2, [r7, #16]
 8004856:	0151      	lsls	r1, r2, #5
 8004858:	697a      	ldr	r2, [r7, #20]
 800485a:	440a      	add	r2, r1
 800485c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004860:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004864:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004868:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d123      	bne.n	80048ba <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	015a      	lsls	r2, r3, #5
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	4413      	add	r3, r2
 800487a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800487e:	691a      	ldr	r2, [r3, #16]
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004888:	6939      	ldr	r1, [r7, #16]
 800488a:	0148      	lsls	r0, r1, #5
 800488c:	6979      	ldr	r1, [r7, #20]
 800488e:	4401      	add	r1, r0
 8004890:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004894:	4313      	orrs	r3, r2
 8004896:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	015a      	lsls	r2, r3, #5
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	4413      	add	r3, r2
 80048a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048a4:	691b      	ldr	r3, [r3, #16]
 80048a6:	693a      	ldr	r2, [r7, #16]
 80048a8:	0151      	lsls	r1, r2, #5
 80048aa:	697a      	ldr	r2, [r7, #20]
 80048ac:	440a      	add	r2, r1
 80048ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80048b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80048b6:	6113      	str	r3, [r2, #16]
 80048b8:	e033      	b.n	8004922 <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	695a      	ldr	r2, [r3, #20]
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	4413      	add	r3, r2
 80048c4:	1e5a      	subs	r2, r3, #1
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80048ce:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	015a      	lsls	r2, r3, #5
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	4413      	add	r3, r2
 80048d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048dc:	691a      	ldr	r2, [r3, #16]
 80048de:	89fb      	ldrh	r3, [r7, #14]
 80048e0:	04d9      	lsls	r1, r3, #19
 80048e2:	4b31      	ldr	r3, [pc, #196]	; (80049a8 <USB_EPStartXfer+0x3b4>)
 80048e4:	400b      	ands	r3, r1
 80048e6:	6939      	ldr	r1, [r7, #16]
 80048e8:	0148      	lsls	r0, r1, #5
 80048ea:	6979      	ldr	r1, [r7, #20]
 80048ec:	4401      	add	r1, r0
 80048ee:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80048f2:	4313      	orrs	r3, r2
 80048f4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	015a      	lsls	r2, r3, #5
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	4413      	add	r3, r2
 80048fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004902:	691a      	ldr	r2, [r3, #16]
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	89f9      	ldrh	r1, [r7, #14]
 800490a:	fb01 f303 	mul.w	r3, r1, r3
 800490e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004912:	6939      	ldr	r1, [r7, #16]
 8004914:	0148      	lsls	r0, r1, #5
 8004916:	6979      	ldr	r1, [r7, #20]
 8004918:	4401      	add	r1, r0
 800491a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800491e:	4313      	orrs	r3, r2
 8004920:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	78db      	ldrb	r3, [r3, #3]
 8004926:	2b01      	cmp	r3, #1
 8004928:	d128      	bne.n	800497c <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004936:	2b00      	cmp	r3, #0
 8004938:	d110      	bne.n	800495c <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	015a      	lsls	r2, r3, #5
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	4413      	add	r3, r2
 8004942:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	693a      	ldr	r2, [r7, #16]
 800494a:	0151      	lsls	r1, r2, #5
 800494c:	697a      	ldr	r2, [r7, #20]
 800494e:	440a      	add	r2, r1
 8004950:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004954:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004958:	6013      	str	r3, [r2, #0]
 800495a:	e00f      	b.n	800497c <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	015a      	lsls	r2, r3, #5
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	4413      	add	r3, r2
 8004964:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	693a      	ldr	r2, [r7, #16]
 800496c:	0151      	lsls	r1, r2, #5
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	440a      	add	r2, r1
 8004972:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004976:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800497a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	015a      	lsls	r2, r3, #5
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	4413      	add	r3, r2
 8004984:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	693a      	ldr	r2, [r7, #16]
 800498c:	0151      	lsls	r1, r2, #5
 800498e:	697a      	ldr	r2, [r7, #20]
 8004990:	440a      	add	r2, r1
 8004992:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004996:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800499a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800499c:	2300      	movs	r3, #0
}
 800499e:	4618      	mov	r0, r3
 80049a0:	3718      	adds	r7, #24
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	bf00      	nop
 80049a8:	1ff80000 	.word	0x1ff80000

080049ac <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b085      	sub	sp, #20
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	781b      	ldrb	r3, [r3, #0]
 80049be:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	785b      	ldrb	r3, [r3, #1]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	f040 80ab 	bne.w	8004b20 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d132      	bne.n	8004a38 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	015a      	lsls	r2, r3, #5
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	4413      	add	r3, r2
 80049da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	68ba      	ldr	r2, [r7, #8]
 80049e2:	0151      	lsls	r1, r2, #5
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	440a      	add	r2, r1
 80049e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80049ec:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80049f0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80049f4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	015a      	lsls	r2, r3, #5
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	4413      	add	r3, r2
 80049fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	68ba      	ldr	r2, [r7, #8]
 8004a06:	0151      	lsls	r1, r2, #5
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	440a      	add	r2, r1
 8004a0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004a14:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	015a      	lsls	r2, r3, #5
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a22:	691b      	ldr	r3, [r3, #16]
 8004a24:	68ba      	ldr	r2, [r7, #8]
 8004a26:	0151      	lsls	r1, r2, #5
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	440a      	add	r2, r1
 8004a2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a30:	0cdb      	lsrs	r3, r3, #19
 8004a32:	04db      	lsls	r3, r3, #19
 8004a34:	6113      	str	r3, [r2, #16]
 8004a36:	e04e      	b.n	8004ad6 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	015a      	lsls	r2, r3, #5
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	4413      	add	r3, r2
 8004a40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a44:	691b      	ldr	r3, [r3, #16]
 8004a46:	68ba      	ldr	r2, [r7, #8]
 8004a48:	0151      	lsls	r1, r2, #5
 8004a4a:	68fa      	ldr	r2, [r7, #12]
 8004a4c:	440a      	add	r2, r1
 8004a4e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a52:	0cdb      	lsrs	r3, r3, #19
 8004a54:	04db      	lsls	r3, r3, #19
 8004a56:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	015a      	lsls	r2, r3, #5
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	4413      	add	r3, r2
 8004a60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	0151      	lsls	r1, r2, #5
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	440a      	add	r2, r1
 8004a6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a72:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004a76:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004a7a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	695a      	ldr	r2, [r3, #20]
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d903      	bls.n	8004a90 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	689a      	ldr	r2, [r3, #8]
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	015a      	lsls	r2, r3, #5
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	4413      	add	r3, r2
 8004a98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	68ba      	ldr	r2, [r7, #8]
 8004aa0:	0151      	lsls	r1, r2, #5
 8004aa2:	68fa      	ldr	r2, [r7, #12]
 8004aa4:	440a      	add	r2, r1
 8004aa6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004aaa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004aae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	015a      	lsls	r2, r3, #5
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	4413      	add	r3, r2
 8004ab8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004abc:	691a      	ldr	r2, [r3, #16]
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ac6:	68b9      	ldr	r1, [r7, #8]
 8004ac8:	0148      	lsls	r0, r1, #5
 8004aca:	68f9      	ldr	r1, [r7, #12]
 8004acc:	4401      	add	r1, r0
 8004ace:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	015a      	lsls	r2, r3, #5
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	4413      	add	r3, r2
 8004ade:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	0151      	lsls	r1, r2, #5
 8004ae8:	68fa      	ldr	r2, [r7, #12]
 8004aea:	440a      	add	r2, r1
 8004aec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004af0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004af4:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d06d      	beq.n	8004bda <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	781b      	ldrb	r3, [r3, #0]
 8004b0a:	f003 030f 	and.w	r3, r3, #15
 8004b0e:	2101      	movs	r1, #1
 8004b10:	fa01 f303 	lsl.w	r3, r1, r3
 8004b14:	68f9      	ldr	r1, [r7, #12]
 8004b16:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	634b      	str	r3, [r1, #52]	; 0x34
 8004b1e:	e05c      	b.n	8004bda <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	015a      	lsls	r2, r3, #5
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	4413      	add	r3, r2
 8004b28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	0151      	lsls	r1, r2, #5
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	440a      	add	r2, r1
 8004b36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b3a:	0cdb      	lsrs	r3, r3, #19
 8004b3c:	04db      	lsls	r3, r3, #19
 8004b3e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	015a      	lsls	r2, r3, #5
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4413      	add	r3, r2
 8004b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b4c:	691b      	ldr	r3, [r3, #16]
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	0151      	lsls	r1, r2, #5
 8004b52:	68fa      	ldr	r2, [r7, #12]
 8004b54:	440a      	add	r2, r1
 8004b56:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b5a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004b5e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004b62:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	695b      	ldr	r3, [r3, #20]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d003      	beq.n	8004b74 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	689a      	ldr	r2, [r3, #8]
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	015a      	lsls	r2, r3, #5
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	4413      	add	r3, r2
 8004b7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b80:	691b      	ldr	r3, [r3, #16]
 8004b82:	68ba      	ldr	r2, [r7, #8]
 8004b84:	0151      	lsls	r1, r2, #5
 8004b86:	68fa      	ldr	r2, [r7, #12]
 8004b88:	440a      	add	r2, r1
 8004b8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b8e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004b92:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	015a      	lsls	r2, r3, #5
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	4413      	add	r3, r2
 8004b9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ba0:	691a      	ldr	r2, [r3, #16]
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004baa:	68b9      	ldr	r1, [r7, #8]
 8004bac:	0148      	lsls	r0, r1, #5
 8004bae:	68f9      	ldr	r1, [r7, #12]
 8004bb0:	4401      	add	r1, r0
 8004bb2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	015a      	lsls	r2, r3, #5
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	4413      	add	r3, r2
 8004bc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	0151      	lsls	r1, r2, #5
 8004bcc:	68fa      	ldr	r2, [r7, #12]
 8004bce:	440a      	add	r2, r1
 8004bd0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004bd4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004bd8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004bda:	2300      	movs	r3, #0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3714      	adds	r7, #20
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr

08004be8 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b089      	sub	sp, #36	; 0x24
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	4611      	mov	r1, r2
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	71fb      	strb	r3, [r7, #7]
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8004c06:	88bb      	ldrh	r3, [r7, #4]
 8004c08:	3303      	adds	r3, #3
 8004c0a:	089b      	lsrs	r3, r3, #2
 8004c0c:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8004c0e:	2300      	movs	r3, #0
 8004c10:	61bb      	str	r3, [r7, #24]
 8004c12:	e00f      	b.n	8004c34 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004c14:	79fb      	ldrb	r3, [r7, #7]
 8004c16:	031a      	lsls	r2, r3, #12
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	4413      	add	r3, r2
 8004c1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c20:	461a      	mov	r2, r3
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	6013      	str	r3, [r2, #0]
    pSrc++;
 8004c28:	69fb      	ldr	r3, [r7, #28]
 8004c2a:	3304      	adds	r3, #4
 8004c2c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	3301      	adds	r3, #1
 8004c32:	61bb      	str	r3, [r7, #24]
 8004c34:	69ba      	ldr	r2, [r7, #24]
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d3eb      	bcc.n	8004c14 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8004c3c:	2300      	movs	r3, #0
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3724      	adds	r7, #36	; 0x24
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr

08004c4a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	b089      	sub	sp, #36	; 0x24
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	60f8      	str	r0, [r7, #12]
 8004c52:	60b9      	str	r1, [r7, #8]
 8004c54:	4613      	mov	r3, r2
 8004c56:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8004c60:	88fb      	ldrh	r3, [r7, #6]
 8004c62:	3303      	adds	r3, #3
 8004c64:	089b      	lsrs	r3, r3, #2
 8004c66:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8004c68:	2300      	movs	r3, #0
 8004c6a:	61bb      	str	r3, [r7, #24]
 8004c6c:	e00b      	b.n	8004c86 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	69fb      	ldr	r3, [r7, #28]
 8004c78:	601a      	str	r2, [r3, #0]
    pDest++;
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	3304      	adds	r3, #4
 8004c7e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8004c80:	69bb      	ldr	r3, [r7, #24]
 8004c82:	3301      	adds	r3, #1
 8004c84:	61bb      	str	r3, [r7, #24]
 8004c86:	69ba      	ldr	r2, [r7, #24]
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d3ef      	bcc.n	8004c6e <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8004c8e:	69fb      	ldr	r3, [r7, #28]
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	3724      	adds	r7, #36	; 0x24
 8004c94:	46bd      	mov	sp, r7
 8004c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9a:	4770      	bx	lr

08004c9c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	781b      	ldrb	r3, [r3, #0]
 8004cae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	785b      	ldrb	r3, [r3, #1]
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d12c      	bne.n	8004d12 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	015a      	lsls	r2, r3, #5
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	4413      	add	r3, r2
 8004cc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	db12      	blt.n	8004cf0 <USB_EPSetStall+0x54>
 8004cca:	68bb      	ldr	r3, [r7, #8]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d00f      	beq.n	8004cf0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	015a      	lsls	r2, r3, #5
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	4413      	add	r3, r2
 8004cd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	68ba      	ldr	r2, [r7, #8]
 8004ce0:	0151      	lsls	r1, r2, #5
 8004ce2:	68fa      	ldr	r2, [r7, #12]
 8004ce4:	440a      	add	r2, r1
 8004ce6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004cea:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004cee:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	015a      	lsls	r2, r3, #5
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68ba      	ldr	r2, [r7, #8]
 8004d00:	0151      	lsls	r1, r2, #5
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	440a      	add	r2, r1
 8004d06:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d0a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004d0e:	6013      	str	r3, [r2, #0]
 8004d10:	e02b      	b.n	8004d6a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	015a      	lsls	r2, r3, #5
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	4413      	add	r3, r2
 8004d1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	db12      	blt.n	8004d4a <USB_EPSetStall+0xae>
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d00f      	beq.n	8004d4a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	015a      	lsls	r2, r3, #5
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	4413      	add	r3, r2
 8004d32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68ba      	ldr	r2, [r7, #8]
 8004d3a:	0151      	lsls	r1, r2, #5
 8004d3c:	68fa      	ldr	r2, [r7, #12]
 8004d3e:	440a      	add	r2, r1
 8004d40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d44:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004d48:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	015a      	lsls	r2, r3, #5
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	4413      	add	r3, r2
 8004d52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68ba      	ldr	r2, [r7, #8]
 8004d5a:	0151      	lsls	r1, r2, #5
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	440a      	add	r2, r1
 8004d60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004d68:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3714      	adds	r7, #20
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b085      	sub	sp, #20
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	781b      	ldrb	r3, [r3, #0]
 8004d8a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	785b      	ldrb	r3, [r3, #1]
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	d128      	bne.n	8004de6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	015a      	lsls	r2, r3, #5
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68ba      	ldr	r2, [r7, #8]
 8004da4:	0151      	lsls	r1, r2, #5
 8004da6:	68fa      	ldr	r2, [r7, #12]
 8004da8:	440a      	add	r2, r1
 8004daa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004dae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004db2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	78db      	ldrb	r3, [r3, #3]
 8004db8:	2b03      	cmp	r3, #3
 8004dba:	d003      	beq.n	8004dc4 <USB_EPClearStall+0x4c>
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	78db      	ldrb	r3, [r3, #3]
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	d138      	bne.n	8004e36 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	015a      	lsls	r2, r3, #5
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	4413      	add	r3, r2
 8004dcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	0151      	lsls	r1, r2, #5
 8004dd6:	68fa      	ldr	r2, [r7, #12]
 8004dd8:	440a      	add	r2, r1
 8004dda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004dde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004de2:	6013      	str	r3, [r2, #0]
 8004de4:	e027      	b.n	8004e36 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	015a      	lsls	r2, r3, #5
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	4413      	add	r3, r2
 8004dee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	0151      	lsls	r1, r2, #5
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	440a      	add	r2, r1
 8004dfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e00:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004e04:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	78db      	ldrb	r3, [r3, #3]
 8004e0a:	2b03      	cmp	r3, #3
 8004e0c:	d003      	beq.n	8004e16 <USB_EPClearStall+0x9e>
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	78db      	ldrb	r3, [r3, #3]
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d10f      	bne.n	8004e36 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004e16:	68bb      	ldr	r3, [r7, #8]
 8004e18:	015a      	lsls	r2, r3, #5
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	4413      	add	r3, r2
 8004e1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68ba      	ldr	r2, [r7, #8]
 8004e26:	0151      	lsls	r1, r2, #5
 8004e28:	68fa      	ldr	r2, [r7, #12]
 8004e2a:	440a      	add	r2, r1
 8004e2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e34:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8004e36:	2300      	movs	r3, #0
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	3714      	adds	r7, #20
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b085      	sub	sp, #20
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
 8004e4c:	460b      	mov	r3, r1
 8004e4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004e62:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004e66:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	78fb      	ldrb	r3, [r7, #3]
 8004e72:	011b      	lsls	r3, r3, #4
 8004e74:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8004e78:	68f9      	ldr	r1, [r7, #12]
 8004e7a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8004e82:	2300      	movs	r3, #0
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3714      	adds	r7, #20
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b085      	sub	sp, #20
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	695b      	ldr	r3, [r3, #20]
 8004e9c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	699b      	ldr	r3, [r3, #24]
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3714      	adds	r7, #20
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr

08004eb6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004eb6:	b480      	push	{r7}
 8004eb8:	b085      	sub	sp, #20
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ed2:	69db      	ldr	r3, [r3, #28]
 8004ed4:	68ba      	ldr	r2, [r7, #8]
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	0c1b      	lsrs	r3, r3, #16
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3714      	adds	r7, #20
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr

08004eea <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004eea:	b480      	push	{r7}
 8004eec:	b085      	sub	sp, #20
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004efc:	699b      	ldr	r3, [r3, #24]
 8004efe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f06:	69db      	ldr	r3, [r3, #28]
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	4013      	ands	r3, r2
 8004f0c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	b29b      	uxth	r3, r3
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3714      	adds	r7, #20
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr

08004f1e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004f1e:	b480      	push	{r7}
 8004f20:	b085      	sub	sp, #20
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
 8004f26:	460b      	mov	r3, r1
 8004f28:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004f2e:	78fb      	ldrb	r3, [r7, #3]
 8004f30:	015a      	lsls	r2, r3, #5
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	4413      	add	r3, r2
 8004f36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	68ba      	ldr	r2, [r7, #8]
 8004f48:	4013      	ands	r3, r2
 8004f4a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004f4c:	68bb      	ldr	r3, [r7, #8]
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3714      	adds	r7, #20
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr

08004f5a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b087      	sub	sp, #28
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
 8004f62:	460b      	mov	r3, r1
 8004f64:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f7c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004f7e:	78fb      	ldrb	r3, [r7, #3]
 8004f80:	f003 030f 	and.w	r3, r3, #15
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	fa22 f303 	lsr.w	r3, r2, r3
 8004f8a:	01db      	lsls	r3, r3, #7
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	693a      	ldr	r2, [r7, #16]
 8004f90:	4313      	orrs	r3, r2
 8004f92:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8004f94:	78fb      	ldrb	r3, [r7, #3]
 8004f96:	015a      	lsls	r2, r3, #5
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	4413      	add	r3, r2
 8004f9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	693a      	ldr	r2, [r7, #16]
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004fa8:	68bb      	ldr	r3, [r7, #8]
}
 8004faa:	4618      	mov	r0, r3
 8004fac:	371c      	adds	r7, #28
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr

08004fb6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004fb6:	b480      	push	{r7}
 8004fb8:	b083      	sub	sp, #12
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	f003 0301 	and.w	r3, r3, #1
}
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr

08004fd2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8004fd2:	b480      	push	{r7}
 8004fd4:	b085      	sub	sp, #20
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fec:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004ff0:	f023 0307 	bic.w	r3, r3, #7
 8004ff4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005004:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005008:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3714      	adds	r7, #20
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8005018:	b480      	push	{r7}
 800501a:	b085      	sub	sp, #20
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	333c      	adds	r3, #60	; 0x3c
 800502a:	3304      	adds	r3, #4
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	4a1c      	ldr	r2, [pc, #112]	; (80050a4 <USB_EP0_OutStart+0x8c>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d90a      	bls.n	800504e <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005044:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005048:	d101      	bne.n	800504e <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800504a:	2300      	movs	r3, #0
 800504c:	e024      	b.n	8005098 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005054:	461a      	mov	r2, r3
 8005056:	2300      	movs	r3, #0
 8005058:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005068:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800506c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	68fa      	ldr	r2, [r7, #12]
 8005078:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800507c:	f043 0318 	orr.w	r3, r3, #24
 8005080:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	68fa      	ldr	r2, [r7, #12]
 800508c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005090:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005094:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8005096:	2300      	movs	r3, #0
}
 8005098:	4618      	mov	r0, r3
 800509a:	3714      	adds	r7, #20
 800509c:	46bd      	mov	sp, r7
 800509e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a2:	4770      	bx	lr
 80050a4:	4f54300a 	.word	0x4f54300a

080050a8 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	370c      	adds	r7, #12
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr

080050be <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80050be:	b580      	push	{r7, lr}
 80050c0:	b084      	sub	sp, #16
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	6078      	str	r0, [r7, #4]
 80050c6:	460b      	mov	r3, r1
 80050c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80050ca:	2303      	movs	r3, #3
 80050cc:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d009      	beq.n	80050ec <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	78fa      	ldrb	r2, [r7, #3]
 80050e2:	4611      	mov	r1, r2
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	4798      	blx	r3
 80050e8:	4603      	mov	r3, r0
 80050ea:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80050ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3710      	adds	r7, #16
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}

080050f6 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b082      	sub	sp, #8
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	6078      	str	r0, [r7, #4]
 80050fe:	460b      	mov	r3, r1
 8005100:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005108:	2b00      	cmp	r3, #0
 800510a:	d007      	beq.n	800511c <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	78fa      	ldrb	r2, [r7, #3]
 8005116:	4611      	mov	r1, r2
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	4798      	blx	r3
  }

  return USBD_OK;
 800511c:	2300      	movs	r3, #0
}
 800511e:	4618      	mov	r0, r3
 8005120:	3708      	adds	r7, #8
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005126:	b580      	push	{r7, lr}
 8005128:	b084      	sub	sp, #16
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
 800512e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005136:	6839      	ldr	r1, [r7, #0]
 8005138:	4618      	mov	r0, r3
 800513a:	f000 ff57 	bl	8005fec <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800514c:	461a      	mov	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800515a:	f003 031f 	and.w	r3, r3, #31
 800515e:	2b01      	cmp	r3, #1
 8005160:	d00e      	beq.n	8005180 <USBD_LL_SetupStage+0x5a>
 8005162:	2b01      	cmp	r3, #1
 8005164:	d302      	bcc.n	800516c <USBD_LL_SetupStage+0x46>
 8005166:	2b02      	cmp	r3, #2
 8005168:	d014      	beq.n	8005194 <USBD_LL_SetupStage+0x6e>
 800516a:	e01d      	b.n	80051a8 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005172:	4619      	mov	r1, r3
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 fa17 	bl	80055a8 <USBD_StdDevReq>
 800517a:	4603      	mov	r3, r0
 800517c:	73fb      	strb	r3, [r7, #15]
      break;
 800517e:	e020      	b.n	80051c2 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005186:	4619      	mov	r1, r3
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f000 fa7b 	bl	8005684 <USBD_StdItfReq>
 800518e:	4603      	mov	r3, r0
 8005190:	73fb      	strb	r3, [r7, #15]
      break;
 8005192:	e016      	b.n	80051c2 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800519a:	4619      	mov	r1, r3
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f000 fab7 	bl	8005710 <USBD_StdEPReq>
 80051a2:	4603      	mov	r3, r0
 80051a4:	73fb      	strb	r3, [r7, #15]
      break;
 80051a6:	e00c      	b.n	80051c2 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80051ae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	4619      	mov	r1, r3
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f002 f8ec 	bl	8007394 <USBD_LL_StallEP>
 80051bc:	4603      	mov	r3, r0
 80051be:	73fb      	strb	r3, [r7, #15]
      break;
 80051c0:	bf00      	nop
  }

  return ret;
 80051c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80051c4:	4618      	mov	r0, r3
 80051c6:	3710      	adds	r7, #16
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}

080051cc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b086      	sub	sp, #24
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	60f8      	str	r0, [r7, #12]
 80051d4:	460b      	mov	r3, r1
 80051d6:	607a      	str	r2, [r7, #4]
 80051d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80051da:	7afb      	ldrb	r3, [r7, #11]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d137      	bne.n	8005250 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80051e6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80051ee:	2b03      	cmp	r3, #3
 80051f0:	d14a      	bne.n	8005288 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	689a      	ldr	r2, [r3, #8]
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d913      	bls.n	8005226 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	689a      	ldr	r2, [r3, #8]
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	1ad2      	subs	r2, r2, r3
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	68da      	ldr	r2, [r3, #12]
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	4293      	cmp	r3, r2
 8005216:	bf28      	it	cs
 8005218:	4613      	movcs	r3, r2
 800521a:	461a      	mov	r2, r3
 800521c:	6879      	ldr	r1, [r7, #4]
 800521e:	68f8      	ldr	r0, [r7, #12]
 8005220:	f000 ff5b 	bl	80060da <USBD_CtlContinueRx>
 8005224:	e030      	b.n	8005288 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800522c:	691b      	ldr	r3, [r3, #16]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d00a      	beq.n	8005248 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8005238:	2b03      	cmp	r3, #3
 800523a:	d105      	bne.n	8005248 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	68f8      	ldr	r0, [r7, #12]
 8005246:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f000 ff57 	bl	80060fc <USBD_CtlSendStatus>
 800524e:	e01b      	b.n	8005288 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005256:	699b      	ldr	r3, [r3, #24]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d013      	beq.n	8005284 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8005262:	2b03      	cmp	r3, #3
 8005264:	d10e      	bne.n	8005284 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800526c:	699b      	ldr	r3, [r3, #24]
 800526e:	7afa      	ldrb	r2, [r7, #11]
 8005270:	4611      	mov	r1, r2
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	4798      	blx	r3
 8005276:	4603      	mov	r3, r0
 8005278:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800527a:	7dfb      	ldrb	r3, [r7, #23]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d003      	beq.n	8005288 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 8005280:	7dfb      	ldrb	r3, [r7, #23]
 8005282:	e002      	b.n	800528a <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005284:	2303      	movs	r3, #3
 8005286:	e000      	b.n	800528a <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3718      	adds	r7, #24
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005292:	b580      	push	{r7, lr}
 8005294:	b086      	sub	sp, #24
 8005296:	af00      	add	r7, sp, #0
 8005298:	60f8      	str	r0, [r7, #12]
 800529a:	460b      	mov	r3, r1
 800529c:	607a      	str	r2, [r7, #4]
 800529e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80052a0:	7afb      	ldrb	r3, [r7, #11]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d16a      	bne.n	800537c <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	3314      	adds	r3, #20
 80052aa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80052b2:	2b02      	cmp	r3, #2
 80052b4:	d155      	bne.n	8005362 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	689a      	ldr	r2, [r3, #8]
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d914      	bls.n	80052ec <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	689a      	ldr	r2, [r3, #8]
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	68db      	ldr	r3, [r3, #12]
 80052ca:	1ad2      	subs	r2, r2, r3
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	461a      	mov	r2, r3
 80052d6:	6879      	ldr	r1, [r7, #4]
 80052d8:	68f8      	ldr	r0, [r7, #12]
 80052da:	f000 feed 	bl	80060b8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80052de:	2300      	movs	r3, #0
 80052e0:	2200      	movs	r2, #0
 80052e2:	2100      	movs	r1, #0
 80052e4:	68f8      	ldr	r0, [r7, #12]
 80052e6:	f002 f95b 	bl	80075a0 <USBD_LL_PrepareReceive>
 80052ea:	e03a      	b.n	8005362 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	68da      	ldr	r2, [r3, #12]
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d11c      	bne.n	8005332 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	685a      	ldr	r2, [r3, #4]
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005300:	429a      	cmp	r2, r3
 8005302:	d316      	bcc.n	8005332 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800530e:	429a      	cmp	r2, r3
 8005310:	d20f      	bcs.n	8005332 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005312:	2200      	movs	r2, #0
 8005314:	2100      	movs	r1, #0
 8005316:	68f8      	ldr	r0, [r7, #12]
 8005318:	f000 fece 	bl	80060b8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2200      	movs	r2, #0
 8005320:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005324:	2300      	movs	r3, #0
 8005326:	2200      	movs	r2, #0
 8005328:	2100      	movs	r1, #0
 800532a:	68f8      	ldr	r0, [r7, #12]
 800532c:	f002 f938 	bl	80075a0 <USBD_LL_PrepareReceive>
 8005330:	e017      	b.n	8005362 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d00a      	beq.n	8005354 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8005344:	2b03      	cmp	r3, #3
 8005346:	d105      	bne.n	8005354 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	68f8      	ldr	r0, [r7, #12]
 8005352:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005354:	2180      	movs	r1, #128	; 0x80
 8005356:	68f8      	ldr	r0, [r7, #12]
 8005358:	f002 f81c 	bl	8007394 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f000 fee0 	bl	8006122 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005368:	2b01      	cmp	r3, #1
 800536a:	d123      	bne.n	80053b4 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800536c:	68f8      	ldr	r0, [r7, #12]
 800536e:	f7ff fe9b 	bl	80050a8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800537a:	e01b      	b.n	80053b4 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005382:	695b      	ldr	r3, [r3, #20]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d013      	beq.n	80053b0 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800538e:	2b03      	cmp	r3, #3
 8005390:	d10e      	bne.n	80053b0 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005398:	695b      	ldr	r3, [r3, #20]
 800539a:	7afa      	ldrb	r2, [r7, #11]
 800539c:	4611      	mov	r1, r2
 800539e:	68f8      	ldr	r0, [r7, #12]
 80053a0:	4798      	blx	r3
 80053a2:	4603      	mov	r3, r0
 80053a4:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80053a6:	7dfb      	ldrb	r3, [r7, #23]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d003      	beq.n	80053b4 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 80053ac:	7dfb      	ldrb	r3, [r7, #23]
 80053ae:	e002      	b.n	80053b6 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80053b0:	2303      	movs	r3, #3
 80053b2:	e000      	b.n	80053b6 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	3718      	adds	r7, #24
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80053be:	b580      	push	{r7, lr}
 80053c0:	b082      	sub	sp, #8
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d009      	beq.n	8005402 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	6852      	ldr	r2, [r2, #4]
 80053fa:	b2d2      	uxtb	r2, r2
 80053fc:	4611      	mov	r1, r2
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005402:	2340      	movs	r3, #64	; 0x40
 8005404:	2200      	movs	r2, #0
 8005406:	2100      	movs	r1, #0
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f001 ff85 	bl	8007318 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2201      	movs	r2, #1
 8005412:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2240      	movs	r2, #64	; 0x40
 800541a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800541e:	2340      	movs	r3, #64	; 0x40
 8005420:	2200      	movs	r2, #0
 8005422:	2180      	movs	r1, #128	; 0x80
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f001 ff77 	bl	8007318 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2201      	movs	r2, #1
 800542e:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2240      	movs	r2, #64	; 0x40
 8005434:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8005436:	2300      	movs	r3, #0
}
 8005438:	4618      	mov	r0, r3
 800543a:	3708      	adds	r7, #8
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}

08005440 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	460b      	mov	r3, r1
 800544a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	78fa      	ldrb	r2, [r7, #3]
 8005450:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005452:	2300      	movs	r3, #0
}
 8005454:	4618      	mov	r0, r3
 8005456:	370c      	adds	r7, #12
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2204      	movs	r2, #4
 8005478:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	370c      	adds	r7, #12
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr

0800548a <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800548a:	b480      	push	{r7}
 800548c:	b083      	sub	sp, #12
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005498:	2b04      	cmp	r3, #4
 800549a:	d105      	bne.n	80054a8 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80054a8:	2300      	movs	r3, #0
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	370c      	adds	r7, #12
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr

080054b6 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b082      	sub	sp, #8
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80054c4:	2b03      	cmp	r3, #3
 80054c6:	d10b      	bne.n	80054e0 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80054ce:	69db      	ldr	r3, [r3, #28]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d005      	beq.n	80054e0 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80054da:	69db      	ldr	r3, [r3, #28]
 80054dc:	6878      	ldr	r0, [r7, #4]
 80054de:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3708      	adds	r7, #8
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}

080054ea <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80054ea:	b480      	push	{r7}
 80054ec:	b083      	sub	sp, #12
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
 80054f2:	460b      	mov	r3, r1
 80054f4:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80054f6:	2300      	movs	r3, #0
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	460b      	mov	r3, r1
 800550e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	370c      	adds	r7, #12
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr

0800551e <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800551e:	b480      	push	{r7}
 8005520:	b083      	sub	sp, #12
 8005522:	af00      	add	r7, sp, #0
 8005524:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	370c      	adds	r7, #12
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800554a:	2b00      	cmp	r3, #0
 800554c:	d009      	beq.n	8005562 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	6852      	ldr	r2, [r2, #4]
 800555a:	b2d2      	uxtb	r2, r2
 800555c:	4611      	mov	r1, r2
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	4798      	blx	r3
  }

  return USBD_OK;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	3708      	adds	r7, #8
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}

0800556c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800556c:	b480      	push	{r7}
 800556e:	b087      	sub	sp, #28
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	3301      	adds	r3, #1
 8005582:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800558a:	8a3b      	ldrh	r3, [r7, #16]
 800558c:	021b      	lsls	r3, r3, #8
 800558e:	b21a      	sxth	r2, r3
 8005590:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8005594:	4313      	orrs	r3, r2
 8005596:	b21b      	sxth	r3, r3
 8005598:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800559a:	89fb      	ldrh	r3, [r7, #14]
}
 800559c:	4618      	mov	r0, r3
 800559e:	371c      	adds	r7, #28
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80055b2:	2300      	movs	r3, #0
 80055b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	781b      	ldrb	r3, [r3, #0]
 80055ba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80055be:	2b20      	cmp	r3, #32
 80055c0:	d004      	beq.n	80055cc <USBD_StdDevReq+0x24>
 80055c2:	2b40      	cmp	r3, #64	; 0x40
 80055c4:	d002      	beq.n	80055cc <USBD_StdDevReq+0x24>
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d00a      	beq.n	80055e0 <USBD_StdDevReq+0x38>
 80055ca:	e050      	b.n	800566e <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	6839      	ldr	r1, [r7, #0]
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	4798      	blx	r3
 80055da:	4603      	mov	r3, r0
 80055dc:	73fb      	strb	r3, [r7, #15]
    break;
 80055de:	e04b      	b.n	8005678 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	785b      	ldrb	r3, [r3, #1]
 80055e4:	2b09      	cmp	r3, #9
 80055e6:	d83c      	bhi.n	8005662 <USBD_StdDevReq+0xba>
 80055e8:	a201      	add	r2, pc, #4	; (adr r2, 80055f0 <USBD_StdDevReq+0x48>)
 80055ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ee:	bf00      	nop
 80055f0:	08005645 	.word	0x08005645
 80055f4:	08005659 	.word	0x08005659
 80055f8:	08005663 	.word	0x08005663
 80055fc:	0800564f 	.word	0x0800564f
 8005600:	08005663 	.word	0x08005663
 8005604:	08005623 	.word	0x08005623
 8005608:	08005619 	.word	0x08005619
 800560c:	08005663 	.word	0x08005663
 8005610:	0800563b 	.word	0x0800563b
 8005614:	0800562d 	.word	0x0800562d
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8005618:	6839      	ldr	r1, [r7, #0]
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f000 f9d0 	bl	80059c0 <USBD_GetDescriptor>
      break;
 8005620:	e024      	b.n	800566c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8005622:	6839      	ldr	r1, [r7, #0]
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f000 fb5f 	bl	8005ce8 <USBD_SetAddress>
      break;
 800562a:	e01f      	b.n	800566c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800562c:	6839      	ldr	r1, [r7, #0]
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f000 fb9c 	bl	8005d6c <USBD_SetConfig>
 8005634:	4603      	mov	r3, r0
 8005636:	73fb      	strb	r3, [r7, #15]
      break;
 8005638:	e018      	b.n	800566c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800563a:	6839      	ldr	r1, [r7, #0]
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f000 fc39 	bl	8005eb4 <USBD_GetConfig>
      break;
 8005642:	e013      	b.n	800566c <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8005644:	6839      	ldr	r1, [r7, #0]
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f000 fc68 	bl	8005f1c <USBD_GetStatus>
      break;
 800564c:	e00e      	b.n	800566c <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800564e:	6839      	ldr	r1, [r7, #0]
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f000 fc96 	bl	8005f82 <USBD_SetFeature>
      break;
 8005656:	e009      	b.n	800566c <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8005658:	6839      	ldr	r1, [r7, #0]
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f000 fca5 	bl	8005faa <USBD_ClrFeature>
      break;
 8005660:	e004      	b.n	800566c <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8005662:	6839      	ldr	r1, [r7, #0]
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f000 fcfb 	bl	8006060 <USBD_CtlError>
      break;
 800566a:	bf00      	nop
    }
    break;
 800566c:	e004      	b.n	8005678 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800566e:	6839      	ldr	r1, [r7, #0]
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f000 fcf5 	bl	8006060 <USBD_CtlError>
    break;
 8005676:	bf00      	nop
  }

  return ret;
 8005678:	7bfb      	ldrb	r3, [r7, #15]
}
 800567a:	4618      	mov	r0, r3
 800567c:	3710      	adds	r7, #16
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
 8005682:	bf00      	nop

08005684 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b084      	sub	sp, #16
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800568e:	2300      	movs	r3, #0
 8005690:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	781b      	ldrb	r3, [r3, #0]
 8005696:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800569a:	2b20      	cmp	r3, #32
 800569c:	d003      	beq.n	80056a6 <USBD_StdItfReq+0x22>
 800569e:	2b40      	cmp	r3, #64	; 0x40
 80056a0:	d001      	beq.n	80056a6 <USBD_StdItfReq+0x22>
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d12a      	bne.n	80056fc <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80056ac:	3b01      	subs	r3, #1
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	d81d      	bhi.n	80056ee <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	889b      	ldrh	r3, [r3, #4]
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d813      	bhi.n	80056e4 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056c2:	689b      	ldr	r3, [r3, #8]
 80056c4:	6839      	ldr	r1, [r7, #0]
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	4798      	blx	r3
 80056ca:	4603      	mov	r3, r0
 80056cc:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	88db      	ldrh	r3, [r3, #6]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d110      	bne.n	80056f8 <USBD_StdItfReq+0x74>
 80056d6:	7bfb      	ldrb	r3, [r7, #15]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d10d      	bne.n	80056f8 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 fd0d 	bl	80060fc <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 80056e2:	e009      	b.n	80056f8 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 80056e4:	6839      	ldr	r1, [r7, #0]
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 fcba 	bl	8006060 <USBD_CtlError>
      break;
 80056ec:	e004      	b.n	80056f8 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 80056ee:	6839      	ldr	r1, [r7, #0]
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f000 fcb5 	bl	8006060 <USBD_CtlError>
      break;
 80056f6:	e000      	b.n	80056fa <USBD_StdItfReq+0x76>
      break;
 80056f8:	bf00      	nop
    }
    break;
 80056fa:	e004      	b.n	8005706 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 80056fc:	6839      	ldr	r1, [r7, #0]
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 fcae 	bl	8006060 <USBD_CtlError>
    break;
 8005704:	bf00      	nop
  }

  return ret;
 8005706:	7bfb      	ldrb	r3, [r7, #15]
}
 8005708:	4618      	mov	r0, r3
 800570a:	3710      	adds	r7, #16
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}

08005710 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b084      	sub	sp, #16
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800571a:	2300      	movs	r3, #0
 800571c:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	889b      	ldrh	r3, [r3, #4]
 8005722:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	781b      	ldrb	r3, [r3, #0]
 8005728:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800572c:	2b20      	cmp	r3, #32
 800572e:	d004      	beq.n	800573a <USBD_StdEPReq+0x2a>
 8005730:	2b40      	cmp	r3, #64	; 0x40
 8005732:	d002      	beq.n	800573a <USBD_StdEPReq+0x2a>
 8005734:	2b00      	cmp	r3, #0
 8005736:	d00a      	beq.n	800574e <USBD_StdEPReq+0x3e>
 8005738:	e137      	b.n	80059aa <USBD_StdEPReq+0x29a>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	6839      	ldr	r1, [r7, #0]
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	4798      	blx	r3
 8005748:	4603      	mov	r3, r0
 800574a:	73fb      	strb	r3, [r7, #15]
    break;
 800574c:	e132      	b.n	80059b4 <USBD_StdEPReq+0x2a4>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	785b      	ldrb	r3, [r3, #1]
 8005752:	2b01      	cmp	r3, #1
 8005754:	d03e      	beq.n	80057d4 <USBD_StdEPReq+0xc4>
 8005756:	2b03      	cmp	r3, #3
 8005758:	d002      	beq.n	8005760 <USBD_StdEPReq+0x50>
 800575a:	2b00      	cmp	r3, #0
 800575c:	d079      	beq.n	8005852 <USBD_StdEPReq+0x142>
 800575e:	e11e      	b.n	800599e <USBD_StdEPReq+0x28e>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005766:	2b02      	cmp	r3, #2
 8005768:	d002      	beq.n	8005770 <USBD_StdEPReq+0x60>
 800576a:	2b03      	cmp	r3, #3
 800576c:	d015      	beq.n	800579a <USBD_StdEPReq+0x8a>
 800576e:	e02b      	b.n	80057c8 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005770:	7bbb      	ldrb	r3, [r7, #14]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00c      	beq.n	8005790 <USBD_StdEPReq+0x80>
 8005776:	7bbb      	ldrb	r3, [r7, #14]
 8005778:	2b80      	cmp	r3, #128	; 0x80
 800577a:	d009      	beq.n	8005790 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800577c:	7bbb      	ldrb	r3, [r7, #14]
 800577e:	4619      	mov	r1, r3
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f001 fe07 	bl	8007394 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005786:	2180      	movs	r1, #128	; 0x80
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f001 fe03 	bl	8007394 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800578e:	e020      	b.n	80057d2 <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8005790:	6839      	ldr	r1, [r7, #0]
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 fc64 	bl	8006060 <USBD_CtlError>
        break;
 8005798:	e01b      	b.n	80057d2 <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	885b      	ldrh	r3, [r3, #2]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d10e      	bne.n	80057c0 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80057a2:	7bbb      	ldrb	r3, [r7, #14]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00b      	beq.n	80057c0 <USBD_StdEPReq+0xb0>
 80057a8:	7bbb      	ldrb	r3, [r7, #14]
 80057aa:	2b80      	cmp	r3, #128	; 0x80
 80057ac:	d008      	beq.n	80057c0 <USBD_StdEPReq+0xb0>
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	88db      	ldrh	r3, [r3, #6]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d104      	bne.n	80057c0 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 80057b6:	7bbb      	ldrb	r3, [r7, #14]
 80057b8:	4619      	mov	r1, r3
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f001 fdea 	bl	8007394 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	f000 fc9b 	bl	80060fc <USBD_CtlSendStatus>

        break;
 80057c6:	e004      	b.n	80057d2 <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 80057c8:	6839      	ldr	r1, [r7, #0]
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 fc48 	bl	8006060 <USBD_CtlError>
        break;
 80057d0:	bf00      	nop
      }
      break;
 80057d2:	e0e9      	b.n	80059a8 <USBD_StdEPReq+0x298>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d002      	beq.n	80057e4 <USBD_StdEPReq+0xd4>
 80057de:	2b03      	cmp	r3, #3
 80057e0:	d015      	beq.n	800580e <USBD_StdEPReq+0xfe>
 80057e2:	e02f      	b.n	8005844 <USBD_StdEPReq+0x134>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80057e4:	7bbb      	ldrb	r3, [r7, #14]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d00c      	beq.n	8005804 <USBD_StdEPReq+0xf4>
 80057ea:	7bbb      	ldrb	r3, [r7, #14]
 80057ec:	2b80      	cmp	r3, #128	; 0x80
 80057ee:	d009      	beq.n	8005804 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80057f0:	7bbb      	ldrb	r3, [r7, #14]
 80057f2:	4619      	mov	r1, r3
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f001 fdcd 	bl	8007394 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80057fa:	2180      	movs	r1, #128	; 0x80
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f001 fdc9 	bl	8007394 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8005802:	e025      	b.n	8005850 <USBD_StdEPReq+0x140>
          USBD_CtlError(pdev, req);
 8005804:	6839      	ldr	r1, [r7, #0]
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 fc2a 	bl	8006060 <USBD_CtlError>
        break;
 800580c:	e020      	b.n	8005850 <USBD_StdEPReq+0x140>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	885b      	ldrh	r3, [r3, #2]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d11b      	bne.n	800584e <USBD_StdEPReq+0x13e>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8005816:	7bbb      	ldrb	r3, [r7, #14]
 8005818:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800581c:	2b00      	cmp	r3, #0
 800581e:	d004      	beq.n	800582a <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8005820:	7bbb      	ldrb	r3, [r7, #14]
 8005822:	4619      	mov	r1, r3
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f001 fdeb 	bl	8007400 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 fc66 	bl	80060fc <USBD_CtlSendStatus>
          ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	6839      	ldr	r1, [r7, #0]
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	4798      	blx	r3
 800583e:	4603      	mov	r3, r0
 8005840:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005842:	e004      	b.n	800584e <USBD_StdEPReq+0x13e>

      default:
        USBD_CtlError(pdev, req);
 8005844:	6839      	ldr	r1, [r7, #0]
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f000 fc0a 	bl	8006060 <USBD_CtlError>
        break;
 800584c:	e000      	b.n	8005850 <USBD_StdEPReq+0x140>
        break;
 800584e:	bf00      	nop
      }
      break;
 8005850:	e0aa      	b.n	80059a8 <USBD_StdEPReq+0x298>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005858:	2b02      	cmp	r3, #2
 800585a:	d002      	beq.n	8005862 <USBD_StdEPReq+0x152>
 800585c:	2b03      	cmp	r3, #3
 800585e:	d032      	beq.n	80058c6 <USBD_StdEPReq+0x1b6>
 8005860:	e097      	b.n	8005992 <USBD_StdEPReq+0x282>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005862:	7bbb      	ldrb	r3, [r7, #14]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d007      	beq.n	8005878 <USBD_StdEPReq+0x168>
 8005868:	7bbb      	ldrb	r3, [r7, #14]
 800586a:	2b80      	cmp	r3, #128	; 0x80
 800586c:	d004      	beq.n	8005878 <USBD_StdEPReq+0x168>
        {
          USBD_CtlError(pdev, req);
 800586e:	6839      	ldr	r1, [r7, #0]
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f000 fbf5 	bl	8006060 <USBD_CtlError>
          break;
 8005876:	e091      	b.n	800599c <USBD_StdEPReq+0x28c>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005878:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800587c:	2b00      	cmp	r3, #0
 800587e:	da0b      	bge.n	8005898 <USBD_StdEPReq+0x188>
 8005880:	7bbb      	ldrb	r3, [r7, #14]
 8005882:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005886:	4613      	mov	r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	4413      	add	r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	3310      	adds	r3, #16
 8005890:	687a      	ldr	r2, [r7, #4]
 8005892:	4413      	add	r3, r2
 8005894:	3304      	adds	r3, #4
 8005896:	e00b      	b.n	80058b0 <USBD_StdEPReq+0x1a0>
              &pdev->ep_out[ep_addr & 0x7FU];
 8005898:	7bbb      	ldrb	r3, [r7, #14]
 800589a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800589e:	4613      	mov	r3, r2
 80058a0:	009b      	lsls	r3, r3, #2
 80058a2:	4413      	add	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	4413      	add	r3, r2
 80058ae:	3304      	adds	r3, #4
 80058b0:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	2200      	movs	r2, #0
 80058b6:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	2202      	movs	r2, #2
 80058bc:	4619      	mov	r1, r3
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 fbdf 	bl	8006082 <USBD_CtlSendData>
        break;
 80058c4:	e06a      	b.n	800599c <USBD_StdEPReq+0x28c>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 80058c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	da11      	bge.n	80058f2 <USBD_StdEPReq+0x1e2>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80058ce:	7bbb      	ldrb	r3, [r7, #14]
 80058d0:	f003 020f 	and.w	r2, r3, #15
 80058d4:	6879      	ldr	r1, [r7, #4]
 80058d6:	4613      	mov	r3, r2
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	4413      	add	r3, r2
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	440b      	add	r3, r1
 80058e0:	3324      	adds	r3, #36	; 0x24
 80058e2:	881b      	ldrh	r3, [r3, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d117      	bne.n	8005918 <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 80058e8:	6839      	ldr	r1, [r7, #0]
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 fbb8 	bl	8006060 <USBD_CtlError>
            break;
 80058f0:	e054      	b.n	800599c <USBD_StdEPReq+0x28c>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80058f2:	7bbb      	ldrb	r3, [r7, #14]
 80058f4:	f003 020f 	and.w	r2, r3, #15
 80058f8:	6879      	ldr	r1, [r7, #4]
 80058fa:	4613      	mov	r3, r2
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	4413      	add	r3, r2
 8005900:	009b      	lsls	r3, r3, #2
 8005902:	440b      	add	r3, r1
 8005904:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005908:	881b      	ldrh	r3, [r3, #0]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d104      	bne.n	8005918 <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 800590e:	6839      	ldr	r1, [r7, #0]
 8005910:	6878      	ldr	r0, [r7, #4]
 8005912:	f000 fba5 	bl	8006060 <USBD_CtlError>
            break;
 8005916:	e041      	b.n	800599c <USBD_StdEPReq+0x28c>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005918:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800591c:	2b00      	cmp	r3, #0
 800591e:	da0b      	bge.n	8005938 <USBD_StdEPReq+0x228>
 8005920:	7bbb      	ldrb	r3, [r7, #14]
 8005922:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005926:	4613      	mov	r3, r2
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	4413      	add	r3, r2
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	3310      	adds	r3, #16
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	4413      	add	r3, r2
 8005934:	3304      	adds	r3, #4
 8005936:	e00b      	b.n	8005950 <USBD_StdEPReq+0x240>
              &pdev->ep_out[ep_addr & 0x7FU];
 8005938:	7bbb      	ldrb	r3, [r7, #14]
 800593a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800593e:	4613      	mov	r3, r2
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	4413      	add	r3, r2
 8005944:	009b      	lsls	r3, r3, #2
 8005946:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	4413      	add	r3, r2
 800594e:	3304      	adds	r3, #4
 8005950:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005952:	7bbb      	ldrb	r3, [r7, #14]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d002      	beq.n	800595e <USBD_StdEPReq+0x24e>
 8005958:	7bbb      	ldrb	r3, [r7, #14]
 800595a:	2b80      	cmp	r3, #128	; 0x80
 800595c:	d103      	bne.n	8005966 <USBD_StdEPReq+0x256>
          {
            pep->status = 0x0000U;
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	2200      	movs	r2, #0
 8005962:	601a      	str	r2, [r3, #0]
 8005964:	e00e      	b.n	8005984 <USBD_StdEPReq+0x274>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8005966:	7bbb      	ldrb	r3, [r7, #14]
 8005968:	4619      	mov	r1, r3
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f001 fd7e 	bl	800746c <USBD_LL_IsStallEP>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d003      	beq.n	800597e <USBD_StdEPReq+0x26e>
          {
            pep->status = 0x0001U;
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	2201      	movs	r2, #1
 800597a:	601a      	str	r2, [r3, #0]
 800597c:	e002      	b.n	8005984 <USBD_StdEPReq+0x274>
          }
          else
          {
            pep->status = 0x0000U;
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	2200      	movs	r2, #0
 8005982:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	2202      	movs	r2, #2
 8005988:	4619      	mov	r1, r3
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 fb79 	bl	8006082 <USBD_CtlSendData>
          break;
 8005990:	e004      	b.n	800599c <USBD_StdEPReq+0x28c>

      default:
        USBD_CtlError(pdev, req);
 8005992:	6839      	ldr	r1, [r7, #0]
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f000 fb63 	bl	8006060 <USBD_CtlError>
        break;
 800599a:	bf00      	nop
      }
      break;
 800599c:	e004      	b.n	80059a8 <USBD_StdEPReq+0x298>

    default:
      USBD_CtlError(pdev, req);
 800599e:	6839      	ldr	r1, [r7, #0]
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 fb5d 	bl	8006060 <USBD_CtlError>
      break;
 80059a6:	bf00      	nop
    }
    break;
 80059a8:	e004      	b.n	80059b4 <USBD_StdEPReq+0x2a4>

  default:
    USBD_CtlError(pdev, req);
 80059aa:	6839      	ldr	r1, [r7, #0]
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 fb57 	bl	8006060 <USBD_CtlError>
    break;
 80059b2:	bf00      	nop
  }

  return ret;
 80059b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3710      	adds	r7, #16
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
	...

080059c0 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b084      	sub	sp, #16
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80059ca:	2300      	movs	r3, #0
 80059cc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80059ce:	2300      	movs	r3, #0
 80059d0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80059d2:	2300      	movs	r3, #0
 80059d4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	885b      	ldrh	r3, [r3, #2]
 80059da:	0a1b      	lsrs	r3, r3, #8
 80059dc:	b29b      	uxth	r3, r3
 80059de:	3b01      	subs	r3, #1
 80059e0:	2b0e      	cmp	r3, #14
 80059e2:	f200 8152 	bhi.w	8005c8a <USBD_GetDescriptor+0x2ca>
 80059e6:	a201      	add	r2, pc, #4	; (adr r2, 80059ec <USBD_GetDescriptor+0x2c>)
 80059e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ec:	08005a5d 	.word	0x08005a5d
 80059f0:	08005a75 	.word	0x08005a75
 80059f4:	08005ab5 	.word	0x08005ab5
 80059f8:	08005c8b 	.word	0x08005c8b
 80059fc:	08005c8b 	.word	0x08005c8b
 8005a00:	08005c2b 	.word	0x08005c2b
 8005a04:	08005c57 	.word	0x08005c57
 8005a08:	08005c8b 	.word	0x08005c8b
 8005a0c:	08005c8b 	.word	0x08005c8b
 8005a10:	08005c8b 	.word	0x08005c8b
 8005a14:	08005c8b 	.word	0x08005c8b
 8005a18:	08005c8b 	.word	0x08005c8b
 8005a1c:	08005c8b 	.word	0x08005c8b
 8005a20:	08005c8b 	.word	0x08005c8b
 8005a24:	08005a29 	.word	0x08005a29
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a2e:	69db      	ldr	r3, [r3, #28]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d00b      	beq.n	8005a4c <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a3a:	69db      	ldr	r3, [r3, #28]
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	7c12      	ldrb	r2, [r2, #16]
 8005a40:	f107 0108 	add.w	r1, r7, #8
 8005a44:	4610      	mov	r0, r2
 8005a46:	4798      	blx	r3
 8005a48:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8005a4a:	e126      	b.n	8005c9a <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8005a4c:	6839      	ldr	r1, [r7, #0]
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 fb06 	bl	8006060 <USBD_CtlError>
      err++;
 8005a54:	7afb      	ldrb	r3, [r7, #11]
 8005a56:	3301      	adds	r3, #1
 8005a58:	72fb      	strb	r3, [r7, #11]
    break;
 8005a5a:	e11e      	b.n	8005c9a <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	687a      	ldr	r2, [r7, #4]
 8005a66:	7c12      	ldrb	r2, [r2, #16]
 8005a68:	f107 0108 	add.w	r1, r7, #8
 8005a6c:	4610      	mov	r0, r2
 8005a6e:	4798      	blx	r3
 8005a70:	60f8      	str	r0, [r7, #12]
    break;
 8005a72:	e112      	b.n	8005c9a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	7c1b      	ldrb	r3, [r3, #16]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d10d      	bne.n	8005a98 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a84:	f107 0208 	add.w	r2, r7, #8
 8005a88:	4610      	mov	r0, r2
 8005a8a:	4798      	blx	r3
 8005a8c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	3301      	adds	r3, #1
 8005a92:	2202      	movs	r2, #2
 8005a94:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8005a96:	e100      	b.n	8005c9a <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa0:	f107 0208 	add.w	r2, r7, #8
 8005aa4:	4610      	mov	r0, r2
 8005aa6:	4798      	blx	r3
 8005aa8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	3301      	adds	r3, #1
 8005aae:	2202      	movs	r2, #2
 8005ab0:	701a      	strb	r2, [r3, #0]
    break;
 8005ab2:	e0f2      	b.n	8005c9a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	885b      	ldrh	r3, [r3, #2]
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b05      	cmp	r3, #5
 8005abc:	f200 80ac 	bhi.w	8005c18 <USBD_GetDescriptor+0x258>
 8005ac0:	a201      	add	r2, pc, #4	; (adr r2, 8005ac8 <USBD_GetDescriptor+0x108>)
 8005ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac6:	bf00      	nop
 8005ac8:	08005ae1 	.word	0x08005ae1
 8005acc:	08005b15 	.word	0x08005b15
 8005ad0:	08005b49 	.word	0x08005b49
 8005ad4:	08005b7d 	.word	0x08005b7d
 8005ad8:	08005bb1 	.word	0x08005bb1
 8005adc:	08005be5 	.word	0x08005be5
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d00b      	beq.n	8005b04 <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	687a      	ldr	r2, [r7, #4]
 8005af6:	7c12      	ldrb	r2, [r2, #16]
 8005af8:	f107 0108 	add.w	r1, r7, #8
 8005afc:	4610      	mov	r0, r2
 8005afe:	4798      	blx	r3
 8005b00:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005b02:	e091      	b.n	8005c28 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8005b04:	6839      	ldr	r1, [r7, #0]
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f000 faaa 	bl	8006060 <USBD_CtlError>
        err++;
 8005b0c:	7afb      	ldrb	r3, [r7, #11]
 8005b0e:	3301      	adds	r3, #1
 8005b10:	72fb      	strb	r3, [r7, #11]
      break;
 8005b12:	e089      	b.n	8005c28 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d00b      	beq.n	8005b38 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	687a      	ldr	r2, [r7, #4]
 8005b2a:	7c12      	ldrb	r2, [r2, #16]
 8005b2c:	f107 0108 	add.w	r1, r7, #8
 8005b30:	4610      	mov	r0, r2
 8005b32:	4798      	blx	r3
 8005b34:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005b36:	e077      	b.n	8005c28 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8005b38:	6839      	ldr	r1, [r7, #0]
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 fa90 	bl	8006060 <USBD_CtlError>
        err++;
 8005b40:	7afb      	ldrb	r3, [r7, #11]
 8005b42:	3301      	adds	r3, #1
 8005b44:	72fb      	strb	r3, [r7, #11]
      break;
 8005b46:	e06f      	b.n	8005c28 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b4e:	68db      	ldr	r3, [r3, #12]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d00b      	beq.n	8005b6c <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	7c12      	ldrb	r2, [r2, #16]
 8005b60:	f107 0108 	add.w	r1, r7, #8
 8005b64:	4610      	mov	r0, r2
 8005b66:	4798      	blx	r3
 8005b68:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005b6a:	e05d      	b.n	8005c28 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8005b6c:	6839      	ldr	r1, [r7, #0]
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 fa76 	bl	8006060 <USBD_CtlError>
        err++;
 8005b74:	7afb      	ldrb	r3, [r7, #11]
 8005b76:	3301      	adds	r3, #1
 8005b78:	72fb      	strb	r3, [r7, #11]
      break;
 8005b7a:	e055      	b.n	8005c28 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b82:	691b      	ldr	r3, [r3, #16]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d00b      	beq.n	8005ba0 <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b8e:	691b      	ldr	r3, [r3, #16]
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	7c12      	ldrb	r2, [r2, #16]
 8005b94:	f107 0108 	add.w	r1, r7, #8
 8005b98:	4610      	mov	r0, r2
 8005b9a:	4798      	blx	r3
 8005b9c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005b9e:	e043      	b.n	8005c28 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8005ba0:	6839      	ldr	r1, [r7, #0]
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f000 fa5c 	bl	8006060 <USBD_CtlError>
        err++;
 8005ba8:	7afb      	ldrb	r3, [r7, #11]
 8005baa:	3301      	adds	r3, #1
 8005bac:	72fb      	strb	r3, [r7, #11]
      break;
 8005bae:	e03b      	b.n	8005c28 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005bb6:	695b      	ldr	r3, [r3, #20]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d00b      	beq.n	8005bd4 <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005bc2:	695b      	ldr	r3, [r3, #20]
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	7c12      	ldrb	r2, [r2, #16]
 8005bc8:	f107 0108 	add.w	r1, r7, #8
 8005bcc:	4610      	mov	r0, r2
 8005bce:	4798      	blx	r3
 8005bd0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005bd2:	e029      	b.n	8005c28 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8005bd4:	6839      	ldr	r1, [r7, #0]
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 fa42 	bl	8006060 <USBD_CtlError>
        err++;
 8005bdc:	7afb      	ldrb	r3, [r7, #11]
 8005bde:	3301      	adds	r3, #1
 8005be0:	72fb      	strb	r3, [r7, #11]
      break;
 8005be2:	e021      	b.n	8005c28 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005bea:	699b      	ldr	r3, [r3, #24]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d00b      	beq.n	8005c08 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005bf6:	699b      	ldr	r3, [r3, #24]
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	7c12      	ldrb	r2, [r2, #16]
 8005bfc:	f107 0108 	add.w	r1, r7, #8
 8005c00:	4610      	mov	r0, r2
 8005c02:	4798      	blx	r3
 8005c04:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005c06:	e00f      	b.n	8005c28 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8005c08:	6839      	ldr	r1, [r7, #0]
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f000 fa28 	bl	8006060 <USBD_CtlError>
        err++;
 8005c10:	7afb      	ldrb	r3, [r7, #11]
 8005c12:	3301      	adds	r3, #1
 8005c14:	72fb      	strb	r3, [r7, #11]
      break;
 8005c16:	e007      	b.n	8005c28 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8005c18:	6839      	ldr	r1, [r7, #0]
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f000 fa20 	bl	8006060 <USBD_CtlError>
      err++;
 8005c20:	7afb      	ldrb	r3, [r7, #11]
 8005c22:	3301      	adds	r3, #1
 8005c24:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8005c26:	bf00      	nop
    }
    break;
 8005c28:	e037      	b.n	8005c9a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	7c1b      	ldrb	r3, [r3, #16]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d109      	bne.n	8005c46 <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005c38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c3a:	f107 0208 	add.w	r2, r7, #8
 8005c3e:	4610      	mov	r0, r2
 8005c40:	4798      	blx	r3
 8005c42:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8005c44:	e029      	b.n	8005c9a <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8005c46:	6839      	ldr	r1, [r7, #0]
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 fa09 	bl	8006060 <USBD_CtlError>
      err++;
 8005c4e:	7afb      	ldrb	r3, [r7, #11]
 8005c50:	3301      	adds	r3, #1
 8005c52:	72fb      	strb	r3, [r7, #11]
    break;
 8005c54:	e021      	b.n	8005c9a <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	7c1b      	ldrb	r3, [r3, #16]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d10d      	bne.n	8005c7a <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c66:	f107 0208 	add.w	r2, r7, #8
 8005c6a:	4610      	mov	r0, r2
 8005c6c:	4798      	blx	r3
 8005c6e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	3301      	adds	r3, #1
 8005c74:	2207      	movs	r2, #7
 8005c76:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8005c78:	e00f      	b.n	8005c9a <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8005c7a:	6839      	ldr	r1, [r7, #0]
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f000 f9ef 	bl	8006060 <USBD_CtlError>
      err++;
 8005c82:	7afb      	ldrb	r3, [r7, #11]
 8005c84:	3301      	adds	r3, #1
 8005c86:	72fb      	strb	r3, [r7, #11]
    break;
 8005c88:	e007      	b.n	8005c9a <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 8005c8a:	6839      	ldr	r1, [r7, #0]
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f9e7 	bl	8006060 <USBD_CtlError>
    err++;
 8005c92:	7afb      	ldrb	r3, [r7, #11]
 8005c94:	3301      	adds	r3, #1
 8005c96:	72fb      	strb	r3, [r7, #11]
    break;
 8005c98:	bf00      	nop
  }

  if (err != 0U)
 8005c9a:	7afb      	ldrb	r3, [r7, #11]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d11e      	bne.n	8005cde <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	88db      	ldrh	r3, [r3, #6]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d016      	beq.n	8005cd6 <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 8005ca8:	893b      	ldrh	r3, [r7, #8]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d00e      	beq.n	8005ccc <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	88da      	ldrh	r2, [r3, #6]
 8005cb2:	893b      	ldrh	r3, [r7, #8]
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	bf28      	it	cs
 8005cb8:	4613      	movcs	r3, r2
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8005cbe:	893b      	ldrh	r3, [r7, #8]
 8005cc0:	461a      	mov	r2, r3
 8005cc2:	68f9      	ldr	r1, [r7, #12]
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f000 f9dc 	bl	8006082 <USBD_CtlSendData>
 8005cca:	e009      	b.n	8005ce0 <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8005ccc:	6839      	ldr	r1, [r7, #0]
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f9c6 	bl	8006060 <USBD_CtlError>
 8005cd4:	e004      	b.n	8005ce0 <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f000 fa10 	bl	80060fc <USBD_CtlSendStatus>
 8005cdc:	e000      	b.n	8005ce0 <USBD_GetDescriptor+0x320>
    return;
 8005cde:	bf00      	nop
    }
  }
}
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop

08005ce8 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
 8005cf0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	889b      	ldrh	r3, [r3, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d130      	bne.n	8005d5c <USBD_SetAddress+0x74>
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	88db      	ldrh	r3, [r3, #6]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d12c      	bne.n	8005d5c <USBD_SetAddress+0x74>
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	885b      	ldrh	r3, [r3, #2]
 8005d06:	2b7f      	cmp	r3, #127	; 0x7f
 8005d08:	d828      	bhi.n	8005d5c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	885b      	ldrh	r3, [r3, #2]
 8005d0e:	b2db      	uxtb	r3, r3
 8005d10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d14:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d1c:	2b03      	cmp	r3, #3
 8005d1e:	d104      	bne.n	8005d2a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8005d20:	6839      	ldr	r1, [r7, #0]
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f000 f99c 	bl	8006060 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d28:	e01c      	b.n	8005d64 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	7bfa      	ldrb	r2, [r7, #15]
 8005d2e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8005d32:	7bfb      	ldrb	r3, [r7, #15]
 8005d34:	4619      	mov	r1, r3
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f001 fbc4 	bl	80074c4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f000 f9dd 	bl	80060fc <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8005d42:	7bfb      	ldrb	r3, [r7, #15]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d004      	beq.n	8005d52 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2202      	movs	r2, #2
 8005d4c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d50:	e008      	b.n	8005d64 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2201      	movs	r2, #1
 8005d56:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d5a:	e003      	b.n	8005d64 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8005d5c:	6839      	ldr	r1, [r7, #0]
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 f97e 	bl	8006060 <USBD_CtlError>
  }
}
 8005d64:	bf00      	nop
 8005d66:	3710      	adds	r7, #16
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}

08005d6c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005d76:	2300      	movs	r3, #0
 8005d78:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	885b      	ldrh	r3, [r3, #2]
 8005d7e:	b2da      	uxtb	r2, r3
 8005d80:	4b4b      	ldr	r3, [pc, #300]	; (8005eb0 <USBD_SetConfig+0x144>)
 8005d82:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8005d84:	4b4a      	ldr	r3, [pc, #296]	; (8005eb0 <USBD_SetConfig+0x144>)
 8005d86:	781b      	ldrb	r3, [r3, #0]
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d905      	bls.n	8005d98 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8005d8c:	6839      	ldr	r1, [r7, #0]
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f000 f966 	bl	8006060 <USBD_CtlError>
    return USBD_FAIL;
 8005d94:	2303      	movs	r3, #3
 8005d96:	e087      	b.n	8005ea8 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d9e:	2b02      	cmp	r3, #2
 8005da0:	d002      	beq.n	8005da8 <USBD_SetConfig+0x3c>
 8005da2:	2b03      	cmp	r3, #3
 8005da4:	d025      	beq.n	8005df2 <USBD_SetConfig+0x86>
 8005da6:	e071      	b.n	8005e8c <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8005da8:	4b41      	ldr	r3, [pc, #260]	; (8005eb0 <USBD_SetConfig+0x144>)
 8005daa:	781b      	ldrb	r3, [r3, #0]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d01c      	beq.n	8005dea <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8005db0:	4b3f      	ldr	r3, [pc, #252]	; (8005eb0 <USBD_SetConfig+0x144>)
 8005db2:	781b      	ldrb	r3, [r3, #0]
 8005db4:	461a      	mov	r2, r3
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8005dba:	4b3d      	ldr	r3, [pc, #244]	; (8005eb0 <USBD_SetConfig+0x144>)
 8005dbc:	781b      	ldrb	r3, [r3, #0]
 8005dbe:	4619      	mov	r1, r3
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f7ff f97c 	bl	80050be <USBD_SetClassConfig>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8005dca:	7bfb      	ldrb	r3, [r7, #15]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d004      	beq.n	8005dda <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8005dd0:	6839      	ldr	r1, [r7, #0]
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 f944 	bl	8006060 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8005dd8:	e065      	b.n	8005ea6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 f98e 	bl	80060fc <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2203      	movs	r2, #3
 8005de4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8005de8:	e05d      	b.n	8005ea6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 f986 	bl	80060fc <USBD_CtlSendStatus>
    break;
 8005df0:	e059      	b.n	8005ea6 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8005df2:	4b2f      	ldr	r3, [pc, #188]	; (8005eb0 <USBD_SetConfig+0x144>)
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d112      	bne.n	8005e20 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2202      	movs	r2, #2
 8005dfe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8005e02:	4b2b      	ldr	r3, [pc, #172]	; (8005eb0 <USBD_SetConfig+0x144>)
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	461a      	mov	r2, r3
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8005e0c:	4b28      	ldr	r3, [pc, #160]	; (8005eb0 <USBD_SetConfig+0x144>)
 8005e0e:	781b      	ldrb	r3, [r3, #0]
 8005e10:	4619      	mov	r1, r3
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f7ff f96f 	bl	80050f6 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 f96f 	bl	80060fc <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8005e1e:	e042      	b.n	8005ea6 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8005e20:	4b23      	ldr	r3, [pc, #140]	; (8005eb0 <USBD_SetConfig+0x144>)
 8005e22:	781b      	ldrb	r3, [r3, #0]
 8005e24:	461a      	mov	r2, r3
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d02a      	beq.n	8005e84 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	4619      	mov	r1, r3
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f7ff f95d 	bl	80050f6 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8005e3c:	4b1c      	ldr	r3, [pc, #112]	; (8005eb0 <USBD_SetConfig+0x144>)
 8005e3e:	781b      	ldrb	r3, [r3, #0]
 8005e40:	461a      	mov	r2, r3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8005e46:	4b1a      	ldr	r3, [pc, #104]	; (8005eb0 <USBD_SetConfig+0x144>)
 8005e48:	781b      	ldrb	r3, [r3, #0]
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f7ff f936 	bl	80050be <USBD_SetClassConfig>
 8005e52:	4603      	mov	r3, r0
 8005e54:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8005e56:	7bfb      	ldrb	r3, [r7, #15]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d00f      	beq.n	8005e7c <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8005e5c:	6839      	ldr	r1, [r7, #0]
 8005e5e:	6878      	ldr	r0, [r7, #4]
 8005e60:	f000 f8fe 	bl	8006060 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f7ff f942 	bl	80050f6 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2202      	movs	r2, #2
 8005e76:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8005e7a:	e014      	b.n	8005ea6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f000 f93d 	bl	80060fc <USBD_CtlSendStatus>
    break;
 8005e82:	e010      	b.n	8005ea6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f000 f939 	bl	80060fc <USBD_CtlSendStatus>
    break;
 8005e8a:	e00c      	b.n	8005ea6 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8005e8c:	6839      	ldr	r1, [r7, #0]
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 f8e6 	bl	8006060 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8005e94:	4b06      	ldr	r3, [pc, #24]	; (8005eb0 <USBD_SetConfig+0x144>)
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	4619      	mov	r1, r3
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f7ff f92b 	bl	80050f6 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	73fb      	strb	r3, [r7, #15]
    break;
 8005ea4:	bf00      	nop
  }

  return ret;
 8005ea6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3710      	adds	r7, #16
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	20000028 	.word	0x20000028

08005eb4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	88db      	ldrh	r3, [r3, #6]
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d004      	beq.n	8005ed0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8005ec6:	6839      	ldr	r1, [r7, #0]
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f000 f8c9 	bl	8006060 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8005ece:	e021      	b.n	8005f14 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	db17      	blt.n	8005f0a <USBD_GetConfig+0x56>
 8005eda:	2b02      	cmp	r3, #2
 8005edc:	dd02      	ble.n	8005ee4 <USBD_GetConfig+0x30>
 8005ede:	2b03      	cmp	r3, #3
 8005ee0:	d00b      	beq.n	8005efa <USBD_GetConfig+0x46>
 8005ee2:	e012      	b.n	8005f0a <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	3308      	adds	r3, #8
 8005eee:	2201      	movs	r2, #1
 8005ef0:	4619      	mov	r1, r3
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f000 f8c5 	bl	8006082 <USBD_CtlSendData>
      break;
 8005ef8:	e00c      	b.n	8005f14 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	3304      	adds	r3, #4
 8005efe:	2201      	movs	r2, #1
 8005f00:	4619      	mov	r1, r3
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 f8bd 	bl	8006082 <USBD_CtlSendData>
      break;
 8005f08:	e004      	b.n	8005f14 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 8005f0a:	6839      	ldr	r1, [r7, #0]
 8005f0c:	6878      	ldr	r0, [r7, #4]
 8005f0e:	f000 f8a7 	bl	8006060 <USBD_CtlError>
      break;
 8005f12:	bf00      	nop
}
 8005f14:	bf00      	nop
 8005f16:	3708      	adds	r7, #8
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b082      	sub	sp, #8
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f2c:	3b01      	subs	r3, #1
 8005f2e:	2b02      	cmp	r3, #2
 8005f30:	d81e      	bhi.n	8005f70 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	88db      	ldrh	r3, [r3, #6]
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d004      	beq.n	8005f44 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8005f3a:	6839      	ldr	r1, [r7, #0]
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 f88f 	bl	8006060 <USBD_CtlError>
      break;
 8005f42:	e01a      	b.n	8005f7a <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d005      	beq.n	8005f60 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	f043 0202 	orr.w	r2, r3, #2
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	330c      	adds	r3, #12
 8005f64:	2202      	movs	r2, #2
 8005f66:	4619      	mov	r1, r3
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f000 f88a 	bl	8006082 <USBD_CtlSendData>
    break;
 8005f6e:	e004      	b.n	8005f7a <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8005f70:	6839      	ldr	r1, [r7, #0]
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f000 f874 	bl	8006060 <USBD_CtlError>
    break;
 8005f78:	bf00      	nop
  }
}
 8005f7a:	bf00      	nop
 8005f7c:	3708      	adds	r7, #8
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005f82:	b580      	push	{r7, lr}
 8005f84:	b082      	sub	sp, #8
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
 8005f8a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	885b      	ldrh	r3, [r3, #2]
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d106      	bne.n	8005fa2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f000 f8ad 	bl	80060fc <USBD_CtlSendStatus>
  }
}
 8005fa2:	bf00      	nop
 8005fa4:	3708      	adds	r7, #8
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}

08005faa <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005faa:	b580      	push	{r7, lr}
 8005fac:	b082      	sub	sp, #8
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
 8005fb2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005fba:	3b01      	subs	r3, #1
 8005fbc:	2b02      	cmp	r3, #2
 8005fbe:	d80b      	bhi.n	8005fd8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	885b      	ldrh	r3, [r3, #2]
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d10c      	bne.n	8005fe2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2200      	movs	r2, #0
 8005fcc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	f000 f893 	bl	80060fc <USBD_CtlSendStatus>
      }
      break;
 8005fd6:	e004      	b.n	8005fe2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8005fd8:	6839      	ldr	r1, [r7, #0]
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 f840 	bl	8006060 <USBD_CtlError>
      break;
 8005fe0:	e000      	b.n	8005fe4 <USBD_ClrFeature+0x3a>
      break;
 8005fe2:	bf00      	nop
  }
}
 8005fe4:	bf00      	nop
 8005fe6:	3708      	adds	r7, #8
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	781a      	ldrb	r2, [r3, #0]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	3301      	adds	r3, #1
 8006006:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	781a      	ldrb	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	3301      	adds	r3, #1
 8006014:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006016:	68f8      	ldr	r0, [r7, #12]
 8006018:	f7ff faa8 	bl	800556c <SWAPBYTE>
 800601c:	4603      	mov	r3, r0
 800601e:	461a      	mov	r2, r3
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	3301      	adds	r3, #1
 8006028:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	3301      	adds	r3, #1
 800602e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f7ff fa9b 	bl	800556c <SWAPBYTE>
 8006036:	4603      	mov	r3, r0
 8006038:	461a      	mov	r2, r3
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	3301      	adds	r3, #1
 8006042:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	3301      	adds	r3, #1
 8006048:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800604a:	68f8      	ldr	r0, [r7, #12]
 800604c:	f7ff fa8e 	bl	800556c <SWAPBYTE>
 8006050:	4603      	mov	r3, r0
 8006052:	461a      	mov	r2, r3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	80da      	strh	r2, [r3, #6]
}
 8006058:	bf00      	nop
 800605a:	3710      	adds	r7, #16
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b082      	sub	sp, #8
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800606a:	2180      	movs	r1, #128	; 0x80
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f001 f991 	bl	8007394 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006072:	2100      	movs	r1, #0
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f001 f98d 	bl	8007394 <USBD_LL_StallEP>
}
 800607a:	bf00      	nop
 800607c:	3708      	adds	r7, #8
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}

08006082 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006082:	b580      	push	{r7, lr}
 8006084:	b084      	sub	sp, #16
 8006086:	af00      	add	r7, sp, #0
 8006088:	60f8      	str	r0, [r7, #12]
 800608a:	60b9      	str	r1, [r7, #8]
 800608c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2202      	movs	r2, #2
 8006092:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	687a      	ldr	r2, [r7, #4]
 800609a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	68ba      	ldr	r2, [r7, #8]
 80060a6:	2100      	movs	r1, #0
 80060a8:	68f8      	ldr	r0, [r7, #12]
 80060aa:	f001 fa41 	bl	8007530 <USBD_LL_Transmit>

  return USBD_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3710      	adds	r7, #16
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b084      	sub	sp, #16
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	68ba      	ldr	r2, [r7, #8]
 80060c8:	2100      	movs	r1, #0
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f001 fa30 	bl	8007530 <USBD_LL_Transmit>

  return USBD_OK;
 80060d0:	2300      	movs	r3, #0
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3710      	adds	r7, #16
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}

080060da <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80060da:	b580      	push	{r7, lr}
 80060dc:	b084      	sub	sp, #16
 80060de:	af00      	add	r7, sp, #0
 80060e0:	60f8      	str	r0, [r7, #12]
 80060e2:	60b9      	str	r1, [r7, #8]
 80060e4:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	68ba      	ldr	r2, [r7, #8]
 80060ea:	2100      	movs	r1, #0
 80060ec:	68f8      	ldr	r0, [r7, #12]
 80060ee:	f001 fa57 	bl	80075a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3710      	adds	r7, #16
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}

080060fc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2204      	movs	r2, #4
 8006108:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800610c:	2300      	movs	r3, #0
 800610e:	2200      	movs	r2, #0
 8006110:	2100      	movs	r1, #0
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f001 fa0c 	bl	8007530 <USBD_LL_Transmit>

  return USBD_OK;
 8006118:	2300      	movs	r3, #0
}
 800611a:	4618      	mov	r0, r3
 800611c:	3708      	adds	r7, #8
 800611e:	46bd      	mov	sp, r7
 8006120:	bd80      	pop	{r7, pc}

08006122 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006122:	b580      	push	{r7, lr}
 8006124:	b082      	sub	sp, #8
 8006126:	af00      	add	r7, sp, #0
 8006128:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2205      	movs	r2, #5
 800612e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006132:	2300      	movs	r3, #0
 8006134:	2200      	movs	r2, #0
 8006136:	2100      	movs	r1, #0
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f001 fa31 	bl	80075a0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800613e:	2300      	movs	r3, #0
}
 8006140:	4618      	mov	r0, r3
 8006142:	3708      	adds	r7, #8
 8006144:	46bd      	mov	sp, r7
 8006146:	bd80      	pop	{r7, pc}

08006148 <Sys_InitStage2>:
    return true;
}

/* Init - Stage2 */
bool Sys_InitStage2(void)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	af00      	add	r7, sp, #0
    if(!Sys.StartUp)
 800614c:	4b1e      	ldr	r3, [pc, #120]	; (80061c8 <Sys_InitStage2+0x80>)
 800614e:	781b      	ldrb	r3, [r3, #0]
 8006150:	f083 0301 	eor.w	r3, r3, #1
 8006154:	b2db      	uxtb	r3, r3
 8006156:	2b00      	cmp	r3, #0
 8006158:	d001      	beq.n	800615e <Sys_InitStage2+0x16>
        return false;
 800615a:	2300      	movs	r3, #0
 800615c:	e031      	b.n	80061c2 <Sys_InitStage2+0x7a>

    if(RET_OK != Power_InitStage2(&Sys.PwrStat)) {
 800615e:	481b      	ldr	r0, [pc, #108]	; (80061cc <Sys_InitStage2+0x84>)
 8006160:	f000 ffc8 	bl	80070f4 <Power_InitStage2>
 8006164:	4603      	mov	r3, r0
 8006166:	2b00      	cmp	r3, #0
 8006168:	d007      	beq.n	800617a <Sys_InitStage2+0x32>
    	Error_Handler(ERROR_BOOTUP_POWER_INIT2);
 800616a:	2007      	movs	r0, #7
 800616c:	f000 f85e 	bl	800622c <Error_Handler>
        Sys.StartUp = false;
 8006170:	4b15      	ldr	r3, [pc, #84]	; (80061c8 <Sys_InitStage2+0x80>)
 8006172:	2200      	movs	r2, #0
 8006174:	701a      	strb	r2, [r3, #0]
        return false;
 8006176:	2300      	movs	r3, #0
 8006178:	e023      	b.n	80061c2 <Sys_InitStage2+0x7a>
    	Error_Handler(ERROR_BOOTUP_RTC_INIT);
        Sys.StartUp = false;
        return false;
    }
*/
    Sys.ReqReboot = false;
 800617a:	4b13      	ldr	r3, [pc, #76]	; (80061c8 <Sys_InitStage2+0x80>)
 800617c:	2200      	movs	r2, #0
 800617e:	725a      	strb	r2, [r3, #9]
    Sys.ReqSleep = false;
 8006180:	4b11      	ldr	r3, [pc, #68]	; (80061c8 <Sys_InitStage2+0x80>)
 8006182:	2200      	movs	r2, #0
 8006184:	729a      	strb	r2, [r3, #10]
    Sys.ReqShutdown = false;
 8006186:	4b10      	ldr	r3, [pc, #64]	; (80061c8 <Sys_InitStage2+0x80>)
 8006188:	2200      	movs	r2, #0
 800618a:	72da      	strb	r2, [r3, #11]
    Sys.ReqWakeup = false;
 800618c:	4b0e      	ldr	r3, [pc, #56]	; (80061c8 <Sys_InitStage2+0x80>)
 800618e:	2200      	movs	r2, #0
 8006190:	731a      	strb	r2, [r3, #12]
    Sys.ReqBootloader = false;
 8006192:	4b0d      	ldr	r3, [pc, #52]	; (80061c8 <Sys_InitStage2+0x80>)
 8006194:	2200      	movs	r2, #0
 8006196:	735a      	strb	r2, [r3, #13]
    Sys.TriggerOnVolt = false;
 8006198:	4b0b      	ldr	r3, [pc, #44]	; (80061c8 <Sys_InitStage2+0x80>)
 800619a:	2200      	movs	r2, #0
 800619c:	751a      	strb	r2, [r3, #20]
    Sys.TriggerOnTemp = false;
 800619e:	4b0a      	ldr	r3, [pc, #40]	; (80061c8 <Sys_InitStage2+0x80>)
 80061a0:	2200      	movs	r2, #0
 80061a2:	755a      	strb	r2, [r3, #21]
    Sys.SettleOn = false;
 80061a4:	4b08      	ldr	r3, [pc, #32]	; (80061c8 <Sys_InitStage2+0x80>)
 80061a6:	2200      	movs	r2, #0
 80061a8:	f883 2020 	strb.w	r2, [r3, #32]
    Sys.DischargeCnt = 0;
 80061ac:	4b06      	ldr	r3, [pc, #24]	; (80061c8 <Sys_InitStage2+0x80>)
 80061ae:	2200      	movs	r2, #0
 80061b0:	629a      	str	r2, [r3, #40]	; 0x28
    Sys.PwrStat.ExtPwr = false;
 80061b2:	4b05      	ldr	r3, [pc, #20]	; (80061c8 <Sys_InitStage2+0x80>)
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    //RV:SYSTask_Create();

    Sys.StartUp = true;
 80061ba:	4b03      	ldr	r3, [pc, #12]	; (80061c8 <Sys_InitStage2+0x80>)
 80061bc:	2201      	movs	r2, #1
 80061be:	701a      	strb	r2, [r3, #0]
    return true;
 80061c0:	2301      	movs	r3, #1
}
 80061c2:	4618      	mov	r0, r3
 80061c4:	bd80      	pop	{r7, pc}
 80061c6:	bf00      	nop
 80061c8:	2000002c 	.word	0x2000002c
 80061cc:	20000059 	.word	0x20000059

080061d0 <Error_Log>:

/* Private Functions */

/* Log error and continue */
static void Error_Log(uint32_t ErrNo)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
	/* log error */
	Log[errorCount] = ErrNo;
 80061d8:	4b0a      	ldr	r3, [pc, #40]	; (8006204 <Error_Log+0x34>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	b2d1      	uxtb	r1, r2
 80061e0:	4a09      	ldr	r2, [pc, #36]	; (8006208 <Error_Log+0x38>)
 80061e2:	54d1      	strb	r1, [r2, r3]

	/* increase log size */
	if (errorCount < ERROR_LOG_SIZE)
 80061e4:	4b07      	ldr	r3, [pc, #28]	; (8006204 <Error_Log+0x34>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	2b63      	cmp	r3, #99	; 0x63
 80061ea:	d804      	bhi.n	80061f6 <Error_Log+0x26>
		errorCount++;
 80061ec:	4b05      	ldr	r3, [pc, #20]	; (8006204 <Error_Log+0x34>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	3301      	adds	r3, #1
 80061f2:	4a04      	ldr	r2, [pc, #16]	; (8006204 <Error_Log+0x34>)
 80061f4:	6013      	str	r3, [r2, #0]
}
 80061f6:	bf00      	nop
 80061f8:	370c      	adds	r7, #12
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	200000c8 	.word	0x200000c8
 8006208:	20000064 	.word	0x20000064

0800620c <Error_Handler_Init>:

/* Public Functions */
void Error_Handler_Init(void)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	af00      	add	r7, sp, #0
	/* clear error log */
	errorCount = 0;
 8006210:	4b04      	ldr	r3, [pc, #16]	; (8006224 <Error_Handler_Init+0x18>)
 8006212:	2200      	movs	r2, #0
 8006214:	601a      	str	r2, [r3, #0]
	memset(&Log, ERROR_NONE, sizeof(Log));
 8006216:	2264      	movs	r2, #100	; 0x64
 8006218:	2100      	movs	r1, #0
 800621a:	4803      	ldr	r0, [pc, #12]	; (8006228 <Error_Handler_Init+0x1c>)
 800621c:	f001 fa72 	bl	8007704 <memset>
}
 8006220:	bf00      	nop
 8006222:	bd80      	pop	{r7, pc}
 8006224:	200000c8 	.word	0x200000c8
 8006228:	20000064 	.word	0x20000064

0800622c <Error_Handler>:

/* Log error and halt/restart */
void Error_Handler(uint32_t ErrNo)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b082      	sub	sp, #8
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
	Error_Log(ErrNo);
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f7ff ffcb 	bl	80061d0 <Error_Log>
    
    if (ErrorHandler[ErrNo].level != LEVEL_FATAL) return;
 800623a:	4a05      	ldr	r2, [pc, #20]	; (8006250 <Error_Handler+0x24>)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8006242:	2b03      	cmp	r3, #3
 8006244:	d100      	bne.n	8006248 <Error_Handler+0x1c>

#ifdef NDEBUG
    /* TBD - Restart */
#else
    while(1);
 8006246:	e7fe      	b.n	8006246 <Error_Handler+0x1a>
    if (ErrorHandler[ErrNo].level != LEVEL_FATAL) return;
 8006248:	bf00      	nop
#endif
}
 800624a:	3708      	adds	r7, #8
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}
 8006250:	080077f4 	.word	0x080077f4

08006254 <HRT_Init>:

/* Public Functions */

/* Init */
void HRT_Init(void)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b082      	sub	sp, #8
 8006258:	af00      	add	r7, sp, #0
    /* Enable TIM clock */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800625a:	4b1f      	ldr	r3, [pc, #124]	; (80062d8 <HRT_Init+0x84>)
 800625c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800625e:	4a1e      	ldr	r2, [pc, #120]	; (80062d8 <HRT_Init+0x84>)
 8006260:	f043 0301 	orr.w	r3, r3, #1
 8006264:	6593      	str	r3, [r2, #88]	; 0x58
 8006266:	4b1c      	ldr	r3, [pc, #112]	; (80062d8 <HRT_Init+0x84>)
 8006268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800626a:	f003 0301 	and.w	r3, r3, #1
 800626e:	603b      	str	r3, [r7, #0]
 8006270:	683b      	ldr	r3, [r7, #0]
    
    /* Set CR1 */
    uint32_t tmpcr1 = TIM2->CR1;  
 8006272:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	607b      	str	r3, [r7, #4]
    /* Set counter mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006280:	607b      	str	r3, [r7, #4]
    //RV:tmpcr1 |= TIM_COUNTERMODE_UP;
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006288:	607b      	str	r3, [r7, #4]
    tmpcr1 |= 0;    
    TIM2->CR1 = tmpcr1;
 800628a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6013      	str	r3, [r2, #0]
    
    /* Timebase calculation for 1 MHz - Assumed 120MHz PCLK1 */
    /* Update_event = TIM_CLK/((PSC + 1)*(ARR + 1)*(RCR + 1)) */
    
    /* Set the Autoreload value */
    TIM2->ARR = (12 - 1);
 8006292:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006296:	220b      	movs	r2, #11
 8006298:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the Prescaler value */
    TIM2->PSC = (10 - 1);
 800629a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800629e:	2209      	movs	r2, #9
 80062a0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Clear status register */
    TIM2->SR = 0;
 80062a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062a6:	2200      	movs	r2, #0
 80062a8:	611a      	str	r2, [r3, #16]
    
    /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
    TIM2->EGR = TIM_EGR_UG;
 80062aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062ae:	2201      	movs	r2, #1
 80062b0:	615a      	str	r2, [r3, #20]
    
    /* Enable the TIM Update interrupt */
    //RV:TIM2->DIER |= TIM_IT_UPDATE;
    
    /* Set and enable TIM_TRQn */
    PAL_NVIC_SetPriority(TIM2_IRQn, 0);
 80062b2:	2100      	movs	r1, #0
 80062b4:	201c      	movs	r0, #28
 80062b6:	f000 fee9 	bl	800708c <PAL_NVIC_SetPriority>
    PAL_NVIC_EnableIRQ(TIM2_IRQn);
 80062ba:	201c      	movs	r0, #28
 80062bc:	f000 fefc 	bl	80070b8 <PAL_NVIC_EnableIRQ>
    
    /* Enable timer */
    TIM2->CR1 |= TIM_CR1_CEN;
 80062c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80062ca:	f043 0301 	orr.w	r3, r3, #1
 80062ce:	6013      	str	r3, [r2, #0]
}
 80062d0:	bf00      	nop
 80062d2:	3708      	adds	r7, #8
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	40021000 	.word	0x40021000

080062dc <HRT_GetTick>:
    HRTick++;
}

/* Get time */
HRTime_t HRT_GetTick(void)
{
 80062dc:	b480      	push	{r7}
 80062de:	af00      	add	r7, sp, #0
    return HRTick;
 80062e0:	4b03      	ldr	r3, [pc, #12]	; (80062f0 <HRT_GetTick+0x14>)
 80062e2:	681b      	ldr	r3, [r3, #0]
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	200000cc 	.word	0x200000cc

080062f4 <HRT_Delay>:

/* Delay (usecs) */
void HRT_Delay(uint32_t Delay)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
    HRTime_t tickStart = HRT_GetTick();
 80062fc:	f7ff ffee 	bl	80062dc <HRT_GetTick>
 8006300:	60f8      	str	r0, [r7, #12]
    
    /* Min 5 usec and Max 1 min of delay */
    if(Delay < 5)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2b04      	cmp	r3, #4
 8006306:	d801      	bhi.n	800630c <HRT_Delay+0x18>
        Delay = 5;
 8006308:	2305      	movs	r3, #5
 800630a:	607b      	str	r3, [r7, #4]
    if(Delay > (60 * 1000 * 1000))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	4a09      	ldr	r2, [pc, #36]	; (8006334 <HRT_Delay+0x40>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d901      	bls.n	8006318 <HRT_Delay+0x24>
        Delay = (60 * 1000 * 1000);
 8006314:	4b07      	ldr	r3, [pc, #28]	; (8006334 <HRT_Delay+0x40>)
 8006316:	607b      	str	r3, [r7, #4]
    
    while((HRT_GetTick() - tickStart) < Delay) {}
 8006318:	bf00      	nop
 800631a:	f7ff ffdf 	bl	80062dc <HRT_GetTick>
 800631e:	4602      	mov	r2, r0
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	429a      	cmp	r2, r3
 8006328:	d8f7      	bhi.n	800631a <HRT_Delay+0x26>
}
 800632a:	bf00      	nop
 800632c:	3710      	adds	r7, #16
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	03938700 	.word	0x03938700

08006338 <__NVIC_EnableIRQ>:
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	4603      	mov	r3, r0
 8006340:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006346:	2b00      	cmp	r3, #0
 8006348:	db0b      	blt.n	8006362 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800634a:	79fb      	ldrb	r3, [r7, #7]
 800634c:	f003 021f 	and.w	r2, r3, #31
 8006350:	4907      	ldr	r1, [pc, #28]	; (8006370 <__NVIC_EnableIRQ+0x38>)
 8006352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006356:	095b      	lsrs	r3, r3, #5
 8006358:	2001      	movs	r0, #1
 800635a:	fa00 f202 	lsl.w	r2, r0, r2
 800635e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006362:	bf00      	nop
 8006364:	370c      	adds	r7, #12
 8006366:	46bd      	mov	sp, r7
 8006368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636c:	4770      	bx	lr
 800636e:	bf00      	nop
 8006370:	e000e100 	.word	0xe000e100

08006374 <__NVIC_SetPriority>:
{
 8006374:	b480      	push	{r7}
 8006376:	b083      	sub	sp, #12
 8006378:	af00      	add	r7, sp, #0
 800637a:	4603      	mov	r3, r0
 800637c:	6039      	str	r1, [r7, #0]
 800637e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006384:	2b00      	cmp	r3, #0
 8006386:	db0a      	blt.n	800639e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	b2da      	uxtb	r2, r3
 800638c:	490c      	ldr	r1, [pc, #48]	; (80063c0 <__NVIC_SetPriority+0x4c>)
 800638e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006392:	0112      	lsls	r2, r2, #4
 8006394:	b2d2      	uxtb	r2, r2
 8006396:	440b      	add	r3, r1
 8006398:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800639c:	e00a      	b.n	80063b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	b2da      	uxtb	r2, r3
 80063a2:	4908      	ldr	r1, [pc, #32]	; (80063c4 <__NVIC_SetPriority+0x50>)
 80063a4:	79fb      	ldrb	r3, [r7, #7]
 80063a6:	f003 030f 	and.w	r3, r3, #15
 80063aa:	3b04      	subs	r3, #4
 80063ac:	0112      	lsls	r2, r2, #4
 80063ae:	b2d2      	uxtb	r2, r2
 80063b0:	440b      	add	r3, r1
 80063b2:	761a      	strb	r2, [r3, #24]
}
 80063b4:	bf00      	nop
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr
 80063c0:	e000e100 	.word	0xe000e100
 80063c4:	e000ed00 	.word	0xe000ed00

080063c8 <NVIC_EncodePriority>:
{
 80063c8:	b480      	push	{r7}
 80063ca:	b089      	sub	sp, #36	; 0x24
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	60b9      	str	r1, [r7, #8]
 80063d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	f003 0307 	and.w	r3, r3, #7
 80063da:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	f1c3 0307 	rsb	r3, r3, #7
 80063e2:	2b04      	cmp	r3, #4
 80063e4:	bf28      	it	cs
 80063e6:	2304      	movcs	r3, #4
 80063e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	3304      	adds	r3, #4
 80063ee:	2b06      	cmp	r3, #6
 80063f0:	d902      	bls.n	80063f8 <NVIC_EncodePriority+0x30>
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	3b03      	subs	r3, #3
 80063f6:	e000      	b.n	80063fa <NVIC_EncodePriority+0x32>
 80063f8:	2300      	movs	r3, #0
 80063fa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	fa02 f303 	lsl.w	r3, r2, r3
 8006406:	43da      	mvns	r2, r3
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	401a      	ands	r2, r3
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006410:	f04f 31ff 	mov.w	r1, #4294967295
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	fa01 f303 	lsl.w	r3, r1, r3
 800641a:	43d9      	mvns	r1, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006420:	4313      	orrs	r3, r2
}
 8006422:	4618      	mov	r0, r3
 8006424:	3724      	adds	r7, #36	; 0x24
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr
	...

08006430 <PAL_ConfigClocks>:

/* Private Functions */

/* Set Clocks */
static void PAL_ConfigClocks(void)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b0bc      	sub	sp, #240	; 0xf0
 8006434:	af00      	add	r7, sp, #0

    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8006436:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800643a:	2200      	movs	r2, #0
 800643c:	601a      	str	r2, [r3, #0]
 800643e:	605a      	str	r2, [r3, #4]
 8006440:	609a      	str	r2, [r3, #8]
 8006442:	60da      	str	r2, [r3, #12]
 8006444:	611a      	str	r2, [r3, #16]
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8006446:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800644a:	2244      	movs	r2, #68	; 0x44
 800644c:	2100      	movs	r1, #0
 800644e:	4618      	mov	r0, r3
 8006450:	f001 f958 	bl	8007704 <memset>
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006454:	1d3b      	adds	r3, r7, #4
 8006456:	2294      	movs	r2, #148	; 0x94
 8006458:	2100      	movs	r1, #0
 800645a:	4618      	mov	r0, r3
 800645c:	f001 f952 	bl	8007704 <memset>
    
    /* Enable voltage range 1 boost mode for frequency above 80 Mhz */
    __HAL_RCC_PWR_CLK_ENABLE();
 8006460:	4b7e      	ldr	r3, [pc, #504]	; (800665c <PAL_ConfigClocks+0x22c>)
 8006462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006464:	4a7d      	ldr	r2, [pc, #500]	; (800665c <PAL_ConfigClocks+0x22c>)
 8006466:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800646a:	6593      	str	r3, [r2, #88]	; 0x58
 800646c:	4b7b      	ldr	r3, [pc, #492]	; (800665c <PAL_ConfigClocks+0x22c>)
 800646e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006474:	603b      	str	r3, [r7, #0]
 8006476:	683b      	ldr	r3, [r7, #0]
    HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8006478:	2000      	movs	r0, #0
 800647a:	f7fb ffcf 	bl	800241c <HAL_PWREx_ControlVoltageScaling>
    __HAL_RCC_PWR_CLK_DISABLE();
 800647e:	4b77      	ldr	r3, [pc, #476]	; (800665c <PAL_ConfigClocks+0x22c>)
 8006480:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006482:	4a76      	ldr	r2, [pc, #472]	; (800665c <PAL_ConfigClocks+0x22c>)
 8006484:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006488:	6593      	str	r3, [r2, #88]	; 0x58
    
    /* Enable HSI48 */
    RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI48;
 800648a:	2320      	movs	r3, #32
 800648c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    RCC_OscInitStruct.HSI48State          = RCC_HSI48_ON;
 8006490:	2301      	movs	r3, #1
 8006492:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_OFF;
 8006496:	2301      	movs	r3, #1
 8006498:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800649c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80064a0:	4618      	mov	r0, r3
 80064a2:	f7fc f85f 	bl	8002564 <HAL_RCC_OscConfig>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d002      	beq.n	80064b2 <PAL_ConfigClocks+0x82>
        Error_Handler(ERROR_BOOTUP_CLOCK_INIT);
 80064ac:	2001      	movs	r0, #1
 80064ae:	f7ff febd 	bl	800622c <Error_Handler>

    /* Enable HSI16 */
    RCC_OscInitStruct.OscillatorType        = RCC_OSCILLATORTYPE_HSI;
 80064b2:	2302      	movs	r3, #2
 80064b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    RCC_OscInitStruct.HSIState              = RCC_HSI_ON;
 80064b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80064bc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    RCC_OscInitStruct.HSICalibrationValue   = RCC_HSICALIBRATION_DEFAULT;
 80064c0:	2340      	movs	r3, #64	; 0x40
 80064c2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    RCC_OscInitStruct.PLL.PLLState          = RCC_PLL_OFF;
 80064c6:	2301      	movs	r3, #1
 80064c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80064cc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80064d0:	4618      	mov	r0, r3
 80064d2:	f7fc f847 	bl	8002564 <HAL_RCC_OscConfig>
 80064d6:	4603      	mov	r3, r0
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d002      	beq.n	80064e2 <PAL_ConfigClocks+0xb2>
        Error_Handler(ERROR_BOOTUP_CLOCK_INIT);
 80064dc:	2001      	movs	r0, #1
 80064de:	f7ff fea5 	bl	800622c <Error_Handler>

    /* Enable LSE */
    RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_LSE;
 80064e2:	2304      	movs	r3, #4
 80064e4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	RCC_OscInitStruct.LSEState        	  = RCC_LSE_ON;
 80064e8:	2301      	movs	r3, #1
 80064ea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_OFF;
 80064ee:	2301      	movs	r3, #1
 80064f0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80064f4:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80064f8:	4618      	mov	r0, r3
 80064fa:	f7fc f833 	bl	8002564 <HAL_RCC_OscConfig>
 80064fe:	4603      	mov	r3, r0
 8006500:	2b00      	cmp	r3, #0
 8006502:	d002      	beq.n	800650a <PAL_ConfigClocks+0xda>
		Error_Handler(ERROR_BOOTUP_CLOCK_INIT);
 8006504:	2001      	movs	r0, #1
 8006506:	f7ff fe91 	bl	800622c <Error_Handler>

    /* Enable MSI Oscillator and activate PLL with MSI as source */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800650a:	2310      	movs	r3, #16
 800650c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8006510:	2301      	movs	r3, #1
 8006512:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8006516:	2300      	movs	r3, #0
 8006518:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800651c:	2302      	movs	r3, #2
 800651e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8006522:	2301      	movs	r3, #1
 8006524:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8006528:	2360      	movs	r3, #96	; 0x60
 800652a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    RCC_OscInitStruct.PLL.PLLM = 1;
 800652e:	2301      	movs	r3, #1
 8006530:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    RCC_OscInitStruct.PLL.PLLN = 60;
 8006534:	233c      	movs	r3, #60	; 0x3c
 8006536:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    RCC_OscInitStruct.PLL.PLLR = 2;
 800653a:	2302      	movs	r3, #2
 800653c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    RCC_OscInitStruct.PLL.PLLQ = 2;
 8006540:	2302      	movs	r3, #2
 8006542:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    RCC_OscInitStruct.PLL.PLLP = 7;
 8006546:	2307      	movs	r3, #7
 8006548:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800654c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8006550:	4618      	mov	r0, r3
 8006552:	f7fc f807 	bl	8002564 <HAL_RCC_OscConfig>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d002      	beq.n	8006562 <PAL_ConfigClocks+0x132>
        Error_Handler(ERROR_BOOTUP_CLOCK_INIT);
 800655c:	2001      	movs	r0, #1
 800655e:	f7ff fe65 	bl	800622c <Error_Handler>
    
    /* Select HSI48 as USB clock source */
    /* SDMMC shares the clock with USB */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8006562:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006566:	607b      	str	r3, [r7, #4]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8006568:	2300      	movs	r3, #0
 800656a:	67bb      	str	r3, [r7, #120]	; 0x78
    if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800656c:	1d3b      	adds	r3, r7, #4
 800656e:	4618      	mov	r0, r3
 8006570:	f7fc ffca 	bl	8003508 <HAL_RCCEx_PeriphCLKConfig>
 8006574:	4603      	mov	r3, r0
 8006576:	2b00      	cmp	r3, #0
 8006578:	d002      	beq.n	8006580 <PAL_ConfigClocks+0x150>
        Error_Handler(ERROR_BOOTUP_CLOCK_INIT);
 800657a:	2001      	movs	r0, #1
 800657c:	f7ff fe56 	bl	800622c <Error_Handler>

    /* Select HSI16 as I2C1 clock source */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8006580:	2340      	movs	r3, #64	; 0x40
 8006582:	607b      	str	r3, [r7, #4]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8006584:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006588:	65bb      	str	r3, [r7, #88]	; 0x58
    if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800658a:	1d3b      	adds	r3, r7, #4
 800658c:	4618      	mov	r0, r3
 800658e:	f7fc ffbb 	bl	8003508 <HAL_RCCEx_PeriphCLKConfig>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d002      	beq.n	800659e <PAL_ConfigClocks+0x16e>
        Error_Handler(ERROR_BOOTUP_CLOCK_INIT);
 8006598:	2001      	movs	r0, #1
 800659a:	f7ff fe47 	bl	800622c <Error_Handler>

    /* Select HSI16 as I2C2 clock source */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800659e:	2380      	movs	r3, #128	; 0x80
 80065a0:	607b      	str	r3, [r7, #4]
    PeriphClkInitStruct.I2c2ClockSelection  = RCC_I2C2CLKSOURCE_HSI;
 80065a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065a6:	65fb      	str	r3, [r7, #92]	; 0x5c
    if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80065a8:	1d3b      	adds	r3, r7, #4
 80065aa:	4618      	mov	r0, r3
 80065ac:	f7fc ffac 	bl	8003508 <HAL_RCCEx_PeriphCLKConfig>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d002      	beq.n	80065bc <PAL_ConfigClocks+0x18c>
    	Error_Handler(ERROR_BOOTUP_CLOCK_INIT);
 80065b6:	2001      	movs	r0, #1
 80065b8:	f7ff fe38 	bl	800622c <Error_Handler>

	/* Select PCLK1 as USART2 clock source */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80065bc:	2302      	movs	r3, #2
 80065be:	607b      	str	r3, [r7, #4]
	PeriphClkInitStruct.RTCClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80065c0:	2300      	movs	r3, #0
 80065c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80065c6:	1d3b      	adds	r3, r7, #4
 80065c8:	4618      	mov	r0, r3
 80065ca:	f7fc ff9d 	bl	8003508 <HAL_RCCEx_PeriphCLKConfig>
 80065ce:	4603      	mov	r3, r0
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d002      	beq.n	80065da <PAL_ConfigClocks+0x1aa>
	    Error_Handler(ERROR_BOOTUP_CLOCK_INIT);
 80065d4:	2001      	movs	r0, #1
 80065d6:	f7ff fe29 	bl	800622c <Error_Handler>

	/* Select PCLK1 as UART4 clock source */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80065da:	2308      	movs	r3, #8
 80065dc:	607b      	str	r3, [r7, #4]
	PeriphClkInitStruct.RTCClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80065de:	2300      	movs	r3, #0
 80065e0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80065e4:	1d3b      	adds	r3, r7, #4
 80065e6:	4618      	mov	r0, r3
 80065e8:	f7fc ff8e 	bl	8003508 <HAL_RCCEx_PeriphCLKConfig>
 80065ec:	4603      	mov	r3, r0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d002      	beq.n	80065f8 <PAL_ConfigClocks+0x1c8>
		Error_Handler(ERROR_BOOTUP_CLOCK_INIT);
 80065f2:	2001      	movs	r0, #1
 80065f4:	f7ff fe1a 	bl	800622c <Error_Handler>

    /* To avoid undershoot due to maximum frequency, select PLL as system clock source */
    /* with AHB prescaler divider 2 as first step */
    RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 80065f8:	230f      	movs	r3, #15
 80065fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80065fe:	2303      	movs	r3, #3
 8006600:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8006604:	2380      	movs	r3, #128	; 0x80
 8006606:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800660a:	2300      	movs	r3, #0
 800660c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006610:	2300      	movs	r3, #0
 8006612:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8006616:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800661a:	2103      	movs	r1, #3
 800661c:	4618      	mov	r0, r3
 800661e:	f7fc fbc7 	bl	8002db0 <HAL_RCC_ClockConfig>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d002      	beq.n	800662e <PAL_ConfigClocks+0x1fe>
        Error_Handler(ERROR_BOOTUP_CLOCK_INIT);
 8006628:	2001      	movs	r0, #1
 800662a:	f7ff fdff 	bl	800622c <Error_Handler>
    
    /* AHB prescaler divider at 1 as second step */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK;
 800662e:	2302      	movs	r3, #2
 8006630:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006634:	2300      	movs	r3, #0
 8006636:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800663a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800663e:	2105      	movs	r1, #5
 8006640:	4618      	mov	r0, r3
 8006642:	f7fc fbb5 	bl	8002db0 <HAL_RCC_ClockConfig>
 8006646:	4603      	mov	r3, r0
 8006648:	2b00      	cmp	r3, #0
 800664a:	d002      	beq.n	8006652 <PAL_ConfigClocks+0x222>
        Error_Handler(ERROR_BOOTUP_CLOCK_INIT);
 800664c:	2001      	movs	r0, #1
 800664e:	f7ff fded 	bl	800622c <Error_Handler>
      }
      /** Enable MSI Auto calibration
      */
      HAL_RCCEx_EnableMSIPLLMode();
#endif
}
 8006652:	bf00      	nop
 8006654:	37f0      	adds	r7, #240	; 0xf0
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop
 800665c:	40021000 	.word	0x40021000

08006660 <PAL_SetGPIODefaults>:

/* Configure all GPIO as analog to reduce current consumption on non used IOs */
void PAL_SetGPIODefaults(void)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b08e      	sub	sp, #56	; 0x38
 8006664:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;
    
    /* Enable GPIOs clock */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006666:	4b6f      	ldr	r3, [pc, #444]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 8006668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800666a:	4a6e      	ldr	r2, [pc, #440]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 800666c:	f043 0301 	orr.w	r3, r3, #1
 8006670:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006672:	4b6c      	ldr	r3, [pc, #432]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 8006674:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006676:	f003 0301 	and.w	r3, r3, #1
 800667a:	623b      	str	r3, [r7, #32]
 800667c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800667e:	4b69      	ldr	r3, [pc, #420]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 8006680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006682:	4a68      	ldr	r2, [pc, #416]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 8006684:	f043 0302 	orr.w	r3, r3, #2
 8006688:	64d3      	str	r3, [r2, #76]	; 0x4c
 800668a:	4b66      	ldr	r3, [pc, #408]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 800668c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800668e:	f003 0302 	and.w	r3, r3, #2
 8006692:	61fb      	str	r3, [r7, #28]
 8006694:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006696:	4b63      	ldr	r3, [pc, #396]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 8006698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800669a:	4a62      	ldr	r2, [pc, #392]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 800669c:	f043 0304 	orr.w	r3, r3, #4
 80066a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80066a2:	4b60      	ldr	r3, [pc, #384]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80066a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066a6:	f003 0304 	and.w	r3, r3, #4
 80066aa:	61bb      	str	r3, [r7, #24]
 80066ac:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80066ae:	4b5d      	ldr	r3, [pc, #372]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80066b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066b2:	4a5c      	ldr	r2, [pc, #368]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80066b4:	f043 0308 	orr.w	r3, r3, #8
 80066b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80066ba:	4b5a      	ldr	r3, [pc, #360]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80066bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066be:	f003 0308 	and.w	r3, r3, #8
 80066c2:	617b      	str	r3, [r7, #20]
 80066c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80066c6:	4b57      	ldr	r3, [pc, #348]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80066c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066ca:	4a56      	ldr	r2, [pc, #344]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80066cc:	f043 0310 	orr.w	r3, r3, #16
 80066d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80066d2:	4b54      	ldr	r3, [pc, #336]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80066d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066d6:	f003 0310 	and.w	r3, r3, #16
 80066da:	613b      	str	r3, [r7, #16]
 80066dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80066de:	4b51      	ldr	r3, [pc, #324]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80066e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066e2:	4a50      	ldr	r2, [pc, #320]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80066e4:	f043 0320 	orr.w	r3, r3, #32
 80066e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80066ea:	4b4e      	ldr	r3, [pc, #312]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80066ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066ee:	f003 0320 	and.w	r3, r3, #32
 80066f2:	60fb      	str	r3, [r7, #12]
 80066f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80066f6:	4b4b      	ldr	r3, [pc, #300]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80066f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066fa:	4a4a      	ldr	r2, [pc, #296]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80066fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006700:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006702:	4b48      	ldr	r3, [pc, #288]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 8006704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800670a:	60bb      	str	r3, [r7, #8]
 800670c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800670e:	4b45      	ldr	r3, [pc, #276]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 8006710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006712:	4a44      	ldr	r2, [pc, #272]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 8006714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006718:	64d3      	str	r3, [r2, #76]	; 0x4c
 800671a:	4b42      	ldr	r3, [pc, #264]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 800671c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800671e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006722:	607b      	str	r3, [r7, #4]
 8006724:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006726:	2303      	movs	r3, #3
 8006728:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800672a:	2300      	movs	r3, #0
 800672c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pin = (GPIO_PIN_All & (~GPIO_PIN_13) & (~GPIO_PIN_14) & (~GPIO_PIN_15));
 800672e:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8006732:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006734:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006738:	4619      	mov	r1, r3
 800673a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800673e:	f7fa f85f 	bl	8000800 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = (GPIO_PIN_All & (~GPIO_PIN_3) & (~GPIO_PIN_4));
 8006742:	f64f 73e7 	movw	r3, #65511	; 0xffe7
 8006746:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006748:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800674c:	4619      	mov	r1, r3
 800674e:	4836      	ldr	r0, [pc, #216]	; (8006828 <PAL_SetGPIODefaults+0x1c8>)
 8006750:	f7fa f856 	bl	8000800 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_All;
 8006754:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006758:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800675a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800675e:	4619      	mov	r1, r3
 8006760:	4832      	ldr	r0, [pc, #200]	; (800682c <PAL_SetGPIODefaults+0x1cc>)
 8006762:	f7fa f84d 	bl	8000800 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006766:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800676a:	4619      	mov	r1, r3
 800676c:	4830      	ldr	r0, [pc, #192]	; (8006830 <PAL_SetGPIODefaults+0x1d0>)
 800676e:	f7fa f847 	bl	8000800 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006772:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006776:	4619      	mov	r1, r3
 8006778:	482e      	ldr	r0, [pc, #184]	; (8006834 <PAL_SetGPIODefaults+0x1d4>)
 800677a:	f7fa f841 	bl	8000800 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800677e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006782:	4619      	mov	r1, r3
 8006784:	482c      	ldr	r0, [pc, #176]	; (8006838 <PAL_SetGPIODefaults+0x1d8>)
 8006786:	f7fa f83b 	bl	8000800 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800678a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800678e:	4619      	mov	r1, r3
 8006790:	482a      	ldr	r0, [pc, #168]	; (800683c <PAL_SetGPIODefaults+0x1dc>)
 8006792:	f7fa f835 	bl	8000800 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006796:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800679a:	4619      	mov	r1, r3
 800679c:	4828      	ldr	r0, [pc, #160]	; (8006840 <PAL_SetGPIODefaults+0x1e0>)
 800679e:	f7fa f82f 	bl	8000800 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80067a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80067a6:	4619      	mov	r1, r3
 80067a8:	4826      	ldr	r0, [pc, #152]	; (8006844 <PAL_SetGPIODefaults+0x1e4>)
 80067aa:	f7fa f829 	bl	8000800 <HAL_GPIO_Init>

    /* Disable GPIOs clock */
    __HAL_RCC_GPIOA_CLK_DISABLE();
 80067ae:	4b1d      	ldr	r3, [pc, #116]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067b2:	4a1c      	ldr	r2, [pc, #112]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067b4:	f023 0301 	bic.w	r3, r3, #1
 80067b8:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_GPIOC_CLK_DISABLE();
 80067ba:	4b1a      	ldr	r3, [pc, #104]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067be:	4a19      	ldr	r2, [pc, #100]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067c0:	f023 0304 	bic.w	r3, r3, #4
 80067c4:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_GPIOC_CLK_DISABLE();
 80067c6:	4b17      	ldr	r3, [pc, #92]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067ca:	4a16      	ldr	r2, [pc, #88]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067cc:	f023 0304 	bic.w	r3, r3, #4
 80067d0:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_GPIOD_CLK_DISABLE();
 80067d2:	4b14      	ldr	r3, [pc, #80]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067d6:	4a13      	ldr	r2, [pc, #76]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067d8:	f023 0308 	bic.w	r3, r3, #8
 80067dc:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_GPIOE_CLK_DISABLE();
 80067de:	4b11      	ldr	r3, [pc, #68]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067e2:	4a10      	ldr	r2, [pc, #64]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067e4:	f023 0310 	bic.w	r3, r3, #16
 80067e8:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_GPIOF_CLK_DISABLE();
 80067ea:	4b0e      	ldr	r3, [pc, #56]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067ee:	4a0d      	ldr	r2, [pc, #52]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067f0:	f023 0320 	bic.w	r3, r3, #32
 80067f4:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_GPIOG_CLK_DISABLE();
 80067f6:	4b0b      	ldr	r3, [pc, #44]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067fa:	4a0a      	ldr	r2, [pc, #40]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 80067fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006800:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_GPIOH_CLK_DISABLE();
 8006802:	4b08      	ldr	r3, [pc, #32]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 8006804:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006806:	4a07      	ldr	r2, [pc, #28]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 8006808:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800680c:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_GPIOI_CLK_DISABLE();
 800680e:	4b05      	ldr	r3, [pc, #20]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 8006810:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006812:	4a04      	ldr	r2, [pc, #16]	; (8006824 <PAL_SetGPIODefaults+0x1c4>)
 8006814:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006818:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 800681a:	bf00      	nop
 800681c:	3738      	adds	r7, #56	; 0x38
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop
 8006824:	40021000 	.word	0x40021000
 8006828:	48000400 	.word	0x48000400
 800682c:	48000800 	.word	0x48000800
 8006830:	48000c00 	.word	0x48000c00
 8006834:	48001000 	.word	0x48001000
 8006838:	48001400 	.word	0x48001400
 800683c:	48001800 	.word	0x48001800
 8006840:	48001c00 	.word	0x48001c00
 8006844:	48002000 	.word	0x48002000

08006848 <PAL_ConfigGPIOStage1>:

void PAL_ConfigGPIOStage1(void)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b08a      	sub	sp, #40	; 0x28
 800684c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    /* Clocks */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800684e:	4b7e      	ldr	r3, [pc, #504]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 8006850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006852:	4a7d      	ldr	r2, [pc, #500]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 8006854:	f043 0301 	orr.w	r3, r3, #1
 8006858:	64d3      	str	r3, [r2, #76]	; 0x4c
 800685a:	4b7b      	ldr	r3, [pc, #492]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 800685c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800685e:	f003 0301 	and.w	r3, r3, #1
 8006862:	613b      	str	r3, [r7, #16]
 8006864:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006866:	4b78      	ldr	r3, [pc, #480]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 8006868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800686a:	4a77      	ldr	r2, [pc, #476]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 800686c:	f043 0302 	orr.w	r3, r3, #2
 8006870:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006872:	4b75      	ldr	r3, [pc, #468]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 8006874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006876:	f003 0302 	and.w	r3, r3, #2
 800687a:	60fb      	str	r3, [r7, #12]
 800687c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800687e:	4b72      	ldr	r3, [pc, #456]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 8006880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006882:	4a71      	ldr	r2, [pc, #452]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 8006884:	f043 0304 	orr.w	r3, r3, #4
 8006888:	64d3      	str	r3, [r2, #76]	; 0x4c
 800688a:	4b6f      	ldr	r3, [pc, #444]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 800688c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800688e:	f003 0304 	and.w	r3, r3, #4
 8006892:	60bb      	str	r3, [r7, #8]
 8006894:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006896:	4b6c      	ldr	r3, [pc, #432]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 8006898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800689a:	4a6b      	ldr	r2, [pc, #428]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 800689c:	f043 0308 	orr.w	r3, r3, #8
 80068a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80068a2:	4b69      	ldr	r3, [pc, #420]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 80068a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068a6:	f003 0308 	and.w	r3, r3, #8
 80068aa:	607b      	str	r3, [r7, #4]
 80068ac:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80068ae:	4b66      	ldr	r3, [pc, #408]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 80068b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068b2:	4a65      	ldr	r2, [pc, #404]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 80068b4:	f043 0310 	orr.w	r3, r3, #16
 80068b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80068ba:	4b63      	ldr	r3, [pc, #396]	; (8006a48 <PAL_ConfigGPIOStage1+0x200>)
 80068bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068be:	f003 0310 	and.w	r3, r3, #16
 80068c2:	603b      	str	r3, [r7, #0]
 80068c4:	683b      	ldr	r3, [r7, #0]

    /** Main **/

    /* PD9 - PWR_EN_3V3 | PD10 - PWR_EN_2V8 */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 80068c6:	f107 0314 	add.w	r3, r7, #20
 80068ca:	2214      	movs	r2, #20
 80068cc:	2100      	movs	r1, #0
 80068ce:	4618      	mov	r0, r3
 80068d0:	f000 ff18 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_9 | GPIO_PIN_10;
 80068d4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80068d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 80068da:	2301      	movs	r3, #1
 80068dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull    = GPIO_PULLDOWN;
 80068de:	2302      	movs	r3, #2
 80068e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 80068e2:	2300      	movs	r3, #0
 80068e4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80068e6:	f107 0314 	add.w	r3, r7, #20
 80068ea:	4619      	mov	r1, r3
 80068ec:	4857      	ldr	r0, [pc, #348]	; (8006a4c <PAL_ConfigGPIOStage1+0x204>)
 80068ee:	f7f9 ff87 	bl	8000800 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 80068f2:	2200      	movs	r2, #0
 80068f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80068f8:	4854      	ldr	r0, [pc, #336]	; (8006a4c <PAL_ConfigGPIOStage1+0x204>)
 80068fa:	f7fa f913 	bl	8000b24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10, GPIO_PIN_RESET);
 80068fe:	2200      	movs	r2, #0
 8006900:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006904:	4851      	ldr	r0, [pc, #324]	; (8006a4c <PAL_ConfigGPIOStage1+0x204>)
 8006906:	f7fa f90d 	bl	8000b24 <HAL_GPIO_WritePin>

    /* PB1 - USB_PWR_EN */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 800690a:	f107 0314 	add.w	r3, r7, #20
 800690e:	2214      	movs	r2, #20
 8006910:	2100      	movs	r1, #0
 8006912:	4618      	mov	r0, r3
 8006914:	f000 fef6 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_1;
 8006918:	2302      	movs	r3, #2
 800691a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 800691c:	2301      	movs	r3, #1
 800691e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull    = GPIO_PULLDOWN;
 8006920:	2302      	movs	r3, #2
 8006922:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006924:	2300      	movs	r3, #0
 8006926:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006928:	f107 0314 	add.w	r3, r7, #20
 800692c:	4619      	mov	r1, r3
 800692e:	4848      	ldr	r0, [pc, #288]	; (8006a50 <PAL_ConfigGPIOStage1+0x208>)
 8006930:	f7f9 ff66 	bl	8000800 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8006934:	2200      	movs	r2, #0
 8006936:	2102      	movs	r1, #2
 8006938:	4845      	ldr	r0, [pc, #276]	; (8006a50 <PAL_ConfigGPIOStage1+0x208>)
 800693a:	f7fa f8f3 	bl	8000b24 <HAL_GPIO_WritePin>

    /* PD12 - /CHRG_EN */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 800693e:	f107 0314 	add.w	r3, r7, #20
 8006942:	2214      	movs	r2, #20
 8006944:	2100      	movs	r1, #0
 8006946:	4618      	mov	r0, r3
 8006948:	f000 fedc 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_12;
 800694c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8006952:	2301      	movs	r3, #1
 8006954:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull    = GPIO_PULLUP;
 8006956:	2301      	movs	r3, #1
 8006958:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 800695a:	2300      	movs	r3, #0
 800695c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800695e:	f107 0314 	add.w	r3, r7, #20
 8006962:	4619      	mov	r1, r3
 8006964:	4839      	ldr	r0, [pc, #228]	; (8006a4c <PAL_ConfigGPIOStage1+0x204>)
 8006966:	f7f9 ff4b 	bl	8000800 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 800696a:	2201      	movs	r2, #1
 800696c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006970:	4836      	ldr	r0, [pc, #216]	; (8006a4c <PAL_ConfigGPIOStage1+0x204>)
 8006972:	f7fa f8d7 	bl	8000b24 <HAL_GPIO_WritePin>

    /* PD8 - PWR_MODE | PD13 - SLRST */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006976:	f107 0314 	add.w	r3, r7, #20
 800697a:	2214      	movs	r2, #20
 800697c:	2100      	movs	r1, #0
 800697e:	4618      	mov	r0, r3
 8006980:	f000 fec0 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_8 | GPIO_PIN_13;
 8006984:	f44f 5304 	mov.w	r3, #8448	; 0x2100
 8006988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 800698a:	2301      	movs	r3, #1
 800698c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull    = GPIO_PULLDOWN;
 800698e:	2302      	movs	r3, #2
 8006990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006992:	2300      	movs	r3, #0
 8006994:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006996:	f107 0314 	add.w	r3, r7, #20
 800699a:	4619      	mov	r1, r3
 800699c:	482b      	ldr	r0, [pc, #172]	; (8006a4c <PAL_ConfigGPIOStage1+0x204>)
 800699e:	f7f9 ff2f 	bl	8000800 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 80069a2:	2200      	movs	r2, #0
 80069a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80069a8:	4828      	ldr	r0, [pc, #160]	; (8006a4c <PAL_ConfigGPIOStage1+0x204>)
 80069aa:	f7fa f8bb 	bl	8000b24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80069ae:	2200      	movs	r2, #0
 80069b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80069b4:	4825      	ldr	r0, [pc, #148]	; (8006a4c <PAL_ConfigGPIOStage1+0x204>)
 80069b6:	f7fa f8b5 	bl	8000b24 <HAL_GPIO_WritePin>

    /* PC0 - SCL, PC1 - SDA */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 80069ba:	f107 0314 	add.w	r3, r7, #20
 80069be:	2214      	movs	r2, #20
 80069c0:	2100      	movs	r1, #0
 80069c2:	4618      	mov	r0, r3
 80069c4:	f000 fe9e 	bl	8007704 <memset>
    GPIO_InitStruct.Pin         = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;
 80069c8:	2307      	movs	r3, #7
 80069ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode        = GPIO_MODE_AF_OD;
 80069cc:	2312      	movs	r3, #18
 80069ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull        = GPIO_PULLUP;
 80069d0:	2301      	movs	r3, #1
 80069d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed       = GPIO_SPEED_FREQ_VERY_HIGH;
 80069d4:	2303      	movs	r3, #3
 80069d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate   = GPIO_AF4_I2C3;
 80069d8:	2304      	movs	r3, #4
 80069da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80069dc:	f107 0314 	add.w	r3, r7, #20
 80069e0:	4619      	mov	r1, r3
 80069e2:	481c      	ldr	r0, [pc, #112]	; (8006a54 <PAL_ConfigGPIOStage1+0x20c>)
 80069e4:	f7f9 ff0c 	bl	8000800 <HAL_GPIO_Init>

    /* PA0 - BTN_POWER */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 80069e8:	f107 0314 	add.w	r3, r7, #20
 80069ec:	2214      	movs	r2, #20
 80069ee:	2100      	movs	r1, #0
 80069f0:	4618      	mov	r0, r3
 80069f2:	f000 fe87 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_0;
 80069f6:	2301      	movs	r3, #1
 80069f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode    = GPIO_MODE_INPUT;
 80069fa:	2300      	movs	r3, #0
 80069fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull    = GPIO_NOPULL;
 80069fe:	2300      	movs	r3, #0
 8006a00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006a02:	2300      	movs	r3, #0
 8006a04:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a06:	f107 0314 	add.w	r3, r7, #20
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006a10:	f7f9 fef6 	bl	8000800 <HAL_GPIO_Init>

    /* PE6 - /EXT_PWR */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006a14:	f107 0314 	add.w	r3, r7, #20
 8006a18:	2214      	movs	r2, #20
 8006a1a:	2100      	movs	r1, #0
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	f000 fe71 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_6;
 8006a22:	2340      	movs	r3, #64	; 0x40
 8006a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode    = GPIO_MODE_INPUT;
 8006a26:	2300      	movs	r3, #0
 8006a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006a32:	f107 0314 	add.w	r3, r7, #20
 8006a36:	4619      	mov	r1, r3
 8006a38:	4807      	ldr	r0, [pc, #28]	; (8006a58 <PAL_ConfigGPIOStage1+0x210>)
 8006a3a:	f7f9 fee1 	bl	8000800 <HAL_GPIO_Init>


      /*Configure GPIO pin Output Level */
      //HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET);
}
 8006a3e:	bf00      	nop
 8006a40:	3728      	adds	r7, #40	; 0x28
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	bf00      	nop
 8006a48:	40021000 	.word	0x40021000
 8006a4c:	48000c00 	.word	0x48000c00
 8006a50:	48000400 	.word	0x48000400
 8006a54:	48000800 	.word	0x48000800
 8006a58:	48001000 	.word	0x48001000

08006a5c <PAL_ConfigGPIOStage2>:

void PAL_ConfigGPIOStage2(void)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b08c      	sub	sp, #48	; 0x30
 8006a60:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;
    
    /* Clocks */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a62:	4bc2      	ldr	r3, [pc, #776]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a66:	4ac1      	ldr	r2, [pc, #772]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006a68:	f043 0301 	orr.w	r3, r3, #1
 8006a6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a6e:	4bbf      	ldr	r3, [pc, #764]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a72:	f003 0301 	and.w	r3, r3, #1
 8006a76:	61bb      	str	r3, [r7, #24]
 8006a78:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006a7a:	4bbc      	ldr	r3, [pc, #752]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a7e:	4abb      	ldr	r2, [pc, #748]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006a80:	f043 0302 	orr.w	r3, r3, #2
 8006a84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a86:	4bb9      	ldr	r3, [pc, #740]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a8a:	f003 0302 	and.w	r3, r3, #2
 8006a8e:	617b      	str	r3, [r7, #20]
 8006a90:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006a92:	4bb6      	ldr	r3, [pc, #728]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a96:	4ab5      	ldr	r2, [pc, #724]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006a98:	f043 0304 	orr.w	r3, r3, #4
 8006a9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a9e:	4bb3      	ldr	r3, [pc, #716]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aa2:	f003 0304 	and.w	r3, r3, #4
 8006aa6:	613b      	str	r3, [r7, #16]
 8006aa8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006aaa:	4bb0      	ldr	r3, [pc, #704]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aae:	4aaf      	ldr	r2, [pc, #700]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006ab0:	f043 0308 	orr.w	r3, r3, #8
 8006ab4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ab6:	4bad      	ldr	r3, [pc, #692]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aba:	f003 0308 	and.w	r3, r3, #8
 8006abe:	60fb      	str	r3, [r7, #12]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006ac2:	4baa      	ldr	r3, [pc, #680]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ac6:	4aa9      	ldr	r2, [pc, #676]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006ac8:	f043 0310 	orr.w	r3, r3, #16
 8006acc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ace:	4ba7      	ldr	r3, [pc, #668]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ad2:	f003 0310 	and.w	r3, r3, #16
 8006ad6:	60bb      	str	r3, [r7, #8]
 8006ad8:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006ada:	4ba4      	ldr	r3, [pc, #656]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ade:	4aa3      	ldr	r2, [pc, #652]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006ae0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ae4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006ae6:	4ba1      	ldr	r3, [pc, #644]	; (8006d6c <PAL_ConfigGPIOStage2+0x310>)
 8006ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006aee:	607b      	str	r3, [r7, #4]
 8006af0:	687b      	ldr	r3, [r7, #4]
    
    /** Main **/

    /* PC2 - LED */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006af2:	f107 031c 	add.w	r3, r7, #28
 8006af6:	2214      	movs	r2, #20
 8006af8:	2100      	movs	r1, #0
 8006afa:	4618      	mov	r0, r3
 8006afc:	f000 fe02 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_2;
 8006b00:	2304      	movs	r3, #4
 8006b02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8006b04:	2301      	movs	r3, #1
 8006b06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006b10:	f107 031c 	add.w	r3, r7, #28
 8006b14:	4619      	mov	r1, r3
 8006b16:	4896      	ldr	r0, [pc, #600]	; (8006d70 <PAL_ConfigGPIOStage2+0x314>)
 8006b18:	f7f9 fe72 	bl	8000800 <HAL_GPIO_Init>
    
    /** Buzzer **/

	/* PC7 - BUZZER */
	memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006b1c:	f107 031c 	add.w	r3, r7, #28
 8006b20:	2214      	movs	r2, #20
 8006b22:	2100      	movs	r1, #0
 8006b24:	4618      	mov	r0, r3
 8006b26:	f000 fded 	bl	8007704 <memset>
	GPIO_InitStruct.Pin     = GPIO_PIN_7;
 8006b2a:	2380      	movs	r3, #128	; 0x80
 8006b2c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull    = GPIO_PULLDOWN;
 8006b32:	2302      	movs	r3, #2
 8006b34:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006b36:	2300      	movs	r3, #0
 8006b38:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006b3a:	f107 031c 	add.w	r3, r7, #28
 8006b3e:	4619      	mov	r1, r3
 8006b40:	488b      	ldr	r0, [pc, #556]	; (8006d70 <PAL_ConfigGPIOStage2+0x314>)
 8006b42:	f7f9 fe5d 	bl	8000800 <HAL_GPIO_Init>

	 /** USB **/

	/* PC3 - ID */
	memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006b46:	f107 031c 	add.w	r3, r7, #28
 8006b4a:	2214      	movs	r2, #20
 8006b4c:	2100      	movs	r1, #0
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f000 fdd8 	bl	8007704 <memset>
	GPIO_InitStruct.Pin     = GPIO_PIN_3;
 8006b54:	2308      	movs	r3, #8
 8006b56:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode    = GPIO_MODE_INPUT;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006b60:	2300      	movs	r3, #0
 8006b62:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006b64:	f107 031c 	add.w	r3, r7, #28
 8006b68:	4619      	mov	r1, r3
 8006b6a:	4881      	ldr	r0, [pc, #516]	; (8006d70 <PAL_ConfigGPIOStage2+0x314>)
 8006b6c:	f7f9 fe48 	bl	8000800 <HAL_GPIO_Init>

	/* PB2 - /VCONN_FAULT */
	memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006b70:	f107 031c 	add.w	r3, r7, #28
 8006b74:	2214      	movs	r2, #20
 8006b76:	2100      	movs	r1, #0
 8006b78:	4618      	mov	r0, r3
 8006b7a:	f000 fdc3 	bl	8007704 <memset>
	GPIO_InitStruct.Pin     = GPIO_PIN_2;
 8006b7e:	2304      	movs	r3, #4
 8006b80:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode    = GPIO_MODE_INPUT;
 8006b82:	2300      	movs	r3, #0
 8006b84:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8006b86:	2300      	movs	r3, #0
 8006b88:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006b8e:	f107 031c 	add.w	r3, r7, #28
 8006b92:	4619      	mov	r1, r3
 8006b94:	4877      	ldr	r0, [pc, #476]	; (8006d74 <PAL_ConfigGPIOStage2+0x318>)
 8006b96:	f7f9 fe33 	bl	8000800 <HAL_GPIO_Init>

	/* PA5 - OUT1 | PA10 - OUT2 */
	memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006b9a:	f107 031c 	add.w	r3, r7, #28
 8006b9e:	2214      	movs	r2, #20
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	f000 fdae 	bl	8007704 <memset>
	GPIO_InitStruct.Pin     = GPIO_PIN_5 | GPIO_PIN_10;
 8006ba8:	f44f 6384 	mov.w	r3, #1056	; 0x420
 8006bac:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode    = GPIO_MODE_INPUT;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bba:	f107 031c 	add.w	r3, r7, #28
 8006bbe:	4619      	mov	r1, r3
 8006bc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006bc4:	f7f9 fe1c 	bl	8000800 <HAL_GPIO_Init>

	/* PA11 - D-USB | PA12 - D+USB */
	memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006bc8:	f107 031c 	add.w	r3, r7, #28
 8006bcc:	2214      	movs	r2, #20
 8006bce:	2100      	movs	r1, #0
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f000 fd97 	bl	8007704 <memset>
	GPIO_InitStruct.Pin       = GPIO_PIN_11 | GPIO_PIN_12;
 8006bd6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8006bda:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8006bdc:	2302      	movs	r3, #2
 8006bde:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8006be0:	2300      	movs	r3, #0
 8006be2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8006be4:	2303      	movs	r3, #3
 8006be6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8006be8:	230a      	movs	r3, #10
 8006bea:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bec:	f107 031c 	add.w	r3, r7, #28
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006bf6:	f7f9 fe03 	bl	8000800 <HAL_GPIO_Init>

    /** Keypad **/

    /* PA4 - BTN_SETTINGS */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006bfa:	f107 031c 	add.w	r3, r7, #28
 8006bfe:	2214      	movs	r2, #20
 8006c00:	2100      	movs	r1, #0
 8006c02:	4618      	mov	r0, r3
 8006c04:	f000 fd7e 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_4;
 8006c08:	2310      	movs	r3, #16
 8006c0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode    = GPIO_MODE_INPUT;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8006c10:	2300      	movs	r3, #0
 8006c12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006c14:	2300      	movs	r3, #0
 8006c16:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c18:	f107 031c 	add.w	r3, r7, #28
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006c22:	f7f9 fded 	bl	8000800 <HAL_GPIO_Init>

    /* PE0 - BTN_LEFT | PE1 - BTN_UP | PE2 - BTN_CENTER |
     * PE3 - BTN_DOWN | PE4 - BTN_RIGHT | PE5 - BTN_ZERO */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006c26:	f107 031c 	add.w	r3, r7, #28
 8006c2a:	2214      	movs	r2, #20
 8006c2c:	2100      	movs	r1, #0
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f000 fd68 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 |
 8006c34:	233f      	movs	r3, #63	; 0x3f
 8006c36:	61fb      	str	r3, [r7, #28]
                                GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5;
    GPIO_InitStruct.Mode    = GPIO_MODE_INPUT;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006c40:	2300      	movs	r3, #0
 8006c42:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c44:	f107 031c 	add.w	r3, r7, #28
 8006c48:	4619      	mov	r1, r3
 8006c4a:	484b      	ldr	r0, [pc, #300]	; (8006d78 <PAL_ConfigGPIOStage2+0x31c>)
 8006c4c:	f7f9 fdd8 	bl	8000800 <HAL_GPIO_Init>

    /* PE11 - BTN_F1 | PE12 - BTN_F2 | PE13 - BTN_F3 |
     * PE14 - BTN_F4 | PE15 - BTN_BACK */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006c50:	f107 031c 	add.w	r3, r7, #28
 8006c54:	2214      	movs	r2, #20
 8006c56:	2100      	movs	r1, #0
 8006c58:	4618      	mov	r0, r3
 8006c5a:	f000 fd53 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8006c5e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8006c62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode    = GPIO_MODE_INPUT;
 8006c64:	2300      	movs	r3, #0
 8006c66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006c70:	f107 031c 	add.w	r3, r7, #28
 8006c74:	4619      	mov	r1, r3
 8006c76:	4840      	ldr	r0, [pc, #256]	; (8006d78 <PAL_ConfigGPIOStage2+0x31c>)
 8006c78:	f7f9 fdc2 	bl	8000800 <HAL_GPIO_Init>


    /** LCD **/
    
    /* PC7 - DISP_NRST */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006c7c:	f107 031c 	add.w	r3, r7, #28
 8006c80:	2214      	movs	r2, #20
 8006c82:	2100      	movs	r1, #0
 8006c84:	4618      	mov	r0, r3
 8006c86:	f000 fd3d 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_7;
 8006c8a:	2380      	movs	r3, #128	; 0x80
 8006c8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull    = GPIO_PULLUP;
 8006c92:	2301      	movs	r3, #1
 8006c94:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_HIGH;
 8006c96:	2302      	movs	r3, #2
 8006c98:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c9a:	f107 031c 	add.w	r3, r7, #28
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	4833      	ldr	r0, [pc, #204]	; (8006d70 <PAL_ConfigGPIOStage2+0x314>)
 8006ca2:	f7f9 fdad 	bl	8000800 <HAL_GPIO_Init>
    /* PD4 - DISP_NOE | PD7 - DISP_NCE | PD5 - DISP_NWE | PD11 - DISP_DC */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006ca6:	f107 031c 	add.w	r3, r7, #28
 8006caa:	2214      	movs	r2, #20
 8006cac:	2100      	movs	r1, #0
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f000 fd28 	bl	8007704 <memset>
    GPIO_InitStruct.Pin         = GPIO_PIN_4 | GPIO_PIN_7 | GPIO_PIN_5 | GPIO_PIN_11;
 8006cb4:	f44f 630b 	mov.w	r3, #2224	; 0x8b0
 8006cb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8006cba:	2302      	movs	r3, #2
 8006cbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed       = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cc2:	2303      	movs	r3, #3
 8006cc4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate   = GPIO_AF12_FMC;
 8006cc6:	230c      	movs	r3, #12
 8006cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct); 
 8006cca:	f107 031c 	add.w	r3, r7, #28
 8006cce:	4619      	mov	r1, r3
 8006cd0:	482a      	ldr	r0, [pc, #168]	; (8006d7c <PAL_ConfigGPIOStage2+0x320>)
 8006cd2:	f7f9 fd95 	bl	8000800 <HAL_GPIO_Init>
    /* PD14 - DISP_D0 | PD15 - DISP_D1 | PD0 - DISP_D2 | PD1 - DISP_D3 */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006cd6:	f107 031c 	add.w	r3, r7, #28
 8006cda:	2214      	movs	r2, #20
 8006cdc:	2100      	movs	r1, #0
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f000 fd10 	bl	8007704 <memset>
    GPIO_InitStruct.Pin         = GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_0 | GPIO_PIN_1;
 8006ce4:	f24c 0303 	movw	r3, #49155	; 0xc003
 8006ce8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8006cea:	2302      	movs	r3, #2
 8006cec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed       = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cf2:	2303      	movs	r3, #3
 8006cf4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate   = GPIO_AF12_FMC;
 8006cf6:	230c      	movs	r3, #12
 8006cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);    
 8006cfa:	f107 031c 	add.w	r3, r7, #28
 8006cfe:	4619      	mov	r1, r3
 8006d00:	481e      	ldr	r0, [pc, #120]	; (8006d7c <PAL_ConfigGPIOStage2+0x320>)
 8006d02:	f7f9 fd7d 	bl	8000800 <HAL_GPIO_Init>
    /* PE7 - DISP_D4 | PE8 - DISP_D5 | PE9 - DISP_D6 | PE10 - DISP_D7 */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006d06:	f107 031c 	add.w	r3, r7, #28
 8006d0a:	2214      	movs	r2, #20
 8006d0c:	2100      	movs	r1, #0
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f000 fcf8 	bl	8007704 <memset>
    GPIO_InitStruct.Pin         = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10;
 8006d14:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8006d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8006d1a:	2302      	movs	r3, #2
 8006d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed       = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d22:	2303      	movs	r3, #3
 8006d24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate   = GPIO_AF12_FMC;
 8006d26:	230c      	movs	r3, #12
 8006d28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006d2a:	f107 031c 	add.w	r3, r7, #28
 8006d2e:	4619      	mov	r1, r3
 8006d30:	4811      	ldr	r0, [pc, #68]	; (8006d78 <PAL_ConfigGPIOStage2+0x31c>)
 8006d32:	f7f9 fd65 	bl	8000800 <HAL_GPIO_Init>
    /* PC6 - DISP_BL */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006d36:	f107 031c 	add.w	r3, r7, #28
 8006d3a:	2214      	movs	r2, #20
 8006d3c:	2100      	movs	r1, #0
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f000 fce0 	bl	8007704 <memset>
    GPIO_InitStruct.Pin         = GPIO_PIN_6;
 8006d44:	2340      	movs	r3, #64	; 0x40
 8006d46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8006d48:	2302      	movs	r3, #2
 8006d4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull        = GPIO_NOPULL;
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed       = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d50:	2303      	movs	r3, #3
 8006d52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate   = GPIO_AF2_TIM3;
 8006d54:	2302      	movs	r3, #2
 8006d56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006d58:	f107 031c 	add.w	r3, r7, #28
 8006d5c:	4619      	mov	r1, r3
 8006d5e:	4804      	ldr	r0, [pc, #16]	; (8006d70 <PAL_ConfigGPIOStage2+0x314>)
 8006d60:	f7f9 fd4e 	bl	8000800 <HAL_GPIO_Init>

    /** SDC **/

    /* PB0 - SD_PWR_EN */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006d64:	f107 031c 	add.w	r3, r7, #28
 8006d68:	2214      	movs	r2, #20
 8006d6a:	e009      	b.n	8006d80 <PAL_ConfigGPIOStage2+0x324>
 8006d6c:	40021000 	.word	0x40021000
 8006d70:	48000800 	.word	0x48000800
 8006d74:	48000400 	.word	0x48000400
 8006d78:	48001000 	.word	0x48001000
 8006d7c:	48000c00 	.word	0x48000c00
 8006d80:	2100      	movs	r1, #0
 8006d82:	4618      	mov	r0, r3
 8006d84:	f000 fcbe 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_0;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull    = GPIO_PULLDOWN;
 8006d90:	2302      	movs	r3, #2
 8006d92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006d94:	2300      	movs	r3, #0
 8006d96:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d98:	f107 031c 	add.w	r3, r7, #28
 8006d9c:	4619      	mov	r1, r3
 8006d9e:	489b      	ldr	r0, [pc, #620]	; (800700c <PAL_ConfigGPIOStage2+0x5b0>)
 8006da0:	f7f9 fd2e 	bl	8000800 <HAL_GPIO_Init>

    /* PC8 - SDIO_D0 | PC9 - SDIO_D1 | PC10 - SDIO_D2 | PC11 - SDIO_D3 */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006da4:	f107 031c 	add.w	r3, r7, #28
 8006da8:	2214      	movs	r2, #20
 8006daa:	2100      	movs	r1, #0
 8006dac:	4618      	mov	r0, r3
 8006dae:	f000 fca9 	bl	8007704 <memset>
    GPIO_InitStruct.Pin         = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
 8006db2:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8006db6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8006db8:	2302      	movs	r3, #2
 8006dba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull        = GPIO_PULLUP;
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed       = GPIO_SPEED_FREQ_VERY_HIGH;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate   = GPIO_AF12_SDMMC1;
 8006dc4:	230c      	movs	r3, #12
 8006dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006dc8:	f107 031c 	add.w	r3, r7, #28
 8006dcc:	4619      	mov	r1, r3
 8006dce:	4890      	ldr	r0, [pc, #576]	; (8007010 <PAL_ConfigGPIOStage2+0x5b4>)
 8006dd0:	f7f9 fd16 	bl	8000800 <HAL_GPIO_Init>

    /* PC12 - SDIO_CLK */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006dd4:	f107 031c 	add.w	r3, r7, #28
 8006dd8:	2214      	movs	r2, #20
 8006dda:	2100      	movs	r1, #0
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f000 fc91 	bl	8007704 <memset>
    GPIO_InitStruct.Pin         = GPIO_PIN_12;
 8006de2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006de6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8006de8:	2302      	movs	r3, #2
 8006dea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull        = GPIO_PULLUP;
 8006dec:	2301      	movs	r3, #1
 8006dee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed       = GPIO_SPEED_FREQ_VERY_HIGH;
 8006df0:	2303      	movs	r3, #3
 8006df2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate   = GPIO_AF12_SDMMC1;
 8006df4:	230c      	movs	r3, #12
 8006df6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006df8:	f107 031c 	add.w	r3, r7, #28
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	4884      	ldr	r0, [pc, #528]	; (8007010 <PAL_ConfigGPIOStage2+0x5b4>)
 8006e00:	f7f9 fcfe 	bl	8000800 <HAL_GPIO_Init>

    /* PD2 - SDIO_CMD */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006e04:	f107 031c 	add.w	r3, r7, #28
 8006e08:	2214      	movs	r2, #20
 8006e0a:	2100      	movs	r1, #0
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f000 fc79 	bl	8007704 <memset>
    GPIO_InitStruct.Pin         = GPIO_PIN_2;
 8006e12:	2304      	movs	r3, #4
 8006e14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8006e16:	2302      	movs	r3, #2
 8006e18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull        = GPIO_PULLUP;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed       = GPIO_SPEED_FREQ_VERY_HIGH;
 8006e1e:	2303      	movs	r3, #3
 8006e20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate   = GPIO_AF12_SDMMC1;
 8006e22:	230c      	movs	r3, #12
 8006e24:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006e26:	f107 031c 	add.w	r3, r7, #28
 8006e2a:	4619      	mov	r1, r3
 8006e2c:	4879      	ldr	r0, [pc, #484]	; (8007014 <PAL_ConfigGPIOStage2+0x5b8>)
 8006e2e:	f7f9 fce7 	bl	8000800 <HAL_GPIO_Init>

    /** MxA **/
    
    /* PB8 - PWR_EN | PB9 - CS_ADC | PB12 - CS_MEM */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006e32:	f107 031c 	add.w	r3, r7, #28
 8006e36:	2214      	movs	r2, #20
 8006e38:	2100      	movs	r1, #0
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f000 fc62 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_12;
 8006e40:	f44f 5398 	mov.w	r3, #4864	; 0x1300
 8006e44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8006e46:	2301      	movs	r3, #1
 8006e48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull    = GPIO_PULLUP;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006e52:	f107 031c 	add.w	r3, r7, #28
 8006e56:	4619      	mov	r1, r3
 8006e58:	486c      	ldr	r0, [pc, #432]	; (800700c <PAL_ConfigGPIOStage2+0x5b0>)
 8006e5a:	f7f9 fcd1 	bl	8000800 <HAL_GPIO_Init>
    /* Level PWR_EN, CS_ADC, CS_MEM */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8006e5e:	2200      	movs	r2, #0
 8006e60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006e64:	4869      	ldr	r0, [pc, #420]	; (800700c <PAL_ConfigGPIOStage2+0x5b0>)
 8006e66:	f7f9 fe5d 	bl	8000b24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006e70:	4866      	ldr	r0, [pc, #408]	; (800700c <PAL_ConfigGPIOStage2+0x5b0>)
 8006e72:	f7f9 fe57 	bl	8000b24 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);    
 8006e76:	2201      	movs	r2, #1
 8006e78:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006e7c:	4863      	ldr	r0, [pc, #396]	; (800700c <PAL_ConfigGPIOStage2+0x5b0>)
 8006e7e:	f7f9 fe51 	bl	8000b24 <HAL_GPIO_WritePin>
    /* PB13 - SCLK*/
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006e82:	f107 031c 	add.w	r3, r7, #28
 8006e86:	2214      	movs	r2, #20
 8006e88:	2100      	movs	r1, #0
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f000 fc3a 	bl	8007704 <memset>
    GPIO_InitStruct.Pin       = GPIO_PIN_13;
 8006e90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006e94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8006e96:	2302      	movs	r3, #2
 8006e98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006ea2:	2305      	movs	r3, #5
 8006ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ea6:	f107 031c 	add.w	r3, r7, #28
 8006eaa:	4619      	mov	r1, r3
 8006eac:	4857      	ldr	r0, [pc, #348]	; (800700c <PAL_ConfigGPIOStage2+0x5b0>)
 8006eae:	f7f9 fca7 	bl	8000800 <HAL_GPIO_Init>
    /* PB14 - SDO */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006eb2:	f107 031c 	add.w	r3, r7, #28
 8006eb6:	2214      	movs	r2, #20
 8006eb8:	2100      	movs	r1, #0
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f000 fc22 	bl	8007704 <memset>
    GPIO_InitStruct.Pin       = GPIO_PIN_14;
 8006ec0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006ec4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8006ec6:	2302      	movs	r3, #2
 8006ec8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006ed2:	2305      	movs	r3, #5
 8006ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006ed6:	f107 031c 	add.w	r3, r7, #28
 8006eda:	4619      	mov	r1, r3
 8006edc:	484b      	ldr	r0, [pc, #300]	; (800700c <PAL_ConfigGPIOStage2+0x5b0>)
 8006ede:	f7f9 fc8f 	bl	8000800 <HAL_GPIO_Init>
    /* PB15 - SDI */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006ee2:	f107 031c 	add.w	r3, r7, #28
 8006ee6:	2214      	movs	r2, #20
 8006ee8:	2100      	movs	r1, #0
 8006eea:	4618      	mov	r0, r3
 8006eec:	f000 fc0a 	bl	8007704 <memset>
    GPIO_InitStruct.Pin       = GPIO_PIN_15;
 8006ef0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006ef4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8006ef6:	2302      	movs	r3, #2
 8006ef8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8006efa:	2301      	movs	r3, #1
 8006efc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8006efe:	2300      	movs	r3, #0
 8006f00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006f02:	2305      	movs	r3, #5
 8006f04:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006f06:	f107 031c 	add.w	r3, r7, #28
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	483f      	ldr	r0, [pc, #252]	; (800700c <PAL_ConfigGPIOStage2+0x5b0>)
 8006f0e:	f7f9 fc77 	bl	8000800 <HAL_GPIO_Init>
    


    /* PWR_EN_AxM */
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_RESET);
 8006f12:	2200      	movs	r2, #0
 8006f14:	2140      	movs	r1, #64	; 0x40
 8006f16:	483f      	ldr	r0, [pc, #252]	; (8007014 <PAL_ConfigGPIOStage2+0x5b8>)
 8006f18:	f7f9 fe04 	bl	8000b24 <HAL_GPIO_WritePin>
    /* AxM1_RXE */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006f22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f26:	f7f9 fdfd 	bl	8000b24 <HAL_GPIO_WritePin>
    /* AxM1_TXE */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006f30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f34:	f7f9 fdf6 	bl	8000b24 <HAL_GPIO_WritePin>
    /* AxM2_RXE */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8006f38:	2201      	movs	r2, #1
 8006f3a:	2140      	movs	r1, #64	; 0x40
 8006f3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f40:	f7f9 fdf0 	bl	8000b24 <HAL_GPIO_WritePin>
    /* AxM2_TXE */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8006f44:	2200      	movs	r2, #0
 8006f46:	2180      	movs	r1, #128	; 0x80
 8006f48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006f4c:	f7f9 fdea 	bl	8000b24 <HAL_GPIO_WritePin>


    /** TCM **/

    /* PC4 - TCM_TX */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006f50:	f107 031c 	add.w	r3, r7, #28
 8006f54:	2214      	movs	r2, #20
 8006f56:	2100      	movs	r1, #0
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f000 fbd3 	bl	8007704 <memset>
    GPIO_InitStruct.Pin       = GPIO_PIN_4;
 8006f5e:	2310      	movs	r3, #16
 8006f60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8006f62:	2302      	movs	r3, #2
 8006f64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8006f66:	2301      	movs	r3, #1
 8006f68:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f6a:	2303      	movs	r3, #3
 8006f6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006f6e:	2307      	movs	r3, #7
 8006f70:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f72:	f107 031c 	add.w	r3, r7, #28
 8006f76:	4619      	mov	r1, r3
 8006f78:	4825      	ldr	r0, [pc, #148]	; (8007010 <PAL_ConfigGPIOStage2+0x5b4>)
 8006f7a:	f7f9 fc41 	bl	8000800 <HAL_GPIO_Init>
    /* PC5 - TCM_RX */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006f7e:	f107 031c 	add.w	r3, r7, #28
 8006f82:	2214      	movs	r2, #20
 8006f84:	2100      	movs	r1, #0
 8006f86:	4618      	mov	r0, r3
 8006f88:	f000 fbbc 	bl	8007704 <memset>
    GPIO_InitStruct.Pin       = GPIO_PIN_5;
 8006f8c:	2320      	movs	r3, #32
 8006f8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8006f90:	2302      	movs	r3, #2
 8006f92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8006f94:	2300      	movs	r3, #0
 8006f96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f98:	2303      	movs	r3, #3
 8006f9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006f9c:	2307      	movs	r3, #7
 8006f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006fa0:	f107 031c 	add.w	r3, r7, #28
 8006fa4:	4619      	mov	r1, r3
 8006fa6:	481a      	ldr	r0, [pc, #104]	; (8007010 <PAL_ConfigGPIOStage2+0x5b4>)
 8006fa8:	f7f9 fc2a 	bl	8000800 <HAL_GPIO_Init>

    /** Bootloader **/

    /* PH3 - BOOT0 */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006fac:	f107 031c 	add.w	r3, r7, #28
 8006fb0:	2214      	movs	r2, #20
 8006fb2:	2100      	movs	r1, #0
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	f000 fba5 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_3;
 8006fba:	2308      	movs	r3, #8
 8006fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull    = GPIO_PULLDOWN;
 8006fc2:	2302      	movs	r3, #2
 8006fc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006fca:	f107 031c 	add.w	r3, r7, #28
 8006fce:	4619      	mov	r1, r3
 8006fd0:	4811      	ldr	r0, [pc, #68]	; (8007018 <PAL_ConfigGPIOStage2+0x5bc>)
 8006fd2:	f7f9 fc15 	bl	8000800 <HAL_GPIO_Init>

    /** TEST PIN **/

    /* PC15 - test pin 1 */
    memset(&GPIO_InitStruct, 0, sizeof(GPIO_InitStruct));
 8006fd6:	f107 031c 	add.w	r3, r7, #28
 8006fda:	2214      	movs	r2, #20
 8006fdc:	2100      	movs	r1, #0
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f000 fb90 	bl	8007704 <memset>
    GPIO_InitStruct.Pin     = GPIO_PIN_15;
 8006fe4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fe8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8006fea:	2301      	movs	r3, #1
 8006fec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006ff6:	f107 031c 	add.w	r3, r7, #28
 8006ffa:	4619      	mov	r1, r3
 8006ffc:	4804      	ldr	r0, [pc, #16]	; (8007010 <PAL_ConfigGPIOStage2+0x5b4>)
 8006ffe:	f7f9 fbff 	bl	8000800 <HAL_GPIO_Init>
}
 8007002:	bf00      	nop
 8007004:	3730      	adds	r7, #48	; 0x30
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
 800700a:	bf00      	nop
 800700c:	48000400 	.word	0x48000400
 8007010:	48000800 	.word	0x48000800
 8007014:	48000c00 	.word	0x48000c00
 8007018:	48001c00 	.word	0x48001c00

0800701c <PAL_InitStage1>:
} dClockFreqs;
#endif

/* Init Platform - Stage1 */
void PAL_InitStage1(void)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	af00      	add	r7, sp, #0
    /* Initialise ST HAL */
    HAL_Init();
 8007020:	f7f9 fa05 	bl	800042e <HAL_Init>

    /* Configure system and peripheral clocks */
    PAL_ConfigClocks();
 8007024:	f7ff fa04 	bl	8006430 <PAL_ConfigClocks>

#ifndef NDEBUG
    HAL_RCC_GetOscConfig(&dRCC_OscInitStruct);
 8007028:	4811      	ldr	r0, [pc, #68]	; (8007070 <PAL_InitStage1+0x54>)
 800702a:	f7fc f8af 	bl	800318c <HAL_RCC_GetOscConfig>
    HAL_RCC_GetClockConfig(&dRCC_ClkInitStruct, &dFLatency);
 800702e:	4911      	ldr	r1, [pc, #68]	; (8007074 <PAL_InitStage1+0x58>)
 8007030:	4811      	ldr	r0, [pc, #68]	; (8007078 <PAL_InitStage1+0x5c>)
 8007032:	f7fc f975 	bl	8003320 <HAL_RCC_GetClockConfig>
    dClockFreqs.SysClockFreq = HAL_RCC_GetSysClockFreq();
 8007036:	f7fb ffe7 	bl	8003008 <HAL_RCC_GetSysClockFreq>
 800703a:	4602      	mov	r2, r0
 800703c:	4b0f      	ldr	r3, [pc, #60]	; (800707c <PAL_InitStage1+0x60>)
 800703e:	601a      	str	r2, [r3, #0]
    dClockFreqs.HCLKFreq = HAL_RCC_GetHCLKFreq();
 8007040:	f7fc f86c 	bl	800311c <HAL_RCC_GetHCLKFreq>
 8007044:	4602      	mov	r2, r0
 8007046:	4b0d      	ldr	r3, [pc, #52]	; (800707c <PAL_InitStage1+0x60>)
 8007048:	605a      	str	r2, [r3, #4]
    dClockFreqs.PCLK1Freq = HAL_RCC_GetPCLK1Freq();
 800704a:	f7fc f873 	bl	8003134 <HAL_RCC_GetPCLK1Freq>
 800704e:	4602      	mov	r2, r0
 8007050:	4b0a      	ldr	r3, [pc, #40]	; (800707c <PAL_InitStage1+0x60>)
 8007052:	609a      	str	r2, [r3, #8]
    dClockFreqs.PCLK2Freq = HAL_RCC_GetPCLK2Freq();
 8007054:	f7fc f884 	bl	8003160 <HAL_RCC_GetPCLK2Freq>
 8007058:	4602      	mov	r2, r0
 800705a:	4b08      	ldr	r3, [pc, #32]	; (800707c <PAL_InitStage1+0x60>)
 800705c:	60da      	str	r2, [r3, #12]
#endif

    /* Configure all GPIOs as Analog to reduce power consumption */
    PAL_SetGPIODefaults();
 800705e:	f7ff faff 	bl	8006660 <PAL_SetGPIODefaults>

    /* Configure GPIOs - only power management */
    PAL_ConfigGPIOStage1();
 8007062:	f7ff fbf1 	bl	8006848 <PAL_ConfigGPIOStage1>

    /* Configure HR Timer */
    HRT_Init();
 8007066:	f7ff f8f5 	bl	8006254 <HRT_Init>
}
 800706a:	bf00      	nop
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	20000298 	.word	0x20000298
 8007074:	200002dc 	.word	0x200002dc
 8007078:	20000284 	.word	0x20000284
 800707c:	200002e0 	.word	0x200002e0

08007080 <PAL_InitStage2>:

/* Init Platform - Stage2 */
void PAL_InitStage2(void)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	af00      	add	r7, sp, #0
    /* Configure rest of the GPIOs */
    PAL_ConfigGPIOStage2();
 8007084:	f7ff fcea 	bl	8006a5c <PAL_ConfigGPIOStage2>
}
 8007088:	bf00      	nop
 800708a:	bd80      	pop	{r7, pc}

0800708c <PAL_NVIC_SetPriority>:

}

/* Set Priority */
void PAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t Priority)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b082      	sub	sp, #8
 8007090:	af00      	add	r7, sp, #0
 8007092:	4603      	mov	r3, r0
 8007094:	6039      	str	r1, [r7, #0]
 8007096:	71fb      	strb	r3, [r7, #7]
    NVIC_SetPriority(IRQn, NVIC_EncodePriority(NVIC_PRIORITYGROUP_4, Priority, 0));
 8007098:	2200      	movs	r2, #0
 800709a:	6839      	ldr	r1, [r7, #0]
 800709c:	2003      	movs	r0, #3
 800709e:	f7ff f993 	bl	80063c8 <NVIC_EncodePriority>
 80070a2:	4602      	mov	r2, r0
 80070a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070a8:	4611      	mov	r1, r2
 80070aa:	4618      	mov	r0, r3
 80070ac:	f7ff f962 	bl	8006374 <__NVIC_SetPriority>
}
 80070b0:	bf00      	nop
 80070b2:	3708      	adds	r7, #8
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <PAL_NVIC_EnableIRQ>:
    return preemptPriority;
}

/* Enable Interrupt */
void PAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0
 80070be:	4603      	mov	r3, r0
 80070c0:	71fb      	strb	r3, [r7, #7]
    NVIC_EnableIRQ(IRQn);
 80070c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070c6:	4618      	mov	r0, r3
 80070c8:	f7ff f936 	bl	8006338 <__NVIC_EnableIRQ>
}
 80070cc:	bf00      	nop
 80070ce:	3708      	adds	r7, #8
 80070d0:	46bd      	mov	sp, r7
 80070d2:	bd80      	pop	{r7, pc}

080070d4 <PAL_SetIO>:
        return GPIO_PIN_RESET;
}

/* Set GPIO */
void PAL_SetIO(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
 80070dc:	460b      	mov	r3, r1
 80070de:	807b      	strh	r3, [r7, #2]
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80070e0:	887a      	ldrh	r2, [r7, #2]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	619a      	str	r2, [r3, #24]
}
 80070e6:	bf00      	nop
 80070e8:	370c      	adds	r7, #12
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr
	...

080070f4 <Power_InitStage2>:
    return RET_OK;
}

/* Init - Stage2 */
StdReturn_t Power_InitStage2(Pwr_Status_t *Status)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b082      	sub	sp, #8
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
    /* 2V8 */
    PAL_SetIO(PWR_PWR_EN_2V8_PORT, PWR_PWR_EN_2V8_PIN);
 80070fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007100:	4806      	ldr	r0, [pc, #24]	; (800711c <Power_InitStage2+0x28>)
 8007102:	f7ff ffe7 	bl	80070d4 <PAL_SetIO>
    HRT_Delay(100);
 8007106:	2064      	movs	r0, #100	; 0x64
 8007108:	f7ff f8f4 	bl	80062f4 <HRT_Delay>

    HRT_Delay(100);
 800710c:	2064      	movs	r0, #100	; 0x64
 800710e:	f7ff f8f1 	bl	80062f4 <HRT_Delay>
    return RET_OK;
 8007112:	2300      	movs	r3, #0
}
 8007114:	4618      	mov	r0, r3
 8007116:	3708      	adds	r7, #8
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}
 800711c:	48000c00 	.word	0x48000c00

08007120 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b082      	sub	sp, #8
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007134:	4619      	mov	r1, r3
 8007136:	4610      	mov	r0, r2
 8007138:	f7fd fff5 	bl	8005126 <USBD_LL_SetupStage>
}
 800713c:	bf00      	nop
 800713e:	3708      	adds	r7, #8
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}

08007144 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b082      	sub	sp, #8
 8007148:	af00      	add	r7, sp, #0
 800714a:	6078      	str	r0, [r7, #4]
 800714c:	460b      	mov	r3, r1
 800714e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8007156:	78fa      	ldrb	r2, [r7, #3]
 8007158:	6879      	ldr	r1, [r7, #4]
 800715a:	4613      	mov	r3, r2
 800715c:	00db      	lsls	r3, r3, #3
 800715e:	1a9b      	subs	r3, r3, r2
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	440b      	add	r3, r1
 8007164:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	78fb      	ldrb	r3, [r7, #3]
 800716c:	4619      	mov	r1, r3
 800716e:	f7fe f82d 	bl	80051cc <USBD_LL_DataOutStage>
}
 8007172:	bf00      	nop
 8007174:	3708      	adds	r7, #8
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}

0800717a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800717a:	b580      	push	{r7, lr}
 800717c:	b082      	sub	sp, #8
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
 8007182:	460b      	mov	r3, r1
 8007184:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800718c:	78fa      	ldrb	r2, [r7, #3]
 800718e:	6879      	ldr	r1, [r7, #4]
 8007190:	4613      	mov	r3, r2
 8007192:	00db      	lsls	r3, r3, #3
 8007194:	1a9b      	subs	r3, r3, r2
 8007196:	009b      	lsls	r3, r3, #2
 8007198:	440b      	add	r3, r1
 800719a:	3348      	adds	r3, #72	; 0x48
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	78fb      	ldrb	r3, [r7, #3]
 80071a0:	4619      	mov	r1, r3
 80071a2:	f7fe f876 	bl	8005292 <USBD_LL_DataInStage>
}
 80071a6:	bf00      	nop
 80071a8:	3708      	adds	r7, #8
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}

080071ae <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80071ae:	b580      	push	{r7, lr}
 80071b0:	b082      	sub	sp, #8
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80071bc:	4618      	mov	r0, r3
 80071be:	f7fe f97a 	bl	80054b6 <USBD_LL_SOF>
}
 80071c2:	bf00      	nop
 80071c4:	3708      	adds	r7, #8
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}

080071ca <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80071ca:	b580      	push	{r7, lr}
 80071cc:	b084      	sub	sp, #16
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80071d2:	2301      	movs	r3, #1
 80071d4:	73fb      	strb	r3, [r7, #15]
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
  {
   // Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80071dc:	7bfa      	ldrb	r2, [r7, #15]
 80071de:	4611      	mov	r1, r2
 80071e0:	4618      	mov	r0, r3
 80071e2:	f7fe f92d 	bl	8005440 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80071ec:	4618      	mov	r0, r3
 80071ee:	f7fe f8e6 	bl	80053be <USBD_LL_Reset>
}
 80071f2:	bf00      	nop
 80071f4:	3710      	adds	r7, #16
 80071f6:	46bd      	mov	sp, r7
 80071f8:	bd80      	pop	{r7, pc}
	...

080071fc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b082      	sub	sp, #8
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	6812      	ldr	r2, [r2, #0]
 8007212:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007216:	f043 0301 	orr.w	r3, r3, #1
 800721a:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007222:	4618      	mov	r0, r3
 8007224:	f7fe f91c 	bl	8005460 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6a1b      	ldr	r3, [r3, #32]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d005      	beq.n	800723c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007230:	4b04      	ldr	r3, [pc, #16]	; (8007244 <HAL_PCD_SuspendCallback+0x48>)
 8007232:	691b      	ldr	r3, [r3, #16]
 8007234:	4a03      	ldr	r2, [pc, #12]	; (8007244 <HAL_PCD_SuspendCallback+0x48>)
 8007236:	f043 0306 	orr.w	r3, r3, #6
 800723a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800723c:	bf00      	nop
 800723e:	3708      	adds	r7, #8
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}
 8007244:	e000ed00 	.word	0xe000ed00

08007248 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b082      	sub	sp, #8
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	687a      	ldr	r2, [r7, #4]
 800725c:	6812      	ldr	r2, [r2, #0]
 800725e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007262:	f023 0301 	bic.w	r3, r3, #1
 8007266:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6a1b      	ldr	r3, [r3, #32]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d007      	beq.n	8007280 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007270:	4b08      	ldr	r3, [pc, #32]	; (8007294 <HAL_PCD_ResumeCallback+0x4c>)
 8007272:	691b      	ldr	r3, [r3, #16]
 8007274:	4a07      	ldr	r2, [pc, #28]	; (8007294 <HAL_PCD_ResumeCallback+0x4c>)
 8007276:	f023 0306 	bic.w	r3, r3, #6
 800727a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800727c:	f000 fa16 	bl	80076ac <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007286:	4618      	mov	r0, r3
 8007288:	f7fe f8ff 	bl	800548a <USBD_LL_Resume>
}
 800728c:	bf00      	nop
 800728e:	3708      	adds	r7, #8
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}
 8007294:	e000ed00 	.word	0xe000ed00

08007298 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b082      	sub	sp, #8
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	460b      	mov	r3, r1
 80072a2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80072aa:	78fa      	ldrb	r2, [r7, #3]
 80072ac:	4611      	mov	r1, r2
 80072ae:	4618      	mov	r0, r3
 80072b0:	f7fe f928 	bl	8005504 <USBD_LL_IsoOUTIncomplete>
}
 80072b4:	bf00      	nop
 80072b6:	3708      	adds	r7, #8
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bd80      	pop	{r7, pc}

080072bc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b082      	sub	sp, #8
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	460b      	mov	r3, r1
 80072c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80072ce:	78fa      	ldrb	r2, [r7, #3]
 80072d0:	4611      	mov	r1, r2
 80072d2:	4618      	mov	r0, r3
 80072d4:	f7fe f909 	bl	80054ea <USBD_LL_IsoINIncomplete>
}
 80072d8:	bf00      	nop
 80072da:	3708      	adds	r7, #8
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}

080072e0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b082      	sub	sp, #8
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80072ee:	4618      	mov	r0, r3
 80072f0:	f7fe f915 	bl	800551e <USBD_LL_DevConnected>
}
 80072f4:	bf00      	nop
 80072f6:	3708      	adds	r7, #8
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}

080072fc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b082      	sub	sp, #8
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800730a:	4618      	mov	r0, r3
 800730c:	f7fe f912 	bl	8005534 <USBD_LL_DevDisconnected>
}
 8007310:	bf00      	nop
 8007312:	3708      	adds	r7, #8
 8007314:	46bd      	mov	sp, r7
 8007316:	bd80      	pop	{r7, pc}

08007318 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b084      	sub	sp, #16
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	4608      	mov	r0, r1
 8007322:	4611      	mov	r1, r2
 8007324:	461a      	mov	r2, r3
 8007326:	4603      	mov	r3, r0
 8007328:	70fb      	strb	r3, [r7, #3]
 800732a:	460b      	mov	r3, r1
 800732c:	70bb      	strb	r3, [r7, #2]
 800732e:	4613      	mov	r3, r2
 8007330:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007332:	2300      	movs	r3, #0
 8007334:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007336:	2300      	movs	r3, #0
 8007338:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8007340:	78bb      	ldrb	r3, [r7, #2]
 8007342:	883a      	ldrh	r2, [r7, #0]
 8007344:	78f9      	ldrb	r1, [r7, #3]
 8007346:	f7fa fda3 	bl	8001e90 <HAL_PCD_EP_Open>
 800734a:	4603      	mov	r3, r0
 800734c:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800734e:	7bbb      	ldrb	r3, [r7, #14]
 8007350:	2b03      	cmp	r3, #3
 8007352:	d817      	bhi.n	8007384 <USBD_LL_OpenEP+0x6c>
 8007354:	a201      	add	r2, pc, #4	; (adr r2, 800735c <USBD_LL_OpenEP+0x44>)
 8007356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800735a:	bf00      	nop
 800735c:	0800736d 	.word	0x0800736d
 8007360:	08007373 	.word	0x08007373
 8007364:	08007379 	.word	0x08007379
 8007368:	0800737f 	.word	0x0800737f
    case HAL_OK :
      usb_status = USBD_OK;
 800736c:	2300      	movs	r3, #0
 800736e:	73fb      	strb	r3, [r7, #15]
    break;
 8007370:	e00b      	b.n	800738a <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007372:	2303      	movs	r3, #3
 8007374:	73fb      	strb	r3, [r7, #15]
    break;
 8007376:	e008      	b.n	800738a <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007378:	2301      	movs	r3, #1
 800737a:	73fb      	strb	r3, [r7, #15]
    break;
 800737c:	e005      	b.n	800738a <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800737e:	2303      	movs	r3, #3
 8007380:	73fb      	strb	r3, [r7, #15]
    break;
 8007382:	e002      	b.n	800738a <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8007384:	2303      	movs	r3, #3
 8007386:	73fb      	strb	r3, [r7, #15]
    break;
 8007388:	bf00      	nop
  }
  return usb_status;
 800738a:	7bfb      	ldrb	r3, [r7, #15]
}
 800738c:	4618      	mov	r0, r3
 800738e:	3710      	adds	r7, #16
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b084      	sub	sp, #16
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	460b      	mov	r3, r1
 800739e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80073a0:	2300      	movs	r3, #0
 80073a2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80073a4:	2300      	movs	r3, #0
 80073a6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80073ae:	78fa      	ldrb	r2, [r7, #3]
 80073b0:	4611      	mov	r1, r2
 80073b2:	4618      	mov	r0, r3
 80073b4:	f7fa fe4f 	bl	8002056 <HAL_PCD_EP_SetStall>
 80073b8:	4603      	mov	r3, r0
 80073ba:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80073bc:	7bbb      	ldrb	r3, [r7, #14]
 80073be:	2b03      	cmp	r3, #3
 80073c0:	d816      	bhi.n	80073f0 <USBD_LL_StallEP+0x5c>
 80073c2:	a201      	add	r2, pc, #4	; (adr r2, 80073c8 <USBD_LL_StallEP+0x34>)
 80073c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073c8:	080073d9 	.word	0x080073d9
 80073cc:	080073df 	.word	0x080073df
 80073d0:	080073e5 	.word	0x080073e5
 80073d4:	080073eb 	.word	0x080073eb
    case HAL_OK :
      usb_status = USBD_OK;
 80073d8:	2300      	movs	r3, #0
 80073da:	73fb      	strb	r3, [r7, #15]
    break;
 80073dc:	e00b      	b.n	80073f6 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80073de:	2303      	movs	r3, #3
 80073e0:	73fb      	strb	r3, [r7, #15]
    break;
 80073e2:	e008      	b.n	80073f6 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80073e4:	2301      	movs	r3, #1
 80073e6:	73fb      	strb	r3, [r7, #15]
    break;
 80073e8:	e005      	b.n	80073f6 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80073ea:	2303      	movs	r3, #3
 80073ec:	73fb      	strb	r3, [r7, #15]
    break;
 80073ee:	e002      	b.n	80073f6 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80073f0:	2303      	movs	r3, #3
 80073f2:	73fb      	strb	r3, [r7, #15]
    break;
 80073f4:	bf00      	nop
  }
  return usb_status;
 80073f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	3710      	adds	r7, #16
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}

08007400 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b084      	sub	sp, #16
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
 8007408:	460b      	mov	r3, r1
 800740a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800740c:	2300      	movs	r3, #0
 800740e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007410:	2300      	movs	r3, #0
 8007412:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800741a:	78fa      	ldrb	r2, [r7, #3]
 800741c:	4611      	mov	r1, r2
 800741e:	4618      	mov	r0, r3
 8007420:	f7fa fe7b 	bl	800211a <HAL_PCD_EP_ClrStall>
 8007424:	4603      	mov	r3, r0
 8007426:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007428:	7bbb      	ldrb	r3, [r7, #14]
 800742a:	2b03      	cmp	r3, #3
 800742c:	d816      	bhi.n	800745c <USBD_LL_ClearStallEP+0x5c>
 800742e:	a201      	add	r2, pc, #4	; (adr r2, 8007434 <USBD_LL_ClearStallEP+0x34>)
 8007430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007434:	08007445 	.word	0x08007445
 8007438:	0800744b 	.word	0x0800744b
 800743c:	08007451 	.word	0x08007451
 8007440:	08007457 	.word	0x08007457
    case HAL_OK :
      usb_status = USBD_OK;
 8007444:	2300      	movs	r3, #0
 8007446:	73fb      	strb	r3, [r7, #15]
    break;
 8007448:	e00b      	b.n	8007462 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800744a:	2303      	movs	r3, #3
 800744c:	73fb      	strb	r3, [r7, #15]
    break;
 800744e:	e008      	b.n	8007462 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007450:	2301      	movs	r3, #1
 8007452:	73fb      	strb	r3, [r7, #15]
    break;
 8007454:	e005      	b.n	8007462 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007456:	2303      	movs	r3, #3
 8007458:	73fb      	strb	r3, [r7, #15]
    break;
 800745a:	e002      	b.n	8007462 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800745c:	2303      	movs	r3, #3
 800745e:	73fb      	strb	r3, [r7, #15]
    break;
 8007460:	bf00      	nop
  }
  return usb_status;
 8007462:	7bfb      	ldrb	r3, [r7, #15]
}
 8007464:	4618      	mov	r0, r3
 8007466:	3710      	adds	r7, #16
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}

0800746c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800746c:	b480      	push	{r7}
 800746e:	b085      	sub	sp, #20
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	460b      	mov	r3, r1
 8007476:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800747e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007480:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007484:	2b00      	cmp	r3, #0
 8007486:	da0b      	bge.n	80074a0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007488:	78fb      	ldrb	r3, [r7, #3]
 800748a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800748e:	68f9      	ldr	r1, [r7, #12]
 8007490:	4613      	mov	r3, r2
 8007492:	00db      	lsls	r3, r3, #3
 8007494:	1a9b      	subs	r3, r3, r2
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	440b      	add	r3, r1
 800749a:	333e      	adds	r3, #62	; 0x3e
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	e00b      	b.n	80074b8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80074a0:	78fb      	ldrb	r3, [r7, #3]
 80074a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80074a6:	68f9      	ldr	r1, [r7, #12]
 80074a8:	4613      	mov	r3, r2
 80074aa:	00db      	lsls	r3, r3, #3
 80074ac:	1a9b      	subs	r3, r3, r2
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	440b      	add	r3, r1
 80074b2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80074b6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80074b8:	4618      	mov	r0, r3
 80074ba:	3714      	adds	r7, #20
 80074bc:	46bd      	mov	sp, r7
 80074be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c2:	4770      	bx	lr

080074c4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b084      	sub	sp, #16
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	460b      	mov	r3, r1
 80074ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80074d0:	2300      	movs	r3, #0
 80074d2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80074d4:	2300      	movs	r3, #0
 80074d6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80074de:	78fa      	ldrb	r2, [r7, #3]
 80074e0:	4611      	mov	r1, r2
 80074e2:	4618      	mov	r0, r3
 80074e4:	f7fa fcaf 	bl	8001e46 <HAL_PCD_SetAddress>
 80074e8:	4603      	mov	r3, r0
 80074ea:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80074ec:	7bbb      	ldrb	r3, [r7, #14]
 80074ee:	2b03      	cmp	r3, #3
 80074f0:	d816      	bhi.n	8007520 <USBD_LL_SetUSBAddress+0x5c>
 80074f2:	a201      	add	r2, pc, #4	; (adr r2, 80074f8 <USBD_LL_SetUSBAddress+0x34>)
 80074f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f8:	08007509 	.word	0x08007509
 80074fc:	0800750f 	.word	0x0800750f
 8007500:	08007515 	.word	0x08007515
 8007504:	0800751b 	.word	0x0800751b
    case HAL_OK :
      usb_status = USBD_OK;
 8007508:	2300      	movs	r3, #0
 800750a:	73fb      	strb	r3, [r7, #15]
    break;
 800750c:	e00b      	b.n	8007526 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800750e:	2303      	movs	r3, #3
 8007510:	73fb      	strb	r3, [r7, #15]
    break;
 8007512:	e008      	b.n	8007526 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007514:	2301      	movs	r3, #1
 8007516:	73fb      	strb	r3, [r7, #15]
    break;
 8007518:	e005      	b.n	8007526 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800751a:	2303      	movs	r3, #3
 800751c:	73fb      	strb	r3, [r7, #15]
    break;
 800751e:	e002      	b.n	8007526 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8007520:	2303      	movs	r3, #3
 8007522:	73fb      	strb	r3, [r7, #15]
    break;
 8007524:	bf00      	nop
  }
  return usb_status;
 8007526:	7bfb      	ldrb	r3, [r7, #15]
}
 8007528:	4618      	mov	r0, r3
 800752a:	3710      	adds	r7, #16
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}

08007530 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b086      	sub	sp, #24
 8007534:	af00      	add	r7, sp, #0
 8007536:	60f8      	str	r0, [r7, #12]
 8007538:	607a      	str	r2, [r7, #4]
 800753a:	603b      	str	r3, [r7, #0]
 800753c:	460b      	mov	r3, r1
 800753e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007540:	2300      	movs	r3, #0
 8007542:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007544:	2300      	movs	r3, #0
 8007546:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800754e:	7af9      	ldrb	r1, [r7, #11]
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	f7fa fd42 	bl	8001fdc <HAL_PCD_EP_Transmit>
 8007558:	4603      	mov	r3, r0
 800755a:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800755c:	7dbb      	ldrb	r3, [r7, #22]
 800755e:	2b03      	cmp	r3, #3
 8007560:	d816      	bhi.n	8007590 <USBD_LL_Transmit+0x60>
 8007562:	a201      	add	r2, pc, #4	; (adr r2, 8007568 <USBD_LL_Transmit+0x38>)
 8007564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007568:	08007579 	.word	0x08007579
 800756c:	0800757f 	.word	0x0800757f
 8007570:	08007585 	.word	0x08007585
 8007574:	0800758b 	.word	0x0800758b
    case HAL_OK :
      usb_status = USBD_OK;
 8007578:	2300      	movs	r3, #0
 800757a:	75fb      	strb	r3, [r7, #23]
    break;
 800757c:	e00b      	b.n	8007596 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800757e:	2303      	movs	r3, #3
 8007580:	75fb      	strb	r3, [r7, #23]
    break;
 8007582:	e008      	b.n	8007596 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007584:	2301      	movs	r3, #1
 8007586:	75fb      	strb	r3, [r7, #23]
    break;
 8007588:	e005      	b.n	8007596 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800758a:	2303      	movs	r3, #3
 800758c:	75fb      	strb	r3, [r7, #23]
    break;
 800758e:	e002      	b.n	8007596 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8007590:	2303      	movs	r3, #3
 8007592:	75fb      	strb	r3, [r7, #23]
    break;
 8007594:	bf00      	nop
  }
  return usb_status;
 8007596:	7dfb      	ldrb	r3, [r7, #23]
}
 8007598:	4618      	mov	r0, r3
 800759a:	3718      	adds	r7, #24
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b086      	sub	sp, #24
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	607a      	str	r2, [r7, #4]
 80075aa:	603b      	str	r3, [r7, #0]
 80075ac:	460b      	mov	r3, r1
 80075ae:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075b0:	2300      	movs	r3, #0
 80075b2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80075b4:	2300      	movs	r3, #0
 80075b6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80075be:	7af9      	ldrb	r1, [r7, #11]
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	f7fa fccc 	bl	8001f60 <HAL_PCD_EP_Receive>
 80075c8:	4603      	mov	r3, r0
 80075ca:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80075cc:	7dbb      	ldrb	r3, [r7, #22]
 80075ce:	2b03      	cmp	r3, #3
 80075d0:	d816      	bhi.n	8007600 <USBD_LL_PrepareReceive+0x60>
 80075d2:	a201      	add	r2, pc, #4	; (adr r2, 80075d8 <USBD_LL_PrepareReceive+0x38>)
 80075d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d8:	080075e9 	.word	0x080075e9
 80075dc:	080075ef 	.word	0x080075ef
 80075e0:	080075f5 	.word	0x080075f5
 80075e4:	080075fb 	.word	0x080075fb
    case HAL_OK :
      usb_status = USBD_OK;
 80075e8:	2300      	movs	r3, #0
 80075ea:	75fb      	strb	r3, [r7, #23]
    break;
 80075ec:	e00b      	b.n	8007606 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80075ee:	2303      	movs	r3, #3
 80075f0:	75fb      	strb	r3, [r7, #23]
    break;
 80075f2:	e008      	b.n	8007606 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80075f4:	2301      	movs	r3, #1
 80075f6:	75fb      	strb	r3, [r7, #23]
    break;
 80075f8:	e005      	b.n	8007606 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80075fa:	2303      	movs	r3, #3
 80075fc:	75fb      	strb	r3, [r7, #23]
    break;
 80075fe:	e002      	b.n	8007606 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8007600:	2303      	movs	r3, #3
 8007602:	75fb      	strb	r3, [r7, #23]
    break;
 8007604:	bf00      	nop
  }
  return usb_status;
 8007606:	7dfb      	ldrb	r3, [r7, #23]
}
 8007608:	4618      	mov	r0, r3
 800760a:	3718      	adds	r7, #24
 800760c:	46bd      	mov	sp, r7
 800760e:	bd80      	pop	{r7, pc}

08007610 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b082      	sub	sp, #8
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
 8007618:	460b      	mov	r3, r1
 800761a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800761c:	78fb      	ldrb	r3, [r7, #3]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d002      	beq.n	8007628 <HAL_PCDEx_LPM_Callback+0x18>
 8007622:	2b01      	cmp	r3, #1
 8007624:	d01f      	beq.n	8007666 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8007626:	e03b      	b.n	80076a0 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6a1b      	ldr	r3, [r3, #32]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d007      	beq.n	8007640 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8007630:	f000 f83c 	bl	80076ac <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007634:	4b1c      	ldr	r3, [pc, #112]	; (80076a8 <HAL_PCDEx_LPM_Callback+0x98>)
 8007636:	691b      	ldr	r3, [r3, #16]
 8007638:	4a1b      	ldr	r2, [pc, #108]	; (80076a8 <HAL_PCDEx_LPM_Callback+0x98>)
 800763a:	f023 0306 	bic.w	r3, r3, #6
 800763e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	6812      	ldr	r2, [r2, #0]
 800764e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007652:	f023 0301 	bic.w	r3, r3, #1
 8007656:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800765e:	4618      	mov	r0, r3
 8007660:	f7fd ff13 	bl	800548a <USBD_LL_Resume>
    break;
 8007664:	e01c      	b.n	80076a0 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	6812      	ldr	r2, [r2, #0]
 8007674:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007678:	f043 0301 	orr.w	r3, r3, #1
 800767c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8007684:	4618      	mov	r0, r3
 8007686:	f7fd feeb 	bl	8005460 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6a1b      	ldr	r3, [r3, #32]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d005      	beq.n	800769e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007692:	4b05      	ldr	r3, [pc, #20]	; (80076a8 <HAL_PCDEx_LPM_Callback+0x98>)
 8007694:	691b      	ldr	r3, [r3, #16]
 8007696:	4a04      	ldr	r2, [pc, #16]	; (80076a8 <HAL_PCDEx_LPM_Callback+0x98>)
 8007698:	f043 0306 	orr.w	r3, r3, #6
 800769c:	6113      	str	r3, [r2, #16]
    break;
 800769e:	bf00      	nop
}
 80076a0:	bf00      	nop
 80076a2:	3708      	adds	r7, #8
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}
 80076a8:	e000ed00 	.word	0xe000ed00

080076ac <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80076ac:	b480      	push	{r7}
 80076ae:	af00      	add	r7, sp, #0
  //RV:SystemClock_Config();
}
 80076b0:	bf00      	nop
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
	...

080076bc <__libc_init_array>:
 80076bc:	b570      	push	{r4, r5, r6, lr}
 80076be:	4e0d      	ldr	r6, [pc, #52]	; (80076f4 <__libc_init_array+0x38>)
 80076c0:	4c0d      	ldr	r4, [pc, #52]	; (80076f8 <__libc_init_array+0x3c>)
 80076c2:	1ba4      	subs	r4, r4, r6
 80076c4:	10a4      	asrs	r4, r4, #2
 80076c6:	2500      	movs	r5, #0
 80076c8:	42a5      	cmp	r5, r4
 80076ca:	d109      	bne.n	80076e0 <__libc_init_array+0x24>
 80076cc:	4e0b      	ldr	r6, [pc, #44]	; (80076fc <__libc_init_array+0x40>)
 80076ce:	4c0c      	ldr	r4, [pc, #48]	; (8007700 <__libc_init_array+0x44>)
 80076d0:	f000 f820 	bl	8007714 <_init>
 80076d4:	1ba4      	subs	r4, r4, r6
 80076d6:	10a4      	asrs	r4, r4, #2
 80076d8:	2500      	movs	r5, #0
 80076da:	42a5      	cmp	r5, r4
 80076dc:	d105      	bne.n	80076ea <__libc_init_array+0x2e>
 80076de:	bd70      	pop	{r4, r5, r6, pc}
 80076e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80076e4:	4798      	blx	r3
 80076e6:	3501      	adds	r5, #1
 80076e8:	e7ee      	b.n	80076c8 <__libc_init_array+0xc>
 80076ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80076ee:	4798      	blx	r3
 80076f0:	3501      	adds	r5, #1
 80076f2:	e7f2      	b.n	80076da <__libc_init_array+0x1e>
 80076f4:	08007844 	.word	0x08007844
 80076f8:	08007844 	.word	0x08007844
 80076fc:	08007844 	.word	0x08007844
 8007700:	08007848 	.word	0x08007848

08007704 <memset>:
 8007704:	4402      	add	r2, r0
 8007706:	4603      	mov	r3, r0
 8007708:	4293      	cmp	r3, r2
 800770a:	d100      	bne.n	800770e <memset+0xa>
 800770c:	4770      	bx	lr
 800770e:	f803 1b01 	strb.w	r1, [r3], #1
 8007712:	e7f9      	b.n	8007708 <memset+0x4>

08007714 <_init>:
 8007714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007716:	bf00      	nop
 8007718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800771a:	bc08      	pop	{r3}
 800771c:	469e      	mov	lr, r3
 800771e:	4770      	bx	lr

08007720 <_fini>:
 8007720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007722:	bf00      	nop
 8007724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007726:	bc08      	pop	{r3}
 8007728:	469e      	mov	lr, r3
 800772a:	4770      	bx	lr
