0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/ugur/Desktop/lab05/lab05.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/SevSeg_4digit.sv,1575872277,systemVerilog,,C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv,,SevSeg_4digit,,,,,,,,
C:/Users/ugur/Desktop/lab05/lab05.srcs/sources_1/new/modules.sv,1575876714,systemVerilog,,,,counter;master_process;master_slave;register;slave_process;testbench;timer,,,,,,,,
