=====
SETUP
1.381
12.388
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
6.745
7.844
spi0/prescaller_cnt_cry_0_RNO_cZ[3]
8.690
9.789
spi0/prescaller_cnt_cry_0[3]
10.609
11.654
spi0/prescaller_cnt_cry_0[4]
11.654
11.711
spi0/prescaller_cnt_cry_0[5]
11.711
11.768
spi0/prescaller_cnt_cry_0[6]
11.768
11.825
spi0/prescaller_cnt_s_0[7]
11.825
12.388
spi0/prescaller_cnt_Z[7]
12.388
=====
SETUP
1.438
12.331
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
6.745
7.844
spi0/prescaller_cnt_cry_0_RNO_cZ[3]
8.690
9.789
spi0/prescaller_cnt_cry_0[3]
10.609
11.654
spi0/prescaller_cnt_cry_0[4]
11.654
11.711
spi0/prescaller_cnt_cry_0[5]
11.711
11.768
spi0/prescaller_cnt_cry_0[6]
11.768
12.331
spi0/prescaller_cnt_Z[6]
12.331
=====
SETUP
1.495
12.274
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
6.745
7.844
spi0/prescaller_cnt_cry_0_RNO_cZ[3]
8.690
9.789
spi0/prescaller_cnt_cry_0[3]
10.609
11.654
spi0/prescaller_cnt_cry_0[4]
11.654
11.711
spi0/prescaller_cnt_cry_0[5]
11.711
12.274
spi0/prescaller_cnt_Z[5]
12.274
=====
SETUP
1.552
12.217
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
6.745
7.844
spi0/prescaller_cnt_cry_0_RNO_cZ[3]
8.690
9.789
spi0/prescaller_cnt_cry_0[3]
10.609
11.654
spi0/prescaller_cnt_cry_0[4]
11.654
12.217
spi0/prescaller_cnt_Z[4]
12.217
=====
SETUP
1.934
11.836
13.770
clk_50M_ibuf
0.000
0.982
cnt_Z[2]
4.370
4.828
clk_ssd13063_13_cZ
5.635
6.696
clk_ssd13063_22_cZ
7.115
8.147
clk_ssd13063_cZ
8.951
9.983
cnt_3_cZ[7]
10.804
11.836
cnt_Z[7]
11.836
=====
SETUP
1.943
11.826
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
6.745
7.844
spi0/prescaller_cnt_cry_0_RNO[0]
8.690
9.716
spi0/prescaller_cnt_cry_0[0]
11.092
11.149
spi0/prescaller_cnt_cry_0[1]
11.149
11.206
spi0/prescaller_cnt_cry_0[2]
11.206
11.263
spi0/prescaller_cnt_cry_0[3]
11.263
11.826
spi0/prescaller_cnt_Z[3]
11.826
=====
SETUP
2.000
11.769
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
6.745
7.844
spi0/prescaller_cnt_cry_0_RNO[0]
8.690
9.716
spi0/prescaller_cnt_cry_0[0]
11.092
11.149
spi0/prescaller_cnt_cry_0[1]
11.149
11.206
spi0/prescaller_cnt_cry_0[2]
11.206
11.769
spi0/prescaller_cnt_Z[2]
11.769
=====
SETUP
2.057
11.712
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
6.745
7.844
spi0/prescaller_cnt_cry_0_RNO[0]
8.690
9.716
spi0/prescaller_cnt_cry_0[0]
11.092
11.149
spi0/prescaller_cnt_cry_0[1]
11.149
11.712
spi0/prescaller_cnt_Z[1]
11.712
=====
SETUP
2.114
11.655
13.770
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/prescaller_cnt_RNIVAOP2_cZ[3]
6.745
7.844
spi0/prescaller_cnt_cry_0_RNO[0]
8.690
9.716
spi0/prescaller_cnt_cry_0[0]
11.092
11.655
spi0/prescaller_cnt_Z[0]
11.655
=====
SETUP
2.130
11.640
13.770
clk_50M_ibuf
0.000
0.982
cnt_Z[2]
4.370
4.828
clk_ssd13063_13_cZ
5.635
6.696
clk_ssd13063_22_cZ
7.115
8.147
clk_ssd13063_cZ
8.951
9.983
cnt_3_cZ[16]
10.818
11.640
cnt_Z[16]
11.640
=====
SETUP
2.130
11.640
13.770
clk_50M_ibuf
0.000
0.982
cnt_Z[2]
4.370
4.828
clk_ssd13063_13_cZ
5.635
6.696
clk_ssd13063_22_cZ
7.115
8.147
clk_ssd13063_cZ
8.951
9.983
cnt_3_cZ[17]
10.818
11.640
cnt_Z[17]
11.640
=====
SETUP
2.130
11.640
13.770
clk_50M_ibuf
0.000
0.982
cnt_Z[2]
4.370
4.828
clk_ssd13063_13_cZ
5.635
6.696
clk_ssd13063_22_cZ
7.115
8.147
clk_ssd13063_cZ
8.951
9.983
cnt_3_cZ[4]
10.818
11.640
cnt_Z[4]
11.640
=====
SETUP
2.130
11.640
13.770
clk_50M_ibuf
0.000
0.982
cnt_Z[2]
4.370
4.828
clk_ssd13063_13_cZ
5.635
6.696
clk_ssd13063_22_cZ
7.115
8.147
clk_ssd13063_cZ
8.951
9.983
cnt_3_cZ[14]
10.818
11.640
cnt_Z[14]
11.640
=====
SETUP
2.242
11.528
13.770
clk_50M_ibuf
0.000
0.982
spi0/sckint_Z[2]
4.370
4.828
spi0/sckint11_0_cZ
5.252
6.351
spi0/output_buffer_0_sqmuxa_i_o3
6.362
7.461
spi0/sckint_cry_0_RNO_cZ[0]
8.314
9.413
spi0/sckint_cry_0[0]
9.749
10.794
spi0/sckint_cry_0[1]
10.794
10.851
spi0/sckint_cry_0[2]
10.851
10.908
spi0/sckint_cry_0[3]
10.908
10.965
spi0/sckint_s_0[4]
10.965
11.528
spi0/sckint_Z[4]
11.528
=====
SETUP
2.299
11.471
13.770
clk_50M_ibuf
0.000
0.982
spi0/sckint_Z[2]
4.370
4.828
spi0/sckint11_0_cZ
5.252
6.351
spi0/output_buffer_0_sqmuxa_i_o3
6.362
7.461
spi0/sckint_cry_0_RNO_cZ[0]
8.314
9.413
spi0/sckint_cry_0[0]
9.749
10.794
spi0/sckint_cry_0[1]
10.794
10.851
spi0/sckint_cry_0[2]
10.851
10.908
spi0/sckint_cry_0[3]
10.908
11.471
spi0/sckint_Z[3]
11.471
=====
SETUP
2.335
11.435
13.770
clk_50M_ibuf
0.000
0.982
cnt_Z[2]
4.370
4.828
clk_ssd13063_13_cZ
5.635
6.696
clk_ssd13063_22_cZ
7.115
8.147
clk_ssd13063_cZ
8.951
9.983
cnt_3_cZ[12]
10.809
11.435
cnt_Z[12]
11.435
=====
SETUP
2.335
11.435
13.770
clk_50M_ibuf
0.000
0.982
cnt_Z[2]
4.370
4.828
clk_ssd13063_13_cZ
5.635
6.696
clk_ssd13063_22_cZ
7.115
8.147
clk_ssd13063_cZ
8.951
9.983
cnt_3_cZ[15]
10.809
11.435
cnt_Z[15]
11.435
=====
SETUP
2.356
11.414
13.770
clk_50M_ibuf
0.000
0.982
spi0/sckint_Z[2]
4.370
4.828
spi0/sckint11_0_cZ
5.252
6.351
spi0/output_buffer_0_sqmuxa_i_o3
6.362
7.461
spi0/sckint_cry_0_RNO_cZ[0]
8.314
9.413
spi0/sckint_cry_0[0]
9.749
10.794
spi0/sckint_cry_0[1]
10.794
10.851
spi0/sckint_cry_0[2]
10.851
11.414
spi0/sckint_Z[2]
11.414
=====
SETUP
2.413
11.357
13.770
clk_50M_ibuf
0.000
0.982
spi0/sckint_Z[2]
4.370
4.828
spi0/sckint11_0_cZ
5.252
6.351
spi0/output_buffer_0_sqmuxa_i_o3
6.362
7.461
spi0/sckint_cry_0_RNO_cZ[0]
8.314
9.413
spi0/sckint_cry_0[0]
9.749
10.794
spi0/sckint_cry_0[1]
10.794
11.357
spi0/sckint_Z[1]
11.357
=====
SETUP
2.689
11.437
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/charreceivedp_en_0_RNISBRI2
6.745
7.844
spi0/un1_ss7_2_i_0_cZ[0]
9.319
10.345
spi0/shift_reg_out_Z[2]
11.437
=====
SETUP
2.689
11.437
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/charreceivedp_en_0_RNISBRI2
6.745
7.844
spi0/un1_ss7_2_i_0_cZ[0]
9.319
10.345
spi0/shift_reg_out_Z[3]
11.437
=====
SETUP
2.689
11.437
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/charreceivedp_en_0_RNISBRI2
6.745
7.844
spi0/un1_ss7_2_i_0_cZ[0]
9.319
10.345
spi0/shift_reg_out_Z[4]
11.437
=====
SETUP
2.689
11.437
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/charreceivedp_en_0_RNISBRI2
6.745
7.844
spi0/un1_ss7_2_i_0_cZ[0]
9.319
10.345
spi0/shift_reg_out_Z[5]
11.437
=====
SETUP
2.697
11.430
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/charreceivedp_en_0_RNISBRI2
6.745
7.844
spi0/un1_ss7_2_i_0_cZ[0]
9.319
10.345
spi0/shift_reg_out_Z[6]
11.430
=====
SETUP
2.697
11.430
14.126
clk_50M_ibuf
0.000
0.982
spi0/prescaller_cnt_Z[7]
4.370
4.828
spi0/prescaller_cnt_RNITPIB1[0]
5.635
6.734
spi0/charreceivedp_en_0_RNISBRI2
6.745
7.844
spi0/un1_ss7_2_i_0_cZ[0]
9.319
10.345
spi0/shift_reg_out_Z[7]
11.430
=====
HOLD
0.708
4.067
3.359
clk_50M_ibuf
0.000
0.844
spi0/charreceivedp_Z
3.359
3.693
spi0/charreceivedp_ldmx_cZ
3.695
4.067
spi0/charreceivedp_Z
4.067
=====
HOLD
0.708
4.067
3.359
clk_50M_ibuf
0.000
0.844
clk_ssd1306_Z
3.359
3.693
clk_ssd1306_i_i_cZ
3.695
4.067
clk_ssd1306_Z
4.067
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[10]
3.359
3.693
un3_cnt_cry_10_0
3.695
4.212
cnt_Z[10]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[20]
3.359
3.693
un3_cnt_cry_20_0
3.695
4.212
cnt_Z[20]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[22]
3.359
3.693
un3_cnt_cry_22_0
3.695
4.212
cnt_Z[22]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[2]
3.359
3.693
un3_cnt_cry_2_0
3.695
4.212
cnt_Z[2]
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[8]
3.359
3.693
un3_cnt_cry_8_0
3.695
4.212
cnt_Z[8]
4.212
=====
HOLD
0.854
4.213
3.359
clk_50M_ibuf
0.000
0.844
spi0/sckint_Z[4]
3.359
3.693
spi0/sckint_s_0[4]
3.696
4.213
spi0/sckint_Z[4]
4.213
=====
HOLD
0.926
4.286
3.359
clk_50M_ibuf
0.000
0.844
spi0/state_Z
3.359
3.693
spi0/ss_Z
4.286
=====
HOLD
1.060
4.419
3.359
clk_50M_ibuf
0.000
0.844
spi0/inbufffulln_0_Z
3.359
3.693
spi0/inbufffulln_i_cZ
3.695
4.419
spi0/inbufffulln_0_Z
4.419
=====
HOLD
1.065
4.425
3.359
clk_50M_ibuf
0.000
0.844
spi0/state_Z
3.359
3.693
spi0/state_RNO
3.699
4.425
spi0/state_Z
4.425
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[19]
3.359
3.693
un3_cnt_cry_19_0
3.927
4.444
cnt_Z[19]
4.444
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[6]
3.359
3.693
un3_cnt_cry_6_0
3.927
4.444
cnt_Z[6]
4.444
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[24]
3.359
3.693
un3_cnt_s_24_0
3.930
4.447
cnt_Z[24]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[13]
3.359
3.693
un3_cnt_cry_13_0
3.930
4.447
cnt_Z[13]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[23]
3.359
3.693
un3_cnt_cry_23_0
3.930
4.447
cnt_Z[23]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[11]
3.359
3.693
un3_cnt_cry_11_0
3.930
4.447
cnt_Z[11]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[3]
3.359
3.693
un3_cnt_cry_3_0
3.930
4.447
cnt_Z[3]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[5]
3.359
3.693
un3_cnt_cry_5_0
3.930
4.447
cnt_Z[5]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[1]
3.359
3.693
un3_cnt_cry_1_0
3.930
4.447
cnt_Z[1]
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[21]
3.359
3.693
un3_cnt_cry_21_0
3.930
4.447
cnt_Z[21]
4.447
=====
HOLD
1.093
4.452
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[9]
3.359
3.693
un3_cnt_cry_9_0
3.935
4.452
cnt_Z[9]
4.452
=====
HOLD
1.116
4.476
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[18]
3.359
3.693
un3_cnt_cry_18_0
3.959
4.476
cnt_Z[18]
4.476
=====
HOLD
1.116
4.476
3.359
clk_50M_ibuf
0.000
0.844
cnt_Z[0]
3.359
3.693
un3_cnt_cry_0_0
3.959
4.476
cnt_Z[0]
4.476
=====
HOLD
1.121
4.480
3.359
clk_50M_ibuf
0.000
0.844
spi0/shift_reg_out_Z[1]
3.359
3.693
spi0/shift_reg_out_9_cZ[2]
3.924
4.480
spi0/shift_reg_out_Z[2]
4.480
