
Receiver.Board.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000050e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          0000020c  00800060  00800060  00000582  2**0
                  ALLOC
  2 .stab         00001524  00000000  00000000  00000584  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      000011b7  00000000  00000000  00001aa8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	21 c0       	rjmp	.+66     	; 0x46 <__bad_interrupt>
   4:	21 c0       	rjmp	.+66     	; 0x48 <__vector_2>
   6:	1f c0       	rjmp	.+62     	; 0x46 <__bad_interrupt>
   8:	1e c0       	rjmp	.+60     	; 0x46 <__bad_interrupt>
   a:	1d c0       	rjmp	.+58     	; 0x46 <__bad_interrupt>
   c:	1c c0       	rjmp	.+56     	; 0x46 <__bad_interrupt>
   e:	1b c0       	rjmp	.+54     	; 0x46 <__bad_interrupt>
  10:	1a c0       	rjmp	.+52     	; 0x46 <__bad_interrupt>
  12:	19 c0       	rjmp	.+50     	; 0x46 <__bad_interrupt>
  14:	18 c0       	rjmp	.+48     	; 0x46 <__bad_interrupt>
  16:	4d c2       	rjmp	.+1178   	; 0x4b2 <__vector_11>
  18:	28 c2       	rjmp	.+1104   	; 0x46a <__vector_12>
  1a:	15 c0       	rjmp	.+42     	; 0x46 <__bad_interrupt>
  1c:	14 c0       	rjmp	.+40     	; 0x46 <__bad_interrupt>
  1e:	13 c0       	rjmp	.+38     	; 0x46 <__bad_interrupt>
  20:	12 c0       	rjmp	.+36     	; 0x46 <__bad_interrupt>
  22:	11 c0       	rjmp	.+34     	; 0x46 <__bad_interrupt>
  24:	10 c0       	rjmp	.+32     	; 0x46 <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_clear_bss>:
  32:	12 e0       	ldi	r17, 0x02	; 2
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	01 c0       	rjmp	.+2      	; 0x3c <.do_clear_bss_start>

0000003a <.do_clear_bss_loop>:
  3a:	1d 92       	st	X+, r1

0000003c <.do_clear_bss_start>:
  3c:	ac 36       	cpi	r26, 0x6C	; 108
  3e:	b1 07       	cpc	r27, r17
  40:	e1 f7       	brne	.-8      	; 0x3a <.do_clear_bss_loop>
  42:	69 d0       	rcall	.+210    	; 0x116 <main>
  44:	62 c2       	rjmp	.+1220   	; 0x50a <_exit>

00000046 <__bad_interrupt>:
  46:	dc cf       	rjmp	.-72     	; 0x0 <__vectors>

00000048 <__vector_2>:
 return 0;
}

//External Interrupt 1
ISR(INT1_vect)
{
  48:	1f 92       	push	r1
  4a:	0f 92       	push	r0
  4c:	0f b6       	in	r0, 0x3f	; 63
  4e:	0f 92       	push	r0
  50:	11 24       	eor	r1, r1
  52:	ef 92       	push	r14
  54:	ff 92       	push	r15
  56:	0f 93       	push	r16
  58:	1f 93       	push	r17
  5a:	2f 93       	push	r18
  5c:	3f 93       	push	r19
  5e:	4f 93       	push	r20
  60:	5f 93       	push	r21
  62:	6f 93       	push	r22
  64:	7f 93       	push	r23
  66:	8f 93       	push	r24
  68:	9f 93       	push	r25
  6a:	af 93       	push	r26
  6c:	bf 93       	push	r27
  6e:	ef 93       	push	r30
  70:	ff 93       	push	r31
  72:	df 93       	push	r29
  74:	cf 93       	push	r28
  76:	0f 92       	push	r0
  78:	cd b7       	in	r28, 0x3d	; 61
  7a:	de b7       	in	r29, 0x3e	; 62

		//free (m_pucBuff);



}
  7c:	ed b6       	in	r14, 0x3d	; 61
  7e:	fe b6       	in	r15, 0x3e	; 62
//External Interrupt 1
ISR(INT1_vect)
{
	uint8_t ucTmp3;
	uint8_t * m_pucBuff;
	CEDown();
  80:	68 d0       	rcall	.+208    	; 0x152 <CEDown>
	 // new data available in the RX FIFO, MCU setit self to Stand-by I mode

	WriteReg(STATUS, 0x7E); // clear the interrupt bit
  82:	87 e0       	ldi	r24, 0x07	; 7
  84:	6e e7       	ldi	r22, 0x7E	; 126
  86:	7f d0       	rcall	.+254    	; 0x186 <WriteReg>


		ucTmp3 = NOP;
  88:	8f ef       	ldi	r24, 0xFF	; 255
  8a:	89 83       	std	Y+1, r24	; 0x01

		CMD_2(R_RX_PL_WID, &ucTmp3, 1, &ucTmp3); // read the length of the package
  8c:	80 e6       	ldi	r24, 0x60	; 96
  8e:	9e 01       	movw	r18, r28
  90:	2f 5f       	subi	r18, 0xFF	; 255
  92:	3f 4f       	sbci	r19, 0xFF	; 255
  94:	b9 01       	movw	r22, r18
  96:	41 e0       	ldi	r20, 0x01	; 1
  98:	85 d0       	rcall	.+266    	; 0x1a4 <CMD_2>

		if (ucTmp3>32)
  9a:	49 81       	ldd	r20, Y+1	; 0x01
  9c:	41 32       	cpi	r20, 0x21	; 33
  9e:	30 f0       	brcs	.+12     	; 0xac <__vector_2+0x64>
		{
			CMD(FLUSH_RX);
  a0:	82 ee       	ldi	r24, 0xE2	; 226
  a2:	ee d0       	rcall	.+476    	; 0x280 <CMD>
			WriteReg(STATUS, 0x7E); // clear the interrupt bit
  a4:	87 e0       	ldi	r24, 0x07	; 7
  a6:	6e e7       	ldi	r22, 0x7E	; 126
  a8:	6e d0       	rcall	.+220    	; 0x186 <WriteReg>
  aa:	18 c0       	rjmp	.+48     	; 0xdc <__vector_2+0x94>
			return;
		}

		//m_pucBuff = (uint8_t*) malloc((ucTmp3+1) * sizeof(uint8_t));
		m_pucBuff = (uint8_t*) alloca((ucTmp3+1) * sizeof(uint8_t));
  ac:	84 2f       	mov	r24, r20
  ae:	90 e0       	ldi	r25, 0x00	; 0
  b0:	01 96       	adiw	r24, 0x01	; 1
  b2:	2d b7       	in	r18, 0x3d	; 61
  b4:	3e b7       	in	r19, 0x3e	; 62
  b6:	28 1b       	sub	r18, r24
  b8:	39 0b       	sbc	r19, r25
  ba:	0f b6       	in	r0, 0x3f	; 63
  bc:	f8 94       	cli
  be:	3e bf       	out	0x3e, r19	; 62
  c0:	0f be       	out	0x3f, r0	; 63
  c2:	2d bf       	out	0x3d, r18	; 61
  c4:	0d b7       	in	r16, 0x3d	; 61
  c6:	1e b7       	in	r17, 0x3e	; 62
  c8:	0f 5f       	subi	r16, 0xFF	; 255
  ca:	1f 4f       	sbci	r17, 0xFF	; 255
				(*reset)();
			}

		//

		CMD_2(R_RX_PAYLOAD, m_pucBuff, ucTmp3, m_pucBuff); // read the received data from the RX FIFO
  cc:	81 e6       	ldi	r24, 0x61	; 97
  ce:	b8 01       	movw	r22, r16
  d0:	98 01       	movw	r18, r16
  d2:	68 d0       	rcall	.+208    	; 0x1a4 <CMD_2>


		CEUp(); //return to RTX mode
  d4:	40 d0       	rcall	.+128    	; 0x156 <CEUp>

		//m_pucBuff[ucTmp3]='\0';


		uart_puts_length((const char *)m_pucBuff,ucTmp3);
  d6:	c8 01       	movw	r24, r16
  d8:	69 81       	ldd	r22, Y+1	; 0x01
  da:	b2 d1       	rcall	.+868    	; 0x440 <uart_puts_length>

		//free (m_pucBuff);



}
  dc:	0f b6       	in	r0, 0x3f	; 63
  de:	f8 94       	cli
  e0:	fe be       	out	0x3e, r15	; 62
  e2:	0f be       	out	0x3f, r0	; 63
  e4:	ed be       	out	0x3d, r14	; 61
  e6:	0f 90       	pop	r0
  e8:	cf 91       	pop	r28
  ea:	df 91       	pop	r29
  ec:	ff 91       	pop	r31
  ee:	ef 91       	pop	r30
  f0:	bf 91       	pop	r27
  f2:	af 91       	pop	r26
  f4:	9f 91       	pop	r25
  f6:	8f 91       	pop	r24
  f8:	7f 91       	pop	r23
  fa:	6f 91       	pop	r22
  fc:	5f 91       	pop	r21
  fe:	4f 91       	pop	r20
 100:	3f 91       	pop	r19
 102:	2f 91       	pop	r18
 104:	1f 91       	pop	r17
 106:	0f 91       	pop	r16
 108:	ff 90       	pop	r15
 10a:	ef 90       	pop	r14
 10c:	0f 90       	pop	r0
 10e:	0f be       	out	0x3f, r0	; 63
 110:	0f 90       	pop	r0
 112:	1f 90       	pop	r1
 114:	18 95       	reti

00000116 <main>:
void (*reset)(void);


int main(){

	reset=NULL;
 116:	10 92 65 02 	sts	0x0265, r1
 11a:	10 92 64 02 	sts	0x0264, r1


//Initializing UART
 uart_init(375000,USE_1X); //set uart baud rate to 500K=500000
 11e:	68 ed       	ldi	r22, 0xD8	; 216
 120:	78 eb       	ldi	r23, 0xB8	; 184
 122:	85 e0       	ldi	r24, 0x05	; 5
 124:	90 e0       	ldi	r25, 0x00	; 0
 126:	40 e0       	ldi	r20, 0x00	; 0
 128:	2f d1       	rcall	.+606    	; 0x388 <uart_init>

//Initializing SPI
 SPI_Init(D2,MSB,Rising,Leading);
 12a:	81 e0       	ldi	r24, 0x01	; 1
 12c:	60 e0       	ldi	r22, 0x00	; 0
 12e:	40 e0       	ldi	r20, 0x00	; 0
 130:	20 e0       	ldi	r18, 0x00	; 0
 132:	00 d1       	rcall	.+512    	; 0x334 <SPI_Init>

//Initializing NRF24L01P
NRF24L01P_Init(NRF24L01P_mProperty);
 134:	40 91 66 02 	lds	r20, 0x0266
 138:	50 91 67 02 	lds	r21, 0x0267
 13c:	60 91 68 02 	lds	r22, 0x0268
 140:	70 91 69 02 	lds	r23, 0x0269
 144:	80 91 6a 02 	lds	r24, 0x026A
 148:	90 91 6b 02 	lds	r25, 0x026B
 14c:	a0 d0       	rcall	.+320    	; 0x28e <NRF24L01P_Init>



 sei(); //enable global interrupt
 14e:	78 94       	sei
 150:	ff cf       	rjmp	.-2      	; 0x150 <main+0x3a>

00000152 <CEDown>:
//	pTmp->CEUp(); // return to PRX mode
//}
//

void CEDown(void){
	NRF24L01P_CE_PORT &= ~_BV(NRF24L01P_CE_PIN);  //Chip Disabled
 152:	a8 98       	cbi	0x15, 0	; 21
}
 154:	08 95       	ret

00000156 <CEUp>:

void CEUp(void) {
	NRF24L01P_CE_PORT |= _BV(NRF24L01P_CE_PIN);	//Chip Enabled
 156:	a8 9a       	sbi	0x15, 0	; 21
}
 158:	08 95       	ret

0000015a <Start_SS>:

void Start_SS(void)
{
	NRF24L01P_CSN_PORT &= ~_BV(NRF24L01P_CSN_PIN);
 15a:	c2 98       	cbi	0x18, 2	; 24
	//_delay_ms(1);
}
 15c:	08 95       	ret

0000015e <Stop_SS>:

void Stop_SS(void)
{
	NRF24L01P_CSN_PORT |= _BV(NRF24L01P_CSN_PIN);
 15e:	c2 9a       	sbi	0x18, 2	; 24
}
 160:	08 95       	ret

00000162 <ReadReg>:
//		m_sProperty.ucMaxTxQueueLength = 20; // the TX queue size should be less than 20, or the receiver may crash
//	//portEXIT_CRITICAL();

}

uint8_t ReadReg(uint8_t ucAddr, uint8_t *pucData) {
 162:	ff 92       	push	r15
 164:	0f 93       	push	r16
 166:	1f 93       	push	r17
 168:	8b 01       	movw	r16, r22
	NRF24L01P_CE_PORT |= _BV(NRF24L01P_CE_PIN);	//Chip Enabled
}

void Start_SS(void)
{
	NRF24L01P_CSN_PORT &= ~_BV(NRF24L01P_CSN_PIN);
 16a:	c2 98       	cbi	0x18, 2	; 24
}

uint8_t ReadReg(uint8_t ucAddr, uint8_t *pucData) {
//	portENTER_CRITICAL();
	Start_SS(); // pull down the CSN pin
	uint8_t ucTmp = TransChar(R_REGISTER | (REGISTER_MASK & ucAddr));
 16c:	8f 71       	andi	r24, 0x1F	; 31
 16e:	f1 d0       	rcall	.+482    	; 0x352 <TransChar>
 170:	f8 2e       	mov	r15, r24
	// write the command to read a register and return the value in the status register
	*pucData = TransChar(NOP); // get the data from the register
 172:	8f ef       	ldi	r24, 0xFF	; 255
 174:	ee d0       	rcall	.+476    	; 0x352 <TransChar>
 176:	f8 01       	movw	r30, r16
 178:	80 83       	st	Z, r24
	//_delay_ms(1);
}

void Stop_SS(void)
{
	NRF24L01P_CSN_PORT |= _BV(NRF24L01P_CSN_PIN);
 17a:	c2 9a       	sbi	0x18, 2	; 24
	// write the command to read a register and return the value in the status register
	*pucData = TransChar(NOP); // get the data from the register
	Stop_SS(); // pull up the CSN pin
//	portEXIT_CRITICAL();
	return ucTmp; // return the value in the status register
}
 17c:	8f 2d       	mov	r24, r15
 17e:	1f 91       	pop	r17
 180:	0f 91       	pop	r16
 182:	ff 90       	pop	r15
 184:	08 95       	ret

00000186 <WriteReg>:
//	portEXIT_CRITICAL()	;


}

uint8_t WriteReg(uint8_t ucAddr, uint8_t ucData) {
 186:	0f 93       	push	r16
 188:	1f 93       	push	r17
 18a:	16 2f       	mov	r17, r22
	NRF24L01P_CE_PORT |= _BV(NRF24L01P_CE_PIN);	//Chip Enabled
}

void Start_SS(void)
{
	NRF24L01P_CSN_PORT &= ~_BV(NRF24L01P_CSN_PIN);
 18c:	c2 98       	cbi	0x18, 2	; 24
}

uint8_t WriteReg(uint8_t ucAddr, uint8_t ucData) {
	//portENTER_CRITICAL();
	Start_SS();// pull down the CSN pin
	uint8_t ucTmp = TransChar(W_REGISTER | (REGISTER_MASK & ucAddr));
 18e:	8f 71       	andi	r24, 0x1F	; 31
 190:	80 62       	ori	r24, 0x20	; 32
 192:	df d0       	rcall	.+446    	; 0x352 <TransChar>
 194:	08 2f       	mov	r16, r24
	// write the command to write a register and return the value in the status register
	TransChar(ucData); // write the data to the register
 196:	81 2f       	mov	r24, r17
 198:	dc d0       	rcall	.+440    	; 0x352 <TransChar>
	//_delay_ms(1);
}

void Stop_SS(void)
{
	NRF24L01P_CSN_PORT |= _BV(NRF24L01P_CSN_PIN);
 19a:	c2 9a       	sbi	0x18, 2	; 24
	// write the command to write a register and return the value in the status register
	TransChar(ucData); // write the data to the register
	Stop_SS(); // pull up the CSN pin
	//portEXIT_CRITICAL();
	return ucTmp;
}
 19c:	80 2f       	mov	r24, r16
 19e:	1f 91       	pop	r17
 1a0:	0f 91       	pop	r16
 1a2:	08 95       	ret

000001a4 <CMD_2>:

uint8_t CMD_2(uint8_t ucCMD, uint8_t *pucSend, uint8_t ucLen,
		uint8_t *pucReceive) {
 1a4:	cf 92       	push	r12
 1a6:	df 92       	push	r13
 1a8:	ef 92       	push	r14
 1aa:	ff 92       	push	r15
 1ac:	0f 93       	push	r16
 1ae:	1f 93       	push	r17
 1b0:	8b 01       	movw	r16, r22
 1b2:	d4 2e       	mov	r13, r20
 1b4:	79 01       	movw	r14, r18
	NRF24L01P_CE_PORT |= _BV(NRF24L01P_CE_PIN);	//Chip Enabled
}

void Start_SS(void)
{
	NRF24L01P_CSN_PORT &= ~_BV(NRF24L01P_CSN_PIN);
 1b6:	c2 98       	cbi	0x18, 2	; 24

uint8_t CMD_2(uint8_t ucCMD, uint8_t *pucSend, uint8_t ucLen,
		uint8_t *pucReceive) {
	uint8_t ucTmp;
	Start_SS(); // pull down the CSN pin
	ucTmp = TransChar(ucCMD); // write the command and receive the value in the status register
 1b8:	cc d0       	rcall	.+408    	; 0x352 <TransChar>
 1ba:	c8 2e       	mov	r12, r24
	TransBlock(pucSend, ucLen, pucReceive); // write and receive a block of data with length equals to ucLen
 1bc:	c8 01       	movw	r24, r16
 1be:	6d 2d       	mov	r22, r13
 1c0:	a7 01       	movw	r20, r14
 1c2:	cc d0       	rcall	.+408    	; 0x35c <TransBlock>
	//_delay_ms(1);
}

void Stop_SS(void)
{
	NRF24L01P_CSN_PORT |= _BV(NRF24L01P_CSN_PIN);
 1c4:	c2 9a       	sbi	0x18, 2	; 24
	Start_SS(); // pull down the CSN pin
	ucTmp = TransChar(ucCMD); // write the command and receive the value in the status register
	TransBlock(pucSend, ucLen, pucReceive); // write and receive a block of data with length equals to ucLen
	Stop_SS(); // pull up the CSN pin
	return ucTmp; // return the value in the status register
}
 1c6:	8c 2d       	mov	r24, r12
 1c8:	1f 91       	pop	r17
 1ca:	0f 91       	pop	r16
 1cc:	ff 90       	pop	r15
 1ce:	ef 90       	pop	r14
 1d0:	df 90       	pop	r13
 1d2:	cf 90       	pop	r12
 1d4:	08 95       	ret

000001d6 <WriteReg_2>:
{
	NRF24L01P_CSN_PORT |= _BV(NRF24L01P_CSN_PIN);
}

uint8_t WriteReg_2(uint8_t ucAddr, uint8_t *pucBuff, uint8_t ucLen) {
		return CMD_2(W_REGISTER | (REGISTER_MASK & ucAddr), pucBuff, ucLen, NULL);
 1d6:	8f 71       	andi	r24, 0x1F	; 31
 1d8:	80 62       	ori	r24, 0x20	; 32
 1da:	20 e0       	ldi	r18, 0x00	; 0
 1dc:	30 e0       	ldi	r19, 0x00	; 0
 1de:	e2 df       	rcall	.-60     	; 0x1a4 <CMD_2>
	}
 1e0:	08 95       	ret

000001e2 <ChangeAddr>:

void ChangeAddr(uint8_t *pucAddr) {
 1e2:	8f 92       	push	r8
 1e4:	9f 92       	push	r9
 1e6:	af 92       	push	r10
 1e8:	bf 92       	push	r11
 1ea:	cf 92       	push	r12
 1ec:	df 92       	push	r13
 1ee:	ef 92       	push	r14
 1f0:	ff 92       	push	r15
 1f2:	0f 93       	push	r16
 1f4:	1f 93       	push	r17
 1f6:	df 93       	push	r29
 1f8:	cf 93       	push	r28
 1fa:	cd b7       	in	r28, 0x3d	; 61
 1fc:	de b7       	in	r29, 0x3e	; 62
		for (i = 5; i; i--) {
			*(pucTmp + i - 1) = pucAddr[5 - i]; // reverse the pipe0 address
			WriteReg_2(RX_ADDR_P0, pucTmp, 5); // set the pipe0 address
			//WriteReg_2(TX_ADDR, pucTmp, 5); // set the TX address the same as the pipe0 address   --For PTX device only!
		}
}
 1fe:	ad b6       	in	r10, 0x3d	; 61
 200:	be b6       	in	r11, 0x3e	; 62
	}

void ChangeAddr(uint8_t *pucAddr) {
		uint8_t *pucTmp;
		uint8_t i;
		pucTmp = (uint8_t*) alloca(sizeof(uint8_t[5])); // allocate enough space from the stack
 202:	00 d0       	rcall	.+0      	; 0x204 <ChangeAddr+0x22>
 204:	00 d0       	rcall	.+0      	; 0x206 <ChangeAddr+0x24>
 206:	0f 92       	push	r0
 208:	2d b7       	in	r18, 0x3d	; 61
 20a:	3e b7       	in	r19, 0x3e	; 62
 20c:	2f 5f       	subi	r18, 0xFF	; 255
 20e:	3f 4f       	sbci	r19, 0xFF	; 255
 210:	49 01       	movw	r8, r18
 212:	7c 01       	movw	r14, r24
 214:	89 01       	movw	r16, r18
		for (i = 5; i; i--) {
 216:	cd b6       	in	r12, 0x3d	; 61
 218:	de b6       	in	r13, 0x3e	; 62
 21a:	8c ef       	ldi	r24, 0xFC	; 252
 21c:	9f ef       	ldi	r25, 0xFF	; 255
 21e:	c8 0e       	add	r12, r24
 220:	d9 1e       	adc	r13, r25
			*(pucTmp + i - 1) = pucAddr[5 - i]; // reverse the pipe0 address
 222:	f7 01       	movw	r30, r14
 224:	81 91       	ld	r24, Z+
 226:	7f 01       	movw	r14, r30
 228:	f8 01       	movw	r30, r16
 22a:	84 83       	std	Z+4, r24	; 0x04
			WriteReg_2(RX_ADDR_P0, pucTmp, 5); // set the pipe0 address
 22c:	8a e0       	ldi	r24, 0x0A	; 10
 22e:	b4 01       	movw	r22, r8
 230:	45 e0       	ldi	r20, 0x05	; 5
 232:	d1 df       	rcall	.-94     	; 0x1d6 <WriteReg_2>
 234:	01 50       	subi	r16, 0x01	; 1
 236:	10 40       	sbci	r17, 0x00	; 0

void ChangeAddr(uint8_t *pucAddr) {
		uint8_t *pucTmp;
		uint8_t i;
		pucTmp = (uint8_t*) alloca(sizeof(uint8_t[5])); // allocate enough space from the stack
		for (i = 5; i; i--) {
 238:	0c 15       	cp	r16, r12
 23a:	1d 05       	cpc	r17, r13
 23c:	91 f7       	brne	.-28     	; 0x222 <ChangeAddr+0x40>
			*(pucTmp + i - 1) = pucAddr[5 - i]; // reverse the pipe0 address
			WriteReg_2(RX_ADDR_P0, pucTmp, 5); // set the pipe0 address
			//WriteReg_2(TX_ADDR, pucTmp, 5); // set the TX address the same as the pipe0 address   --For PTX device only!
		}
}
 23e:	0f b6       	in	r0, 0x3f	; 63
 240:	f8 94       	cli
 242:	be be       	out	0x3e, r11	; 62
 244:	0f be       	out	0x3f, r0	; 63
 246:	ad be       	out	0x3d, r10	; 61
 248:	cf 91       	pop	r28
 24a:	df 91       	pop	r29
 24c:	1f 91       	pop	r17
 24e:	0f 91       	pop	r16
 250:	ff 90       	pop	r15
 252:	ef 90       	pop	r14
 254:	df 90       	pop	r13
 256:	cf 90       	pop	r12
 258:	bf 90       	pop	r11
 25a:	af 90       	pop	r10
 25c:	9f 90       	pop	r9
 25e:	8f 90       	pop	r8
 260:	08 95       	ret

00000262 <SetProperty>:
//		m_ucRxQueueLength--; // decrease the global counter
//	}
//	return m_ucRxQueueLength; // return the number of package remaining in the RX queue, usually 0
//}

void SetProperty(NRF24L01P_Property_t *psProperty) {
 262:	0f 93       	push	r16
 264:	1f 93       	push	r17
//	pTmp->CEUp(); // return to PRX mode
//}
//

void CEDown(void){
	NRF24L01P_CE_PORT &= ~_BV(NRF24L01P_CE_PIN);  //Chip Disabled
 266:	a8 98       	cbi	0x15, 0	; 21
//}

void SetProperty(NRF24L01P_Property_t *psProperty) {
	//portENTER_CRITICAL();
	CEDown(); // to ensure being at standby mode
	WriteReg(RF_CH, (psProperty->ucCH) & 0x7F); // set the channel
 268:	fc 01       	movw	r30, r24
 26a:	61 91       	ld	r22, Z+
 26c:	8f 01       	movw	r16, r30
 26e:	6f 77       	andi	r22, 0x7F	; 127
 270:	85 e0       	ldi	r24, 0x05	; 5
 272:	89 df       	rcall	.-238    	; 0x186 <WriteReg>
	ChangeAddr(psProperty->pucAddr);
 274:	c8 01       	movw	r24, r16
 276:	b5 df       	rcall	.-150    	; 0x1e2 <ChangeAddr>
void CEDown(void){
	NRF24L01P_CE_PORT &= ~_BV(NRF24L01P_CE_PIN);  //Chip Disabled
}

void CEUp(void) {
	NRF24L01P_CE_PORT |= _BV(NRF24L01P_CE_PIN);	//Chip Enabled
 278:	a8 9a       	sbi	0x15, 0	; 21
//	memcpy((void*) &m_sProperty, (const void*) psProperty, sizeof(NRF24L01P_Property_t)); // copy data
//	if (psProperty->ucMaxTxQueueLength > 20)
//		m_sProperty.ucMaxTxQueueLength = 20; // the TX queue size should be less than 20, or the receiver may crash
//	//portEXIT_CRITICAL();

}
 27a:	1f 91       	pop	r17
 27c:	0f 91       	pop	r16
 27e:	08 95       	ret

00000280 <CMD>:
	Stop_SS(); // pull up the CSN pin
	return ucTmp; // return the value in the status register
}

uint8_t CMD(uint8_t ucCMD) {
	return CMD_2(ucCMD,NULL,0,NULL);
 280:	60 e0       	ldi	r22, 0x00	; 0
 282:	70 e0       	ldi	r23, 0x00	; 0
 284:	40 e0       	ldi	r20, 0x00	; 0
 286:	20 e0       	ldi	r18, 0x00	; 0
 288:	30 e0       	ldi	r19, 0x00	; 0
 28a:	8c df       	rcall	.-232    	; 0x1a4 <CMD_2>
}
 28c:	08 95       	ret

0000028e <NRF24L01P_Init>:

#include "nrf24l01p.h"


void NRF24L01P_Init(NRF24L01P_Property_t NRF24L01P_mProperty)
{
 28e:	0f 93       	push	r16
 290:	1f 93       	push	r17
 292:	df 93       	push	r29
 294:	cf 93       	push	r28
 296:	00 d0       	rcall	.+0      	; 0x298 <NRF24L01P_Init+0xa>
 298:	00 d0       	rcall	.+0      	; 0x29a <NRF24L01P_Init+0xc>
 29a:	00 d0       	rcall	.+0      	; 0x29c <NRF24L01P_Init+0xe>
 29c:	cd b7       	in	r28, 0x3d	; 61
 29e:	de b7       	in	r29, 0x3e	; 62

	NRF24L01P_mProperty.ucCH=30; // default channel
 2a0:	8e e1       	ldi	r24, 0x1E	; 30
 2a2:	89 83       	std	Y+1, r24	; 0x01
	NRF24L01P_mProperty.pucAddr[0]=0xE6;
 2a4:	86 ee       	ldi	r24, 0xE6	; 230
 2a6:	8a 83       	std	Y+2, r24	; 0x02
	NRF24L01P_mProperty.pucAddr[1]=0xE6;
 2a8:	8b 83       	std	Y+3, r24	; 0x03
	NRF24L01P_mProperty.pucAddr[2]=0xE6;
 2aa:	8c 83       	std	Y+4, r24	; 0x04
	NRF24L01P_mProperty.pucAddr[3]=0xE6;
 2ac:	8d 83       	std	Y+5, r24	; 0x05
	NRF24L01P_mProperty.pucAddr[4]=0xC1;
 2ae:	81 ec       	ldi	r24, 0xC1	; 193
 2b0:	8e 83       	std	Y+6, r24	; 0x06


	NRF24L01P_IRQWRONG_PORT &= ~_BV(NRF24L01P_IRQWRONG_PIN); // set the wrong IRQ pin to output high Z
 2b2:	a9 98       	cbi	0x15, 1	; 21
	NRF24L01P_IRQWRONG_DDR &= ~_BV(NRF24L01P_IRQWRONG_PIN);
 2b4:	a1 98       	cbi	0x14, 1	; 20

	NRF24L01P_IRQ_PORT |= _BV(NRF24L01P_IRQ_PIN); // set the IRQ pin to input mode with internal pull-up resister
 2b6:	93 9a       	sbi	0x12, 3	; 18
	NRF24L01P_IRQ_DDR &= ~_BV(NRF24L01P_IRQ_PIN);
 2b8:	8b 98       	cbi	0x11, 3	; 17


	NRF24L01P_CE_PORT &= ~_BV(NRF24L01P_CE_PIN); // set the CE to output and set it to 0 for now
 2ba:	a8 98       	cbi	0x15, 0	; 21
	NRF24L01P_CE_DDR  |= _BV(NRF24L01P_CE_PIN);
 2bc:	a0 9a       	sbi	0x14, 0	; 20

	//setup external interrupt 1
	//MCUCR=0 //low level trigger interrupt
	GICR=_BV(INT1);
 2be:	80 e8       	ldi	r24, 0x80	; 128
 2c0:	8b bf       	out	0x3b, r24	; 59
//	pTmp->CEUp(); // return to PRX mode
//}
//

void CEDown(void){
	NRF24L01P_CE_PORT &= ~_BV(NRF24L01P_CE_PIN);  //Chip Disabled
 2c2:	a8 98       	cbi	0x15, 0	; 21


	CEDown(); // make sure the RF chip is in standby or power down mode
//	portENTER_CRITICAL();

	WriteReg(CONFIG, _BV(EN_CRC) | _BV(CRCO)); // power down
 2c4:	80 e0       	ldi	r24, 0x00	; 0
 2c6:	6c e0       	ldi	r22, 0x0C	; 12
 2c8:	5e df       	rcall	.-324    	; 0x186 <WriteReg>
	WriteReg(CONFIG, _BV(PWR_UP) | _BV(EN_CRC) | _BV(CRCO) | _BV(MASK_TX_DS) | _BV(MASK_MAX_RT) | _BV(PRIM_RX) ); // power up in rTX mode, enable RX_DR interrupt
 2ca:	80 e0       	ldi	r24, 0x00	; 0
 2cc:	6f e3       	ldi	r22, 0x3F	; 63
 2ce:	5b df       	rcall	.-330    	; 0x186 <WriteReg>
	//in standby-I
	CMD(FLUSH_TX); // flush both RX and TX FIFOs
 2d0:	81 ee       	ldi	r24, 0xE1	; 225
 2d2:	d6 df       	rcall	.-84     	; 0x280 <CMD>
	CMD(FLUSH_RX);
 2d4:	82 ee       	ldi	r24, 0xE2	; 226
 2d6:	d4 df       	rcall	.-88     	; 0x280 <CMD>
	WriteReg(STATUS, 0x70); // clear the interrupt
 2d8:	87 e0       	ldi	r24, 0x07	; 7
 2da:	60 e7       	ldi	r22, 0x70	; 112
 2dc:	54 df       	rcall	.-344    	; 0x186 <WriteReg>

	//WriteReg(RF_SETUP, 0x26); // set the data rate to 250kbps with 0dBm output power
	WriteReg(RF_SETUP, 0x0E); // set the data rate to 250kbps with 0dBm output power
 2de:	86 e0       	ldi	r24, 0x06	; 6
 2e0:	6e e0       	ldi	r22, 0x0E	; 14
 2e2:	51 df       	rcall	.-350    	; 0x186 <WriteReg>

	WriteReg(EN_AA, 0x01); // enable auto acknowledgment for pipe0
 2e4:	81 e0       	ldi	r24, 0x01	; 1
 2e6:	61 e0       	ldi	r22, 0x01	; 1
 2e8:	4e df       	rcall	.-356    	; 0x186 <WriteReg>
	WriteReg(EN_RXADDR, 0x01); // enable pipe0
 2ea:	82 e0       	ldi	r24, 0x02	; 2
 2ec:	61 e0       	ldi	r22, 0x01	; 1
 2ee:	4b df       	rcall	.-362    	; 0x186 <WriteReg>
	WriteReg(DYNPD, 0x01); // enable dynamic payload length in pipe0
 2f0:	8c e1       	ldi	r24, 0x1C	; 28
 2f2:	61 e0       	ldi	r22, 0x01	; 1
 2f4:	48 df       	rcall	.-368    	; 0x186 <WriteReg>
	WriteReg(FEATURE, _BV(EN_DPL) | _BV(EN_ACK_PAY)); // enable global dynamic payload length and payload with ACK
 2f6:	8d e1       	ldi	r24, 0x1D	; 29
 2f8:	66 e0       	ldi	r22, 0x06	; 6
 2fa:	45 df       	rcall	.-374    	; 0x186 <WriteReg>
	WriteReg(SETUP_AW, 0x03); // set address width to 5
 2fc:	83 e0       	ldi	r24, 0x03	; 3
 2fe:	63 e0       	ldi	r22, 0x03	; 3
 300:	42 df       	rcall	.-380    	; 0x186 <WriteReg>
	WriteReg(SETUP_RETR, 0xFF); // wait 4ms for each retransmit, maximum 15 retransmits allowed
 302:	84 e0       	ldi	r24, 0x04	; 4
 304:	6f ef       	ldi	r22, 0xFF	; 255
 306:	3f df       	rcall	.-386    	; 0x186 <WriteReg>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 308:	08 e6       	ldi	r16, 0x68	; 104
 30a:	10 e1       	ldi	r17, 0x10	; 16
 30c:	c8 01       	movw	r24, r16
 30e:	01 97       	sbiw	r24, 0x01	; 1
 310:	f1 f7       	brne	.-4      	; 0x30e <NRF24L01P_Init+0x80>
	// enable 2 bytes CRC
	_delay_ms(1.4); // wait for power up
	SetProperty(&NRF24L01P_mProperty);
 312:	ce 01       	movw	r24, r28
 314:	01 96       	adiw	r24, 0x01	; 1
 316:	a5 df       	rcall	.-182    	; 0x262 <SetProperty>
 318:	c8 01       	movw	r24, r16
 31a:	01 97       	sbiw	r24, 0x01	; 1
 31c:	f1 f7       	brne	.-4      	; 0x31a <NRF24L01P_Init+0x8c>
//	EICRB |= _BV(ISC71);
//	EIMSK |= _BV(INT7); // external interrupt on PE7, falling edge trigger
//	portEXIT_CRITICAL()	;


}
 31e:	26 96       	adiw	r28, 0x06	; 6
 320:	0f b6       	in	r0, 0x3f	; 63
 322:	f8 94       	cli
 324:	de bf       	out	0x3e, r29	; 62
 326:	0f be       	out	0x3f, r0	; 63
 328:	cd bf       	out	0x3d, r28	; 61
 32a:	cf 91       	pop	r28
 32c:	df 91       	pop	r29
 32e:	1f 91       	pop	r17
 330:	0f 91       	pop	r16
 332:	08 95       	ret

00000334 <SPI_Init>:
#include "spi.h"

//static void Init(CLK ePrescale = D4, DataOrder eOrder = MSB, ClkPolarity eClkPolarity = Rising, ClkSamplePhase eClkPhase = Leading)
void SPI_Init(SPI_CLK ePrescale, SPI_DataOrder eOrder, SPI_ClkPolarity eClkPolarity , SPI_ClkSamplePhase eClkPhase)
{
	DDRB &= ~_BV(PB4); //set MISO as input
 334:	bc 98       	cbi	0x17, 4	; 23
	DDRB |= _BV(PB2) | _BV(PB3) | _BV(PB5); //set SS,MOSI, SCK as output
 336:	97 b3       	in	r25, 0x17	; 23
 338:	9c 62       	ori	r25, 0x2C	; 44
 33a:	97 bb       	out	0x17, r25	; 23
	//PORTB |= _BV(PB2) | _BV(PB3) | _BV(PB4) | _BV(PB5); //doesn't really matter
	SPCR = _BV(MSTR) | ((uint8_t) (eOrder)) | ((uint8_t) (eClkPolarity)) | ((uint8_t)(eClkPhase))	| (((uint8_t) (ePrescale)) >> 1); // set parameters
 33c:	98 2f       	mov	r25, r24
 33e:	96 95       	lsr	r25
 340:	69 2b       	or	r22, r25
 342:	60 61       	ori	r22, 0x10	; 16
 344:	64 2b       	or	r22, r20
 346:	62 2b       	or	r22, r18
 348:	6d b9       	out	0x0d, r22	; 13
	SPSR = ((uint8_t) (ePrescale)) & 0x01; // might enter 2X speed mode
 34a:	81 70       	andi	r24, 0x01	; 1
 34c:	8e b9       	out	0x0e, r24	; 14
	SPCR |= _BV(SPE); // enable the SPI
 34e:	6e 9a       	sbi	0x0d, 6	; 13
}
 350:	08 95       	ret

00000352 <TransChar>:

uint8_t TransChar(uint8_t ucData) {
//	portENTER_CRITICAL();
	SPDR = ucData;
 352:	8f b9       	out	0x0f, r24	; 15
	while(! (SPSR & _BV(SPIF))); //wait until previous transfer compolete
 354:	77 9b       	sbis	0x0e, 7	; 14
 356:	fe cf       	rjmp	.-4      	; 0x354 <TransChar+0x2>
//	portEXIT_CRITICAL();
	return SPDR;
 358:	8f b1       	in	r24, 0x0f	; 15
}
 35a:	08 95       	ret

0000035c <TransBlock>:

void TransBlock(uint8_t *pucSend, uint8_t ucLen,
		uint8_t *pucReceive) {
 35c:	dc 01       	movw	r26, r24
 35e:	20 e0       	ldi	r18, 0x00	; 0
 360:	30 e0       	ldi	r19, 0x00	; 0
 362:	0f c0       	rjmp	.+30     	; 0x382 <TransBlock+0x26>
	uint8_t i;
	uint8_t ucTmp;
	for (i = 0; i < ucLen; i++) {
		ucTmp = TransChar(*(pucSend + i));
 364:	8c 91       	ld	r24, X
	SPCR |= _BV(SPE); // enable the SPI
}

uint8_t TransChar(uint8_t ucData) {
//	portENTER_CRITICAL();
	SPDR = ucData;
 366:	8f b9       	out	0x0f, r24	; 15
	while(! (SPSR & _BV(SPIF))); //wait until previous transfer compolete
 368:	77 9b       	sbis	0x0e, 7	; 14
 36a:	fe cf       	rjmp	.-4      	; 0x368 <TransBlock+0xc>
//	portEXIT_CRITICAL();
	return SPDR;
 36c:	8f b1       	in	r24, 0x0f	; 15
		uint8_t *pucReceive) {
	uint8_t i;
	uint8_t ucTmp;
	for (i = 0; i < ucLen; i++) {
		ucTmp = TransChar(*(pucSend + i));
		if (pucReceive)
 36e:	41 15       	cp	r20, r1
 370:	51 05       	cpc	r21, r1
 372:	21 f0       	breq	.+8      	; 0x37c <TransBlock+0x20>
			*(pucReceive + i) = ucTmp;
 374:	fa 01       	movw	r30, r20
 376:	e2 0f       	add	r30, r18
 378:	f3 1f       	adc	r31, r19
 37a:	80 83       	st	Z, r24
 37c:	2f 5f       	subi	r18, 0xFF	; 255
 37e:	3f 4f       	sbci	r19, 0xFF	; 255
 380:	11 96       	adiw	r26, 0x01	; 1

void TransBlock(uint8_t *pucSend, uint8_t ucLen,
		uint8_t *pucReceive) {
	uint8_t i;
	uint8_t ucTmp;
	for (i = 0; i < ucLen; i++) {
 382:	26 17       	cp	r18, r22
 384:	78 f3       	brcs	.-34     	; 0x364 <TransBlock+0x8>
		ucTmp = TransChar(*(pucSend + i));
		if (pucReceive)
			*(pucReceive + i) = ucTmp;
	}
}
 386:	08 95       	ret

00000388 <uart_init>:
static volatile unsigned char UART_RxHead; //writing
static volatile unsigned char UART_RxTail; //read
//static volatile unsigned char UART_LastRxError;

void uart_init(uint32_t baud, enum UART_SPEED_MODE SendingSpeed)
{
 388:	0f 93       	push	r16
 38a:	1f 93       	push	r17
 38c:	8b 01       	movw	r16, r22
 38e:	9c 01       	movw	r18, r24

	reset=NULL;
 390:	10 92 65 02 	sts	0x0265, r1
 394:	10 92 64 02 	sts	0x0264, r1

	UART_TxHead=0;
 398:	10 92 60 02 	sts	0x0260, r1
	UART_TxTail=0;
 39c:	10 92 61 02 	sts	0x0261, r1
	UART_RxHead=0;
 3a0:	10 92 62 02 	sts	0x0262, r1
	UART_RxTail=0;
 3a4:	10 92 63 02 	sts	0x0263, r1

	UCSRC = _BV(URSEL)|_BV(UCSZ1)|_BV(UCSZ0); // Asyncrhnous, No Parity, 1 Stop Bit, 8bit
 3a8:	86 e8       	ldi	r24, 0x86	; 134
 3aa:	80 bd       	out	0x20, r24	; 32



	switch (SendingSpeed)
 3ac:	44 23       	and	r20, r20
 3ae:	19 f0       	breq	.+6      	; 0x3b6 <uart_init+0x2e>
 3b0:	41 30       	cpi	r20, 0x01	; 1
 3b2:	09 f5       	brne	.+66     	; 0x3f6 <uart_init+0x6e>
 3b4:	02 c0       	rjmp	.+4      	; 0x3ba <uart_init+0x32>
	{
		case USE_1X:
			UCSRA &= ~_BV(U2X);
 3b6:	59 98       	cbi	0x0b, 1	; 11
 3b8:	01 c0       	rjmp	.+2      	; 0x3bc <uart_init+0x34>
			UBRRH=(unsigned char) (UBRR_VALUE(baud)>>8);
			UBRRL=(unsigned char) (UBRR_VALUE(baud) & 0xFF);
			break;
		case USE_2X:
			UCSRA |= _BV(U2X);
 3ba:	59 9a       	sbi	0x0b, 1	; 11
			UBRRH=(unsigned char) (UBRR_VALUE_DOUBLE_SPEED(baud)>>8);
 3bc:	44 e0       	ldi	r20, 0x04	; 4
 3be:	00 0f       	add	r16, r16
 3c0:	11 1f       	adc	r17, r17
 3c2:	22 1f       	adc	r18, r18
 3c4:	33 1f       	adc	r19, r19
 3c6:	4a 95       	dec	r20
 3c8:	d1 f7       	brne	.-12     	; 0x3be <uart_init+0x36>
 3ca:	60 e0       	ldi	r22, 0x00	; 0
 3cc:	7b e1       	ldi	r23, 0x1B	; 27
 3ce:	87 eb       	ldi	r24, 0xB7	; 183
 3d0:	90 e0       	ldi	r25, 0x00	; 0
 3d2:	a9 01       	movw	r20, r18
 3d4:	98 01       	movw	r18, r16
 3d6:	77 d0       	rcall	.+238    	; 0x4c6 <__udivmodsi4>
 3d8:	c9 01       	movw	r24, r18
 3da:	da 01       	movw	r26, r20
 3dc:	01 97       	sbiw	r24, 0x01	; 1
 3de:	a1 09       	sbc	r26, r1
 3e0:	b1 09       	sbc	r27, r1
 3e2:	29 2f       	mov	r18, r25
 3e4:	3a 2f       	mov	r19, r26
 3e6:	4b 2f       	mov	r20, r27
 3e8:	55 27       	eor	r21, r21
 3ea:	01 96       	adiw	r24, 0x01	; 1
 3ec:	a1 1d       	adc	r26, r1
 3ee:	b1 1d       	adc	r27, r1
 3f0:	20 bd       	out	0x20, r18	; 32
			UBRRL=(unsigned char) (UBRR_VALUE_DOUBLE_SPEED(baud) & 0xFF);
 3f2:	81 50       	subi	r24, 0x01	; 1
 3f4:	89 b9       	out	0x09, r24	; 9



    //Enable receive interrupt, enable Receiver and Transmitter
	//UCSRB = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);
	UCSRB = _BV(RXEN)|_BV(TXEN);
 3f6:	88 e1       	ldi	r24, 0x18	; 24
 3f8:	8a b9       	out	0x0a, r24	; 10
//
//    	//
//
//    }

}
 3fa:	1f 91       	pop	r17
 3fc:	0f 91       	pop	r16
 3fe:	08 95       	ret

00000400 <uart_putc>:


void uart_putc(unsigned char data)
{
 400:	28 2f       	mov	r18, r24

	//while ( !( UCSRA & (1<<UDRE)) ); //Wait for empty transmit buffer, sould be empty because it is suppoed to be called in interrupt
	unsigned char tmpHEAD;
	tmpHEAD=(UART_TxHead+1) & (UART_TX_BUFFER_SIZE-1); //buffer about to full, refuse to write
 402:	90 91 60 02 	lds	r25, 0x0260
 406:	9f 5f       	subi	r25, 0xFF	; 255
	while (tmpHEAD==UART_TxTail) ; //wait for freespace
 408:	80 91 61 02 	lds	r24, 0x0261
 40c:	98 17       	cp	r25, r24
 40e:	e1 f3       	breq	.-8      	; 0x408 <uart_putc+0x8>

	cli();
 410:	f8 94       	cli
	UART_TxHead=tmpHEAD;
 412:	90 93 60 02 	sts	0x0260, r25
	UART_TxBuf[UART_TxHead]=data;
 416:	e0 91 60 02 	lds	r30, 0x0260
 41a:	f0 e0       	ldi	r31, 0x00	; 0
 41c:	e0 5a       	subi	r30, 0xA0	; 160
 41e:	ff 4f       	sbci	r31, 0xFF	; 255
 420:	20 83       	st	Z, r18
	sei();
 422:	78 94       	sei

	//enable TX interrupt

	 UCSRB |= _BV(UDRIE);
 424:	55 9a       	sbi	0x0a, 5	; 10

	return;

}
 426:	08 95       	ret

00000428 <uart_puts>:
//
//}


void uart_puts(const char *s )
{
 428:	cf 93       	push	r28
 42a:	df 93       	push	r29
 42c:	ec 01       	movw	r28, r24
 42e:	02 c0       	rjmp	.+4      	; 0x434 <uart_puts+0xc>
    while (*s)
      uart_putc(*s++);
 430:	21 96       	adiw	r28, 0x01	; 1
 432:	e6 df       	rcall	.-52     	; 0x400 <uart_putc>
//}


void uart_puts(const char *s )
{
    while (*s)
 434:	88 81       	ld	r24, Y
 436:	88 23       	and	r24, r24
 438:	d9 f7       	brne	.-10     	; 0x430 <uart_puts+0x8>
      uart_putc(*s++);

}/* uart_puts */
 43a:	df 91       	pop	r29
 43c:	cf 91       	pop	r28
 43e:	08 95       	ret

00000440 <uart_puts_length>:

void uart_puts_length(const char *s, unsigned char length )
{
 440:	0f 93       	push	r16
 442:	1f 93       	push	r17
 444:	cf 93       	push	r28
 446:	df 93       	push	r29
 448:	18 2f       	mov	r17, r24
 44a:	06 2f       	mov	r16, r22
 44c:	28 2f       	mov	r18, r24
 44e:	39 2f       	mov	r19, r25
 450:	e9 01       	movw	r28, r18
 452:	02 c0       	rjmp	.+4      	; 0x458 <uart_puts_length+0x18>
	uint8_t i;
	for (i=0;i<length;i++)
	{
      uart_putc(*s++);
 454:	89 91       	ld	r24, Y+
 456:	d4 df       	rcall	.-88     	; 0x400 <uart_putc>
}/* uart_puts */

void uart_puts_length(const char *s, unsigned char length )
{
	uint8_t i;
	for (i=0;i<length;i++)
 458:	9e 01       	movw	r18, r28
 45a:	21 1b       	sub	r18, r17
 45c:	20 17       	cp	r18, r16
 45e:	d0 f3       	brcs	.-12     	; 0x454 <uart_puts_length+0x14>
	{
      uart_putc(*s++);
	}
}/* uart_puts */
 460:	df 91       	pop	r29
 462:	cf 91       	pop	r28
 464:	1f 91       	pop	r17
 466:	0f 91       	pop	r16
 468:	08 95       	ret

0000046a <__vector_12>:

}*/

//Sending Interrupt
ISR(USART_UDRE_vect)
{
 46a:	1f 92       	push	r1
 46c:	0f 92       	push	r0
 46e:	0f b6       	in	r0, 0x3f	; 63
 470:	0f 92       	push	r0
 472:	11 24       	eor	r1, r1
 474:	8f 93       	push	r24
 476:	9f 93       	push	r25
 478:	ef 93       	push	r30
 47a:	ff 93       	push	r31
	Purpose:  called when the UART is ready to transmit the next byte
	**************************************************************************/

	unsigned char tmptail;

	if ( UART_TxHead != UART_TxTail) //sending soft buffer has stuff
 47c:	90 91 60 02 	lds	r25, 0x0260
 480:	80 91 61 02 	lds	r24, 0x0261
 484:	98 17       	cp	r25, r24
 486:	59 f0       	breq	.+22     	; 0x49e <__vector_12+0x34>
	{
		/* calculate and store new buffer index */
		tmptail = (UART_TxTail + 1) & (UART_TX_BUFFER_SIZE-1);
 488:	e0 91 61 02 	lds	r30, 0x0261
 48c:	ef 5f       	subi	r30, 0xFF	; 255
		UART_TxTail = tmptail;
 48e:	e0 93 61 02 	sts	0x0261, r30
		/* get one byte from buffer and write it to UART */
		UDR = UART_TxBuf[tmptail];  /* start transmission */
 492:	f0 e0       	ldi	r31, 0x00	; 0
 494:	e0 5a       	subi	r30, 0xA0	; 160
 496:	ff 4f       	sbci	r31, 0xFF	; 255
 498:	80 81       	ld	r24, Z
 49a:	8c b9       	out	0x0c, r24	; 12
 49c:	01 c0       	rjmp	.+2      	; 0x4a0 <__vector_12+0x36>
	}
	else{
		/* tx buffer empty, disable UDRE interrupt */
		UCSRB &= ~_BV(UDRIE);
 49e:	55 98       	cbi	0x0a, 5	; 10
	}


}
 4a0:	ff 91       	pop	r31
 4a2:	ef 91       	pop	r30
 4a4:	9f 91       	pop	r25
 4a6:	8f 91       	pop	r24
 4a8:	0f 90       	pop	r0
 4aa:	0f be       	out	0x3f, r0	; 63
 4ac:	0f 90       	pop	r0
 4ae:	1f 90       	pop	r1
 4b0:	18 95       	reti

000004b2 <__vector_11>:


//Receiving Interrupt
ISR(USART_RXC_vect)
{
 4b2:	1f 92       	push	r1
 4b4:	0f 92       	push	r0
 4b6:	0f b6       	in	r0, 0x3f	; 63
 4b8:	0f 92       	push	r0
 4ba:	11 24       	eor	r1, r1
//	//}
//	//UART_LastRxError = lastRxError;
//


}
 4bc:	0f 90       	pop	r0
 4be:	0f be       	out	0x3f, r0	; 63
 4c0:	0f 90       	pop	r0
 4c2:	1f 90       	pop	r1
 4c4:	18 95       	reti

000004c6 <__udivmodsi4>:
 4c6:	a1 e2       	ldi	r26, 0x21	; 33
 4c8:	1a 2e       	mov	r1, r26
 4ca:	aa 1b       	sub	r26, r26
 4cc:	bb 1b       	sub	r27, r27
 4ce:	fd 01       	movw	r30, r26
 4d0:	0d c0       	rjmp	.+26     	; 0x4ec <__udivmodsi4_ep>

000004d2 <__udivmodsi4_loop>:
 4d2:	aa 1f       	adc	r26, r26
 4d4:	bb 1f       	adc	r27, r27
 4d6:	ee 1f       	adc	r30, r30
 4d8:	ff 1f       	adc	r31, r31
 4da:	a2 17       	cp	r26, r18
 4dc:	b3 07       	cpc	r27, r19
 4de:	e4 07       	cpc	r30, r20
 4e0:	f5 07       	cpc	r31, r21
 4e2:	20 f0       	brcs	.+8      	; 0x4ec <__udivmodsi4_ep>
 4e4:	a2 1b       	sub	r26, r18
 4e6:	b3 0b       	sbc	r27, r19
 4e8:	e4 0b       	sbc	r30, r20
 4ea:	f5 0b       	sbc	r31, r21

000004ec <__udivmodsi4_ep>:
 4ec:	66 1f       	adc	r22, r22
 4ee:	77 1f       	adc	r23, r23
 4f0:	88 1f       	adc	r24, r24
 4f2:	99 1f       	adc	r25, r25
 4f4:	1a 94       	dec	r1
 4f6:	69 f7       	brne	.-38     	; 0x4d2 <__udivmodsi4_loop>
 4f8:	60 95       	com	r22
 4fa:	70 95       	com	r23
 4fc:	80 95       	com	r24
 4fe:	90 95       	com	r25
 500:	9b 01       	movw	r18, r22
 502:	ac 01       	movw	r20, r24
 504:	bd 01       	movw	r22, r26
 506:	cf 01       	movw	r24, r30
 508:	08 95       	ret

0000050a <_exit>:
 50a:	f8 94       	cli

0000050c <__stop_program>:
 50c:	ff cf       	rjmp	.-2      	; 0x50c <__stop_program>
