

================================================================
== Vitis HLS Report for 'md_kernel'
================================================================
* Date:           Tue Oct  7 00:19:09 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2324|     2324|  23.240 us|  23.240 us|  2325|  2325|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_i  |     2322|     2322|       164|         17|          1|   128|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 164


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 164
* Pipeline : 1
  Pipeline-0 : II = 17, D = 164, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 167 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_278"   --->   Operation 168 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %force_x_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %force_x_0"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %force_x_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %force_x_1"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %force_y_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %force_y_0"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %force_y_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %force_y_1"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %force_z_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %force_z_0"   --->   Operation 178 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %force_z_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %force_z_1"   --->   Operation 180 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %position_x_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %position_x_0"   --->   Operation 182 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %position_x_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %position_x_1"   --->   Operation 184 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %position_y_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %position_y_0"   --->   Operation 186 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %position_y_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %position_y_1"   --->   Operation 188 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %position_z_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %position_z_0"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %position_z_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %position_z_1"   --->   Operation 192 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %NL_0, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %NL_0"   --->   Operation 194 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %NL_1, void @empty_266, i32 0, i32 0, void @empty_285, i32 4294967295, i32 0, void @empty_285, void @empty_285, void @empty_285, i32 0, i32 0, i32 0, i32 0, void @empty_285, void @empty_285, i32 4294967295, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %NL_1"   --->   Operation 196 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.84ns)   --->   "%store_ln24 = store i9 0, i9 %i" [md.c:24]   --->   Operation 197 'store' 'store_ln24' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc.1" [md.c:24]   --->   Operation 198 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [md.c:25]   --->   Operation 199 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_1, i32 8" [md.c:24]   --->   Operation 200 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 201 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %tmp, void %fpga_resource_hint.for.inc.1.287, void %for.end43" [md.c:24]   --->   Operation 202 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i9 %i_1" [md.c:24]   --->   Operation 203 'trunc' 'trunc_ln24' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_1, i32 7" [md.c:25]   --->   Operation 204 'bitselect' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %trunc_ln24" [md.c:25]   --->   Operation 205 'zext' 'zext_ln25' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%position_x_0_addr = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln25" [md.c:25]   --->   Operation 206 'getelementptr' 'position_x_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 207 [2/2] (2.26ns)   --->   "%position_x_0_load = load i6 %position_x_0_addr" [md.c:25]   --->   Operation 207 'load' 'position_x_0_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%position_x_1_addr = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln25" [md.c:25]   --->   Operation 208 'getelementptr' 'position_x_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 209 [2/2] (2.26ns)   --->   "%position_x_1_load = load i6 %position_x_1_addr" [md.c:25]   --->   Operation 209 'load' 'position_x_1_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%position_y_0_addr = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln25" [md.c:26]   --->   Operation 210 'getelementptr' 'position_y_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 211 [2/2] (2.26ns)   --->   "%position_y_0_load = load i6 %position_y_0_addr" [md.c:26]   --->   Operation 211 'load' 'position_y_0_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%position_y_1_addr = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln25" [md.c:26]   --->   Operation 212 'getelementptr' 'position_y_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 213 [2/2] (2.26ns)   --->   "%position_y_1_load = load i6 %position_y_1_addr" [md.c:26]   --->   Operation 213 'load' 'position_y_1_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%position_z_0_addr = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln25" [md.c:27]   --->   Operation 214 'getelementptr' 'position_z_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 215 [2/2] (2.26ns)   --->   "%position_z_0_load = load i6 %position_z_0_addr" [md.c:27]   --->   Operation 215 'load' 'position_z_0_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%position_z_1_addr = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln25" [md.c:27]   --->   Operation 216 'getelementptr' 'position_z_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 217 [2/2] (2.26ns)   --->   "%position_z_1_load = load i6 %position_z_1_addr" [md.c:27]   --->   Operation 217 'load' 'position_z_1_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln24, i4 0" [md.c:33]   --->   Operation 218 'bitconcatenate' 'shl_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %shl_ln" [md.c:33]   --->   Operation 219 'zext' 'zext_ln33' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%NL_0_addr = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33" [md.c:33]   --->   Operation 220 'getelementptr' 'NL_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 221 [2/2] (2.26ns)   --->   "%NL_0_load = load i10 %NL_0_addr" [md.c:33]   --->   Operation 221 'load' 'NL_0_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%NL_1_addr = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33" [md.c:33]   --->   Operation 222 'getelementptr' 'NL_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 223 [2/2] (2.26ns)   --->   "%NL_1_load = load i10 %NL_1_addr" [md.c:33]   --->   Operation 223 'load' 'NL_1_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %tmp_1, void %arrayidx4071.case.0, void %arrayidx4071.case.1" [md.c:53]   --->   Operation 224 'br' 'br_ln53' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%force_x_0_addr = getelementptr i128 %force_x_0, i64 0, i64 %zext_ln25" [md.c:53]   --->   Operation 225 'getelementptr' 'force_x_0_addr' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 226 [2/2] (2.26ns)   --->   "%force_x_0_load = load i6 %force_x_0_addr" [md.c:53]   --->   Operation 226 'load' 'force_x_0_load' <Predicate = (!tmp & !tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%force_y_0_addr = getelementptr i128 %force_y_0, i64 0, i64 %zext_ln25" [md.c:54]   --->   Operation 227 'getelementptr' 'force_y_0_addr' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 228 [2/2] (2.26ns)   --->   "%force_y_0_load = load i6 %force_y_0_addr" [md.c:54]   --->   Operation 228 'load' 'force_y_0_load' <Predicate = (!tmp & !tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%force_z_0_addr = getelementptr i128 %force_z_0, i64 0, i64 %zext_ln25" [md.c:55]   --->   Operation 229 'getelementptr' 'force_z_0_addr' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 230 [2/2] (2.26ns)   --->   "%force_z_0_load = load i6 %force_z_0_addr" [md.c:55]   --->   Operation 230 'load' 'force_z_0_load' <Predicate = (!tmp & !tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%force_x_1_addr = getelementptr i128 %force_x_1, i64 0, i64 %zext_ln25" [md.c:53]   --->   Operation 231 'getelementptr' 'force_x_1_addr' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 232 [2/2] (2.26ns)   --->   "%force_x_1_load = load i6 %force_x_1_addr" [md.c:53]   --->   Operation 232 'load' 'force_x_1_load' <Predicate = (!tmp & tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%force_y_1_addr = getelementptr i128 %force_y_1, i64 0, i64 %zext_ln25" [md.c:54]   --->   Operation 233 'getelementptr' 'force_y_1_addr' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 234 [2/2] (2.26ns)   --->   "%force_y_1_load = load i6 %force_y_1_addr" [md.c:54]   --->   Operation 234 'load' 'force_y_1_load' <Predicate = (!tmp & tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%force_z_1_addr = getelementptr i128 %force_z_1, i64 0, i64 %zext_ln25" [md.c:55]   --->   Operation 235 'getelementptr' 'force_z_1_addr' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 236 [2/2] (2.26ns)   --->   "%force_z_1_load = load i6 %force_z_1_addr" [md.c:55]   --->   Operation 236 'load' 'force_z_1_load' <Predicate = (!tmp & tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln24 = or i6 %trunc_ln24, i6 1" [md.c:24]   --->   Operation 237 'or' 'or_ln24' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i6 %or_ln24" [md.c:25]   --->   Operation 238 'zext' 'zext_ln25_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%position_x_0_addr_17 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln25_2" [md.c:25]   --->   Operation 239 'getelementptr' 'position_x_0_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 240 [2/2] (2.26ns)   --->   "%position_x_0_load_17 = load i6 %position_x_0_addr_17" [md.c:25]   --->   Operation 240 'load' 'position_x_0_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%position_x_1_addr_17 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln25_2" [md.c:25]   --->   Operation 241 'getelementptr' 'position_x_1_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 242 [2/2] (2.26ns)   --->   "%position_x_1_load_17 = load i6 %position_x_1_addr_17" [md.c:25]   --->   Operation 242 'load' 'position_x_1_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%position_y_0_addr_17 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln25_2" [md.c:26]   --->   Operation 243 'getelementptr' 'position_y_0_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 244 [2/2] (2.26ns)   --->   "%position_y_0_load_17 = load i6 %position_y_0_addr_17" [md.c:26]   --->   Operation 244 'load' 'position_y_0_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%position_y_1_addr_17 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln25_2" [md.c:26]   --->   Operation 245 'getelementptr' 'position_y_1_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 246 [2/2] (2.26ns)   --->   "%position_y_1_load_17 = load i6 %position_y_1_addr_17" [md.c:26]   --->   Operation 246 'load' 'position_y_1_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%position_z_0_addr_17 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln25_2" [md.c:27]   --->   Operation 247 'getelementptr' 'position_z_0_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 248 [2/2] (2.26ns)   --->   "%position_z_0_load_17 = load i6 %position_z_0_addr_17" [md.c:27]   --->   Operation 248 'load' 'position_z_0_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%position_z_1_addr_17 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln25_2" [md.c:27]   --->   Operation 249 'getelementptr' 'position_z_1_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 250 [2/2] (2.26ns)   --->   "%position_z_1_load_17 = load i6 %position_z_1_addr_17" [md.c:27]   --->   Operation 250 'load' 'position_z_1_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln33_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %or_ln24, i4 0" [md.c:33]   --->   Operation 251 'bitconcatenate' 'shl_ln33_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln33_17 = zext i10 %shl_ln33_1" [md.c:33]   --->   Operation 252 'zext' 'zext_ln33_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%NL_0_addr_16 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_17" [md.c:33]   --->   Operation 253 'getelementptr' 'NL_0_addr_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 254 [2/2] (2.26ns)   --->   "%NL_0_load_16 = load i10 %NL_0_addr_16" [md.c:33]   --->   Operation 254 'load' 'NL_0_load_16' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%NL_1_addr_16 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_17" [md.c:33]   --->   Operation 255 'getelementptr' 'NL_1_addr_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 256 [2/2] (2.26ns)   --->   "%NL_1_load_16 = load i10 %NL_1_addr_16" [md.c:33]   --->   Operation 256 'load' 'NL_1_load_16' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %tmp_1, void %arrayidx40.1141.case.0, void %arrayidx40.1141.case.1" [md.c:53]   --->   Operation 257 'br' 'br_ln53' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%force_x_0_addr_1 = getelementptr i128 %force_x_0, i64 0, i64 %zext_ln25_2" [md.c:53]   --->   Operation 258 'getelementptr' 'force_x_0_addr_1' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 259 [2/2] (2.26ns)   --->   "%force_x_0_load_1 = load i6 %force_x_0_addr_1" [md.c:53]   --->   Operation 259 'load' 'force_x_0_load_1' <Predicate = (!tmp & !tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%force_y_0_addr_1 = getelementptr i128 %force_y_0, i64 0, i64 %zext_ln25_2" [md.c:54]   --->   Operation 260 'getelementptr' 'force_y_0_addr_1' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 261 [2/2] (2.26ns)   --->   "%force_y_0_load_1 = load i6 %force_y_0_addr_1" [md.c:54]   --->   Operation 261 'load' 'force_y_0_load_1' <Predicate = (!tmp & !tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%force_z_0_addr_1 = getelementptr i128 %force_z_0, i64 0, i64 %zext_ln25_2" [md.c:55]   --->   Operation 262 'getelementptr' 'force_z_0_addr_1' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 263 [2/2] (2.26ns)   --->   "%force_z_0_load_1 = load i6 %force_z_0_addr_1" [md.c:55]   --->   Operation 263 'load' 'force_z_0_load_1' <Predicate = (!tmp & !tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%force_x_1_addr_1 = getelementptr i128 %force_x_1, i64 0, i64 %zext_ln25_2" [md.c:53]   --->   Operation 264 'getelementptr' 'force_x_1_addr_1' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 265 [2/2] (2.26ns)   --->   "%force_x_1_load_1 = load i6 %force_x_1_addr_1" [md.c:53]   --->   Operation 265 'load' 'force_x_1_load_1' <Predicate = (!tmp & tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%force_y_1_addr_1 = getelementptr i128 %force_y_1, i64 0, i64 %zext_ln25_2" [md.c:54]   --->   Operation 266 'getelementptr' 'force_y_1_addr_1' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 267 [2/2] (2.26ns)   --->   "%force_y_1_load_1 = load i6 %force_y_1_addr_1" [md.c:54]   --->   Operation 267 'load' 'force_y_1_load_1' <Predicate = (!tmp & tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%force_z_1_addr_1 = getelementptr i128 %force_z_1, i64 0, i64 %zext_ln25_2" [md.c:55]   --->   Operation 268 'getelementptr' 'force_z_1_addr_1' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 269 [2/2] (2.26ns)   --->   "%force_z_1_load_1 = load i6 %force_z_1_addr_1" [md.c:55]   --->   Operation 269 'load' 'force_z_1_load_1' <Predicate = (!tmp & tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 5.48>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_1, i32 6" [md.c:25]   --->   Operation 270 'bitselect' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_2, i6 0" [md.c:25]   --->   Operation 271 'bitconcatenate' 'and_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 272 [1/2] (2.26ns)   --->   "%position_x_0_load = load i6 %position_x_0_addr" [md.c:25]   --->   Operation 272 'load' 'position_x_0_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i7 %and_ln" [md.c:25]   --->   Operation 273 'zext' 'zext_ln25_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (2.37ns)   --->   "%lshr_ln25 = lshr i128 %position_x_0_load, i128 %zext_ln25_1" [md.c:25]   --->   Operation 274 'lshr' 'lshr_ln25' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i128 %lshr_ln25" [md.c:25]   --->   Operation 275 'trunc' 'trunc_ln25' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i64 %trunc_ln25" [md.c:25]   --->   Operation 276 'bitcast' 'bitcast_ln25' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 277 [1/2] (2.26ns)   --->   "%position_x_1_load = load i6 %position_x_1_addr" [md.c:25]   --->   Operation 277 'load' 'position_x_1_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i7 %and_ln" [md.c:25]   --->   Operation 278 'zext' 'zext_ln25_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (2.37ns)   --->   "%lshr_ln25_1 = lshr i128 %position_x_1_load, i128 %zext_ln25_3" [md.c:25]   --->   Operation 279 'lshr' 'lshr_ln25_1' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i128 %lshr_ln25_1" [md.c:25]   --->   Operation 280 'trunc' 'trunc_ln25_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i64 %trunc_ln25_1" [md.c:25]   --->   Operation 281 'bitcast' 'bitcast_ln25_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.84ns)   --->   "%i_x = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln25, i64 %bitcast_ln25_1, i1 %tmp_1" [md.c:25]   --->   Operation 282 'mux' 'i_x' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/2] (2.26ns)   --->   "%position_y_0_load = load i6 %position_y_0_addr" [md.c:26]   --->   Operation 283 'load' 'position_y_0_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %and_ln" [md.c:26]   --->   Operation 284 'zext' 'zext_ln26' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (2.37ns)   --->   "%lshr_ln26 = lshr i128 %position_y_0_load, i128 %zext_ln26" [md.c:26]   --->   Operation 285 'lshr' 'lshr_ln26' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i128 %lshr_ln26" [md.c:26]   --->   Operation 286 'trunc' 'trunc_ln26' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i64 %trunc_ln26" [md.c:26]   --->   Operation 287 'bitcast' 'bitcast_ln26' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 288 [1/2] (2.26ns)   --->   "%position_y_1_load = load i6 %position_y_1_addr" [md.c:26]   --->   Operation 288 'load' 'position_y_1_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i7 %and_ln" [md.c:26]   --->   Operation 289 'zext' 'zext_ln26_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (2.37ns)   --->   "%lshr_ln26_1 = lshr i128 %position_y_1_load, i128 %zext_ln26_1" [md.c:26]   --->   Operation 290 'lshr' 'lshr_ln26_1' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i128 %lshr_ln26_1" [md.c:26]   --->   Operation 291 'trunc' 'trunc_ln26_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast i64 %trunc_ln26_1" [md.c:26]   --->   Operation 292 'bitcast' 'bitcast_ln26_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.84ns)   --->   "%i_y = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln26, i64 %bitcast_ln26_1, i1 %tmp_1" [md.c:26]   --->   Operation 293 'mux' 'i_y' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/2] (2.26ns)   --->   "%position_z_0_load = load i6 %position_z_0_addr" [md.c:27]   --->   Operation 294 'load' 'position_z_0_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %and_ln" [md.c:27]   --->   Operation 295 'zext' 'zext_ln27' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (2.37ns)   --->   "%lshr_ln27 = lshr i128 %position_z_0_load, i128 %zext_ln27" [md.c:27]   --->   Operation 296 'lshr' 'lshr_ln27' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i128 %lshr_ln27" [md.c:27]   --->   Operation 297 'trunc' 'trunc_ln27' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i64 %trunc_ln27" [md.c:27]   --->   Operation 298 'bitcast' 'bitcast_ln27' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 299 [1/2] (2.26ns)   --->   "%position_z_1_load = load i6 %position_z_1_addr" [md.c:27]   --->   Operation 299 'load' 'position_z_1_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i7 %and_ln" [md.c:27]   --->   Operation 300 'zext' 'zext_ln27_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (2.37ns)   --->   "%lshr_ln27_1 = lshr i128 %position_z_1_load, i128 %zext_ln27_1" [md.c:27]   --->   Operation 301 'lshr' 'lshr_ln27_1' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i128 %lshr_ln27_1" [md.c:27]   --->   Operation 302 'trunc' 'trunc_ln27_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i64 %trunc_ln27_1" [md.c:27]   --->   Operation 303 'bitcast' 'bitcast_ln27_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.84ns)   --->   "%i_z = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln27, i64 %bitcast_ln27_1, i1 %tmp_1" [md.c:27]   --->   Operation 304 'mux' 'i_z' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%and_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_2, i5 0" [md.c:33]   --->   Operation 305 'bitconcatenate' 'and_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 306 [1/2] (2.26ns)   --->   "%NL_0_load = load i10 %NL_0_addr" [md.c:33]   --->   Operation 306 'load' 'NL_0_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i6 %and_ln1" [md.c:33]   --->   Operation 307 'zext' 'zext_ln33_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (2.35ns)   --->   "%lshr_ln33 = lshr i64 %NL_0_load, i64 %zext_ln33_1" [md.c:33]   --->   Operation 308 'lshr' 'lshr_ln33' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i64 %lshr_ln33" [md.c:33]   --->   Operation 309 'trunc' 'trunc_ln33' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 310 [1/2] (2.26ns)   --->   "%NL_1_load = load i10 %NL_1_addr" [md.c:33]   --->   Operation 310 'load' 'NL_1_load' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln33_33 = zext i6 %and_ln1" [md.c:33]   --->   Operation 311 'zext' 'zext_ln33_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (2.35ns)   --->   "%lshr_ln33_1 = lshr i64 %NL_1_load, i64 %zext_ln33_33" [md.c:33]   --->   Operation 312 'lshr' 'lshr_ln33_1' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i64 %lshr_ln33_1" [md.c:33]   --->   Operation 313 'trunc' 'trunc_ln33_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.84ns)   --->   "%jidx = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33, i32 %trunc_ln33_1, i1 %tmp_1" [md.c:33]   --->   Operation 314 'mux' 'jidx' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %jidx" [md.c:22]   --->   Operation 315 'trunc' 'trunc_ln22' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx, i32 7, i32 31" [md.c:35]   --->   Operation 316 'partselect' 'lshr_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx, i32 6" [md.c:35]   --->   Operation 317 'bitselect' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%or_ln33 = or i10 %shl_ln, i10 1" [md.c:33]   --->   Operation 318 'or' 'or_ln33' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i10 %or_ln33" [md.c:33]   --->   Operation 319 'zext' 'zext_ln33_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%NL_0_addr_1 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_2" [md.c:33]   --->   Operation 320 'getelementptr' 'NL_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 321 [2/2] (2.26ns)   --->   "%NL_0_load_1 = load i10 %NL_0_addr_1" [md.c:33]   --->   Operation 321 'load' 'NL_0_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%NL_1_addr_1 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_2" [md.c:33]   --->   Operation 322 'getelementptr' 'NL_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 323 [2/2] (2.26ns)   --->   "%NL_1_load_1 = load i10 %NL_1_addr_1" [md.c:33]   --->   Operation 323 'load' 'NL_1_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_2 : Operation 324 [1/2] (2.26ns)   --->   "%force_x_0_load = load i6 %force_x_0_addr" [md.c:53]   --->   Operation 324 'load' 'force_x_0_load' <Predicate = (!tmp & !tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 325 [1/2] (2.26ns)   --->   "%force_y_0_load = load i6 %force_y_0_addr" [md.c:54]   --->   Operation 325 'load' 'force_y_0_load' <Predicate = (!tmp & !tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 326 [1/2] (2.26ns)   --->   "%force_z_0_load = load i6 %force_z_0_addr" [md.c:55]   --->   Operation 326 'load' 'force_z_0_load' <Predicate = (!tmp & !tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 327 [1/2] (2.26ns)   --->   "%force_x_1_load = load i6 %force_x_1_addr" [md.c:53]   --->   Operation 327 'load' 'force_x_1_load' <Predicate = (!tmp & tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 328 [1/2] (2.26ns)   --->   "%force_y_1_load = load i6 %force_y_1_addr" [md.c:54]   --->   Operation 328 'load' 'force_y_1_load' <Predicate = (!tmp & tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 329 [1/2] (2.26ns)   --->   "%force_z_1_load = load i6 %force_z_1_addr" [md.c:55]   --->   Operation 329 'load' 'force_z_1_load' <Predicate = (!tmp & tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 330 [1/2] (2.26ns)   --->   "%position_x_0_load_17 = load i6 %position_x_0_addr_17" [md.c:25]   --->   Operation 330 'load' 'position_x_0_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln25_4 = zext i7 %and_ln" [md.c:25]   --->   Operation 331 'zext' 'zext_ln25_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (2.37ns)   --->   "%lshr_ln25_2 = lshr i128 %position_x_0_load_17, i128 %zext_ln25_4" [md.c:25]   --->   Operation 332 'lshr' 'lshr_ln25_2' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = trunc i128 %lshr_ln25_2" [md.c:25]   --->   Operation 333 'trunc' 'trunc_ln25_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%bitcast_ln25_2 = bitcast i64 %trunc_ln25_2" [md.c:25]   --->   Operation 334 'bitcast' 'bitcast_ln25_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 335 [1/2] (2.26ns)   --->   "%position_x_1_load_17 = load i6 %position_x_1_addr_17" [md.c:25]   --->   Operation 335 'load' 'position_x_1_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln25_5 = zext i7 %and_ln" [md.c:25]   --->   Operation 336 'zext' 'zext_ln25_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (2.37ns)   --->   "%lshr_ln25_3 = lshr i128 %position_x_1_load_17, i128 %zext_ln25_5" [md.c:25]   --->   Operation 337 'lshr' 'lshr_ln25_3' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln25_3 = trunc i128 %lshr_ln25_3" [md.c:25]   --->   Operation 338 'trunc' 'trunc_ln25_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%bitcast_ln25_3 = bitcast i64 %trunc_ln25_3" [md.c:25]   --->   Operation 339 'bitcast' 'bitcast_ln25_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.84ns)   --->   "%i_x_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln25_2, i64 %bitcast_ln25_3, i1 %tmp_1" [md.c:25]   --->   Operation 340 'mux' 'i_x_1' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/2] (2.26ns)   --->   "%position_y_0_load_17 = load i6 %position_y_0_addr_17" [md.c:26]   --->   Operation 341 'load' 'position_y_0_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %and_ln" [md.c:26]   --->   Operation 342 'zext' 'zext_ln26_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (2.37ns)   --->   "%lshr_ln26_2 = lshr i128 %position_y_0_load_17, i128 %zext_ln26_2" [md.c:26]   --->   Operation 343 'lshr' 'lshr_ln26_2' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i128 %lshr_ln26_2" [md.c:26]   --->   Operation 344 'trunc' 'trunc_ln26_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%bitcast_ln26_2 = bitcast i64 %trunc_ln26_2" [md.c:26]   --->   Operation 345 'bitcast' 'bitcast_ln26_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 346 [1/2] (2.26ns)   --->   "%position_y_1_load_17 = load i6 %position_y_1_addr_17" [md.c:26]   --->   Operation 346 'load' 'position_y_1_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i7 %and_ln" [md.c:26]   --->   Operation 347 'zext' 'zext_ln26_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (2.37ns)   --->   "%lshr_ln26_3 = lshr i128 %position_y_1_load_17, i128 %zext_ln26_3" [md.c:26]   --->   Operation 348 'lshr' 'lshr_ln26_3' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = trunc i128 %lshr_ln26_3" [md.c:26]   --->   Operation 349 'trunc' 'trunc_ln26_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln26_3 = bitcast i64 %trunc_ln26_3" [md.c:26]   --->   Operation 350 'bitcast' 'bitcast_ln26_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.84ns)   --->   "%i_y_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln26_2, i64 %bitcast_ln26_3, i1 %tmp_1" [md.c:26]   --->   Operation 351 'mux' 'i_y_1' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/2] (2.26ns)   --->   "%position_z_0_load_17 = load i6 %position_z_0_addr_17" [md.c:27]   --->   Operation 352 'load' 'position_z_0_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %and_ln" [md.c:27]   --->   Operation 353 'zext' 'zext_ln27_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (2.37ns)   --->   "%lshr_ln27_2 = lshr i128 %position_z_0_load_17, i128 %zext_ln27_2" [md.c:27]   --->   Operation 354 'lshr' 'lshr_ln27_2' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln27_2 = trunc i128 %lshr_ln27_2" [md.c:27]   --->   Operation 355 'trunc' 'trunc_ln27_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%bitcast_ln27_2 = bitcast i64 %trunc_ln27_2" [md.c:27]   --->   Operation 356 'bitcast' 'bitcast_ln27_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 357 [1/2] (2.26ns)   --->   "%position_z_1_load_17 = load i6 %position_z_1_addr_17" [md.c:27]   --->   Operation 357 'load' 'position_z_1_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i7 %and_ln" [md.c:27]   --->   Operation 358 'zext' 'zext_ln27_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (2.37ns)   --->   "%lshr_ln27_3 = lshr i128 %position_z_1_load_17, i128 %zext_ln27_3" [md.c:27]   --->   Operation 359 'lshr' 'lshr_ln27_3' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln27_3 = trunc i128 %lshr_ln27_3" [md.c:27]   --->   Operation 360 'trunc' 'trunc_ln27_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%bitcast_ln27_3 = bitcast i64 %trunc_ln27_3" [md.c:27]   --->   Operation 361 'bitcast' 'bitcast_ln27_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.84ns)   --->   "%i_z_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i1, i64 %bitcast_ln27_2, i64 %bitcast_ln27_3, i1 %tmp_1" [md.c:27]   --->   Operation 362 'mux' 'i_z_1' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/2] (2.26ns)   --->   "%NL_0_load_16 = load i10 %NL_0_addr_16" [md.c:33]   --->   Operation 363 'load' 'NL_0_load_16' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln33_64 = zext i6 %and_ln1" [md.c:33]   --->   Operation 364 'zext' 'zext_ln33_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (2.35ns)   --->   "%lshr_ln33_32 = lshr i64 %NL_0_load_16, i64 %zext_ln33_64" [md.c:33]   --->   Operation 365 'lshr' 'lshr_ln33_32' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln33_32 = trunc i64 %lshr_ln33_32" [md.c:33]   --->   Operation 366 'trunc' 'trunc_ln33_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 367 [1/2] (2.26ns)   --->   "%NL_1_load_16 = load i10 %NL_1_addr_16" [md.c:33]   --->   Operation 367 'load' 'NL_1_load_16' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln33_65 = zext i6 %and_ln1" [md.c:33]   --->   Operation 368 'zext' 'zext_ln33_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (2.35ns)   --->   "%lshr_ln33_33 = lshr i64 %NL_1_load_16, i64 %zext_ln33_65" [md.c:33]   --->   Operation 369 'lshr' 'lshr_ln33_33' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln33_33 = trunc i64 %lshr_ln33_33" [md.c:33]   --->   Operation 370 'trunc' 'trunc_ln33_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.84ns)   --->   "%jidx_16 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_32, i32 %trunc_ln33_33, i1 %tmp_1" [md.c:33]   --->   Operation 371 'mux' 'jidx_16' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln22_16 = trunc i32 %jidx_16" [md.c:22]   --->   Operation 372 'trunc' 'trunc_ln22_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%lshr_ln35_15 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_16, i32 7, i32 31" [md.c:35]   --->   Operation 373 'partselect' 'lshr_ln35_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_16, i32 6" [md.c:35]   --->   Operation 374 'bitselect' 'tmp_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%or_ln33_15 = or i10 %shl_ln33_1, i10 1" [md.c:33]   --->   Operation 375 'or' 'or_ln33_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln33_18 = zext i10 %or_ln33_15" [md.c:33]   --->   Operation 376 'zext' 'zext_ln33_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%NL_0_addr_17 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_18" [md.c:33]   --->   Operation 377 'getelementptr' 'NL_0_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 378 [2/2] (2.26ns)   --->   "%NL_0_load_17 = load i10 %NL_0_addr_17" [md.c:33]   --->   Operation 378 'load' 'NL_0_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%NL_1_addr_17 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_18" [md.c:33]   --->   Operation 379 'getelementptr' 'NL_1_addr_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 380 [2/2] (2.26ns)   --->   "%NL_1_load_17 = load i10 %NL_1_addr_17" [md.c:33]   --->   Operation 380 'load' 'NL_1_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_2 : Operation 381 [1/2] (2.26ns)   --->   "%force_x_0_load_1 = load i6 %force_x_0_addr_1" [md.c:53]   --->   Operation 381 'load' 'force_x_0_load_1' <Predicate = (!tmp & !tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 382 [1/2] (2.26ns)   --->   "%force_y_0_load_1 = load i6 %force_y_0_addr_1" [md.c:54]   --->   Operation 382 'load' 'force_y_0_load_1' <Predicate = (!tmp & !tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 383 [1/2] (2.26ns)   --->   "%force_z_0_load_1 = load i6 %force_z_0_addr_1" [md.c:55]   --->   Operation 383 'load' 'force_z_0_load_1' <Predicate = (!tmp & !tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 384 [1/2] (2.26ns)   --->   "%force_x_1_load_1 = load i6 %force_x_1_addr_1" [md.c:53]   --->   Operation 384 'load' 'force_x_1_load_1' <Predicate = (!tmp & tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 385 [1/2] (2.26ns)   --->   "%force_y_1_load_1 = load i6 %force_y_1_addr_1" [md.c:54]   --->   Operation 385 'load' 'force_y_1_load_1' <Predicate = (!tmp & tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 386 [1/2] (2.26ns)   --->   "%force_z_1_load_1 = load i6 %force_z_1_addr_1" [md.c:55]   --->   Operation 386 'load' 'force_z_1_load_1' <Predicate = (!tmp & tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_2 : Operation 387 [1/1] (1.35ns)   --->   "%add_ln24 = add i9 %i_1, i9 2" [md.c:24]   --->   Operation 387 'add' 'add_ln24' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.84ns)   --->   "%store_ln24 = store i9 %add_ln24, i9 %i" [md.c:24]   --->   Operation 388 'store' 'store_ln24' <Predicate = (!tmp)> <Delay = 0.84>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc.1" [md.c:24]   --->   Operation 389 'br' 'br_ln24' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.46>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i6 %trunc_ln22" [md.c:35]   --->   Operation 390 'zext' 'zext_ln35' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%position_x_0_addr_1 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35" [md.c:35]   --->   Operation 391 'getelementptr' 'position_x_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 392 [2/2] (2.26ns)   --->   "%position_x_0_load_1 = load i6 %position_x_0_addr_1" [md.c:35]   --->   Operation 392 'load' 'position_x_0_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%position_x_1_addr_1 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35" [md.c:35]   --->   Operation 393 'getelementptr' 'position_x_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 394 [2/2] (2.26ns)   --->   "%position_x_1_load_1 = load i6 %position_x_1_addr_1" [md.c:35]   --->   Operation 394 'load' 'position_x_1_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%position_y_0_addr_1 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35" [md.c:36]   --->   Operation 395 'getelementptr' 'position_y_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 396 [2/2] (2.26ns)   --->   "%position_y_0_load_1 = load i6 %position_y_0_addr_1" [md.c:36]   --->   Operation 396 'load' 'position_y_0_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%position_y_1_addr_1 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35" [md.c:36]   --->   Operation 397 'getelementptr' 'position_y_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 398 [2/2] (2.26ns)   --->   "%position_y_1_load_1 = load i6 %position_y_1_addr_1" [md.c:36]   --->   Operation 398 'load' 'position_y_1_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%position_z_0_addr_1 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35" [md.c:37]   --->   Operation 399 'getelementptr' 'position_z_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 400 [2/2] (2.26ns)   --->   "%position_z_0_load_1 = load i6 %position_z_0_addr_1" [md.c:37]   --->   Operation 400 'load' 'position_z_0_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%position_z_1_addr_1 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35" [md.c:37]   --->   Operation 401 'getelementptr' 'position_z_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 402 [2/2] (2.26ns)   --->   "%position_z_1_load_1 = load i6 %position_z_1_addr_1" [md.c:37]   --->   Operation 402 'load' 'position_z_1_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_3 : Operation 403 [1/2] (2.26ns)   --->   "%NL_0_load_1 = load i10 %NL_0_addr_1" [md.c:33]   --->   Operation 403 'load' 'NL_0_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln33_34 = zext i6 %and_ln1" [md.c:33]   --->   Operation 404 'zext' 'zext_ln33_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (2.35ns)   --->   "%lshr_ln33_2 = lshr i64 %NL_0_load_1, i64 %zext_ln33_34" [md.c:33]   --->   Operation 405 'lshr' 'lshr_ln33_2' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln33_2 = trunc i64 %lshr_ln33_2" [md.c:33]   --->   Operation 406 'trunc' 'trunc_ln33_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 407 [1/2] (2.26ns)   --->   "%NL_1_load_1 = load i10 %NL_1_addr_1" [md.c:33]   --->   Operation 407 'load' 'NL_1_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln33_35 = zext i6 %and_ln1" [md.c:33]   --->   Operation 408 'zext' 'zext_ln33_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (2.35ns)   --->   "%lshr_ln33_3 = lshr i64 %NL_1_load_1, i64 %zext_ln33_35" [md.c:33]   --->   Operation 409 'lshr' 'lshr_ln33_3' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln33_3 = trunc i64 %lshr_ln33_3" [md.c:33]   --->   Operation 410 'trunc' 'trunc_ln33_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.84ns)   --->   "%jidx_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_2, i32 %trunc_ln33_3, i1 %tmp_1" [md.c:33]   --->   Operation 411 'mux' 'jidx_1' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i32 %jidx_1" [md.c:22]   --->   Operation 412 'trunc' 'trunc_ln22_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%lshr_ln35_2 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_1, i32 7, i32 31" [md.c:35]   --->   Operation 413 'partselect' 'lshr_ln35_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_1, i32 6" [md.c:35]   --->   Operation 414 'bitselect' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%or_ln33_1 = or i10 %shl_ln, i10 2" [md.c:33]   --->   Operation 415 'or' 'or_ln33_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i10 %or_ln33_1" [md.c:33]   --->   Operation 416 'zext' 'zext_ln33_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%NL_0_addr_2 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_3" [md.c:33]   --->   Operation 417 'getelementptr' 'NL_0_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 418 [2/2] (2.26ns)   --->   "%NL_0_load_2 = load i10 %NL_0_addr_2" [md.c:33]   --->   Operation 418 'load' 'NL_0_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%NL_1_addr_2 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_3" [md.c:33]   --->   Operation 419 'getelementptr' 'NL_1_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 420 [2/2] (2.26ns)   --->   "%NL_1_load_2 = load i10 %NL_1_addr_2" [md.c:33]   --->   Operation 420 'load' 'NL_1_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln35_33 = zext i6 %trunc_ln22_16" [md.c:35]   --->   Operation 421 'zext' 'zext_ln35_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%position_x_0_addr_18 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_33" [md.c:35]   --->   Operation 422 'getelementptr' 'position_x_0_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 423 [2/2] (2.26ns)   --->   "%position_x_0_load_18 = load i6 %position_x_0_addr_18" [md.c:35]   --->   Operation 423 'load' 'position_x_0_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%position_x_1_addr_18 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_33" [md.c:35]   --->   Operation 424 'getelementptr' 'position_x_1_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 425 [2/2] (2.26ns)   --->   "%position_x_1_load_18 = load i6 %position_x_1_addr_18" [md.c:35]   --->   Operation 425 'load' 'position_x_1_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%position_y_0_addr_18 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_33" [md.c:36]   --->   Operation 426 'getelementptr' 'position_y_0_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 427 [2/2] (2.26ns)   --->   "%position_y_0_load_18 = load i6 %position_y_0_addr_18" [md.c:36]   --->   Operation 427 'load' 'position_y_0_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%position_y_1_addr_18 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_33" [md.c:36]   --->   Operation 428 'getelementptr' 'position_y_1_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 429 [2/2] (2.26ns)   --->   "%position_y_1_load_18 = load i6 %position_y_1_addr_18" [md.c:36]   --->   Operation 429 'load' 'position_y_1_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%position_z_0_addr_18 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_33" [md.c:37]   --->   Operation 430 'getelementptr' 'position_z_0_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 431 [2/2] (2.26ns)   --->   "%position_z_0_load_18 = load i6 %position_z_0_addr_18" [md.c:37]   --->   Operation 431 'load' 'position_z_0_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%position_z_1_addr_18 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_33" [md.c:37]   --->   Operation 432 'getelementptr' 'position_z_1_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 433 [2/2] (2.26ns)   --->   "%position_z_1_load_18 = load i6 %position_z_1_addr_18" [md.c:37]   --->   Operation 433 'load' 'position_z_1_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_3 : Operation 434 [1/2] (2.26ns)   --->   "%NL_0_load_17 = load i10 %NL_0_addr_17" [md.c:33]   --->   Operation 434 'load' 'NL_0_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln33_66 = zext i6 %and_ln1" [md.c:33]   --->   Operation 435 'zext' 'zext_ln33_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (2.35ns)   --->   "%lshr_ln33_34 = lshr i64 %NL_0_load_17, i64 %zext_ln33_66" [md.c:33]   --->   Operation 436 'lshr' 'lshr_ln33_34' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln33_34 = trunc i64 %lshr_ln33_34" [md.c:33]   --->   Operation 437 'trunc' 'trunc_ln33_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 438 [1/2] (2.26ns)   --->   "%NL_1_load_17 = load i10 %NL_1_addr_17" [md.c:33]   --->   Operation 438 'load' 'NL_1_load_17' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln33_67 = zext i6 %and_ln1" [md.c:33]   --->   Operation 439 'zext' 'zext_ln33_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (2.35ns)   --->   "%lshr_ln33_35 = lshr i64 %NL_1_load_17, i64 %zext_ln33_67" [md.c:33]   --->   Operation 440 'lshr' 'lshr_ln33_35' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln33_35 = trunc i64 %lshr_ln33_35" [md.c:33]   --->   Operation 441 'trunc' 'trunc_ln33_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.84ns)   --->   "%jidx_17 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_34, i32 %trunc_ln33_35, i1 %tmp_1" [md.c:33]   --->   Operation 442 'mux' 'jidx_17' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln22_17 = trunc i32 %jidx_17" [md.c:22]   --->   Operation 443 'trunc' 'trunc_ln22_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%lshr_ln35_16 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_17, i32 7, i32 31" [md.c:35]   --->   Operation 444 'partselect' 'lshr_ln35_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_17, i32 6" [md.c:35]   --->   Operation 445 'bitselect' 'tmp_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%or_ln33_16 = or i10 %shl_ln33_1, i10 2" [md.c:33]   --->   Operation 446 'or' 'or_ln33_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln33_19 = zext i10 %or_ln33_16" [md.c:33]   --->   Operation 447 'zext' 'zext_ln33_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%NL_0_addr_18 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_19" [md.c:33]   --->   Operation 448 'getelementptr' 'NL_0_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 449 [2/2] (2.26ns)   --->   "%NL_0_load_18 = load i10 %NL_0_addr_18" [md.c:33]   --->   Operation 449 'load' 'NL_0_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%NL_1_addr_18 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_19" [md.c:33]   --->   Operation 450 'getelementptr' 'NL_1_addr_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 451 [2/2] (2.26ns)   --->   "%NL_1_load_18 = load i10 %NL_1_addr_18" [md.c:33]   --->   Operation 451 'load' 'NL_1_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 5.48>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_3, i6 0" [md.c:35]   --->   Operation 452 'bitconcatenate' 'shl_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 453 [1/2] (2.26ns)   --->   "%position_x_0_load_1 = load i6 %position_x_0_addr_1" [md.c:35]   --->   Operation 453 'load' 'position_x_0_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i7 %shl_ln1" [md.c:35]   --->   Operation 454 'zext' 'zext_ln35_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (2.37ns)   --->   "%lshr_ln35 = lshr i128 %position_x_0_load_1, i128 %zext_ln35_1" [md.c:35]   --->   Operation 455 'lshr' 'lshr_ln35' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i128 %lshr_ln35" [md.c:35]   --->   Operation 456 'trunc' 'trunc_ln35' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i64 %trunc_ln35" [md.c:35]   --->   Operation 457 'bitcast' 'bitcast_ln35' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 458 [1/2] (2.26ns)   --->   "%position_x_1_load_1 = load i6 %position_x_1_addr_1" [md.c:35]   --->   Operation 458 'load' 'position_x_1_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i7 %shl_ln1" [md.c:35]   --->   Operation 459 'zext' 'zext_ln35_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 460 [1/1] (2.37ns)   --->   "%lshr_ln35_31 = lshr i128 %position_x_1_load_1, i128 %zext_ln35_2" [md.c:35]   --->   Operation 460 'lshr' 'lshr_ln35_31' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = trunc i128 %lshr_ln35_31" [md.c:35]   --->   Operation 461 'trunc' 'trunc_ln35_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 462 [1/1] (0.00ns)   --->   "%bitcast_ln35_1 = bitcast i64 %trunc_ln35_1" [md.c:35]   --->   Operation 462 'bitcast' 'bitcast_ln35_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 463 [1/1] (0.84ns)   --->   "%j_x = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35, i64 %bitcast_ln35_1, i25 %lshr_ln1" [md.c:35]   --->   Operation 463 'mux' 'j_x' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/2] (2.26ns)   --->   "%position_y_0_load_1 = load i6 %position_y_0_addr_1" [md.c:36]   --->   Operation 464 'load' 'position_y_0_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %shl_ln1" [md.c:36]   --->   Operation 465 'zext' 'zext_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (2.37ns)   --->   "%lshr_ln36 = lshr i128 %position_y_0_load_1, i128 %zext_ln36" [md.c:36]   --->   Operation 466 'lshr' 'lshr_ln36' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i128 %lshr_ln36" [md.c:36]   --->   Operation 467 'trunc' 'trunc_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i64 %trunc_ln36" [md.c:36]   --->   Operation 468 'bitcast' 'bitcast_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 469 [1/2] (2.26ns)   --->   "%position_y_1_load_1 = load i6 %position_y_1_addr_1" [md.c:36]   --->   Operation 469 'load' 'position_y_1_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i7 %shl_ln1" [md.c:36]   --->   Operation 470 'zext' 'zext_ln36_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (2.37ns)   --->   "%lshr_ln36_1 = lshr i128 %position_y_1_load_1, i128 %zext_ln36_1" [md.c:36]   --->   Operation 471 'lshr' 'lshr_ln36_1' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i128 %lshr_ln36_1" [md.c:36]   --->   Operation 472 'trunc' 'trunc_ln36_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%bitcast_ln36_1 = bitcast i64 %trunc_ln36_1" [md.c:36]   --->   Operation 473 'bitcast' 'bitcast_ln36_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.84ns)   --->   "%j_y = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36, i64 %bitcast_ln36_1, i25 %lshr_ln1" [md.c:36]   --->   Operation 474 'mux' 'j_y' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 475 [1/2] (2.26ns)   --->   "%position_z_0_load_1 = load i6 %position_z_0_addr_1" [md.c:37]   --->   Operation 475 'load' 'position_z_0_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i7 %shl_ln1" [md.c:37]   --->   Operation 476 'zext' 'zext_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (2.37ns)   --->   "%lshr_ln37 = lshr i128 %position_z_0_load_1, i128 %zext_ln37" [md.c:37]   --->   Operation 477 'lshr' 'lshr_ln37' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i128 %lshr_ln37" [md.c:37]   --->   Operation 478 'trunc' 'trunc_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i64 %trunc_ln37" [md.c:37]   --->   Operation 479 'bitcast' 'bitcast_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 480 [1/2] (2.26ns)   --->   "%position_z_1_load_1 = load i6 %position_z_1_addr_1" [md.c:37]   --->   Operation 480 'load' 'position_z_1_load_1' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i7 %shl_ln1" [md.c:37]   --->   Operation 481 'zext' 'zext_ln37_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (2.37ns)   --->   "%lshr_ln37_1 = lshr i128 %position_z_1_load_1, i128 %zext_ln37_1" [md.c:37]   --->   Operation 482 'lshr' 'lshr_ln37_1' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = trunc i128 %lshr_ln37_1" [md.c:37]   --->   Operation 483 'trunc' 'trunc_ln37_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%bitcast_ln37_1 = bitcast i64 %trunc_ln37_1" [md.c:37]   --->   Operation 484 'bitcast' 'bitcast_ln37_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.84ns)   --->   "%j_z = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37, i64 %bitcast_ln37_1, i25 %lshr_ln1" [md.c:37]   --->   Operation 485 'mux' 'j_z' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i6 %trunc_ln22_1" [md.c:35]   --->   Operation 486 'zext' 'zext_ln35_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%position_x_0_addr_2 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_3" [md.c:35]   --->   Operation 487 'getelementptr' 'position_x_0_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 488 [2/2] (2.26ns)   --->   "%position_x_0_load_2 = load i6 %position_x_0_addr_2" [md.c:35]   --->   Operation 488 'load' 'position_x_0_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%position_x_1_addr_2 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_3" [md.c:35]   --->   Operation 489 'getelementptr' 'position_x_1_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 490 [2/2] (2.26ns)   --->   "%position_x_1_load_2 = load i6 %position_x_1_addr_2" [md.c:35]   --->   Operation 490 'load' 'position_x_1_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%position_y_0_addr_2 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_3" [md.c:36]   --->   Operation 491 'getelementptr' 'position_y_0_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 492 [2/2] (2.26ns)   --->   "%position_y_0_load_2 = load i6 %position_y_0_addr_2" [md.c:36]   --->   Operation 492 'load' 'position_y_0_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%position_y_1_addr_2 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_3" [md.c:36]   --->   Operation 493 'getelementptr' 'position_y_1_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 494 [2/2] (2.26ns)   --->   "%position_y_1_load_2 = load i6 %position_y_1_addr_2" [md.c:36]   --->   Operation 494 'load' 'position_y_1_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%position_z_0_addr_2 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_3" [md.c:37]   --->   Operation 495 'getelementptr' 'position_z_0_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 496 [2/2] (2.26ns)   --->   "%position_z_0_load_2 = load i6 %position_z_0_addr_2" [md.c:37]   --->   Operation 496 'load' 'position_z_0_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 497 [1/1] (0.00ns)   --->   "%position_z_1_addr_2 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_3" [md.c:37]   --->   Operation 497 'getelementptr' 'position_z_1_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 498 [2/2] (2.26ns)   --->   "%position_z_1_load_2 = load i6 %position_z_1_addr_2" [md.c:37]   --->   Operation 498 'load' 'position_z_1_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 499 [1/2] (2.26ns)   --->   "%NL_0_load_2 = load i10 %NL_0_addr_2" [md.c:33]   --->   Operation 499 'load' 'NL_0_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln33_36 = zext i6 %and_ln1" [md.c:33]   --->   Operation 500 'zext' 'zext_ln33_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (2.35ns)   --->   "%lshr_ln33_4 = lshr i64 %NL_0_load_2, i64 %zext_ln33_36" [md.c:33]   --->   Operation 501 'lshr' 'lshr_ln33_4' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln33_4 = trunc i64 %lshr_ln33_4" [md.c:33]   --->   Operation 502 'trunc' 'trunc_ln33_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 503 [1/2] (2.26ns)   --->   "%NL_1_load_2 = load i10 %NL_1_addr_2" [md.c:33]   --->   Operation 503 'load' 'NL_1_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln33_37 = zext i6 %and_ln1" [md.c:33]   --->   Operation 504 'zext' 'zext_ln33_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (2.35ns)   --->   "%lshr_ln33_5 = lshr i64 %NL_1_load_2, i64 %zext_ln33_37" [md.c:33]   --->   Operation 505 'lshr' 'lshr_ln33_5' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln33_5 = trunc i64 %lshr_ln33_5" [md.c:33]   --->   Operation 506 'trunc' 'trunc_ln33_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.84ns)   --->   "%jidx_2 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_4, i32 %trunc_ln33_5, i1 %tmp_1" [md.c:33]   --->   Operation 507 'mux' 'jidx_2' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = trunc i32 %jidx_2" [md.c:22]   --->   Operation 508 'trunc' 'trunc_ln22_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (0.00ns)   --->   "%lshr_ln35_4 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_2, i32 7, i32 31" [md.c:35]   --->   Operation 509 'partselect' 'lshr_ln35_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_2, i32 6" [md.c:35]   --->   Operation 510 'bitselect' 'tmp_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%or_ln33_2 = or i10 %shl_ln, i10 3" [md.c:33]   --->   Operation 511 'or' 'or_ln33_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i10 %or_ln33_2" [md.c:33]   --->   Operation 512 'zext' 'zext_ln33_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%NL_0_addr_3 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_4" [md.c:33]   --->   Operation 513 'getelementptr' 'NL_0_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 514 [2/2] (2.26ns)   --->   "%NL_0_load_3 = load i10 %NL_0_addr_3" [md.c:33]   --->   Operation 514 'load' 'NL_0_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%NL_1_addr_3 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_4" [md.c:33]   --->   Operation 515 'getelementptr' 'NL_1_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 516 [2/2] (2.26ns)   --->   "%NL_1_load_3 = load i10 %NL_1_addr_3" [md.c:33]   --->   Operation 516 'load' 'NL_1_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%shl_ln35_15 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_19, i6 0" [md.c:35]   --->   Operation 517 'bitconcatenate' 'shl_ln35_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 518 [1/2] (2.26ns)   --->   "%position_x_0_load_18 = load i6 %position_x_0_addr_18" [md.c:35]   --->   Operation 518 'load' 'position_x_0_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln35_64 = zext i7 %shl_ln35_15" [md.c:35]   --->   Operation 519 'zext' 'zext_ln35_64' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (2.37ns)   --->   "%lshr_ln35_62 = lshr i128 %position_x_0_load_18, i128 %zext_ln35_64" [md.c:35]   --->   Operation 520 'lshr' 'lshr_ln35_62' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln35_32 = trunc i128 %lshr_ln35_62" [md.c:35]   --->   Operation 521 'trunc' 'trunc_ln35_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%bitcast_ln35_32 = bitcast i64 %trunc_ln35_32" [md.c:35]   --->   Operation 522 'bitcast' 'bitcast_ln35_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 523 [1/2] (2.26ns)   --->   "%position_x_1_load_18 = load i6 %position_x_1_addr_18" [md.c:35]   --->   Operation 523 'load' 'position_x_1_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln35_65 = zext i7 %shl_ln35_15" [md.c:35]   --->   Operation 524 'zext' 'zext_ln35_65' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (2.37ns)   --->   "%lshr_ln35_63 = lshr i128 %position_x_1_load_18, i128 %zext_ln35_65" [md.c:35]   --->   Operation 525 'lshr' 'lshr_ln35_63' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln35_33 = trunc i128 %lshr_ln35_63" [md.c:35]   --->   Operation 526 'trunc' 'trunc_ln35_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%bitcast_ln35_33 = bitcast i64 %trunc_ln35_33" [md.c:35]   --->   Operation 527 'bitcast' 'bitcast_ln35_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.84ns)   --->   "%j_x_16 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_32, i64 %bitcast_ln35_33, i25 %lshr_ln35_15" [md.c:35]   --->   Operation 528 'mux' 'j_x_16' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 529 [1/2] (2.26ns)   --->   "%position_y_0_load_18 = load i6 %position_y_0_addr_18" [md.c:36]   --->   Operation 529 'load' 'position_y_0_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln36_32 = zext i7 %shl_ln35_15" [md.c:36]   --->   Operation 530 'zext' 'zext_ln36_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (2.37ns)   --->   "%lshr_ln36_32 = lshr i128 %position_y_0_load_18, i128 %zext_ln36_32" [md.c:36]   --->   Operation 531 'lshr' 'lshr_ln36_32' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln36_32 = trunc i128 %lshr_ln36_32" [md.c:36]   --->   Operation 532 'trunc' 'trunc_ln36_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%bitcast_ln36_32 = bitcast i64 %trunc_ln36_32" [md.c:36]   --->   Operation 533 'bitcast' 'bitcast_ln36_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 534 [1/2] (2.26ns)   --->   "%position_y_1_load_18 = load i6 %position_y_1_addr_18" [md.c:36]   --->   Operation 534 'load' 'position_y_1_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln36_33 = zext i7 %shl_ln35_15" [md.c:36]   --->   Operation 535 'zext' 'zext_ln36_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (2.37ns)   --->   "%lshr_ln36_33 = lshr i128 %position_y_1_load_18, i128 %zext_ln36_33" [md.c:36]   --->   Operation 536 'lshr' 'lshr_ln36_33' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln36_33 = trunc i128 %lshr_ln36_33" [md.c:36]   --->   Operation 537 'trunc' 'trunc_ln36_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%bitcast_ln36_33 = bitcast i64 %trunc_ln36_33" [md.c:36]   --->   Operation 538 'bitcast' 'bitcast_ln36_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (0.84ns)   --->   "%j_y_16 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_32, i64 %bitcast_ln36_33, i25 %lshr_ln35_15" [md.c:36]   --->   Operation 539 'mux' 'j_y_16' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/2] (2.26ns)   --->   "%position_z_0_load_18 = load i6 %position_z_0_addr_18" [md.c:37]   --->   Operation 540 'load' 'position_z_0_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln37_32 = zext i7 %shl_ln35_15" [md.c:37]   --->   Operation 541 'zext' 'zext_ln37_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (2.37ns)   --->   "%lshr_ln37_32 = lshr i128 %position_z_0_load_18, i128 %zext_ln37_32" [md.c:37]   --->   Operation 542 'lshr' 'lshr_ln37_32' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln37_32 = trunc i128 %lshr_ln37_32" [md.c:37]   --->   Operation 543 'trunc' 'trunc_ln37_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln37_32 = bitcast i64 %trunc_ln37_32" [md.c:37]   --->   Operation 544 'bitcast' 'bitcast_ln37_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 545 [1/2] (2.26ns)   --->   "%position_z_1_load_18 = load i6 %position_z_1_addr_18" [md.c:37]   --->   Operation 545 'load' 'position_z_1_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln37_33 = zext i7 %shl_ln35_15" [md.c:37]   --->   Operation 546 'zext' 'zext_ln37_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 547 [1/1] (2.37ns)   --->   "%lshr_ln37_33 = lshr i128 %position_z_1_load_18, i128 %zext_ln37_33" [md.c:37]   --->   Operation 547 'lshr' 'lshr_ln37_33' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln37_33 = trunc i128 %lshr_ln37_33" [md.c:37]   --->   Operation 548 'trunc' 'trunc_ln37_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%bitcast_ln37_33 = bitcast i64 %trunc_ln37_33" [md.c:37]   --->   Operation 549 'bitcast' 'bitcast_ln37_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (0.84ns)   --->   "%j_z_16 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_32, i64 %bitcast_ln37_33, i25 %lshr_ln35_15" [md.c:37]   --->   Operation 550 'mux' 'j_z_16' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln35_35 = zext i6 %trunc_ln22_17" [md.c:35]   --->   Operation 551 'zext' 'zext_ln35_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%position_x_0_addr_19 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_35" [md.c:35]   --->   Operation 552 'getelementptr' 'position_x_0_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 553 [2/2] (2.26ns)   --->   "%position_x_0_load_19 = load i6 %position_x_0_addr_19" [md.c:35]   --->   Operation 553 'load' 'position_x_0_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 554 [1/1] (0.00ns)   --->   "%position_x_1_addr_19 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_35" [md.c:35]   --->   Operation 554 'getelementptr' 'position_x_1_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 555 [2/2] (2.26ns)   --->   "%position_x_1_load_19 = load i6 %position_x_1_addr_19" [md.c:35]   --->   Operation 555 'load' 'position_x_1_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%position_y_0_addr_19 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_35" [md.c:36]   --->   Operation 556 'getelementptr' 'position_y_0_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 557 [2/2] (2.26ns)   --->   "%position_y_0_load_19 = load i6 %position_y_0_addr_19" [md.c:36]   --->   Operation 557 'load' 'position_y_0_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 558 [1/1] (0.00ns)   --->   "%position_y_1_addr_19 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_35" [md.c:36]   --->   Operation 558 'getelementptr' 'position_y_1_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 559 [2/2] (2.26ns)   --->   "%position_y_1_load_19 = load i6 %position_y_1_addr_19" [md.c:36]   --->   Operation 559 'load' 'position_y_1_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%position_z_0_addr_19 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_35" [md.c:37]   --->   Operation 560 'getelementptr' 'position_z_0_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 561 [2/2] (2.26ns)   --->   "%position_z_0_load_19 = load i6 %position_z_0_addr_19" [md.c:37]   --->   Operation 561 'load' 'position_z_0_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%position_z_1_addr_19 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_35" [md.c:37]   --->   Operation 562 'getelementptr' 'position_z_1_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 563 [2/2] (2.26ns)   --->   "%position_z_1_load_19 = load i6 %position_z_1_addr_19" [md.c:37]   --->   Operation 563 'load' 'position_z_1_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_4 : Operation 564 [1/2] (2.26ns)   --->   "%NL_0_load_18 = load i10 %NL_0_addr_18" [md.c:33]   --->   Operation 564 'load' 'NL_0_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln33_68 = zext i6 %and_ln1" [md.c:33]   --->   Operation 565 'zext' 'zext_ln33_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (2.35ns)   --->   "%lshr_ln33_36 = lshr i64 %NL_0_load_18, i64 %zext_ln33_68" [md.c:33]   --->   Operation 566 'lshr' 'lshr_ln33_36' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln33_36 = trunc i64 %lshr_ln33_36" [md.c:33]   --->   Operation 567 'trunc' 'trunc_ln33_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 568 [1/2] (2.26ns)   --->   "%NL_1_load_18 = load i10 %NL_1_addr_18" [md.c:33]   --->   Operation 568 'load' 'NL_1_load_18' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln33_69 = zext i6 %and_ln1" [md.c:33]   --->   Operation 569 'zext' 'zext_ln33_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (2.35ns)   --->   "%lshr_ln33_37 = lshr i64 %NL_1_load_18, i64 %zext_ln33_69" [md.c:33]   --->   Operation 570 'lshr' 'lshr_ln33_37' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln33_37 = trunc i64 %lshr_ln33_37" [md.c:33]   --->   Operation 571 'trunc' 'trunc_ln33_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (0.84ns)   --->   "%jidx_18 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_36, i32 %trunc_ln33_37, i1 %tmp_1" [md.c:33]   --->   Operation 572 'mux' 'jidx_18' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln22_18 = trunc i32 %jidx_18" [md.c:22]   --->   Operation 573 'trunc' 'trunc_ln22_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%lshr_ln35_17 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_18, i32 7, i32 31" [md.c:35]   --->   Operation 574 'partselect' 'lshr_ln35_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_18, i32 6" [md.c:35]   --->   Operation 575 'bitselect' 'tmp_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%or_ln33_17 = or i10 %shl_ln33_1, i10 3" [md.c:33]   --->   Operation 576 'or' 'or_ln33_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln33_20 = zext i10 %or_ln33_17" [md.c:33]   --->   Operation 577 'zext' 'zext_ln33_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (0.00ns)   --->   "%NL_0_addr_19 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_20" [md.c:33]   --->   Operation 578 'getelementptr' 'NL_0_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 579 [2/2] (2.26ns)   --->   "%NL_0_load_19 = load i10 %NL_0_addr_19" [md.c:33]   --->   Operation 579 'load' 'NL_0_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%NL_1_addr_19 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_20" [md.c:33]   --->   Operation 580 'getelementptr' 'NL_1_addr_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 581 [2/2] (2.26ns)   --->   "%NL_1_load_19 = load i10 %NL_1_addr_19" [md.c:33]   --->   Operation 581 'load' 'NL_1_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 6.29>
ST_5 : Operation 582 [4/4] (6.29ns)   --->   "%delx = dsub i64 %i_x, i64 %j_x" [md.c:39]   --->   Operation 582 'dsub' 'delx' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 583 [5/5] (5.86ns)   --->   "%dely = dsub i64 %i_y, i64 %j_y" [md.c:40]   --->   Operation 583 'dsub' 'dely' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 584 [4/4] (6.29ns)   --->   "%delz = dsub i64 %i_z, i64 %j_z" [md.c:41]   --->   Operation 584 'dsub' 'delz' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 585 [1/1] (0.00ns)   --->   "%shl_ln35_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_4, i6 0" [md.c:35]   --->   Operation 585 'bitconcatenate' 'shl_ln35_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 586 [1/2] (2.26ns)   --->   "%position_x_0_load_2 = load i6 %position_x_0_addr_2" [md.c:35]   --->   Operation 586 'load' 'position_x_0_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i7 %shl_ln35_1" [md.c:35]   --->   Operation 587 'zext' 'zext_ln35_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 588 [1/1] (2.37ns)   --->   "%lshr_ln35_32 = lshr i128 %position_x_0_load_2, i128 %zext_ln35_4" [md.c:35]   --->   Operation 588 'lshr' 'lshr_ln35_32' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln35_2 = trunc i128 %lshr_ln35_32" [md.c:35]   --->   Operation 589 'trunc' 'trunc_ln35_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%bitcast_ln35_2 = bitcast i64 %trunc_ln35_2" [md.c:35]   --->   Operation 590 'bitcast' 'bitcast_ln35_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 591 [1/2] (2.26ns)   --->   "%position_x_1_load_2 = load i6 %position_x_1_addr_2" [md.c:35]   --->   Operation 591 'load' 'position_x_1_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i7 %shl_ln35_1" [md.c:35]   --->   Operation 592 'zext' 'zext_ln35_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 593 [1/1] (2.37ns)   --->   "%lshr_ln35_33 = lshr i128 %position_x_1_load_2, i128 %zext_ln35_6" [md.c:35]   --->   Operation 593 'lshr' 'lshr_ln35_33' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln35_3 = trunc i128 %lshr_ln35_33" [md.c:35]   --->   Operation 594 'trunc' 'trunc_ln35_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 595 [1/1] (0.00ns)   --->   "%bitcast_ln35_3 = bitcast i64 %trunc_ln35_3" [md.c:35]   --->   Operation 595 'bitcast' 'bitcast_ln35_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 596 [1/1] (0.84ns)   --->   "%j_x_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_2, i64 %bitcast_ln35_3, i25 %lshr_ln35_2" [md.c:35]   --->   Operation 596 'mux' 'j_x_1' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 597 [1/2] (2.26ns)   --->   "%position_y_0_load_2 = load i6 %position_y_0_addr_2" [md.c:36]   --->   Operation 597 'load' 'position_y_0_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i7 %shl_ln35_1" [md.c:36]   --->   Operation 598 'zext' 'zext_ln36_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (2.37ns)   --->   "%lshr_ln36_2 = lshr i128 %position_y_0_load_2, i128 %zext_ln36_2" [md.c:36]   --->   Operation 599 'lshr' 'lshr_ln36_2' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln36_2 = trunc i128 %lshr_ln36_2" [md.c:36]   --->   Operation 600 'trunc' 'trunc_ln36_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 601 [1/1] (0.00ns)   --->   "%bitcast_ln36_2 = bitcast i64 %trunc_ln36_2" [md.c:36]   --->   Operation 601 'bitcast' 'bitcast_ln36_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 602 [1/2] (2.26ns)   --->   "%position_y_1_load_2 = load i6 %position_y_1_addr_2" [md.c:36]   --->   Operation 602 'load' 'position_y_1_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i7 %shl_ln35_1" [md.c:36]   --->   Operation 603 'zext' 'zext_ln36_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 604 [1/1] (2.37ns)   --->   "%lshr_ln36_3 = lshr i128 %position_y_1_load_2, i128 %zext_ln36_3" [md.c:36]   --->   Operation 604 'lshr' 'lshr_ln36_3' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln36_3 = trunc i128 %lshr_ln36_3" [md.c:36]   --->   Operation 605 'trunc' 'trunc_ln36_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 606 [1/1] (0.00ns)   --->   "%bitcast_ln36_3 = bitcast i64 %trunc_ln36_3" [md.c:36]   --->   Operation 606 'bitcast' 'bitcast_ln36_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 607 [1/1] (0.84ns)   --->   "%j_y_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_2, i64 %bitcast_ln36_3, i25 %lshr_ln35_2" [md.c:36]   --->   Operation 607 'mux' 'j_y_1' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 608 [1/2] (2.26ns)   --->   "%position_z_0_load_2 = load i6 %position_z_0_addr_2" [md.c:37]   --->   Operation 608 'load' 'position_z_0_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i7 %shl_ln35_1" [md.c:37]   --->   Operation 609 'zext' 'zext_ln37_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 610 [1/1] (2.37ns)   --->   "%lshr_ln37_2 = lshr i128 %position_z_0_load_2, i128 %zext_ln37_2" [md.c:37]   --->   Operation 610 'lshr' 'lshr_ln37_2' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln37_2 = trunc i128 %lshr_ln37_2" [md.c:37]   --->   Operation 611 'trunc' 'trunc_ln37_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 612 [1/1] (0.00ns)   --->   "%bitcast_ln37_2 = bitcast i64 %trunc_ln37_2" [md.c:37]   --->   Operation 612 'bitcast' 'bitcast_ln37_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 613 [1/2] (2.26ns)   --->   "%position_z_1_load_2 = load i6 %position_z_1_addr_2" [md.c:37]   --->   Operation 613 'load' 'position_z_1_load_2' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i7 %shl_ln35_1" [md.c:37]   --->   Operation 614 'zext' 'zext_ln37_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 615 [1/1] (2.37ns)   --->   "%lshr_ln37_3 = lshr i128 %position_z_1_load_2, i128 %zext_ln37_3" [md.c:37]   --->   Operation 615 'lshr' 'lshr_ln37_3' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln37_3 = trunc i128 %lshr_ln37_3" [md.c:37]   --->   Operation 616 'trunc' 'trunc_ln37_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 617 [1/1] (0.00ns)   --->   "%bitcast_ln37_3 = bitcast i64 %trunc_ln37_3" [md.c:37]   --->   Operation 617 'bitcast' 'bitcast_ln37_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 618 [1/1] (0.84ns)   --->   "%j_z_1 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_2, i64 %bitcast_ln37_3, i25 %lshr_ln35_2" [md.c:37]   --->   Operation 618 'mux' 'j_z_1' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i6 %trunc_ln22_2" [md.c:35]   --->   Operation 619 'zext' 'zext_ln35_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 620 [1/1] (0.00ns)   --->   "%position_x_0_addr_3 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_5" [md.c:35]   --->   Operation 620 'getelementptr' 'position_x_0_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 621 [2/2] (2.26ns)   --->   "%position_x_0_load_3 = load i6 %position_x_0_addr_3" [md.c:35]   --->   Operation 621 'load' 'position_x_0_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 622 [1/1] (0.00ns)   --->   "%position_x_1_addr_3 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_5" [md.c:35]   --->   Operation 622 'getelementptr' 'position_x_1_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 623 [2/2] (2.26ns)   --->   "%position_x_1_load_3 = load i6 %position_x_1_addr_3" [md.c:35]   --->   Operation 623 'load' 'position_x_1_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 624 [1/1] (0.00ns)   --->   "%position_y_0_addr_3 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_5" [md.c:36]   --->   Operation 624 'getelementptr' 'position_y_0_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 625 [2/2] (2.26ns)   --->   "%position_y_0_load_3 = load i6 %position_y_0_addr_3" [md.c:36]   --->   Operation 625 'load' 'position_y_0_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 626 [1/1] (0.00ns)   --->   "%position_y_1_addr_3 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_5" [md.c:36]   --->   Operation 626 'getelementptr' 'position_y_1_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 627 [2/2] (2.26ns)   --->   "%position_y_1_load_3 = load i6 %position_y_1_addr_3" [md.c:36]   --->   Operation 627 'load' 'position_y_1_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 628 [1/1] (0.00ns)   --->   "%position_z_0_addr_3 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_5" [md.c:37]   --->   Operation 628 'getelementptr' 'position_z_0_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 629 [2/2] (2.26ns)   --->   "%position_z_0_load_3 = load i6 %position_z_0_addr_3" [md.c:37]   --->   Operation 629 'load' 'position_z_0_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "%position_z_1_addr_3 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_5" [md.c:37]   --->   Operation 630 'getelementptr' 'position_z_1_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 631 [2/2] (2.26ns)   --->   "%position_z_1_load_3 = load i6 %position_z_1_addr_3" [md.c:37]   --->   Operation 631 'load' 'position_z_1_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 632 [1/2] (2.26ns)   --->   "%NL_0_load_3 = load i10 %NL_0_addr_3" [md.c:33]   --->   Operation 632 'load' 'NL_0_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln33_38 = zext i6 %and_ln1" [md.c:33]   --->   Operation 633 'zext' 'zext_ln33_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 634 [1/1] (2.35ns)   --->   "%lshr_ln33_6 = lshr i64 %NL_0_load_3, i64 %zext_ln33_38" [md.c:33]   --->   Operation 634 'lshr' 'lshr_ln33_6' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln33_6 = trunc i64 %lshr_ln33_6" [md.c:33]   --->   Operation 635 'trunc' 'trunc_ln33_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 636 [1/2] (2.26ns)   --->   "%NL_1_load_3 = load i10 %NL_1_addr_3" [md.c:33]   --->   Operation 636 'load' 'NL_1_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln33_39 = zext i6 %and_ln1" [md.c:33]   --->   Operation 637 'zext' 'zext_ln33_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 638 [1/1] (2.35ns)   --->   "%lshr_ln33_7 = lshr i64 %NL_1_load_3, i64 %zext_ln33_39" [md.c:33]   --->   Operation 638 'lshr' 'lshr_ln33_7' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln33_7 = trunc i64 %lshr_ln33_7" [md.c:33]   --->   Operation 639 'trunc' 'trunc_ln33_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 640 [1/1] (0.84ns)   --->   "%jidx_3 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_6, i32 %trunc_ln33_7, i1 %tmp_1" [md.c:33]   --->   Operation 640 'mux' 'jidx_3' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = trunc i32 %jidx_3" [md.c:22]   --->   Operation 641 'trunc' 'trunc_ln22_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 642 [1/1] (0.00ns)   --->   "%lshr_ln35_6 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_3, i32 7, i32 31" [md.c:35]   --->   Operation 642 'partselect' 'lshr_ln35_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_3, i32 6" [md.c:35]   --->   Operation 643 'bitselect' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%or_ln33_3 = or i10 %shl_ln, i10 4" [md.c:33]   --->   Operation 644 'or' 'or_ln33_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i10 %or_ln33_3" [md.c:33]   --->   Operation 645 'zext' 'zext_ln33_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 646 [1/1] (0.00ns)   --->   "%NL_0_addr_4 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_5" [md.c:33]   --->   Operation 646 'getelementptr' 'NL_0_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 647 [2/2] (2.26ns)   --->   "%NL_0_load_4 = load i10 %NL_0_addr_4" [md.c:33]   --->   Operation 647 'load' 'NL_0_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%NL_1_addr_4 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_5" [md.c:33]   --->   Operation 648 'getelementptr' 'NL_1_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 649 [2/2] (2.26ns)   --->   "%NL_1_load_4 = load i10 %NL_1_addr_4" [md.c:33]   --->   Operation 649 'load' 'NL_1_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 650 [4/4] (6.29ns)   --->   "%delx_16 = dsub i64 %i_x_1, i64 %j_x_16" [md.c:39]   --->   Operation 650 'dsub' 'delx_16' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 651 [5/5] (5.86ns)   --->   "%dely_16 = dsub i64 %i_y_1, i64 %j_y_16" [md.c:40]   --->   Operation 651 'dsub' 'dely_16' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 652 [4/4] (6.29ns)   --->   "%delz_16 = dsub i64 %i_z_1, i64 %j_z_16" [md.c:41]   --->   Operation 652 'dsub' 'delz_16' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln35_16 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_20, i6 0" [md.c:35]   --->   Operation 653 'bitconcatenate' 'shl_ln35_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 654 [1/2] (2.26ns)   --->   "%position_x_0_load_19 = load i6 %position_x_0_addr_19" [md.c:35]   --->   Operation 654 'load' 'position_x_0_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln35_66 = zext i7 %shl_ln35_16" [md.c:35]   --->   Operation 655 'zext' 'zext_ln35_66' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 656 [1/1] (2.37ns)   --->   "%lshr_ln35_64 = lshr i128 %position_x_0_load_19, i128 %zext_ln35_66" [md.c:35]   --->   Operation 656 'lshr' 'lshr_ln35_64' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln35_34 = trunc i128 %lshr_ln35_64" [md.c:35]   --->   Operation 657 'trunc' 'trunc_ln35_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%bitcast_ln35_34 = bitcast i64 %trunc_ln35_34" [md.c:35]   --->   Operation 658 'bitcast' 'bitcast_ln35_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 659 [1/2] (2.26ns)   --->   "%position_x_1_load_19 = load i6 %position_x_1_addr_19" [md.c:35]   --->   Operation 659 'load' 'position_x_1_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln35_67 = zext i7 %shl_ln35_16" [md.c:35]   --->   Operation 660 'zext' 'zext_ln35_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 661 [1/1] (2.37ns)   --->   "%lshr_ln35_65 = lshr i128 %position_x_1_load_19, i128 %zext_ln35_67" [md.c:35]   --->   Operation 661 'lshr' 'lshr_ln35_65' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 662 [1/1] (0.00ns)   --->   "%trunc_ln35_35 = trunc i128 %lshr_ln35_65" [md.c:35]   --->   Operation 662 'trunc' 'trunc_ln35_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 663 [1/1] (0.00ns)   --->   "%bitcast_ln35_35 = bitcast i64 %trunc_ln35_35" [md.c:35]   --->   Operation 663 'bitcast' 'bitcast_ln35_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 664 [1/1] (0.84ns)   --->   "%j_x_17 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_34, i64 %bitcast_ln35_35, i25 %lshr_ln35_16" [md.c:35]   --->   Operation 664 'mux' 'j_x_17' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 665 [1/2] (2.26ns)   --->   "%position_y_0_load_19 = load i6 %position_y_0_addr_19" [md.c:36]   --->   Operation 665 'load' 'position_y_0_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln36_34 = zext i7 %shl_ln35_16" [md.c:36]   --->   Operation 666 'zext' 'zext_ln36_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 667 [1/1] (2.37ns)   --->   "%lshr_ln36_34 = lshr i128 %position_y_0_load_19, i128 %zext_ln36_34" [md.c:36]   --->   Operation 667 'lshr' 'lshr_ln36_34' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln36_34 = trunc i128 %lshr_ln36_34" [md.c:36]   --->   Operation 668 'trunc' 'trunc_ln36_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 669 [1/1] (0.00ns)   --->   "%bitcast_ln36_34 = bitcast i64 %trunc_ln36_34" [md.c:36]   --->   Operation 669 'bitcast' 'bitcast_ln36_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 670 [1/2] (2.26ns)   --->   "%position_y_1_load_19 = load i6 %position_y_1_addr_19" [md.c:36]   --->   Operation 670 'load' 'position_y_1_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln36_35 = zext i7 %shl_ln35_16" [md.c:36]   --->   Operation 671 'zext' 'zext_ln36_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 672 [1/1] (2.37ns)   --->   "%lshr_ln36_35 = lshr i128 %position_y_1_load_19, i128 %zext_ln36_35" [md.c:36]   --->   Operation 672 'lshr' 'lshr_ln36_35' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln36_35 = trunc i128 %lshr_ln36_35" [md.c:36]   --->   Operation 673 'trunc' 'trunc_ln36_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 674 [1/1] (0.00ns)   --->   "%bitcast_ln36_35 = bitcast i64 %trunc_ln36_35" [md.c:36]   --->   Operation 674 'bitcast' 'bitcast_ln36_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 675 [1/1] (0.84ns)   --->   "%j_y_17 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_34, i64 %bitcast_ln36_35, i25 %lshr_ln35_16" [md.c:36]   --->   Operation 675 'mux' 'j_y_17' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 676 [1/2] (2.26ns)   --->   "%position_z_0_load_19 = load i6 %position_z_0_addr_19" [md.c:37]   --->   Operation 676 'load' 'position_z_0_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln37_34 = zext i7 %shl_ln35_16" [md.c:37]   --->   Operation 677 'zext' 'zext_ln37_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 678 [1/1] (2.37ns)   --->   "%lshr_ln37_34 = lshr i128 %position_z_0_load_19, i128 %zext_ln37_34" [md.c:37]   --->   Operation 678 'lshr' 'lshr_ln37_34' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln37_34 = trunc i128 %lshr_ln37_34" [md.c:37]   --->   Operation 679 'trunc' 'trunc_ln37_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 680 [1/1] (0.00ns)   --->   "%bitcast_ln37_34 = bitcast i64 %trunc_ln37_34" [md.c:37]   --->   Operation 680 'bitcast' 'bitcast_ln37_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 681 [1/2] (2.26ns)   --->   "%position_z_1_load_19 = load i6 %position_z_1_addr_19" [md.c:37]   --->   Operation 681 'load' 'position_z_1_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln37_35 = zext i7 %shl_ln35_16" [md.c:37]   --->   Operation 682 'zext' 'zext_ln37_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 683 [1/1] (2.37ns)   --->   "%lshr_ln37_35 = lshr i128 %position_z_1_load_19, i128 %zext_ln37_35" [md.c:37]   --->   Operation 683 'lshr' 'lshr_ln37_35' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln37_35 = trunc i128 %lshr_ln37_35" [md.c:37]   --->   Operation 684 'trunc' 'trunc_ln37_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 685 [1/1] (0.00ns)   --->   "%bitcast_ln37_35 = bitcast i64 %trunc_ln37_35" [md.c:37]   --->   Operation 685 'bitcast' 'bitcast_ln37_35' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 686 [1/1] (0.84ns)   --->   "%j_z_17 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_34, i64 %bitcast_ln37_35, i25 %lshr_ln35_16" [md.c:37]   --->   Operation 686 'mux' 'j_z_17' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln35_37 = zext i6 %trunc_ln22_18" [md.c:35]   --->   Operation 687 'zext' 'zext_ln35_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 688 [1/1] (0.00ns)   --->   "%position_x_0_addr_20 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_37" [md.c:35]   --->   Operation 688 'getelementptr' 'position_x_0_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 689 [2/2] (2.26ns)   --->   "%position_x_0_load_20 = load i6 %position_x_0_addr_20" [md.c:35]   --->   Operation 689 'load' 'position_x_0_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 690 [1/1] (0.00ns)   --->   "%position_x_1_addr_20 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_37" [md.c:35]   --->   Operation 690 'getelementptr' 'position_x_1_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 691 [2/2] (2.26ns)   --->   "%position_x_1_load_20 = load i6 %position_x_1_addr_20" [md.c:35]   --->   Operation 691 'load' 'position_x_1_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 692 [1/1] (0.00ns)   --->   "%position_y_0_addr_20 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_37" [md.c:36]   --->   Operation 692 'getelementptr' 'position_y_0_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 693 [2/2] (2.26ns)   --->   "%position_y_0_load_20 = load i6 %position_y_0_addr_20" [md.c:36]   --->   Operation 693 'load' 'position_y_0_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 694 [1/1] (0.00ns)   --->   "%position_y_1_addr_20 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_37" [md.c:36]   --->   Operation 694 'getelementptr' 'position_y_1_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 695 [2/2] (2.26ns)   --->   "%position_y_1_load_20 = load i6 %position_y_1_addr_20" [md.c:36]   --->   Operation 695 'load' 'position_y_1_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 696 [1/1] (0.00ns)   --->   "%position_z_0_addr_20 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_37" [md.c:37]   --->   Operation 696 'getelementptr' 'position_z_0_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 697 [2/2] (2.26ns)   --->   "%position_z_0_load_20 = load i6 %position_z_0_addr_20" [md.c:37]   --->   Operation 697 'load' 'position_z_0_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 698 [1/1] (0.00ns)   --->   "%position_z_1_addr_20 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_37" [md.c:37]   --->   Operation 698 'getelementptr' 'position_z_1_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 699 [2/2] (2.26ns)   --->   "%position_z_1_load_20 = load i6 %position_z_1_addr_20" [md.c:37]   --->   Operation 699 'load' 'position_z_1_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_5 : Operation 700 [1/2] (2.26ns)   --->   "%NL_0_load_19 = load i10 %NL_0_addr_19" [md.c:33]   --->   Operation 700 'load' 'NL_0_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln33_70 = zext i6 %and_ln1" [md.c:33]   --->   Operation 701 'zext' 'zext_ln33_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 702 [1/1] (2.35ns)   --->   "%lshr_ln33_38 = lshr i64 %NL_0_load_19, i64 %zext_ln33_70" [md.c:33]   --->   Operation 702 'lshr' 'lshr_ln33_38' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln33_38 = trunc i64 %lshr_ln33_38" [md.c:33]   --->   Operation 703 'trunc' 'trunc_ln33_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 704 [1/2] (2.26ns)   --->   "%NL_1_load_19 = load i10 %NL_1_addr_19" [md.c:33]   --->   Operation 704 'load' 'NL_1_load_19' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln33_71 = zext i6 %and_ln1" [md.c:33]   --->   Operation 705 'zext' 'zext_ln33_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 706 [1/1] (2.35ns)   --->   "%lshr_ln33_39 = lshr i64 %NL_1_load_19, i64 %zext_ln33_71" [md.c:33]   --->   Operation 706 'lshr' 'lshr_ln33_39' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln33_39 = trunc i64 %lshr_ln33_39" [md.c:33]   --->   Operation 707 'trunc' 'trunc_ln33_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 708 [1/1] (0.84ns)   --->   "%jidx_19 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_38, i32 %trunc_ln33_39, i1 %tmp_1" [md.c:33]   --->   Operation 708 'mux' 'jidx_19' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln22_19 = trunc i32 %jidx_19" [md.c:22]   --->   Operation 709 'trunc' 'trunc_ln22_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 710 [1/1] (0.00ns)   --->   "%lshr_ln35_18 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_19, i32 7, i32 31" [md.c:35]   --->   Operation 710 'partselect' 'lshr_ln35_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_19, i32 6" [md.c:35]   --->   Operation 711 'bitselect' 'tmp_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 712 [1/1] (0.00ns)   --->   "%or_ln33_18 = or i10 %shl_ln33_1, i10 4" [md.c:33]   --->   Operation 712 'or' 'or_ln33_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln33_21 = zext i10 %or_ln33_18" [md.c:33]   --->   Operation 713 'zext' 'zext_ln33_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (0.00ns)   --->   "%NL_0_addr_20 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_21" [md.c:33]   --->   Operation 714 'getelementptr' 'NL_0_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 715 [2/2] (2.26ns)   --->   "%NL_0_load_20 = load i10 %NL_0_addr_20" [md.c:33]   --->   Operation 715 'load' 'NL_0_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_5 : Operation 716 [1/1] (0.00ns)   --->   "%NL_1_addr_20 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_21" [md.c:33]   --->   Operation 716 'getelementptr' 'NL_1_addr_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 717 [2/2] (2.26ns)   --->   "%NL_1_load_20 = load i10 %NL_1_addr_20" [md.c:33]   --->   Operation 717 'load' 'NL_1_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 6.29>
ST_6 : Operation 718 [3/4] (6.29ns)   --->   "%delx = dsub i64 %i_x, i64 %j_x" [md.c:39]   --->   Operation 718 'dsub' 'delx' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 719 [4/5] (5.86ns)   --->   "%dely = dsub i64 %i_y, i64 %j_y" [md.c:40]   --->   Operation 719 'dsub' 'dely' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 720 [3/4] (6.29ns)   --->   "%delz = dsub i64 %i_z, i64 %j_z" [md.c:41]   --->   Operation 720 'dsub' 'delz' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 721 [4/4] (6.29ns)   --->   "%delx_1 = dsub i64 %i_x, i64 %j_x_1" [md.c:39]   --->   Operation 721 'dsub' 'delx_1' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 722 [5/5] (5.86ns)   --->   "%dely_1 = dsub i64 %i_y, i64 %j_y_1" [md.c:40]   --->   Operation 722 'dsub' 'dely_1' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 723 [4/4] (6.29ns)   --->   "%delz_1 = dsub i64 %i_z, i64 %j_z_1" [md.c:41]   --->   Operation 723 'dsub' 'delz_1' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 724 [1/1] (0.00ns)   --->   "%shl_ln35_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_5, i6 0" [md.c:35]   --->   Operation 724 'bitconcatenate' 'shl_ln35_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 725 [1/2] (2.26ns)   --->   "%position_x_0_load_3 = load i6 %position_x_0_addr_3" [md.c:35]   --->   Operation 725 'load' 'position_x_0_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i7 %shl_ln35_2" [md.c:35]   --->   Operation 726 'zext' 'zext_ln35_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 727 [1/1] (2.37ns)   --->   "%lshr_ln35_34 = lshr i128 %position_x_0_load_3, i128 %zext_ln35_8" [md.c:35]   --->   Operation 727 'lshr' 'lshr_ln35_34' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln35_4 = trunc i128 %lshr_ln35_34" [md.c:35]   --->   Operation 728 'trunc' 'trunc_ln35_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 729 [1/1] (0.00ns)   --->   "%bitcast_ln35_4 = bitcast i64 %trunc_ln35_4" [md.c:35]   --->   Operation 729 'bitcast' 'bitcast_ln35_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 730 [1/2] (2.26ns)   --->   "%position_x_1_load_3 = load i6 %position_x_1_addr_3" [md.c:35]   --->   Operation 730 'load' 'position_x_1_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i7 %shl_ln35_2" [md.c:35]   --->   Operation 731 'zext' 'zext_ln35_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 732 [1/1] (2.37ns)   --->   "%lshr_ln35_35 = lshr i128 %position_x_1_load_3, i128 %zext_ln35_10" [md.c:35]   --->   Operation 732 'lshr' 'lshr_ln35_35' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 733 [1/1] (0.00ns)   --->   "%trunc_ln35_5 = trunc i128 %lshr_ln35_35" [md.c:35]   --->   Operation 733 'trunc' 'trunc_ln35_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 734 [1/1] (0.00ns)   --->   "%bitcast_ln35_5 = bitcast i64 %trunc_ln35_5" [md.c:35]   --->   Operation 734 'bitcast' 'bitcast_ln35_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 735 [1/1] (0.84ns)   --->   "%j_x_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_4, i64 %bitcast_ln35_5, i25 %lshr_ln35_4" [md.c:35]   --->   Operation 735 'mux' 'j_x_2' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 736 [1/2] (2.26ns)   --->   "%position_y_0_load_3 = load i6 %position_y_0_addr_3" [md.c:36]   --->   Operation 736 'load' 'position_y_0_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i7 %shl_ln35_2" [md.c:36]   --->   Operation 737 'zext' 'zext_ln36_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 738 [1/1] (2.37ns)   --->   "%lshr_ln36_4 = lshr i128 %position_y_0_load_3, i128 %zext_ln36_4" [md.c:36]   --->   Operation 738 'lshr' 'lshr_ln36_4' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln36_4 = trunc i128 %lshr_ln36_4" [md.c:36]   --->   Operation 739 'trunc' 'trunc_ln36_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 740 [1/1] (0.00ns)   --->   "%bitcast_ln36_4 = bitcast i64 %trunc_ln36_4" [md.c:36]   --->   Operation 740 'bitcast' 'bitcast_ln36_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 741 [1/2] (2.26ns)   --->   "%position_y_1_load_3 = load i6 %position_y_1_addr_3" [md.c:36]   --->   Operation 741 'load' 'position_y_1_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i7 %shl_ln35_2" [md.c:36]   --->   Operation 742 'zext' 'zext_ln36_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 743 [1/1] (2.37ns)   --->   "%lshr_ln36_5 = lshr i128 %position_y_1_load_3, i128 %zext_ln36_5" [md.c:36]   --->   Operation 743 'lshr' 'lshr_ln36_5' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln36_5 = trunc i128 %lshr_ln36_5" [md.c:36]   --->   Operation 744 'trunc' 'trunc_ln36_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 745 [1/1] (0.00ns)   --->   "%bitcast_ln36_5 = bitcast i64 %trunc_ln36_5" [md.c:36]   --->   Operation 745 'bitcast' 'bitcast_ln36_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 746 [1/1] (0.84ns)   --->   "%j_y_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_4, i64 %bitcast_ln36_5, i25 %lshr_ln35_4" [md.c:36]   --->   Operation 746 'mux' 'j_y_2' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 747 [1/2] (2.26ns)   --->   "%position_z_0_load_3 = load i6 %position_z_0_addr_3" [md.c:37]   --->   Operation 747 'load' 'position_z_0_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i7 %shl_ln35_2" [md.c:37]   --->   Operation 748 'zext' 'zext_ln37_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 749 [1/1] (2.37ns)   --->   "%lshr_ln37_4 = lshr i128 %position_z_0_load_3, i128 %zext_ln37_4" [md.c:37]   --->   Operation 749 'lshr' 'lshr_ln37_4' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln37_4 = trunc i128 %lshr_ln37_4" [md.c:37]   --->   Operation 750 'trunc' 'trunc_ln37_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 751 [1/1] (0.00ns)   --->   "%bitcast_ln37_4 = bitcast i64 %trunc_ln37_4" [md.c:37]   --->   Operation 751 'bitcast' 'bitcast_ln37_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 752 [1/2] (2.26ns)   --->   "%position_z_1_load_3 = load i6 %position_z_1_addr_3" [md.c:37]   --->   Operation 752 'load' 'position_z_1_load_3' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln37_5 = zext i7 %shl_ln35_2" [md.c:37]   --->   Operation 753 'zext' 'zext_ln37_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 754 [1/1] (2.37ns)   --->   "%lshr_ln37_5 = lshr i128 %position_z_1_load_3, i128 %zext_ln37_5" [md.c:37]   --->   Operation 754 'lshr' 'lshr_ln37_5' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln37_5 = trunc i128 %lshr_ln37_5" [md.c:37]   --->   Operation 755 'trunc' 'trunc_ln37_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 756 [1/1] (0.00ns)   --->   "%bitcast_ln37_5 = bitcast i64 %trunc_ln37_5" [md.c:37]   --->   Operation 756 'bitcast' 'bitcast_ln37_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 757 [1/1] (0.84ns)   --->   "%j_z_2 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_4, i64 %bitcast_ln37_5, i25 %lshr_ln35_4" [md.c:37]   --->   Operation 757 'mux' 'j_z_2' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i6 %trunc_ln22_3" [md.c:35]   --->   Operation 758 'zext' 'zext_ln35_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 759 [1/1] (0.00ns)   --->   "%position_x_0_addr_4 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_7" [md.c:35]   --->   Operation 759 'getelementptr' 'position_x_0_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 760 [2/2] (2.26ns)   --->   "%position_x_0_load_4 = load i6 %position_x_0_addr_4" [md.c:35]   --->   Operation 760 'load' 'position_x_0_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 761 [1/1] (0.00ns)   --->   "%position_x_1_addr_4 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_7" [md.c:35]   --->   Operation 761 'getelementptr' 'position_x_1_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 762 [2/2] (2.26ns)   --->   "%position_x_1_load_4 = load i6 %position_x_1_addr_4" [md.c:35]   --->   Operation 762 'load' 'position_x_1_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 763 [1/1] (0.00ns)   --->   "%position_y_0_addr_4 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_7" [md.c:36]   --->   Operation 763 'getelementptr' 'position_y_0_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 764 [2/2] (2.26ns)   --->   "%position_y_0_load_4 = load i6 %position_y_0_addr_4" [md.c:36]   --->   Operation 764 'load' 'position_y_0_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 765 [1/1] (0.00ns)   --->   "%position_y_1_addr_4 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_7" [md.c:36]   --->   Operation 765 'getelementptr' 'position_y_1_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 766 [2/2] (2.26ns)   --->   "%position_y_1_load_4 = load i6 %position_y_1_addr_4" [md.c:36]   --->   Operation 766 'load' 'position_y_1_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 767 [1/1] (0.00ns)   --->   "%position_z_0_addr_4 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_7" [md.c:37]   --->   Operation 767 'getelementptr' 'position_z_0_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 768 [2/2] (2.26ns)   --->   "%position_z_0_load_4 = load i6 %position_z_0_addr_4" [md.c:37]   --->   Operation 768 'load' 'position_z_0_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 769 [1/1] (0.00ns)   --->   "%position_z_1_addr_4 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_7" [md.c:37]   --->   Operation 769 'getelementptr' 'position_z_1_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 770 [2/2] (2.26ns)   --->   "%position_z_1_load_4 = load i6 %position_z_1_addr_4" [md.c:37]   --->   Operation 770 'load' 'position_z_1_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 771 [1/2] (2.26ns)   --->   "%NL_0_load_4 = load i10 %NL_0_addr_4" [md.c:33]   --->   Operation 771 'load' 'NL_0_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln33_40 = zext i6 %and_ln1" [md.c:33]   --->   Operation 772 'zext' 'zext_ln33_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 773 [1/1] (2.35ns)   --->   "%lshr_ln33_8 = lshr i64 %NL_0_load_4, i64 %zext_ln33_40" [md.c:33]   --->   Operation 773 'lshr' 'lshr_ln33_8' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln33_8 = trunc i64 %lshr_ln33_8" [md.c:33]   --->   Operation 774 'trunc' 'trunc_ln33_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 775 [1/2] (2.26ns)   --->   "%NL_1_load_4 = load i10 %NL_1_addr_4" [md.c:33]   --->   Operation 775 'load' 'NL_1_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln33_41 = zext i6 %and_ln1" [md.c:33]   --->   Operation 776 'zext' 'zext_ln33_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 777 [1/1] (2.35ns)   --->   "%lshr_ln33_9 = lshr i64 %NL_1_load_4, i64 %zext_ln33_41" [md.c:33]   --->   Operation 777 'lshr' 'lshr_ln33_9' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln33_9 = trunc i64 %lshr_ln33_9" [md.c:33]   --->   Operation 778 'trunc' 'trunc_ln33_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 779 [1/1] (0.84ns)   --->   "%jidx_4 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_8, i32 %trunc_ln33_9, i1 %tmp_1" [md.c:33]   --->   Operation 779 'mux' 'jidx_4' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln22_4 = trunc i32 %jidx_4" [md.c:22]   --->   Operation 780 'trunc' 'trunc_ln22_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 781 [1/1] (0.00ns)   --->   "%lshr_ln35_8 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_4, i32 7, i32 31" [md.c:35]   --->   Operation 781 'partselect' 'lshr_ln35_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_4, i32 6" [md.c:35]   --->   Operation 782 'bitselect' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 783 [1/1] (0.00ns)   --->   "%or_ln33_4 = or i10 %shl_ln, i10 5" [md.c:33]   --->   Operation 783 'or' 'or_ln33_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln33_6 = zext i10 %or_ln33_4" [md.c:33]   --->   Operation 784 'zext' 'zext_ln33_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 785 [1/1] (0.00ns)   --->   "%NL_0_addr_5 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_6" [md.c:33]   --->   Operation 785 'getelementptr' 'NL_0_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 786 [2/2] (2.26ns)   --->   "%NL_0_load_5 = load i10 %NL_0_addr_5" [md.c:33]   --->   Operation 786 'load' 'NL_0_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 787 [1/1] (0.00ns)   --->   "%NL_1_addr_5 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_6" [md.c:33]   --->   Operation 787 'getelementptr' 'NL_1_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 788 [2/2] (2.26ns)   --->   "%NL_1_load_5 = load i10 %NL_1_addr_5" [md.c:33]   --->   Operation 788 'load' 'NL_1_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 789 [3/4] (6.29ns)   --->   "%delx_16 = dsub i64 %i_x_1, i64 %j_x_16" [md.c:39]   --->   Operation 789 'dsub' 'delx_16' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 790 [4/5] (5.86ns)   --->   "%dely_16 = dsub i64 %i_y_1, i64 %j_y_16" [md.c:40]   --->   Operation 790 'dsub' 'dely_16' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 791 [3/4] (6.29ns)   --->   "%delz_16 = dsub i64 %i_z_1, i64 %j_z_16" [md.c:41]   --->   Operation 791 'dsub' 'delz_16' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 792 [4/4] (6.29ns)   --->   "%delx_17 = dsub i64 %i_x_1, i64 %j_x_17" [md.c:39]   --->   Operation 792 'dsub' 'delx_17' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 793 [5/5] (5.86ns)   --->   "%dely_17 = dsub i64 %i_y_1, i64 %j_y_17" [md.c:40]   --->   Operation 793 'dsub' 'dely_17' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 794 [4/4] (6.29ns)   --->   "%delz_17 = dsub i64 %i_z_1, i64 %j_z_17" [md.c:41]   --->   Operation 794 'dsub' 'delz_17' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 795 [1/1] (0.00ns)   --->   "%shl_ln35_17 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_21, i6 0" [md.c:35]   --->   Operation 795 'bitconcatenate' 'shl_ln35_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 796 [1/2] (2.26ns)   --->   "%position_x_0_load_20 = load i6 %position_x_0_addr_20" [md.c:35]   --->   Operation 796 'load' 'position_x_0_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln35_68 = zext i7 %shl_ln35_17" [md.c:35]   --->   Operation 797 'zext' 'zext_ln35_68' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 798 [1/1] (2.37ns)   --->   "%lshr_ln35_66 = lshr i128 %position_x_0_load_20, i128 %zext_ln35_68" [md.c:35]   --->   Operation 798 'lshr' 'lshr_ln35_66' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln35_36 = trunc i128 %lshr_ln35_66" [md.c:35]   --->   Operation 799 'trunc' 'trunc_ln35_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 800 [1/1] (0.00ns)   --->   "%bitcast_ln35_36 = bitcast i64 %trunc_ln35_36" [md.c:35]   --->   Operation 800 'bitcast' 'bitcast_ln35_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 801 [1/2] (2.26ns)   --->   "%position_x_1_load_20 = load i6 %position_x_1_addr_20" [md.c:35]   --->   Operation 801 'load' 'position_x_1_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln35_69 = zext i7 %shl_ln35_17" [md.c:35]   --->   Operation 802 'zext' 'zext_ln35_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 803 [1/1] (2.37ns)   --->   "%lshr_ln35_67 = lshr i128 %position_x_1_load_20, i128 %zext_ln35_69" [md.c:35]   --->   Operation 803 'lshr' 'lshr_ln35_67' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 804 [1/1] (0.00ns)   --->   "%trunc_ln35_37 = trunc i128 %lshr_ln35_67" [md.c:35]   --->   Operation 804 'trunc' 'trunc_ln35_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 805 [1/1] (0.00ns)   --->   "%bitcast_ln35_37 = bitcast i64 %trunc_ln35_37" [md.c:35]   --->   Operation 805 'bitcast' 'bitcast_ln35_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 806 [1/1] (0.84ns)   --->   "%j_x_18 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_36, i64 %bitcast_ln35_37, i25 %lshr_ln35_17" [md.c:35]   --->   Operation 806 'mux' 'j_x_18' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 807 [1/2] (2.26ns)   --->   "%position_y_0_load_20 = load i6 %position_y_0_addr_20" [md.c:36]   --->   Operation 807 'load' 'position_y_0_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 808 [1/1] (0.00ns)   --->   "%zext_ln36_36 = zext i7 %shl_ln35_17" [md.c:36]   --->   Operation 808 'zext' 'zext_ln36_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 809 [1/1] (2.37ns)   --->   "%lshr_ln36_36 = lshr i128 %position_y_0_load_20, i128 %zext_ln36_36" [md.c:36]   --->   Operation 809 'lshr' 'lshr_ln36_36' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln36_36 = trunc i128 %lshr_ln36_36" [md.c:36]   --->   Operation 810 'trunc' 'trunc_ln36_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 811 [1/1] (0.00ns)   --->   "%bitcast_ln36_36 = bitcast i64 %trunc_ln36_36" [md.c:36]   --->   Operation 811 'bitcast' 'bitcast_ln36_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 812 [1/2] (2.26ns)   --->   "%position_y_1_load_20 = load i6 %position_y_1_addr_20" [md.c:36]   --->   Operation 812 'load' 'position_y_1_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln36_37 = zext i7 %shl_ln35_17" [md.c:36]   --->   Operation 813 'zext' 'zext_ln36_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 814 [1/1] (2.37ns)   --->   "%lshr_ln36_37 = lshr i128 %position_y_1_load_20, i128 %zext_ln36_37" [md.c:36]   --->   Operation 814 'lshr' 'lshr_ln36_37' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln36_37 = trunc i128 %lshr_ln36_37" [md.c:36]   --->   Operation 815 'trunc' 'trunc_ln36_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 816 [1/1] (0.00ns)   --->   "%bitcast_ln36_37 = bitcast i64 %trunc_ln36_37" [md.c:36]   --->   Operation 816 'bitcast' 'bitcast_ln36_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 817 [1/1] (0.84ns)   --->   "%j_y_18 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_36, i64 %bitcast_ln36_37, i25 %lshr_ln35_17" [md.c:36]   --->   Operation 817 'mux' 'j_y_18' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 818 [1/2] (2.26ns)   --->   "%position_z_0_load_20 = load i6 %position_z_0_addr_20" [md.c:37]   --->   Operation 818 'load' 'position_z_0_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln37_36 = zext i7 %shl_ln35_17" [md.c:37]   --->   Operation 819 'zext' 'zext_ln37_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 820 [1/1] (2.37ns)   --->   "%lshr_ln37_36 = lshr i128 %position_z_0_load_20, i128 %zext_ln37_36" [md.c:37]   --->   Operation 820 'lshr' 'lshr_ln37_36' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln37_36 = trunc i128 %lshr_ln37_36" [md.c:37]   --->   Operation 821 'trunc' 'trunc_ln37_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 822 [1/1] (0.00ns)   --->   "%bitcast_ln37_36 = bitcast i64 %trunc_ln37_36" [md.c:37]   --->   Operation 822 'bitcast' 'bitcast_ln37_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 823 [1/2] (2.26ns)   --->   "%position_z_1_load_20 = load i6 %position_z_1_addr_20" [md.c:37]   --->   Operation 823 'load' 'position_z_1_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln37_37 = zext i7 %shl_ln35_17" [md.c:37]   --->   Operation 824 'zext' 'zext_ln37_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 825 [1/1] (2.37ns)   --->   "%lshr_ln37_37 = lshr i128 %position_z_1_load_20, i128 %zext_ln37_37" [md.c:37]   --->   Operation 825 'lshr' 'lshr_ln37_37' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 826 [1/1] (0.00ns)   --->   "%trunc_ln37_37 = trunc i128 %lshr_ln37_37" [md.c:37]   --->   Operation 826 'trunc' 'trunc_ln37_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 827 [1/1] (0.00ns)   --->   "%bitcast_ln37_37 = bitcast i64 %trunc_ln37_37" [md.c:37]   --->   Operation 827 'bitcast' 'bitcast_ln37_37' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 828 [1/1] (0.84ns)   --->   "%j_z_18 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_36, i64 %bitcast_ln37_37, i25 %lshr_ln35_17" [md.c:37]   --->   Operation 828 'mux' 'j_z_18' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 829 [1/1] (0.00ns)   --->   "%zext_ln35_39 = zext i6 %trunc_ln22_19" [md.c:35]   --->   Operation 829 'zext' 'zext_ln35_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 830 [1/1] (0.00ns)   --->   "%position_x_0_addr_21 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_39" [md.c:35]   --->   Operation 830 'getelementptr' 'position_x_0_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 831 [2/2] (2.26ns)   --->   "%position_x_0_load_21 = load i6 %position_x_0_addr_21" [md.c:35]   --->   Operation 831 'load' 'position_x_0_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 832 [1/1] (0.00ns)   --->   "%position_x_1_addr_21 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_39" [md.c:35]   --->   Operation 832 'getelementptr' 'position_x_1_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 833 [2/2] (2.26ns)   --->   "%position_x_1_load_21 = load i6 %position_x_1_addr_21" [md.c:35]   --->   Operation 833 'load' 'position_x_1_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 834 [1/1] (0.00ns)   --->   "%position_y_0_addr_21 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_39" [md.c:36]   --->   Operation 834 'getelementptr' 'position_y_0_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 835 [2/2] (2.26ns)   --->   "%position_y_0_load_21 = load i6 %position_y_0_addr_21" [md.c:36]   --->   Operation 835 'load' 'position_y_0_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 836 [1/1] (0.00ns)   --->   "%position_y_1_addr_21 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_39" [md.c:36]   --->   Operation 836 'getelementptr' 'position_y_1_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 837 [2/2] (2.26ns)   --->   "%position_y_1_load_21 = load i6 %position_y_1_addr_21" [md.c:36]   --->   Operation 837 'load' 'position_y_1_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 838 [1/1] (0.00ns)   --->   "%position_z_0_addr_21 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_39" [md.c:37]   --->   Operation 838 'getelementptr' 'position_z_0_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 839 [2/2] (2.26ns)   --->   "%position_z_0_load_21 = load i6 %position_z_0_addr_21" [md.c:37]   --->   Operation 839 'load' 'position_z_0_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 840 [1/1] (0.00ns)   --->   "%position_z_1_addr_21 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_39" [md.c:37]   --->   Operation 840 'getelementptr' 'position_z_1_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 841 [2/2] (2.26ns)   --->   "%position_z_1_load_21 = load i6 %position_z_1_addr_21" [md.c:37]   --->   Operation 841 'load' 'position_z_1_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_6 : Operation 842 [1/2] (2.26ns)   --->   "%NL_0_load_20 = load i10 %NL_0_addr_20" [md.c:33]   --->   Operation 842 'load' 'NL_0_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln33_72 = zext i6 %and_ln1" [md.c:33]   --->   Operation 843 'zext' 'zext_ln33_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 844 [1/1] (2.35ns)   --->   "%lshr_ln33_40 = lshr i64 %NL_0_load_20, i64 %zext_ln33_72" [md.c:33]   --->   Operation 844 'lshr' 'lshr_ln33_40' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln33_40 = trunc i64 %lshr_ln33_40" [md.c:33]   --->   Operation 845 'trunc' 'trunc_ln33_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 846 [1/2] (2.26ns)   --->   "%NL_1_load_20 = load i10 %NL_1_addr_20" [md.c:33]   --->   Operation 846 'load' 'NL_1_load_20' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln33_73 = zext i6 %and_ln1" [md.c:33]   --->   Operation 847 'zext' 'zext_ln33_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 848 [1/1] (2.35ns)   --->   "%lshr_ln33_41 = lshr i64 %NL_1_load_20, i64 %zext_ln33_73" [md.c:33]   --->   Operation 848 'lshr' 'lshr_ln33_41' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 849 [1/1] (0.00ns)   --->   "%trunc_ln33_41 = trunc i64 %lshr_ln33_41" [md.c:33]   --->   Operation 849 'trunc' 'trunc_ln33_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 850 [1/1] (0.84ns)   --->   "%jidx_20 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_40, i32 %trunc_ln33_41, i1 %tmp_1" [md.c:33]   --->   Operation 850 'mux' 'jidx_20' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 851 [1/1] (0.00ns)   --->   "%trunc_ln22_20 = trunc i32 %jidx_20" [md.c:22]   --->   Operation 851 'trunc' 'trunc_ln22_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 852 [1/1] (0.00ns)   --->   "%lshr_ln35_19 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_20, i32 7, i32 31" [md.c:35]   --->   Operation 852 'partselect' 'lshr_ln35_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_20, i32 6" [md.c:35]   --->   Operation 853 'bitselect' 'tmp_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 854 [1/1] (0.00ns)   --->   "%or_ln33_19 = or i10 %shl_ln33_1, i10 5" [md.c:33]   --->   Operation 854 'or' 'or_ln33_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln33_22 = zext i10 %or_ln33_19" [md.c:33]   --->   Operation 855 'zext' 'zext_ln33_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 856 [1/1] (0.00ns)   --->   "%NL_0_addr_21 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_22" [md.c:33]   --->   Operation 856 'getelementptr' 'NL_0_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 857 [2/2] (2.26ns)   --->   "%NL_0_load_21 = load i10 %NL_0_addr_21" [md.c:33]   --->   Operation 857 'load' 'NL_0_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_6 : Operation 858 [1/1] (0.00ns)   --->   "%NL_1_addr_21 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_22" [md.c:33]   --->   Operation 858 'getelementptr' 'NL_1_addr_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 859 [2/2] (2.26ns)   --->   "%NL_1_load_21 = load i10 %NL_1_addr_21" [md.c:33]   --->   Operation 859 'load' 'NL_1_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 6.29>
ST_7 : Operation 860 [2/4] (6.29ns)   --->   "%delx = dsub i64 %i_x, i64 %j_x" [md.c:39]   --->   Operation 860 'dsub' 'delx' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 861 [3/5] (5.86ns)   --->   "%dely = dsub i64 %i_y, i64 %j_y" [md.c:40]   --->   Operation 861 'dsub' 'dely' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 862 [2/4] (6.29ns)   --->   "%delz = dsub i64 %i_z, i64 %j_z" [md.c:41]   --->   Operation 862 'dsub' 'delz' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 863 [3/4] (6.29ns)   --->   "%delx_1 = dsub i64 %i_x, i64 %j_x_1" [md.c:39]   --->   Operation 863 'dsub' 'delx_1' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 864 [4/5] (5.86ns)   --->   "%dely_1 = dsub i64 %i_y, i64 %j_y_1" [md.c:40]   --->   Operation 864 'dsub' 'dely_1' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 865 [3/4] (6.29ns)   --->   "%delz_1 = dsub i64 %i_z, i64 %j_z_1" [md.c:41]   --->   Operation 865 'dsub' 'delz_1' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 866 [4/4] (6.29ns)   --->   "%delx_2 = dsub i64 %i_x, i64 %j_x_2" [md.c:39]   --->   Operation 866 'dsub' 'delx_2' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 867 [5/5] (5.86ns)   --->   "%dely_2 = dsub i64 %i_y, i64 %j_y_2" [md.c:40]   --->   Operation 867 'dsub' 'dely_2' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 868 [4/4] (6.29ns)   --->   "%delz_2 = dsub i64 %i_z, i64 %j_z_2" [md.c:41]   --->   Operation 868 'dsub' 'delz_2' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 869 [1/1] (0.00ns)   --->   "%shl_ln35_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_6, i6 0" [md.c:35]   --->   Operation 869 'bitconcatenate' 'shl_ln35_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 870 [1/2] (2.26ns)   --->   "%position_x_0_load_4 = load i6 %position_x_0_addr_4" [md.c:35]   --->   Operation 870 'load' 'position_x_0_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i7 %shl_ln35_3" [md.c:35]   --->   Operation 871 'zext' 'zext_ln35_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 872 [1/1] (2.37ns)   --->   "%lshr_ln35_36 = lshr i128 %position_x_0_load_4, i128 %zext_ln35_12" [md.c:35]   --->   Operation 872 'lshr' 'lshr_ln35_36' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln35_6 = trunc i128 %lshr_ln35_36" [md.c:35]   --->   Operation 873 'trunc' 'trunc_ln35_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 874 [1/1] (0.00ns)   --->   "%bitcast_ln35_6 = bitcast i64 %trunc_ln35_6" [md.c:35]   --->   Operation 874 'bitcast' 'bitcast_ln35_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 875 [1/2] (2.26ns)   --->   "%position_x_1_load_4 = load i6 %position_x_1_addr_4" [md.c:35]   --->   Operation 875 'load' 'position_x_1_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i7 %shl_ln35_3" [md.c:35]   --->   Operation 876 'zext' 'zext_ln35_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 877 [1/1] (2.37ns)   --->   "%lshr_ln35_37 = lshr i128 %position_x_1_load_4, i128 %zext_ln35_14" [md.c:35]   --->   Operation 877 'lshr' 'lshr_ln35_37' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln35_7 = trunc i128 %lshr_ln35_37" [md.c:35]   --->   Operation 878 'trunc' 'trunc_ln35_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 879 [1/1] (0.00ns)   --->   "%bitcast_ln35_7 = bitcast i64 %trunc_ln35_7" [md.c:35]   --->   Operation 879 'bitcast' 'bitcast_ln35_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 880 [1/1] (0.84ns)   --->   "%j_x_3 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_6, i64 %bitcast_ln35_7, i25 %lshr_ln35_6" [md.c:35]   --->   Operation 880 'mux' 'j_x_3' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 881 [1/2] (2.26ns)   --->   "%position_y_0_load_4 = load i6 %position_y_0_addr_4" [md.c:36]   --->   Operation 881 'load' 'position_y_0_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i7 %shl_ln35_3" [md.c:36]   --->   Operation 882 'zext' 'zext_ln36_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 883 [1/1] (2.37ns)   --->   "%lshr_ln36_6 = lshr i128 %position_y_0_load_4, i128 %zext_ln36_6" [md.c:36]   --->   Operation 883 'lshr' 'lshr_ln36_6' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln36_6 = trunc i128 %lshr_ln36_6" [md.c:36]   --->   Operation 884 'trunc' 'trunc_ln36_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 885 [1/1] (0.00ns)   --->   "%bitcast_ln36_6 = bitcast i64 %trunc_ln36_6" [md.c:36]   --->   Operation 885 'bitcast' 'bitcast_ln36_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 886 [1/2] (2.26ns)   --->   "%position_y_1_load_4 = load i6 %position_y_1_addr_4" [md.c:36]   --->   Operation 886 'load' 'position_y_1_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i7 %shl_ln35_3" [md.c:36]   --->   Operation 887 'zext' 'zext_ln36_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 888 [1/1] (2.37ns)   --->   "%lshr_ln36_7 = lshr i128 %position_y_1_load_4, i128 %zext_ln36_7" [md.c:36]   --->   Operation 888 'lshr' 'lshr_ln36_7' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln36_7 = trunc i128 %lshr_ln36_7" [md.c:36]   --->   Operation 889 'trunc' 'trunc_ln36_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 890 [1/1] (0.00ns)   --->   "%bitcast_ln36_7 = bitcast i64 %trunc_ln36_7" [md.c:36]   --->   Operation 890 'bitcast' 'bitcast_ln36_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 891 [1/1] (0.84ns)   --->   "%j_y_3 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_6, i64 %bitcast_ln36_7, i25 %lshr_ln35_6" [md.c:36]   --->   Operation 891 'mux' 'j_y_3' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 892 [1/2] (2.26ns)   --->   "%position_z_0_load_4 = load i6 %position_z_0_addr_4" [md.c:37]   --->   Operation 892 'load' 'position_z_0_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln37_6 = zext i7 %shl_ln35_3" [md.c:37]   --->   Operation 893 'zext' 'zext_ln37_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 894 [1/1] (2.37ns)   --->   "%lshr_ln37_6 = lshr i128 %position_z_0_load_4, i128 %zext_ln37_6" [md.c:37]   --->   Operation 894 'lshr' 'lshr_ln37_6' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln37_6 = trunc i128 %lshr_ln37_6" [md.c:37]   --->   Operation 895 'trunc' 'trunc_ln37_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 896 [1/1] (0.00ns)   --->   "%bitcast_ln37_6 = bitcast i64 %trunc_ln37_6" [md.c:37]   --->   Operation 896 'bitcast' 'bitcast_ln37_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 897 [1/2] (2.26ns)   --->   "%position_z_1_load_4 = load i6 %position_z_1_addr_4" [md.c:37]   --->   Operation 897 'load' 'position_z_1_load_4' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 898 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i7 %shl_ln35_3" [md.c:37]   --->   Operation 898 'zext' 'zext_ln37_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 899 [1/1] (2.37ns)   --->   "%lshr_ln37_7 = lshr i128 %position_z_1_load_4, i128 %zext_ln37_7" [md.c:37]   --->   Operation 899 'lshr' 'lshr_ln37_7' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln37_7 = trunc i128 %lshr_ln37_7" [md.c:37]   --->   Operation 900 'trunc' 'trunc_ln37_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 901 [1/1] (0.00ns)   --->   "%bitcast_ln37_7 = bitcast i64 %trunc_ln37_7" [md.c:37]   --->   Operation 901 'bitcast' 'bitcast_ln37_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 902 [1/1] (0.84ns)   --->   "%j_z_3 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_6, i64 %bitcast_ln37_7, i25 %lshr_ln35_6" [md.c:37]   --->   Operation 902 'mux' 'j_z_3' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i6 %trunc_ln22_4" [md.c:35]   --->   Operation 903 'zext' 'zext_ln35_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 904 [1/1] (0.00ns)   --->   "%position_x_0_addr_5 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_9" [md.c:35]   --->   Operation 904 'getelementptr' 'position_x_0_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 905 [2/2] (2.26ns)   --->   "%position_x_0_load_5 = load i6 %position_x_0_addr_5" [md.c:35]   --->   Operation 905 'load' 'position_x_0_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 906 [1/1] (0.00ns)   --->   "%position_x_1_addr_5 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_9" [md.c:35]   --->   Operation 906 'getelementptr' 'position_x_1_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 907 [2/2] (2.26ns)   --->   "%position_x_1_load_5 = load i6 %position_x_1_addr_5" [md.c:35]   --->   Operation 907 'load' 'position_x_1_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 908 [1/1] (0.00ns)   --->   "%position_y_0_addr_5 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_9" [md.c:36]   --->   Operation 908 'getelementptr' 'position_y_0_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 909 [2/2] (2.26ns)   --->   "%position_y_0_load_5 = load i6 %position_y_0_addr_5" [md.c:36]   --->   Operation 909 'load' 'position_y_0_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 910 [1/1] (0.00ns)   --->   "%position_y_1_addr_5 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_9" [md.c:36]   --->   Operation 910 'getelementptr' 'position_y_1_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 911 [2/2] (2.26ns)   --->   "%position_y_1_load_5 = load i6 %position_y_1_addr_5" [md.c:36]   --->   Operation 911 'load' 'position_y_1_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 912 [1/1] (0.00ns)   --->   "%position_z_0_addr_5 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_9" [md.c:37]   --->   Operation 912 'getelementptr' 'position_z_0_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 913 [2/2] (2.26ns)   --->   "%position_z_0_load_5 = load i6 %position_z_0_addr_5" [md.c:37]   --->   Operation 913 'load' 'position_z_0_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 914 [1/1] (0.00ns)   --->   "%position_z_1_addr_5 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_9" [md.c:37]   --->   Operation 914 'getelementptr' 'position_z_1_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 915 [2/2] (2.26ns)   --->   "%position_z_1_load_5 = load i6 %position_z_1_addr_5" [md.c:37]   --->   Operation 915 'load' 'position_z_1_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 916 [1/2] (2.26ns)   --->   "%NL_0_load_5 = load i10 %NL_0_addr_5" [md.c:33]   --->   Operation 916 'load' 'NL_0_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln33_42 = zext i6 %and_ln1" [md.c:33]   --->   Operation 917 'zext' 'zext_ln33_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 918 [1/1] (2.35ns)   --->   "%lshr_ln33_10 = lshr i64 %NL_0_load_5, i64 %zext_ln33_42" [md.c:33]   --->   Operation 918 'lshr' 'lshr_ln33_10' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln33_10 = trunc i64 %lshr_ln33_10" [md.c:33]   --->   Operation 919 'trunc' 'trunc_ln33_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 920 [1/2] (2.26ns)   --->   "%NL_1_load_5 = load i10 %NL_1_addr_5" [md.c:33]   --->   Operation 920 'load' 'NL_1_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln33_43 = zext i6 %and_ln1" [md.c:33]   --->   Operation 921 'zext' 'zext_ln33_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 922 [1/1] (2.35ns)   --->   "%lshr_ln33_11 = lshr i64 %NL_1_load_5, i64 %zext_ln33_43" [md.c:33]   --->   Operation 922 'lshr' 'lshr_ln33_11' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 923 [1/1] (0.00ns)   --->   "%trunc_ln33_11 = trunc i64 %lshr_ln33_11" [md.c:33]   --->   Operation 923 'trunc' 'trunc_ln33_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 924 [1/1] (0.84ns)   --->   "%jidx_5 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_10, i32 %trunc_ln33_11, i1 %tmp_1" [md.c:33]   --->   Operation 924 'mux' 'jidx_5' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = trunc i32 %jidx_5" [md.c:22]   --->   Operation 925 'trunc' 'trunc_ln22_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 926 [1/1] (0.00ns)   --->   "%lshr_ln35_s = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_5, i32 7, i32 31" [md.c:35]   --->   Operation 926 'partselect' 'lshr_ln35_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 927 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_5, i32 6" [md.c:35]   --->   Operation 927 'bitselect' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 928 [1/1] (0.00ns)   --->   "%or_ln33_5 = or i10 %shl_ln, i10 6" [md.c:33]   --->   Operation 928 'or' 'or_ln33_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln33_7 = zext i10 %or_ln33_5" [md.c:33]   --->   Operation 929 'zext' 'zext_ln33_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 930 [1/1] (0.00ns)   --->   "%NL_0_addr_6 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_7" [md.c:33]   --->   Operation 930 'getelementptr' 'NL_0_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 931 [2/2] (2.26ns)   --->   "%NL_0_load_6 = load i10 %NL_0_addr_6" [md.c:33]   --->   Operation 931 'load' 'NL_0_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 932 [1/1] (0.00ns)   --->   "%NL_1_addr_6 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_7" [md.c:33]   --->   Operation 932 'getelementptr' 'NL_1_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 933 [2/2] (2.26ns)   --->   "%NL_1_load_6 = load i10 %NL_1_addr_6" [md.c:33]   --->   Operation 933 'load' 'NL_1_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 934 [2/4] (6.29ns)   --->   "%delx_16 = dsub i64 %i_x_1, i64 %j_x_16" [md.c:39]   --->   Operation 934 'dsub' 'delx_16' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 935 [3/5] (5.86ns)   --->   "%dely_16 = dsub i64 %i_y_1, i64 %j_y_16" [md.c:40]   --->   Operation 935 'dsub' 'dely_16' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 936 [2/4] (6.29ns)   --->   "%delz_16 = dsub i64 %i_z_1, i64 %j_z_16" [md.c:41]   --->   Operation 936 'dsub' 'delz_16' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 937 [3/4] (6.29ns)   --->   "%delx_17 = dsub i64 %i_x_1, i64 %j_x_17" [md.c:39]   --->   Operation 937 'dsub' 'delx_17' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 938 [4/5] (5.86ns)   --->   "%dely_17 = dsub i64 %i_y_1, i64 %j_y_17" [md.c:40]   --->   Operation 938 'dsub' 'dely_17' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 939 [3/4] (6.29ns)   --->   "%delz_17 = dsub i64 %i_z_1, i64 %j_z_17" [md.c:41]   --->   Operation 939 'dsub' 'delz_17' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 940 [4/4] (6.29ns)   --->   "%delx_18 = dsub i64 %i_x_1, i64 %j_x_18" [md.c:39]   --->   Operation 940 'dsub' 'delx_18' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 941 [5/5] (5.86ns)   --->   "%dely_18 = dsub i64 %i_y_1, i64 %j_y_18" [md.c:40]   --->   Operation 941 'dsub' 'dely_18' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 942 [4/4] (6.29ns)   --->   "%delz_18 = dsub i64 %i_z_1, i64 %j_z_18" [md.c:41]   --->   Operation 942 'dsub' 'delz_18' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 943 [1/1] (0.00ns)   --->   "%shl_ln35_18 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_22, i6 0" [md.c:35]   --->   Operation 943 'bitconcatenate' 'shl_ln35_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 944 [1/2] (2.26ns)   --->   "%position_x_0_load_21 = load i6 %position_x_0_addr_21" [md.c:35]   --->   Operation 944 'load' 'position_x_0_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln35_70 = zext i7 %shl_ln35_18" [md.c:35]   --->   Operation 945 'zext' 'zext_ln35_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 946 [1/1] (2.37ns)   --->   "%lshr_ln35_68 = lshr i128 %position_x_0_load_21, i128 %zext_ln35_70" [md.c:35]   --->   Operation 946 'lshr' 'lshr_ln35_68' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln35_38 = trunc i128 %lshr_ln35_68" [md.c:35]   --->   Operation 947 'trunc' 'trunc_ln35_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 948 [1/1] (0.00ns)   --->   "%bitcast_ln35_38 = bitcast i64 %trunc_ln35_38" [md.c:35]   --->   Operation 948 'bitcast' 'bitcast_ln35_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 949 [1/2] (2.26ns)   --->   "%position_x_1_load_21 = load i6 %position_x_1_addr_21" [md.c:35]   --->   Operation 949 'load' 'position_x_1_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln35_71 = zext i7 %shl_ln35_18" [md.c:35]   --->   Operation 950 'zext' 'zext_ln35_71' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 951 [1/1] (2.37ns)   --->   "%lshr_ln35_69 = lshr i128 %position_x_1_load_21, i128 %zext_ln35_71" [md.c:35]   --->   Operation 951 'lshr' 'lshr_ln35_69' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln35_39 = trunc i128 %lshr_ln35_69" [md.c:35]   --->   Operation 952 'trunc' 'trunc_ln35_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 953 [1/1] (0.00ns)   --->   "%bitcast_ln35_39 = bitcast i64 %trunc_ln35_39" [md.c:35]   --->   Operation 953 'bitcast' 'bitcast_ln35_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 954 [1/1] (0.84ns)   --->   "%j_x_19 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_38, i64 %bitcast_ln35_39, i25 %lshr_ln35_18" [md.c:35]   --->   Operation 954 'mux' 'j_x_19' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 955 [1/2] (2.26ns)   --->   "%position_y_0_load_21 = load i6 %position_y_0_addr_21" [md.c:36]   --->   Operation 955 'load' 'position_y_0_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln36_38 = zext i7 %shl_ln35_18" [md.c:36]   --->   Operation 956 'zext' 'zext_ln36_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 957 [1/1] (2.37ns)   --->   "%lshr_ln36_38 = lshr i128 %position_y_0_load_21, i128 %zext_ln36_38" [md.c:36]   --->   Operation 957 'lshr' 'lshr_ln36_38' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 958 [1/1] (0.00ns)   --->   "%trunc_ln36_38 = trunc i128 %lshr_ln36_38" [md.c:36]   --->   Operation 958 'trunc' 'trunc_ln36_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 959 [1/1] (0.00ns)   --->   "%bitcast_ln36_38 = bitcast i64 %trunc_ln36_38" [md.c:36]   --->   Operation 959 'bitcast' 'bitcast_ln36_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 960 [1/2] (2.26ns)   --->   "%position_y_1_load_21 = load i6 %position_y_1_addr_21" [md.c:36]   --->   Operation 960 'load' 'position_y_1_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln36_39 = zext i7 %shl_ln35_18" [md.c:36]   --->   Operation 961 'zext' 'zext_ln36_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 962 [1/1] (2.37ns)   --->   "%lshr_ln36_39 = lshr i128 %position_y_1_load_21, i128 %zext_ln36_39" [md.c:36]   --->   Operation 962 'lshr' 'lshr_ln36_39' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln36_39 = trunc i128 %lshr_ln36_39" [md.c:36]   --->   Operation 963 'trunc' 'trunc_ln36_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 964 [1/1] (0.00ns)   --->   "%bitcast_ln36_39 = bitcast i64 %trunc_ln36_39" [md.c:36]   --->   Operation 964 'bitcast' 'bitcast_ln36_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 965 [1/1] (0.84ns)   --->   "%j_y_19 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_38, i64 %bitcast_ln36_39, i25 %lshr_ln35_18" [md.c:36]   --->   Operation 965 'mux' 'j_y_19' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 966 [1/2] (2.26ns)   --->   "%position_z_0_load_21 = load i6 %position_z_0_addr_21" [md.c:37]   --->   Operation 966 'load' 'position_z_0_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 967 [1/1] (0.00ns)   --->   "%zext_ln37_38 = zext i7 %shl_ln35_18" [md.c:37]   --->   Operation 967 'zext' 'zext_ln37_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 968 [1/1] (2.37ns)   --->   "%lshr_ln37_38 = lshr i128 %position_z_0_load_21, i128 %zext_ln37_38" [md.c:37]   --->   Operation 968 'lshr' 'lshr_ln37_38' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 969 [1/1] (0.00ns)   --->   "%trunc_ln37_38 = trunc i128 %lshr_ln37_38" [md.c:37]   --->   Operation 969 'trunc' 'trunc_ln37_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 970 [1/1] (0.00ns)   --->   "%bitcast_ln37_38 = bitcast i64 %trunc_ln37_38" [md.c:37]   --->   Operation 970 'bitcast' 'bitcast_ln37_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 971 [1/2] (2.26ns)   --->   "%position_z_1_load_21 = load i6 %position_z_1_addr_21" [md.c:37]   --->   Operation 971 'load' 'position_z_1_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln37_39 = zext i7 %shl_ln35_18" [md.c:37]   --->   Operation 972 'zext' 'zext_ln37_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 973 [1/1] (2.37ns)   --->   "%lshr_ln37_39 = lshr i128 %position_z_1_load_21, i128 %zext_ln37_39" [md.c:37]   --->   Operation 973 'lshr' 'lshr_ln37_39' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 974 [1/1] (0.00ns)   --->   "%trunc_ln37_39 = trunc i128 %lshr_ln37_39" [md.c:37]   --->   Operation 974 'trunc' 'trunc_ln37_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 975 [1/1] (0.00ns)   --->   "%bitcast_ln37_39 = bitcast i64 %trunc_ln37_39" [md.c:37]   --->   Operation 975 'bitcast' 'bitcast_ln37_39' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 976 [1/1] (0.84ns)   --->   "%j_z_19 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_38, i64 %bitcast_ln37_39, i25 %lshr_ln35_18" [md.c:37]   --->   Operation 976 'mux' 'j_z_19' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln35_41 = zext i6 %trunc_ln22_20" [md.c:35]   --->   Operation 977 'zext' 'zext_ln35_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 978 [1/1] (0.00ns)   --->   "%position_x_0_addr_22 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_41" [md.c:35]   --->   Operation 978 'getelementptr' 'position_x_0_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 979 [2/2] (2.26ns)   --->   "%position_x_0_load_22 = load i6 %position_x_0_addr_22" [md.c:35]   --->   Operation 979 'load' 'position_x_0_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 980 [1/1] (0.00ns)   --->   "%position_x_1_addr_22 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_41" [md.c:35]   --->   Operation 980 'getelementptr' 'position_x_1_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 981 [2/2] (2.26ns)   --->   "%position_x_1_load_22 = load i6 %position_x_1_addr_22" [md.c:35]   --->   Operation 981 'load' 'position_x_1_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 982 [1/1] (0.00ns)   --->   "%position_y_0_addr_22 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_41" [md.c:36]   --->   Operation 982 'getelementptr' 'position_y_0_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 983 [2/2] (2.26ns)   --->   "%position_y_0_load_22 = load i6 %position_y_0_addr_22" [md.c:36]   --->   Operation 983 'load' 'position_y_0_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 984 [1/1] (0.00ns)   --->   "%position_y_1_addr_22 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_41" [md.c:36]   --->   Operation 984 'getelementptr' 'position_y_1_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 985 [2/2] (2.26ns)   --->   "%position_y_1_load_22 = load i6 %position_y_1_addr_22" [md.c:36]   --->   Operation 985 'load' 'position_y_1_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 986 [1/1] (0.00ns)   --->   "%position_z_0_addr_22 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_41" [md.c:37]   --->   Operation 986 'getelementptr' 'position_z_0_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 987 [2/2] (2.26ns)   --->   "%position_z_0_load_22 = load i6 %position_z_0_addr_22" [md.c:37]   --->   Operation 987 'load' 'position_z_0_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 988 [1/1] (0.00ns)   --->   "%position_z_1_addr_22 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_41" [md.c:37]   --->   Operation 988 'getelementptr' 'position_z_1_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 989 [2/2] (2.26ns)   --->   "%position_z_1_load_22 = load i6 %position_z_1_addr_22" [md.c:37]   --->   Operation 989 'load' 'position_z_1_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_7 : Operation 990 [1/2] (2.26ns)   --->   "%NL_0_load_21 = load i10 %NL_0_addr_21" [md.c:33]   --->   Operation 990 'load' 'NL_0_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln33_74 = zext i6 %and_ln1" [md.c:33]   --->   Operation 991 'zext' 'zext_ln33_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 992 [1/1] (2.35ns)   --->   "%lshr_ln33_42 = lshr i64 %NL_0_load_21, i64 %zext_ln33_74" [md.c:33]   --->   Operation 992 'lshr' 'lshr_ln33_42' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 993 [1/1] (0.00ns)   --->   "%trunc_ln33_42 = trunc i64 %lshr_ln33_42" [md.c:33]   --->   Operation 993 'trunc' 'trunc_ln33_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 994 [1/2] (2.26ns)   --->   "%NL_1_load_21 = load i10 %NL_1_addr_21" [md.c:33]   --->   Operation 994 'load' 'NL_1_load_21' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln33_75 = zext i6 %and_ln1" [md.c:33]   --->   Operation 995 'zext' 'zext_ln33_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 996 [1/1] (2.35ns)   --->   "%lshr_ln33_43 = lshr i64 %NL_1_load_21, i64 %zext_ln33_75" [md.c:33]   --->   Operation 996 'lshr' 'lshr_ln33_43' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln33_43 = trunc i64 %lshr_ln33_43" [md.c:33]   --->   Operation 997 'trunc' 'trunc_ln33_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 998 [1/1] (0.84ns)   --->   "%jidx_21 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_42, i32 %trunc_ln33_43, i1 %tmp_1" [md.c:33]   --->   Operation 998 'mux' 'jidx_21' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln22_21 = trunc i32 %jidx_21" [md.c:22]   --->   Operation 999 'trunc' 'trunc_ln22_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 1000 [1/1] (0.00ns)   --->   "%lshr_ln35_20 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_21, i32 7, i32 31" [md.c:35]   --->   Operation 1000 'partselect' 'lshr_ln35_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_21, i32 6" [md.c:35]   --->   Operation 1001 'bitselect' 'tmp_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 1002 [1/1] (0.00ns)   --->   "%or_ln33_20 = or i10 %shl_ln33_1, i10 6" [md.c:33]   --->   Operation 1002 'or' 'or_ln33_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln33_23 = zext i10 %or_ln33_20" [md.c:33]   --->   Operation 1003 'zext' 'zext_ln33_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 1004 [1/1] (0.00ns)   --->   "%NL_0_addr_22 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_23" [md.c:33]   --->   Operation 1004 'getelementptr' 'NL_0_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 1005 [2/2] (2.26ns)   --->   "%NL_0_load_22 = load i10 %NL_0_addr_22" [md.c:33]   --->   Operation 1005 'load' 'NL_0_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_7 : Operation 1006 [1/1] (0.00ns)   --->   "%NL_1_addr_22 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_23" [md.c:33]   --->   Operation 1006 'getelementptr' 'NL_1_addr_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 1007 [2/2] (2.26ns)   --->   "%NL_1_load_22 = load i10 %NL_1_addr_22" [md.c:33]   --->   Operation 1007 'load' 'NL_1_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 6.29>
ST_8 : Operation 1008 [1/4] (6.29ns)   --->   "%delx = dsub i64 %i_x, i64 %j_x" [md.c:39]   --->   Operation 1008 'dsub' 'delx' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1009 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1009 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1010 [2/5] (5.86ns)   --->   "%dely = dsub i64 %i_y, i64 %j_y" [md.c:40]   --->   Operation 1010 'dsub' 'dely' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1011 [1/4] (6.29ns)   --->   "%delz = dsub i64 %i_z, i64 %j_z" [md.c:41]   --->   Operation 1011 'dsub' 'delz' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1012 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1012 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1013 [2/4] (6.29ns)   --->   "%delx_1 = dsub i64 %i_x, i64 %j_x_1" [md.c:39]   --->   Operation 1013 'dsub' 'delx_1' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1014 [3/5] (5.86ns)   --->   "%dely_1 = dsub i64 %i_y, i64 %j_y_1" [md.c:40]   --->   Operation 1014 'dsub' 'dely_1' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1015 [2/4] (6.29ns)   --->   "%delz_1 = dsub i64 %i_z, i64 %j_z_1" [md.c:41]   --->   Operation 1015 'dsub' 'delz_1' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1016 [3/4] (6.29ns)   --->   "%delx_2 = dsub i64 %i_x, i64 %j_x_2" [md.c:39]   --->   Operation 1016 'dsub' 'delx_2' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1017 [4/5] (5.86ns)   --->   "%dely_2 = dsub i64 %i_y, i64 %j_y_2" [md.c:40]   --->   Operation 1017 'dsub' 'dely_2' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1018 [3/4] (6.29ns)   --->   "%delz_2 = dsub i64 %i_z, i64 %j_z_2" [md.c:41]   --->   Operation 1018 'dsub' 'delz_2' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1019 [4/4] (6.29ns)   --->   "%delx_3 = dsub i64 %i_x, i64 %j_x_3" [md.c:39]   --->   Operation 1019 'dsub' 'delx_3' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1020 [5/5] (5.86ns)   --->   "%dely_3 = dsub i64 %i_y, i64 %j_y_3" [md.c:40]   --->   Operation 1020 'dsub' 'dely_3' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1021 [4/4] (6.29ns)   --->   "%delz_3 = dsub i64 %i_z, i64 %j_z_3" [md.c:41]   --->   Operation 1021 'dsub' 'delz_3' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1022 [1/1] (0.00ns)   --->   "%shl_ln35_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_7, i6 0" [md.c:35]   --->   Operation 1022 'bitconcatenate' 'shl_ln35_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1023 [1/2] (2.26ns)   --->   "%position_x_0_load_5 = load i6 %position_x_0_addr_5" [md.c:35]   --->   Operation 1023 'load' 'position_x_0_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i7 %shl_ln35_4" [md.c:35]   --->   Operation 1024 'zext' 'zext_ln35_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1025 [1/1] (2.37ns)   --->   "%lshr_ln35_38 = lshr i128 %position_x_0_load_5, i128 %zext_ln35_16" [md.c:35]   --->   Operation 1025 'lshr' 'lshr_ln35_38' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln35_8 = trunc i128 %lshr_ln35_38" [md.c:35]   --->   Operation 1026 'trunc' 'trunc_ln35_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1027 [1/1] (0.00ns)   --->   "%bitcast_ln35_8 = bitcast i64 %trunc_ln35_8" [md.c:35]   --->   Operation 1027 'bitcast' 'bitcast_ln35_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1028 [1/2] (2.26ns)   --->   "%position_x_1_load_5 = load i6 %position_x_1_addr_5" [md.c:35]   --->   Operation 1028 'load' 'position_x_1_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i7 %shl_ln35_4" [md.c:35]   --->   Operation 1029 'zext' 'zext_ln35_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1030 [1/1] (2.37ns)   --->   "%lshr_ln35_39 = lshr i128 %position_x_1_load_5, i128 %zext_ln35_18" [md.c:35]   --->   Operation 1030 'lshr' 'lshr_ln35_39' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1031 [1/1] (0.00ns)   --->   "%trunc_ln35_9 = trunc i128 %lshr_ln35_39" [md.c:35]   --->   Operation 1031 'trunc' 'trunc_ln35_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1032 [1/1] (0.00ns)   --->   "%bitcast_ln35_9 = bitcast i64 %trunc_ln35_9" [md.c:35]   --->   Operation 1032 'bitcast' 'bitcast_ln35_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1033 [1/1] (0.84ns)   --->   "%j_x_4 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_8, i64 %bitcast_ln35_9, i25 %lshr_ln35_8" [md.c:35]   --->   Operation 1033 'mux' 'j_x_4' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1034 [1/2] (2.26ns)   --->   "%position_y_0_load_5 = load i6 %position_y_0_addr_5" [md.c:36]   --->   Operation 1034 'load' 'position_y_0_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i7 %shl_ln35_4" [md.c:36]   --->   Operation 1035 'zext' 'zext_ln36_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1036 [1/1] (2.37ns)   --->   "%lshr_ln36_8 = lshr i128 %position_y_0_load_5, i128 %zext_ln36_8" [md.c:36]   --->   Operation 1036 'lshr' 'lshr_ln36_8' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1037 [1/1] (0.00ns)   --->   "%trunc_ln36_8 = trunc i128 %lshr_ln36_8" [md.c:36]   --->   Operation 1037 'trunc' 'trunc_ln36_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1038 [1/1] (0.00ns)   --->   "%bitcast_ln36_8 = bitcast i64 %trunc_ln36_8" [md.c:36]   --->   Operation 1038 'bitcast' 'bitcast_ln36_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1039 [1/2] (2.26ns)   --->   "%position_y_1_load_5 = load i6 %position_y_1_addr_5" [md.c:36]   --->   Operation 1039 'load' 'position_y_1_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1040 [1/1] (0.00ns)   --->   "%zext_ln36_9 = zext i7 %shl_ln35_4" [md.c:36]   --->   Operation 1040 'zext' 'zext_ln36_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1041 [1/1] (2.37ns)   --->   "%lshr_ln36_9 = lshr i128 %position_y_1_load_5, i128 %zext_ln36_9" [md.c:36]   --->   Operation 1041 'lshr' 'lshr_ln36_9' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1042 [1/1] (0.00ns)   --->   "%trunc_ln36_9 = trunc i128 %lshr_ln36_9" [md.c:36]   --->   Operation 1042 'trunc' 'trunc_ln36_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1043 [1/1] (0.00ns)   --->   "%bitcast_ln36_9 = bitcast i64 %trunc_ln36_9" [md.c:36]   --->   Operation 1043 'bitcast' 'bitcast_ln36_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1044 [1/1] (0.84ns)   --->   "%j_y_4 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_8, i64 %bitcast_ln36_9, i25 %lshr_ln35_8" [md.c:36]   --->   Operation 1044 'mux' 'j_y_4' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1045 [1/2] (2.26ns)   --->   "%position_z_0_load_5 = load i6 %position_z_0_addr_5" [md.c:37]   --->   Operation 1045 'load' 'position_z_0_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln37_8 = zext i7 %shl_ln35_4" [md.c:37]   --->   Operation 1046 'zext' 'zext_ln37_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1047 [1/1] (2.37ns)   --->   "%lshr_ln37_8 = lshr i128 %position_z_0_load_5, i128 %zext_ln37_8" [md.c:37]   --->   Operation 1047 'lshr' 'lshr_ln37_8' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln37_8 = trunc i128 %lshr_ln37_8" [md.c:37]   --->   Operation 1048 'trunc' 'trunc_ln37_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1049 [1/1] (0.00ns)   --->   "%bitcast_ln37_8 = bitcast i64 %trunc_ln37_8" [md.c:37]   --->   Operation 1049 'bitcast' 'bitcast_ln37_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1050 [1/2] (2.26ns)   --->   "%position_z_1_load_5 = load i6 %position_z_1_addr_5" [md.c:37]   --->   Operation 1050 'load' 'position_z_1_load_5' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1051 [1/1] (0.00ns)   --->   "%zext_ln37_9 = zext i7 %shl_ln35_4" [md.c:37]   --->   Operation 1051 'zext' 'zext_ln37_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1052 [1/1] (2.37ns)   --->   "%lshr_ln37_9 = lshr i128 %position_z_1_load_5, i128 %zext_ln37_9" [md.c:37]   --->   Operation 1052 'lshr' 'lshr_ln37_9' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1053 [1/1] (0.00ns)   --->   "%trunc_ln37_9 = trunc i128 %lshr_ln37_9" [md.c:37]   --->   Operation 1053 'trunc' 'trunc_ln37_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1054 [1/1] (0.00ns)   --->   "%bitcast_ln37_9 = bitcast i64 %trunc_ln37_9" [md.c:37]   --->   Operation 1054 'bitcast' 'bitcast_ln37_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1055 [1/1] (0.84ns)   --->   "%j_z_4 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_8, i64 %bitcast_ln37_9, i25 %lshr_ln35_8" [md.c:37]   --->   Operation 1055 'mux' 'j_z_4' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i6 %trunc_ln22_5" [md.c:35]   --->   Operation 1056 'zext' 'zext_ln35_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1057 [1/1] (0.00ns)   --->   "%position_x_0_addr_6 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_11" [md.c:35]   --->   Operation 1057 'getelementptr' 'position_x_0_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1058 [2/2] (2.26ns)   --->   "%position_x_0_load_6 = load i6 %position_x_0_addr_6" [md.c:35]   --->   Operation 1058 'load' 'position_x_0_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1059 [1/1] (0.00ns)   --->   "%position_x_1_addr_6 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_11" [md.c:35]   --->   Operation 1059 'getelementptr' 'position_x_1_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1060 [2/2] (2.26ns)   --->   "%position_x_1_load_6 = load i6 %position_x_1_addr_6" [md.c:35]   --->   Operation 1060 'load' 'position_x_1_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1061 [1/1] (0.00ns)   --->   "%position_y_0_addr_6 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_11" [md.c:36]   --->   Operation 1061 'getelementptr' 'position_y_0_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1062 [2/2] (2.26ns)   --->   "%position_y_0_load_6 = load i6 %position_y_0_addr_6" [md.c:36]   --->   Operation 1062 'load' 'position_y_0_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1063 [1/1] (0.00ns)   --->   "%position_y_1_addr_6 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_11" [md.c:36]   --->   Operation 1063 'getelementptr' 'position_y_1_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1064 [2/2] (2.26ns)   --->   "%position_y_1_load_6 = load i6 %position_y_1_addr_6" [md.c:36]   --->   Operation 1064 'load' 'position_y_1_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1065 [1/1] (0.00ns)   --->   "%position_z_0_addr_6 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_11" [md.c:37]   --->   Operation 1065 'getelementptr' 'position_z_0_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1066 [2/2] (2.26ns)   --->   "%position_z_0_load_6 = load i6 %position_z_0_addr_6" [md.c:37]   --->   Operation 1066 'load' 'position_z_0_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1067 [1/1] (0.00ns)   --->   "%position_z_1_addr_6 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_11" [md.c:37]   --->   Operation 1067 'getelementptr' 'position_z_1_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1068 [2/2] (2.26ns)   --->   "%position_z_1_load_6 = load i6 %position_z_1_addr_6" [md.c:37]   --->   Operation 1068 'load' 'position_z_1_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1069 [1/2] (2.26ns)   --->   "%NL_0_load_6 = load i10 %NL_0_addr_6" [md.c:33]   --->   Operation 1069 'load' 'NL_0_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln33_44 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1070 'zext' 'zext_ln33_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1071 [1/1] (2.35ns)   --->   "%lshr_ln33_12 = lshr i64 %NL_0_load_6, i64 %zext_ln33_44" [md.c:33]   --->   Operation 1071 'lshr' 'lshr_ln33_12' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln33_12 = trunc i64 %lshr_ln33_12" [md.c:33]   --->   Operation 1072 'trunc' 'trunc_ln33_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1073 [1/2] (2.26ns)   --->   "%NL_1_load_6 = load i10 %NL_1_addr_6" [md.c:33]   --->   Operation 1073 'load' 'NL_1_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln33_45 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1074 'zext' 'zext_ln33_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1075 [1/1] (2.35ns)   --->   "%lshr_ln33_13 = lshr i64 %NL_1_load_6, i64 %zext_ln33_45" [md.c:33]   --->   Operation 1075 'lshr' 'lshr_ln33_13' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1076 [1/1] (0.00ns)   --->   "%trunc_ln33_13 = trunc i64 %lshr_ln33_13" [md.c:33]   --->   Operation 1076 'trunc' 'trunc_ln33_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1077 [1/1] (0.84ns)   --->   "%jidx_6 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_12, i32 %trunc_ln33_13, i1 %tmp_1" [md.c:33]   --->   Operation 1077 'mux' 'jidx_6' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = trunc i32 %jidx_6" [md.c:22]   --->   Operation 1078 'trunc' 'trunc_ln22_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1079 [1/1] (0.00ns)   --->   "%lshr_ln35_1 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_6, i32 7, i32 31" [md.c:35]   --->   Operation 1079 'partselect' 'lshr_ln35_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_6, i32 6" [md.c:35]   --->   Operation 1080 'bitselect' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1081 [1/1] (0.00ns)   --->   "%or_ln33_6 = or i10 %shl_ln, i10 7" [md.c:33]   --->   Operation 1081 'or' 'or_ln33_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln33_8 = zext i10 %or_ln33_6" [md.c:33]   --->   Operation 1082 'zext' 'zext_ln33_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1083 [1/1] (0.00ns)   --->   "%NL_0_addr_7 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_8" [md.c:33]   --->   Operation 1083 'getelementptr' 'NL_0_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1084 [2/2] (2.26ns)   --->   "%NL_0_load_7 = load i10 %NL_0_addr_7" [md.c:33]   --->   Operation 1084 'load' 'NL_0_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 1085 [1/1] (0.00ns)   --->   "%NL_1_addr_7 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_8" [md.c:33]   --->   Operation 1085 'getelementptr' 'NL_1_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1086 [2/2] (2.26ns)   --->   "%NL_1_load_7 = load i10 %NL_1_addr_7" [md.c:33]   --->   Operation 1086 'load' 'NL_1_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 1087 [1/4] (6.29ns)   --->   "%delx_16 = dsub i64 %i_x_1, i64 %j_x_16" [md.c:39]   --->   Operation 1087 'dsub' 'delx_16' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1088 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_16, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1088 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1089 [2/5] (5.86ns)   --->   "%dely_16 = dsub i64 %i_y_1, i64 %j_y_16" [md.c:40]   --->   Operation 1089 'dsub' 'dely_16' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1090 [1/4] (6.29ns)   --->   "%delz_16 = dsub i64 %i_z_1, i64 %j_z_16" [md.c:41]   --->   Operation 1090 'dsub' 'delz_16' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1091 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_16, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1091 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1092 [2/4] (6.29ns)   --->   "%delx_17 = dsub i64 %i_x_1, i64 %j_x_17" [md.c:39]   --->   Operation 1092 'dsub' 'delx_17' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1093 [3/5] (5.86ns)   --->   "%dely_17 = dsub i64 %i_y_1, i64 %j_y_17" [md.c:40]   --->   Operation 1093 'dsub' 'dely_17' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1094 [2/4] (6.29ns)   --->   "%delz_17 = dsub i64 %i_z_1, i64 %j_z_17" [md.c:41]   --->   Operation 1094 'dsub' 'delz_17' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1095 [3/4] (6.29ns)   --->   "%delx_18 = dsub i64 %i_x_1, i64 %j_x_18" [md.c:39]   --->   Operation 1095 'dsub' 'delx_18' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1096 [4/5] (5.86ns)   --->   "%dely_18 = dsub i64 %i_y_1, i64 %j_y_18" [md.c:40]   --->   Operation 1096 'dsub' 'dely_18' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1097 [3/4] (6.29ns)   --->   "%delz_18 = dsub i64 %i_z_1, i64 %j_z_18" [md.c:41]   --->   Operation 1097 'dsub' 'delz_18' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1098 [4/4] (6.29ns)   --->   "%delx_19 = dsub i64 %i_x_1, i64 %j_x_19" [md.c:39]   --->   Operation 1098 'dsub' 'delx_19' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1099 [5/5] (5.86ns)   --->   "%dely_19 = dsub i64 %i_y_1, i64 %j_y_19" [md.c:40]   --->   Operation 1099 'dsub' 'dely_19' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1100 [4/4] (6.29ns)   --->   "%delz_19 = dsub i64 %i_z_1, i64 %j_z_19" [md.c:41]   --->   Operation 1100 'dsub' 'delz_19' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1101 [1/1] (0.00ns)   --->   "%shl_ln35_19 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_23, i6 0" [md.c:35]   --->   Operation 1101 'bitconcatenate' 'shl_ln35_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1102 [1/2] (2.26ns)   --->   "%position_x_0_load_22 = load i6 %position_x_0_addr_22" [md.c:35]   --->   Operation 1102 'load' 'position_x_0_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln35_72 = zext i7 %shl_ln35_19" [md.c:35]   --->   Operation 1103 'zext' 'zext_ln35_72' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1104 [1/1] (2.37ns)   --->   "%lshr_ln35_70 = lshr i128 %position_x_0_load_22, i128 %zext_ln35_72" [md.c:35]   --->   Operation 1104 'lshr' 'lshr_ln35_70' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln35_40 = trunc i128 %lshr_ln35_70" [md.c:35]   --->   Operation 1105 'trunc' 'trunc_ln35_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1106 [1/1] (0.00ns)   --->   "%bitcast_ln35_40 = bitcast i64 %trunc_ln35_40" [md.c:35]   --->   Operation 1106 'bitcast' 'bitcast_ln35_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1107 [1/2] (2.26ns)   --->   "%position_x_1_load_22 = load i6 %position_x_1_addr_22" [md.c:35]   --->   Operation 1107 'load' 'position_x_1_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln35_73 = zext i7 %shl_ln35_19" [md.c:35]   --->   Operation 1108 'zext' 'zext_ln35_73' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1109 [1/1] (2.37ns)   --->   "%lshr_ln35_71 = lshr i128 %position_x_1_load_22, i128 %zext_ln35_73" [md.c:35]   --->   Operation 1109 'lshr' 'lshr_ln35_71' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln35_41 = trunc i128 %lshr_ln35_71" [md.c:35]   --->   Operation 1110 'trunc' 'trunc_ln35_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1111 [1/1] (0.00ns)   --->   "%bitcast_ln35_41 = bitcast i64 %trunc_ln35_41" [md.c:35]   --->   Operation 1111 'bitcast' 'bitcast_ln35_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1112 [1/1] (0.84ns)   --->   "%j_x_20 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_40, i64 %bitcast_ln35_41, i25 %lshr_ln35_19" [md.c:35]   --->   Operation 1112 'mux' 'j_x_20' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1113 [1/2] (2.26ns)   --->   "%position_y_0_load_22 = load i6 %position_y_0_addr_22" [md.c:36]   --->   Operation 1113 'load' 'position_y_0_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln36_40 = zext i7 %shl_ln35_19" [md.c:36]   --->   Operation 1114 'zext' 'zext_ln36_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1115 [1/1] (2.37ns)   --->   "%lshr_ln36_40 = lshr i128 %position_y_0_load_22, i128 %zext_ln36_40" [md.c:36]   --->   Operation 1115 'lshr' 'lshr_ln36_40' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln36_40 = trunc i128 %lshr_ln36_40" [md.c:36]   --->   Operation 1116 'trunc' 'trunc_ln36_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1117 [1/1] (0.00ns)   --->   "%bitcast_ln36_40 = bitcast i64 %trunc_ln36_40" [md.c:36]   --->   Operation 1117 'bitcast' 'bitcast_ln36_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1118 [1/2] (2.26ns)   --->   "%position_y_1_load_22 = load i6 %position_y_1_addr_22" [md.c:36]   --->   Operation 1118 'load' 'position_y_1_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln36_41 = zext i7 %shl_ln35_19" [md.c:36]   --->   Operation 1119 'zext' 'zext_ln36_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1120 [1/1] (2.37ns)   --->   "%lshr_ln36_41 = lshr i128 %position_y_1_load_22, i128 %zext_ln36_41" [md.c:36]   --->   Operation 1120 'lshr' 'lshr_ln36_41' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln36_41 = trunc i128 %lshr_ln36_41" [md.c:36]   --->   Operation 1121 'trunc' 'trunc_ln36_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1122 [1/1] (0.00ns)   --->   "%bitcast_ln36_41 = bitcast i64 %trunc_ln36_41" [md.c:36]   --->   Operation 1122 'bitcast' 'bitcast_ln36_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1123 [1/1] (0.84ns)   --->   "%j_y_20 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_40, i64 %bitcast_ln36_41, i25 %lshr_ln35_19" [md.c:36]   --->   Operation 1123 'mux' 'j_y_20' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1124 [1/2] (2.26ns)   --->   "%position_z_0_load_22 = load i6 %position_z_0_addr_22" [md.c:37]   --->   Operation 1124 'load' 'position_z_0_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln37_40 = zext i7 %shl_ln35_19" [md.c:37]   --->   Operation 1125 'zext' 'zext_ln37_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1126 [1/1] (2.37ns)   --->   "%lshr_ln37_40 = lshr i128 %position_z_0_load_22, i128 %zext_ln37_40" [md.c:37]   --->   Operation 1126 'lshr' 'lshr_ln37_40' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1127 [1/1] (0.00ns)   --->   "%trunc_ln37_40 = trunc i128 %lshr_ln37_40" [md.c:37]   --->   Operation 1127 'trunc' 'trunc_ln37_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1128 [1/1] (0.00ns)   --->   "%bitcast_ln37_40 = bitcast i64 %trunc_ln37_40" [md.c:37]   --->   Operation 1128 'bitcast' 'bitcast_ln37_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1129 [1/2] (2.26ns)   --->   "%position_z_1_load_22 = load i6 %position_z_1_addr_22" [md.c:37]   --->   Operation 1129 'load' 'position_z_1_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln37_41 = zext i7 %shl_ln35_19" [md.c:37]   --->   Operation 1130 'zext' 'zext_ln37_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1131 [1/1] (2.37ns)   --->   "%lshr_ln37_41 = lshr i128 %position_z_1_load_22, i128 %zext_ln37_41" [md.c:37]   --->   Operation 1131 'lshr' 'lshr_ln37_41' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln37_41 = trunc i128 %lshr_ln37_41" [md.c:37]   --->   Operation 1132 'trunc' 'trunc_ln37_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1133 [1/1] (0.00ns)   --->   "%bitcast_ln37_41 = bitcast i64 %trunc_ln37_41" [md.c:37]   --->   Operation 1133 'bitcast' 'bitcast_ln37_41' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1134 [1/1] (0.84ns)   --->   "%j_z_20 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_40, i64 %bitcast_ln37_41, i25 %lshr_ln35_19" [md.c:37]   --->   Operation 1134 'mux' 'j_z_20' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1135 [1/1] (0.00ns)   --->   "%zext_ln35_43 = zext i6 %trunc_ln22_21" [md.c:35]   --->   Operation 1135 'zext' 'zext_ln35_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1136 [1/1] (0.00ns)   --->   "%position_x_0_addr_23 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_43" [md.c:35]   --->   Operation 1136 'getelementptr' 'position_x_0_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1137 [2/2] (2.26ns)   --->   "%position_x_0_load_23 = load i6 %position_x_0_addr_23" [md.c:35]   --->   Operation 1137 'load' 'position_x_0_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1138 [1/1] (0.00ns)   --->   "%position_x_1_addr_23 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_43" [md.c:35]   --->   Operation 1138 'getelementptr' 'position_x_1_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1139 [2/2] (2.26ns)   --->   "%position_x_1_load_23 = load i6 %position_x_1_addr_23" [md.c:35]   --->   Operation 1139 'load' 'position_x_1_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1140 [1/1] (0.00ns)   --->   "%position_y_0_addr_23 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_43" [md.c:36]   --->   Operation 1140 'getelementptr' 'position_y_0_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1141 [2/2] (2.26ns)   --->   "%position_y_0_load_23 = load i6 %position_y_0_addr_23" [md.c:36]   --->   Operation 1141 'load' 'position_y_0_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1142 [1/1] (0.00ns)   --->   "%position_y_1_addr_23 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_43" [md.c:36]   --->   Operation 1142 'getelementptr' 'position_y_1_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1143 [2/2] (2.26ns)   --->   "%position_y_1_load_23 = load i6 %position_y_1_addr_23" [md.c:36]   --->   Operation 1143 'load' 'position_y_1_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1144 [1/1] (0.00ns)   --->   "%position_z_0_addr_23 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_43" [md.c:37]   --->   Operation 1144 'getelementptr' 'position_z_0_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1145 [2/2] (2.26ns)   --->   "%position_z_0_load_23 = load i6 %position_z_0_addr_23" [md.c:37]   --->   Operation 1145 'load' 'position_z_0_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1146 [1/1] (0.00ns)   --->   "%position_z_1_addr_23 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_43" [md.c:37]   --->   Operation 1146 'getelementptr' 'position_z_1_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1147 [2/2] (2.26ns)   --->   "%position_z_1_load_23 = load i6 %position_z_1_addr_23" [md.c:37]   --->   Operation 1147 'load' 'position_z_1_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_8 : Operation 1148 [1/2] (2.26ns)   --->   "%NL_0_load_22 = load i10 %NL_0_addr_22" [md.c:33]   --->   Operation 1148 'load' 'NL_0_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln33_76 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1149 'zext' 'zext_ln33_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1150 [1/1] (2.35ns)   --->   "%lshr_ln33_44 = lshr i64 %NL_0_load_22, i64 %zext_ln33_76" [md.c:33]   --->   Operation 1150 'lshr' 'lshr_ln33_44' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1151 [1/1] (0.00ns)   --->   "%trunc_ln33_44 = trunc i64 %lshr_ln33_44" [md.c:33]   --->   Operation 1151 'trunc' 'trunc_ln33_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1152 [1/2] (2.26ns)   --->   "%NL_1_load_22 = load i10 %NL_1_addr_22" [md.c:33]   --->   Operation 1152 'load' 'NL_1_load_22' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln33_77 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1153 'zext' 'zext_ln33_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1154 [1/1] (2.35ns)   --->   "%lshr_ln33_45 = lshr i64 %NL_1_load_22, i64 %zext_ln33_77" [md.c:33]   --->   Operation 1154 'lshr' 'lshr_ln33_45' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1155 [1/1] (0.00ns)   --->   "%trunc_ln33_45 = trunc i64 %lshr_ln33_45" [md.c:33]   --->   Operation 1155 'trunc' 'trunc_ln33_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1156 [1/1] (0.84ns)   --->   "%jidx_22 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_44, i32 %trunc_ln33_45, i1 %tmp_1" [md.c:33]   --->   Operation 1156 'mux' 'jidx_22' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1157 [1/1] (0.00ns)   --->   "%trunc_ln22_22 = trunc i32 %jidx_22" [md.c:22]   --->   Operation 1157 'trunc' 'trunc_ln22_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1158 [1/1] (0.00ns)   --->   "%lshr_ln35_21 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_22, i32 7, i32 31" [md.c:35]   --->   Operation 1158 'partselect' 'lshr_ln35_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_22, i32 6" [md.c:35]   --->   Operation 1159 'bitselect' 'tmp_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1160 [1/1] (0.00ns)   --->   "%or_ln33_21 = or i10 %shl_ln33_1, i10 7" [md.c:33]   --->   Operation 1160 'or' 'or_ln33_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln33_24 = zext i10 %or_ln33_21" [md.c:33]   --->   Operation 1161 'zext' 'zext_ln33_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1162 [1/1] (0.00ns)   --->   "%NL_0_addr_23 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_24" [md.c:33]   --->   Operation 1162 'getelementptr' 'NL_0_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1163 [2/2] (2.26ns)   --->   "%NL_0_load_23 = load i10 %NL_0_addr_23" [md.c:33]   --->   Operation 1163 'load' 'NL_0_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_8 : Operation 1164 [1/1] (0.00ns)   --->   "%NL_1_addr_23 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_24" [md.c:33]   --->   Operation 1164 'getelementptr' 'NL_1_addr_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 1165 [2/2] (2.26ns)   --->   "%NL_1_load_23 = load i10 %NL_1_addr_23" [md.c:33]   --->   Operation 1165 'load' 'NL_1_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 1166 [1/5] (5.86ns)   --->   "%dely = dsub i64 %i_y, i64 %j_y" [md.c:40]   --->   Operation 1166 'dsub' 'dely' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1167 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 1167 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1168 [4/4] (6.58ns)   --->   "%mul = dmul i64 %delx, i64 %delx" [md.c:42]   --->   Operation 1168 'dmul' 'mul' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1169 [4/4] (6.58ns)   --->   "%mul2 = dmul i64 %delz, i64 %delz" [md.c:42]   --->   Operation 1169 'dmul' 'mul2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1170 [1/4] (6.29ns)   --->   "%delx_1 = dsub i64 %i_x, i64 %j_x_1" [md.c:39]   --->   Operation 1170 'dsub' 'delx_1' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1171 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_1, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1171 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1172 [2/5] (5.86ns)   --->   "%dely_1 = dsub i64 %i_y, i64 %j_y_1" [md.c:40]   --->   Operation 1172 'dsub' 'dely_1' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1173 [1/4] (6.29ns)   --->   "%delz_1 = dsub i64 %i_z, i64 %j_z_1" [md.c:41]   --->   Operation 1173 'dsub' 'delz_1' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1174 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_1, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1174 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1175 [2/4] (6.29ns)   --->   "%delx_2 = dsub i64 %i_x, i64 %j_x_2" [md.c:39]   --->   Operation 1175 'dsub' 'delx_2' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1176 [3/5] (5.86ns)   --->   "%dely_2 = dsub i64 %i_y, i64 %j_y_2" [md.c:40]   --->   Operation 1176 'dsub' 'dely_2' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1177 [2/4] (6.29ns)   --->   "%delz_2 = dsub i64 %i_z, i64 %j_z_2" [md.c:41]   --->   Operation 1177 'dsub' 'delz_2' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1178 [3/4] (6.29ns)   --->   "%delx_3 = dsub i64 %i_x, i64 %j_x_3" [md.c:39]   --->   Operation 1178 'dsub' 'delx_3' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1179 [4/5] (5.86ns)   --->   "%dely_3 = dsub i64 %i_y, i64 %j_y_3" [md.c:40]   --->   Operation 1179 'dsub' 'dely_3' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1180 [3/4] (6.29ns)   --->   "%delz_3 = dsub i64 %i_z, i64 %j_z_3" [md.c:41]   --->   Operation 1180 'dsub' 'delz_3' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1181 [4/4] (6.29ns)   --->   "%delx_4 = dsub i64 %i_x, i64 %j_x_4" [md.c:39]   --->   Operation 1181 'dsub' 'delx_4' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1182 [5/5] (5.86ns)   --->   "%dely_4 = dsub i64 %i_y, i64 %j_y_4" [md.c:40]   --->   Operation 1182 'dsub' 'dely_4' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1183 [4/4] (6.29ns)   --->   "%delz_4 = dsub i64 %i_z, i64 %j_z_4" [md.c:41]   --->   Operation 1183 'dsub' 'delz_4' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1184 [1/1] (0.00ns)   --->   "%shl_ln35_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_8, i6 0" [md.c:35]   --->   Operation 1184 'bitconcatenate' 'shl_ln35_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1185 [1/2] (2.26ns)   --->   "%position_x_0_load_6 = load i6 %position_x_0_addr_6" [md.c:35]   --->   Operation 1185 'load' 'position_x_0_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i7 %shl_ln35_5" [md.c:35]   --->   Operation 1186 'zext' 'zext_ln35_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1187 [1/1] (2.37ns)   --->   "%lshr_ln35_40 = lshr i128 %position_x_0_load_6, i128 %zext_ln35_20" [md.c:35]   --->   Operation 1187 'lshr' 'lshr_ln35_40' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln35_10 = trunc i128 %lshr_ln35_40" [md.c:35]   --->   Operation 1188 'trunc' 'trunc_ln35_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1189 [1/1] (0.00ns)   --->   "%bitcast_ln35_10 = bitcast i64 %trunc_ln35_10" [md.c:35]   --->   Operation 1189 'bitcast' 'bitcast_ln35_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1190 [1/2] (2.26ns)   --->   "%position_x_1_load_6 = load i6 %position_x_1_addr_6" [md.c:35]   --->   Operation 1190 'load' 'position_x_1_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i7 %shl_ln35_5" [md.c:35]   --->   Operation 1191 'zext' 'zext_ln35_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1192 [1/1] (2.37ns)   --->   "%lshr_ln35_41 = lshr i128 %position_x_1_load_6, i128 %zext_ln35_22" [md.c:35]   --->   Operation 1192 'lshr' 'lshr_ln35_41' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln35_11 = trunc i128 %lshr_ln35_41" [md.c:35]   --->   Operation 1193 'trunc' 'trunc_ln35_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1194 [1/1] (0.00ns)   --->   "%bitcast_ln35_11 = bitcast i64 %trunc_ln35_11" [md.c:35]   --->   Operation 1194 'bitcast' 'bitcast_ln35_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1195 [1/1] (0.84ns)   --->   "%j_x_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_10, i64 %bitcast_ln35_11, i25 %lshr_ln35_s" [md.c:35]   --->   Operation 1195 'mux' 'j_x_5' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1196 [1/2] (2.26ns)   --->   "%position_y_0_load_6 = load i6 %position_y_0_addr_6" [md.c:36]   --->   Operation 1196 'load' 'position_y_0_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln36_10 = zext i7 %shl_ln35_5" [md.c:36]   --->   Operation 1197 'zext' 'zext_ln36_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1198 [1/1] (2.37ns)   --->   "%lshr_ln36_10 = lshr i128 %position_y_0_load_6, i128 %zext_ln36_10" [md.c:36]   --->   Operation 1198 'lshr' 'lshr_ln36_10' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1199 [1/1] (0.00ns)   --->   "%trunc_ln36_10 = trunc i128 %lshr_ln36_10" [md.c:36]   --->   Operation 1199 'trunc' 'trunc_ln36_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1200 [1/1] (0.00ns)   --->   "%bitcast_ln36_10 = bitcast i64 %trunc_ln36_10" [md.c:36]   --->   Operation 1200 'bitcast' 'bitcast_ln36_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1201 [1/2] (2.26ns)   --->   "%position_y_1_load_6 = load i6 %position_y_1_addr_6" [md.c:36]   --->   Operation 1201 'load' 'position_y_1_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln36_11 = zext i7 %shl_ln35_5" [md.c:36]   --->   Operation 1202 'zext' 'zext_ln36_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1203 [1/1] (2.37ns)   --->   "%lshr_ln36_11 = lshr i128 %position_y_1_load_6, i128 %zext_ln36_11" [md.c:36]   --->   Operation 1203 'lshr' 'lshr_ln36_11' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1204 [1/1] (0.00ns)   --->   "%trunc_ln36_11 = trunc i128 %lshr_ln36_11" [md.c:36]   --->   Operation 1204 'trunc' 'trunc_ln36_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1205 [1/1] (0.00ns)   --->   "%bitcast_ln36_11 = bitcast i64 %trunc_ln36_11" [md.c:36]   --->   Operation 1205 'bitcast' 'bitcast_ln36_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1206 [1/1] (0.84ns)   --->   "%j_y_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_10, i64 %bitcast_ln36_11, i25 %lshr_ln35_s" [md.c:36]   --->   Operation 1206 'mux' 'j_y_5' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1207 [1/2] (2.26ns)   --->   "%position_z_0_load_6 = load i6 %position_z_0_addr_6" [md.c:37]   --->   Operation 1207 'load' 'position_z_0_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln37_10 = zext i7 %shl_ln35_5" [md.c:37]   --->   Operation 1208 'zext' 'zext_ln37_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1209 [1/1] (2.37ns)   --->   "%lshr_ln37_10 = lshr i128 %position_z_0_load_6, i128 %zext_ln37_10" [md.c:37]   --->   Operation 1209 'lshr' 'lshr_ln37_10' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln37_10 = trunc i128 %lshr_ln37_10" [md.c:37]   --->   Operation 1210 'trunc' 'trunc_ln37_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1211 [1/1] (0.00ns)   --->   "%bitcast_ln37_10 = bitcast i64 %trunc_ln37_10" [md.c:37]   --->   Operation 1211 'bitcast' 'bitcast_ln37_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1212 [1/2] (2.26ns)   --->   "%position_z_1_load_6 = load i6 %position_z_1_addr_6" [md.c:37]   --->   Operation 1212 'load' 'position_z_1_load_6' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln37_11 = zext i7 %shl_ln35_5" [md.c:37]   --->   Operation 1213 'zext' 'zext_ln37_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1214 [1/1] (2.37ns)   --->   "%lshr_ln37_11 = lshr i128 %position_z_1_load_6, i128 %zext_ln37_11" [md.c:37]   --->   Operation 1214 'lshr' 'lshr_ln37_11' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln37_11 = trunc i128 %lshr_ln37_11" [md.c:37]   --->   Operation 1215 'trunc' 'trunc_ln37_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1216 [1/1] (0.00ns)   --->   "%bitcast_ln37_11 = bitcast i64 %trunc_ln37_11" [md.c:37]   --->   Operation 1216 'bitcast' 'bitcast_ln37_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1217 [1/1] (0.84ns)   --->   "%j_z_5 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_10, i64 %bitcast_ln37_11, i25 %lshr_ln35_s" [md.c:37]   --->   Operation 1217 'mux' 'j_z_5' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i6 %trunc_ln22_6" [md.c:35]   --->   Operation 1218 'zext' 'zext_ln35_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1219 [1/1] (0.00ns)   --->   "%position_x_0_addr_7 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_13" [md.c:35]   --->   Operation 1219 'getelementptr' 'position_x_0_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1220 [2/2] (2.26ns)   --->   "%position_x_0_load_7 = load i6 %position_x_0_addr_7" [md.c:35]   --->   Operation 1220 'load' 'position_x_0_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1221 [1/1] (0.00ns)   --->   "%position_x_1_addr_7 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_13" [md.c:35]   --->   Operation 1221 'getelementptr' 'position_x_1_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1222 [2/2] (2.26ns)   --->   "%position_x_1_load_7 = load i6 %position_x_1_addr_7" [md.c:35]   --->   Operation 1222 'load' 'position_x_1_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1223 [1/1] (0.00ns)   --->   "%position_y_0_addr_7 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_13" [md.c:36]   --->   Operation 1223 'getelementptr' 'position_y_0_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1224 [2/2] (2.26ns)   --->   "%position_y_0_load_7 = load i6 %position_y_0_addr_7" [md.c:36]   --->   Operation 1224 'load' 'position_y_0_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1225 [1/1] (0.00ns)   --->   "%position_y_1_addr_7 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_13" [md.c:36]   --->   Operation 1225 'getelementptr' 'position_y_1_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1226 [2/2] (2.26ns)   --->   "%position_y_1_load_7 = load i6 %position_y_1_addr_7" [md.c:36]   --->   Operation 1226 'load' 'position_y_1_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1227 [1/1] (0.00ns)   --->   "%position_z_0_addr_7 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_13" [md.c:37]   --->   Operation 1227 'getelementptr' 'position_z_0_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1228 [2/2] (2.26ns)   --->   "%position_z_0_load_7 = load i6 %position_z_0_addr_7" [md.c:37]   --->   Operation 1228 'load' 'position_z_0_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1229 [1/1] (0.00ns)   --->   "%position_z_1_addr_7 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_13" [md.c:37]   --->   Operation 1229 'getelementptr' 'position_z_1_addr_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1230 [2/2] (2.26ns)   --->   "%position_z_1_load_7 = load i6 %position_z_1_addr_7" [md.c:37]   --->   Operation 1230 'load' 'position_z_1_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1231 [1/2] (2.26ns)   --->   "%NL_0_load_7 = load i10 %NL_0_addr_7" [md.c:33]   --->   Operation 1231 'load' 'NL_0_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_9 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln33_46 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1232 'zext' 'zext_ln33_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1233 [1/1] (2.35ns)   --->   "%lshr_ln33_14 = lshr i64 %NL_0_load_7, i64 %zext_ln33_46" [md.c:33]   --->   Operation 1233 'lshr' 'lshr_ln33_14' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln33_14 = trunc i64 %lshr_ln33_14" [md.c:33]   --->   Operation 1234 'trunc' 'trunc_ln33_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1235 [1/2] (2.26ns)   --->   "%NL_1_load_7 = load i10 %NL_1_addr_7" [md.c:33]   --->   Operation 1235 'load' 'NL_1_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_9 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln33_47 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1236 'zext' 'zext_ln33_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1237 [1/1] (2.35ns)   --->   "%lshr_ln33_15 = lshr i64 %NL_1_load_7, i64 %zext_ln33_47" [md.c:33]   --->   Operation 1237 'lshr' 'lshr_ln33_15' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1238 [1/1] (0.00ns)   --->   "%trunc_ln33_15 = trunc i64 %lshr_ln33_15" [md.c:33]   --->   Operation 1238 'trunc' 'trunc_ln33_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1239 [1/1] (0.84ns)   --->   "%jidx_7 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_14, i32 %trunc_ln33_15, i1 %tmp_1" [md.c:33]   --->   Operation 1239 'mux' 'jidx_7' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1240 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = trunc i32 %jidx_7" [md.c:22]   --->   Operation 1240 'trunc' 'trunc_ln22_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1241 [1/1] (0.00ns)   --->   "%lshr_ln35_3 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_7, i32 7, i32 31" [md.c:35]   --->   Operation 1241 'partselect' 'lshr_ln35_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_7, i32 6" [md.c:35]   --->   Operation 1242 'bitselect' 'tmp_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1243 [1/1] (0.00ns)   --->   "%or_ln33_7 = or i10 %shl_ln, i10 8" [md.c:33]   --->   Operation 1243 'or' 'or_ln33_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln33_9 = zext i10 %or_ln33_7" [md.c:33]   --->   Operation 1244 'zext' 'zext_ln33_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1245 [1/1] (0.00ns)   --->   "%NL_0_addr_8 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_9" [md.c:33]   --->   Operation 1245 'getelementptr' 'NL_0_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1246 [2/2] (2.26ns)   --->   "%NL_0_load_8 = load i10 %NL_0_addr_8" [md.c:33]   --->   Operation 1246 'load' 'NL_0_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_9 : Operation 1247 [1/1] (0.00ns)   --->   "%NL_1_addr_8 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_9" [md.c:33]   --->   Operation 1247 'getelementptr' 'NL_1_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1248 [2/2] (2.26ns)   --->   "%NL_1_load_8 = load i10 %NL_1_addr_8" [md.c:33]   --->   Operation 1248 'load' 'NL_1_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_9 : Operation 1249 [1/5] (5.86ns)   --->   "%dely_16 = dsub i64 %i_y_1, i64 %j_y_16" [md.c:40]   --->   Operation 1249 'dsub' 'dely_16' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1250 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_16, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 1250 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1251 [4/4] (6.58ns)   --->   "%mul18_1 = dmul i64 %delx_16, i64 %delx_16" [md.c:42]   --->   Operation 1251 'dmul' 'mul18_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1252 [4/4] (6.58ns)   --->   "%mul21_1 = dmul i64 %delz_16, i64 %delz_16" [md.c:42]   --->   Operation 1252 'dmul' 'mul21_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1253 [1/4] (6.29ns)   --->   "%delx_17 = dsub i64 %i_x_1, i64 %j_x_17" [md.c:39]   --->   Operation 1253 'dsub' 'delx_17' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1254 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_17, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1254 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1255 [2/5] (5.86ns)   --->   "%dely_17 = dsub i64 %i_y_1, i64 %j_y_17" [md.c:40]   --->   Operation 1255 'dsub' 'dely_17' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1256 [1/4] (6.29ns)   --->   "%delz_17 = dsub i64 %i_z_1, i64 %j_z_17" [md.c:41]   --->   Operation 1256 'dsub' 'delz_17' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1257 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_17, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1257 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1258 [2/4] (6.29ns)   --->   "%delx_18 = dsub i64 %i_x_1, i64 %j_x_18" [md.c:39]   --->   Operation 1258 'dsub' 'delx_18' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1259 [3/5] (5.86ns)   --->   "%dely_18 = dsub i64 %i_y_1, i64 %j_y_18" [md.c:40]   --->   Operation 1259 'dsub' 'dely_18' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1260 [2/4] (6.29ns)   --->   "%delz_18 = dsub i64 %i_z_1, i64 %j_z_18" [md.c:41]   --->   Operation 1260 'dsub' 'delz_18' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1261 [3/4] (6.29ns)   --->   "%delx_19 = dsub i64 %i_x_1, i64 %j_x_19" [md.c:39]   --->   Operation 1261 'dsub' 'delx_19' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1262 [4/5] (5.86ns)   --->   "%dely_19 = dsub i64 %i_y_1, i64 %j_y_19" [md.c:40]   --->   Operation 1262 'dsub' 'dely_19' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1263 [3/4] (6.29ns)   --->   "%delz_19 = dsub i64 %i_z_1, i64 %j_z_19" [md.c:41]   --->   Operation 1263 'dsub' 'delz_19' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1264 [4/4] (6.29ns)   --->   "%delx_20 = dsub i64 %i_x_1, i64 %j_x_20" [md.c:39]   --->   Operation 1264 'dsub' 'delx_20' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1265 [5/5] (5.86ns)   --->   "%dely_20 = dsub i64 %i_y_1, i64 %j_y_20" [md.c:40]   --->   Operation 1265 'dsub' 'dely_20' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1266 [4/4] (6.29ns)   --->   "%delz_20 = dsub i64 %i_z_1, i64 %j_z_20" [md.c:41]   --->   Operation 1266 'dsub' 'delz_20' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1267 [1/1] (0.00ns)   --->   "%shl_ln35_20 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_24, i6 0" [md.c:35]   --->   Operation 1267 'bitconcatenate' 'shl_ln35_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1268 [1/2] (2.26ns)   --->   "%position_x_0_load_23 = load i6 %position_x_0_addr_23" [md.c:35]   --->   Operation 1268 'load' 'position_x_0_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1269 [1/1] (0.00ns)   --->   "%zext_ln35_74 = zext i7 %shl_ln35_20" [md.c:35]   --->   Operation 1269 'zext' 'zext_ln35_74' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1270 [1/1] (2.37ns)   --->   "%lshr_ln35_72 = lshr i128 %position_x_0_load_23, i128 %zext_ln35_74" [md.c:35]   --->   Operation 1270 'lshr' 'lshr_ln35_72' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1271 [1/1] (0.00ns)   --->   "%trunc_ln35_42 = trunc i128 %lshr_ln35_72" [md.c:35]   --->   Operation 1271 'trunc' 'trunc_ln35_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1272 [1/1] (0.00ns)   --->   "%bitcast_ln35_42 = bitcast i64 %trunc_ln35_42" [md.c:35]   --->   Operation 1272 'bitcast' 'bitcast_ln35_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1273 [1/2] (2.26ns)   --->   "%position_x_1_load_23 = load i6 %position_x_1_addr_23" [md.c:35]   --->   Operation 1273 'load' 'position_x_1_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln35_75 = zext i7 %shl_ln35_20" [md.c:35]   --->   Operation 1274 'zext' 'zext_ln35_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1275 [1/1] (2.37ns)   --->   "%lshr_ln35_73 = lshr i128 %position_x_1_load_23, i128 %zext_ln35_75" [md.c:35]   --->   Operation 1275 'lshr' 'lshr_ln35_73' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1276 [1/1] (0.00ns)   --->   "%trunc_ln35_43 = trunc i128 %lshr_ln35_73" [md.c:35]   --->   Operation 1276 'trunc' 'trunc_ln35_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1277 [1/1] (0.00ns)   --->   "%bitcast_ln35_43 = bitcast i64 %trunc_ln35_43" [md.c:35]   --->   Operation 1277 'bitcast' 'bitcast_ln35_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1278 [1/1] (0.84ns)   --->   "%j_x_21 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_42, i64 %bitcast_ln35_43, i25 %lshr_ln35_20" [md.c:35]   --->   Operation 1278 'mux' 'j_x_21' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1279 [1/2] (2.26ns)   --->   "%position_y_0_load_23 = load i6 %position_y_0_addr_23" [md.c:36]   --->   Operation 1279 'load' 'position_y_0_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1280 [1/1] (0.00ns)   --->   "%zext_ln36_42 = zext i7 %shl_ln35_20" [md.c:36]   --->   Operation 1280 'zext' 'zext_ln36_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1281 [1/1] (2.37ns)   --->   "%lshr_ln36_42 = lshr i128 %position_y_0_load_23, i128 %zext_ln36_42" [md.c:36]   --->   Operation 1281 'lshr' 'lshr_ln36_42' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1282 [1/1] (0.00ns)   --->   "%trunc_ln36_42 = trunc i128 %lshr_ln36_42" [md.c:36]   --->   Operation 1282 'trunc' 'trunc_ln36_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1283 [1/1] (0.00ns)   --->   "%bitcast_ln36_42 = bitcast i64 %trunc_ln36_42" [md.c:36]   --->   Operation 1283 'bitcast' 'bitcast_ln36_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1284 [1/2] (2.26ns)   --->   "%position_y_1_load_23 = load i6 %position_y_1_addr_23" [md.c:36]   --->   Operation 1284 'load' 'position_y_1_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1285 [1/1] (0.00ns)   --->   "%zext_ln36_43 = zext i7 %shl_ln35_20" [md.c:36]   --->   Operation 1285 'zext' 'zext_ln36_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1286 [1/1] (2.37ns)   --->   "%lshr_ln36_43 = lshr i128 %position_y_1_load_23, i128 %zext_ln36_43" [md.c:36]   --->   Operation 1286 'lshr' 'lshr_ln36_43' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln36_43 = trunc i128 %lshr_ln36_43" [md.c:36]   --->   Operation 1287 'trunc' 'trunc_ln36_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1288 [1/1] (0.00ns)   --->   "%bitcast_ln36_43 = bitcast i64 %trunc_ln36_43" [md.c:36]   --->   Operation 1288 'bitcast' 'bitcast_ln36_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1289 [1/1] (0.84ns)   --->   "%j_y_21 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_42, i64 %bitcast_ln36_43, i25 %lshr_ln35_20" [md.c:36]   --->   Operation 1289 'mux' 'j_y_21' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1290 [1/2] (2.26ns)   --->   "%position_z_0_load_23 = load i6 %position_z_0_addr_23" [md.c:37]   --->   Operation 1290 'load' 'position_z_0_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln37_42 = zext i7 %shl_ln35_20" [md.c:37]   --->   Operation 1291 'zext' 'zext_ln37_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1292 [1/1] (2.37ns)   --->   "%lshr_ln37_42 = lshr i128 %position_z_0_load_23, i128 %zext_ln37_42" [md.c:37]   --->   Operation 1292 'lshr' 'lshr_ln37_42' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1293 [1/1] (0.00ns)   --->   "%trunc_ln37_42 = trunc i128 %lshr_ln37_42" [md.c:37]   --->   Operation 1293 'trunc' 'trunc_ln37_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1294 [1/1] (0.00ns)   --->   "%bitcast_ln37_42 = bitcast i64 %trunc_ln37_42" [md.c:37]   --->   Operation 1294 'bitcast' 'bitcast_ln37_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1295 [1/2] (2.26ns)   --->   "%position_z_1_load_23 = load i6 %position_z_1_addr_23" [md.c:37]   --->   Operation 1295 'load' 'position_z_1_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln37_43 = zext i7 %shl_ln35_20" [md.c:37]   --->   Operation 1296 'zext' 'zext_ln37_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1297 [1/1] (2.37ns)   --->   "%lshr_ln37_43 = lshr i128 %position_z_1_load_23, i128 %zext_ln37_43" [md.c:37]   --->   Operation 1297 'lshr' 'lshr_ln37_43' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1298 [1/1] (0.00ns)   --->   "%trunc_ln37_43 = trunc i128 %lshr_ln37_43" [md.c:37]   --->   Operation 1298 'trunc' 'trunc_ln37_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1299 [1/1] (0.00ns)   --->   "%bitcast_ln37_43 = bitcast i64 %trunc_ln37_43" [md.c:37]   --->   Operation 1299 'bitcast' 'bitcast_ln37_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1300 [1/1] (0.84ns)   --->   "%j_z_21 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_42, i64 %bitcast_ln37_43, i25 %lshr_ln35_20" [md.c:37]   --->   Operation 1300 'mux' 'j_z_21' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln35_45 = zext i6 %trunc_ln22_22" [md.c:35]   --->   Operation 1301 'zext' 'zext_ln35_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1302 [1/1] (0.00ns)   --->   "%position_x_0_addr_24 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_45" [md.c:35]   --->   Operation 1302 'getelementptr' 'position_x_0_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1303 [2/2] (2.26ns)   --->   "%position_x_0_load_24 = load i6 %position_x_0_addr_24" [md.c:35]   --->   Operation 1303 'load' 'position_x_0_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1304 [1/1] (0.00ns)   --->   "%position_x_1_addr_24 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_45" [md.c:35]   --->   Operation 1304 'getelementptr' 'position_x_1_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1305 [2/2] (2.26ns)   --->   "%position_x_1_load_24 = load i6 %position_x_1_addr_24" [md.c:35]   --->   Operation 1305 'load' 'position_x_1_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1306 [1/1] (0.00ns)   --->   "%position_y_0_addr_24 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_45" [md.c:36]   --->   Operation 1306 'getelementptr' 'position_y_0_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1307 [2/2] (2.26ns)   --->   "%position_y_0_load_24 = load i6 %position_y_0_addr_24" [md.c:36]   --->   Operation 1307 'load' 'position_y_0_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1308 [1/1] (0.00ns)   --->   "%position_y_1_addr_24 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_45" [md.c:36]   --->   Operation 1308 'getelementptr' 'position_y_1_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1309 [2/2] (2.26ns)   --->   "%position_y_1_load_24 = load i6 %position_y_1_addr_24" [md.c:36]   --->   Operation 1309 'load' 'position_y_1_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1310 [1/1] (0.00ns)   --->   "%position_z_0_addr_24 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_45" [md.c:37]   --->   Operation 1310 'getelementptr' 'position_z_0_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1311 [2/2] (2.26ns)   --->   "%position_z_0_load_24 = load i6 %position_z_0_addr_24" [md.c:37]   --->   Operation 1311 'load' 'position_z_0_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1312 [1/1] (0.00ns)   --->   "%position_z_1_addr_24 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_45" [md.c:37]   --->   Operation 1312 'getelementptr' 'position_z_1_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1313 [2/2] (2.26ns)   --->   "%position_z_1_load_24 = load i6 %position_z_1_addr_24" [md.c:37]   --->   Operation 1313 'load' 'position_z_1_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_9 : Operation 1314 [1/2] (2.26ns)   --->   "%NL_0_load_23 = load i10 %NL_0_addr_23" [md.c:33]   --->   Operation 1314 'load' 'NL_0_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_9 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln33_78 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1315 'zext' 'zext_ln33_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1316 [1/1] (2.35ns)   --->   "%lshr_ln33_46 = lshr i64 %NL_0_load_23, i64 %zext_ln33_78" [md.c:33]   --->   Operation 1316 'lshr' 'lshr_ln33_46' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1317 [1/1] (0.00ns)   --->   "%trunc_ln33_46 = trunc i64 %lshr_ln33_46" [md.c:33]   --->   Operation 1317 'trunc' 'trunc_ln33_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1318 [1/2] (2.26ns)   --->   "%NL_1_load_23 = load i10 %NL_1_addr_23" [md.c:33]   --->   Operation 1318 'load' 'NL_1_load_23' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_9 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln33_79 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1319 'zext' 'zext_ln33_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1320 [1/1] (2.35ns)   --->   "%lshr_ln33_47 = lshr i64 %NL_1_load_23, i64 %zext_ln33_79" [md.c:33]   --->   Operation 1320 'lshr' 'lshr_ln33_47' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1321 [1/1] (0.00ns)   --->   "%trunc_ln33_47 = trunc i64 %lshr_ln33_47" [md.c:33]   --->   Operation 1321 'trunc' 'trunc_ln33_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1322 [1/1] (0.84ns)   --->   "%jidx_23 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_46, i32 %trunc_ln33_47, i1 %tmp_1" [md.c:33]   --->   Operation 1322 'mux' 'jidx_23' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln22_23 = trunc i32 %jidx_23" [md.c:22]   --->   Operation 1323 'trunc' 'trunc_ln22_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1324 [1/1] (0.00ns)   --->   "%lshr_ln35_22 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_23, i32 7, i32 31" [md.c:35]   --->   Operation 1324 'partselect' 'lshr_ln35_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1325 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_23, i32 6" [md.c:35]   --->   Operation 1325 'bitselect' 'tmp_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1326 [1/1] (0.00ns)   --->   "%or_ln33_22 = or i10 %shl_ln33_1, i10 8" [md.c:33]   --->   Operation 1326 'or' 'or_ln33_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln33_25 = zext i10 %or_ln33_22" [md.c:33]   --->   Operation 1327 'zext' 'zext_ln33_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1328 [1/1] (0.00ns)   --->   "%NL_0_addr_24 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_25" [md.c:33]   --->   Operation 1328 'getelementptr' 'NL_0_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1329 [2/2] (2.26ns)   --->   "%NL_0_load_24 = load i10 %NL_0_addr_24" [md.c:33]   --->   Operation 1329 'load' 'NL_0_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_9 : Operation 1330 [1/1] (0.00ns)   --->   "%NL_1_addr_24 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_25" [md.c:33]   --->   Operation 1330 'getelementptr' 'NL_1_addr_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_9 : Operation 1331 [2/2] (2.26ns)   --->   "%NL_1_load_24 = load i10 %NL_1_addr_24" [md.c:33]   --->   Operation 1331 'load' 'NL_1_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 1332 [3/4] (6.58ns)   --->   "%mul = dmul i64 %delx, i64 %delx" [md.c:42]   --->   Operation 1332 'dmul' 'mul' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1333 [4/4] (6.58ns)   --->   "%mul1 = dmul i64 %dely, i64 %dely" [md.c:42]   --->   Operation 1333 'dmul' 'mul1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1334 [3/4] (6.58ns)   --->   "%mul2 = dmul i64 %delz, i64 %delz" [md.c:42]   --->   Operation 1334 'dmul' 'mul2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1335 [1/5] (5.86ns)   --->   "%dely_1 = dsub i64 %i_y, i64 %j_y_1" [md.c:40]   --->   Operation 1335 'dsub' 'dely_1' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1336 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_1, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 1336 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1337 [4/4] (6.58ns)   --->   "%mul18_s = dmul i64 %delx_1, i64 %delx_1" [md.c:42]   --->   Operation 1337 'dmul' 'mul18_s' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1338 [4/4] (6.58ns)   --->   "%mul21_s = dmul i64 %delz_1, i64 %delz_1" [md.c:42]   --->   Operation 1338 'dmul' 'mul21_s' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1339 [1/4] (6.29ns)   --->   "%delx_2 = dsub i64 %i_x, i64 %j_x_2" [md.c:39]   --->   Operation 1339 'dsub' 'delx_2' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1340 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_2, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1340 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1341 [2/5] (5.86ns)   --->   "%dely_2 = dsub i64 %i_y, i64 %j_y_2" [md.c:40]   --->   Operation 1341 'dsub' 'dely_2' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1342 [1/4] (6.29ns)   --->   "%delz_2 = dsub i64 %i_z, i64 %j_z_2" [md.c:41]   --->   Operation 1342 'dsub' 'delz_2' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1343 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_2, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1343 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1344 [2/4] (6.29ns)   --->   "%delx_3 = dsub i64 %i_x, i64 %j_x_3" [md.c:39]   --->   Operation 1344 'dsub' 'delx_3' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1345 [3/5] (5.86ns)   --->   "%dely_3 = dsub i64 %i_y, i64 %j_y_3" [md.c:40]   --->   Operation 1345 'dsub' 'dely_3' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1346 [2/4] (6.29ns)   --->   "%delz_3 = dsub i64 %i_z, i64 %j_z_3" [md.c:41]   --->   Operation 1346 'dsub' 'delz_3' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1347 [3/4] (6.29ns)   --->   "%delx_4 = dsub i64 %i_x, i64 %j_x_4" [md.c:39]   --->   Operation 1347 'dsub' 'delx_4' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1348 [4/5] (5.86ns)   --->   "%dely_4 = dsub i64 %i_y, i64 %j_y_4" [md.c:40]   --->   Operation 1348 'dsub' 'dely_4' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1349 [3/4] (6.29ns)   --->   "%delz_4 = dsub i64 %i_z, i64 %j_z_4" [md.c:41]   --->   Operation 1349 'dsub' 'delz_4' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1350 [4/4] (6.29ns)   --->   "%delx_5 = dsub i64 %i_x, i64 %j_x_5" [md.c:39]   --->   Operation 1350 'dsub' 'delx_5' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1351 [5/5] (5.86ns)   --->   "%dely_5 = dsub i64 %i_y, i64 %j_y_5" [md.c:40]   --->   Operation 1351 'dsub' 'dely_5' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1352 [4/4] (6.29ns)   --->   "%delz_5 = dsub i64 %i_z, i64 %j_z_5" [md.c:41]   --->   Operation 1352 'dsub' 'delz_5' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1353 [1/1] (0.00ns)   --->   "%shl_ln35_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_9, i6 0" [md.c:35]   --->   Operation 1353 'bitconcatenate' 'shl_ln35_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1354 [1/2] (2.26ns)   --->   "%position_x_0_load_7 = load i6 %position_x_0_addr_7" [md.c:35]   --->   Operation 1354 'load' 'position_x_0_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i7 %shl_ln35_6" [md.c:35]   --->   Operation 1355 'zext' 'zext_ln35_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1356 [1/1] (2.37ns)   --->   "%lshr_ln35_42 = lshr i128 %position_x_0_load_7, i128 %zext_ln35_24" [md.c:35]   --->   Operation 1356 'lshr' 'lshr_ln35_42' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1357 [1/1] (0.00ns)   --->   "%trunc_ln35_12 = trunc i128 %lshr_ln35_42" [md.c:35]   --->   Operation 1357 'trunc' 'trunc_ln35_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1358 [1/1] (0.00ns)   --->   "%bitcast_ln35_12 = bitcast i64 %trunc_ln35_12" [md.c:35]   --->   Operation 1358 'bitcast' 'bitcast_ln35_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1359 [1/2] (2.26ns)   --->   "%position_x_1_load_7 = load i6 %position_x_1_addr_7" [md.c:35]   --->   Operation 1359 'load' 'position_x_1_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1360 [1/1] (0.00ns)   --->   "%zext_ln35_26 = zext i7 %shl_ln35_6" [md.c:35]   --->   Operation 1360 'zext' 'zext_ln35_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1361 [1/1] (2.37ns)   --->   "%lshr_ln35_43 = lshr i128 %position_x_1_load_7, i128 %zext_ln35_26" [md.c:35]   --->   Operation 1361 'lshr' 'lshr_ln35_43' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1362 [1/1] (0.00ns)   --->   "%trunc_ln35_13 = trunc i128 %lshr_ln35_43" [md.c:35]   --->   Operation 1362 'trunc' 'trunc_ln35_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1363 [1/1] (0.00ns)   --->   "%bitcast_ln35_13 = bitcast i64 %trunc_ln35_13" [md.c:35]   --->   Operation 1363 'bitcast' 'bitcast_ln35_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1364 [1/1] (0.84ns)   --->   "%j_x_6 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_12, i64 %bitcast_ln35_13, i25 %lshr_ln35_1" [md.c:35]   --->   Operation 1364 'mux' 'j_x_6' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1365 [1/2] (2.26ns)   --->   "%position_y_0_load_7 = load i6 %position_y_0_addr_7" [md.c:36]   --->   Operation 1365 'load' 'position_y_0_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln36_12 = zext i7 %shl_ln35_6" [md.c:36]   --->   Operation 1366 'zext' 'zext_ln36_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1367 [1/1] (2.37ns)   --->   "%lshr_ln36_12 = lshr i128 %position_y_0_load_7, i128 %zext_ln36_12" [md.c:36]   --->   Operation 1367 'lshr' 'lshr_ln36_12' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln36_12 = trunc i128 %lshr_ln36_12" [md.c:36]   --->   Operation 1368 'trunc' 'trunc_ln36_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1369 [1/1] (0.00ns)   --->   "%bitcast_ln36_12 = bitcast i64 %trunc_ln36_12" [md.c:36]   --->   Operation 1369 'bitcast' 'bitcast_ln36_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1370 [1/2] (2.26ns)   --->   "%position_y_1_load_7 = load i6 %position_y_1_addr_7" [md.c:36]   --->   Operation 1370 'load' 'position_y_1_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln36_13 = zext i7 %shl_ln35_6" [md.c:36]   --->   Operation 1371 'zext' 'zext_ln36_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1372 [1/1] (2.37ns)   --->   "%lshr_ln36_13 = lshr i128 %position_y_1_load_7, i128 %zext_ln36_13" [md.c:36]   --->   Operation 1372 'lshr' 'lshr_ln36_13' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1373 [1/1] (0.00ns)   --->   "%trunc_ln36_13 = trunc i128 %lshr_ln36_13" [md.c:36]   --->   Operation 1373 'trunc' 'trunc_ln36_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1374 [1/1] (0.00ns)   --->   "%bitcast_ln36_13 = bitcast i64 %trunc_ln36_13" [md.c:36]   --->   Operation 1374 'bitcast' 'bitcast_ln36_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1375 [1/1] (0.84ns)   --->   "%j_y_6 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_12, i64 %bitcast_ln36_13, i25 %lshr_ln35_1" [md.c:36]   --->   Operation 1375 'mux' 'j_y_6' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1376 [1/2] (2.26ns)   --->   "%position_z_0_load_7 = load i6 %position_z_0_addr_7" [md.c:37]   --->   Operation 1376 'load' 'position_z_0_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln37_12 = zext i7 %shl_ln35_6" [md.c:37]   --->   Operation 1377 'zext' 'zext_ln37_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1378 [1/1] (2.37ns)   --->   "%lshr_ln37_12 = lshr i128 %position_z_0_load_7, i128 %zext_ln37_12" [md.c:37]   --->   Operation 1378 'lshr' 'lshr_ln37_12' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1379 [1/1] (0.00ns)   --->   "%trunc_ln37_12 = trunc i128 %lshr_ln37_12" [md.c:37]   --->   Operation 1379 'trunc' 'trunc_ln37_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1380 [1/1] (0.00ns)   --->   "%bitcast_ln37_12 = bitcast i64 %trunc_ln37_12" [md.c:37]   --->   Operation 1380 'bitcast' 'bitcast_ln37_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1381 [1/2] (2.26ns)   --->   "%position_z_1_load_7 = load i6 %position_z_1_addr_7" [md.c:37]   --->   Operation 1381 'load' 'position_z_1_load_7' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln37_13 = zext i7 %shl_ln35_6" [md.c:37]   --->   Operation 1382 'zext' 'zext_ln37_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1383 [1/1] (2.37ns)   --->   "%lshr_ln37_13 = lshr i128 %position_z_1_load_7, i128 %zext_ln37_13" [md.c:37]   --->   Operation 1383 'lshr' 'lshr_ln37_13' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1384 [1/1] (0.00ns)   --->   "%trunc_ln37_13 = trunc i128 %lshr_ln37_13" [md.c:37]   --->   Operation 1384 'trunc' 'trunc_ln37_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1385 [1/1] (0.00ns)   --->   "%bitcast_ln37_13 = bitcast i64 %trunc_ln37_13" [md.c:37]   --->   Operation 1385 'bitcast' 'bitcast_ln37_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1386 [1/1] (0.84ns)   --->   "%j_z_6 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_12, i64 %bitcast_ln37_13, i25 %lshr_ln35_1" [md.c:37]   --->   Operation 1386 'mux' 'j_z_6' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i6 %trunc_ln22_7" [md.c:35]   --->   Operation 1387 'zext' 'zext_ln35_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1388 [1/1] (0.00ns)   --->   "%position_x_0_addr_8 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_15" [md.c:35]   --->   Operation 1388 'getelementptr' 'position_x_0_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1389 [2/2] (2.26ns)   --->   "%position_x_0_load_8 = load i6 %position_x_0_addr_8" [md.c:35]   --->   Operation 1389 'load' 'position_x_0_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1390 [1/1] (0.00ns)   --->   "%position_x_1_addr_8 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_15" [md.c:35]   --->   Operation 1390 'getelementptr' 'position_x_1_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1391 [2/2] (2.26ns)   --->   "%position_x_1_load_8 = load i6 %position_x_1_addr_8" [md.c:35]   --->   Operation 1391 'load' 'position_x_1_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1392 [1/1] (0.00ns)   --->   "%position_y_0_addr_8 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_15" [md.c:36]   --->   Operation 1392 'getelementptr' 'position_y_0_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1393 [2/2] (2.26ns)   --->   "%position_y_0_load_8 = load i6 %position_y_0_addr_8" [md.c:36]   --->   Operation 1393 'load' 'position_y_0_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1394 [1/1] (0.00ns)   --->   "%position_y_1_addr_8 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_15" [md.c:36]   --->   Operation 1394 'getelementptr' 'position_y_1_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1395 [2/2] (2.26ns)   --->   "%position_y_1_load_8 = load i6 %position_y_1_addr_8" [md.c:36]   --->   Operation 1395 'load' 'position_y_1_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1396 [1/1] (0.00ns)   --->   "%position_z_0_addr_8 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_15" [md.c:37]   --->   Operation 1396 'getelementptr' 'position_z_0_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1397 [2/2] (2.26ns)   --->   "%position_z_0_load_8 = load i6 %position_z_0_addr_8" [md.c:37]   --->   Operation 1397 'load' 'position_z_0_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1398 [1/1] (0.00ns)   --->   "%position_z_1_addr_8 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_15" [md.c:37]   --->   Operation 1398 'getelementptr' 'position_z_1_addr_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1399 [2/2] (2.26ns)   --->   "%position_z_1_load_8 = load i6 %position_z_1_addr_8" [md.c:37]   --->   Operation 1399 'load' 'position_z_1_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1400 [1/2] (2.26ns)   --->   "%NL_0_load_8 = load i10 %NL_0_addr_8" [md.c:33]   --->   Operation 1400 'load' 'NL_0_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln33_48 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1401 'zext' 'zext_ln33_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1402 [1/1] (2.35ns)   --->   "%lshr_ln33_16 = lshr i64 %NL_0_load_8, i64 %zext_ln33_48" [md.c:33]   --->   Operation 1402 'lshr' 'lshr_ln33_16' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln33_16 = trunc i64 %lshr_ln33_16" [md.c:33]   --->   Operation 1403 'trunc' 'trunc_ln33_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1404 [1/2] (2.26ns)   --->   "%NL_1_load_8 = load i10 %NL_1_addr_8" [md.c:33]   --->   Operation 1404 'load' 'NL_1_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln33_49 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1405 'zext' 'zext_ln33_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1406 [1/1] (2.35ns)   --->   "%lshr_ln33_17 = lshr i64 %NL_1_load_8, i64 %zext_ln33_49" [md.c:33]   --->   Operation 1406 'lshr' 'lshr_ln33_17' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1407 [1/1] (0.00ns)   --->   "%trunc_ln33_17 = trunc i64 %lshr_ln33_17" [md.c:33]   --->   Operation 1407 'trunc' 'trunc_ln33_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1408 [1/1] (0.84ns)   --->   "%jidx_8 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_16, i32 %trunc_ln33_17, i1 %tmp_1" [md.c:33]   --->   Operation 1408 'mux' 'jidx_8' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1409 [1/1] (0.00ns)   --->   "%trunc_ln22_8 = trunc i32 %jidx_8" [md.c:22]   --->   Operation 1409 'trunc' 'trunc_ln22_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1410 [1/1] (0.00ns)   --->   "%lshr_ln35_5 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_8, i32 7, i32 31" [md.c:35]   --->   Operation 1410 'partselect' 'lshr_ln35_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1411 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_8, i32 6" [md.c:35]   --->   Operation 1411 'bitselect' 'tmp_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1412 [1/1] (0.00ns)   --->   "%or_ln33_8 = or i10 %shl_ln, i10 9" [md.c:33]   --->   Operation 1412 'or' 'or_ln33_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln33_10 = zext i10 %or_ln33_8" [md.c:33]   --->   Operation 1413 'zext' 'zext_ln33_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1414 [1/1] (0.00ns)   --->   "%NL_0_addr_9 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_10" [md.c:33]   --->   Operation 1414 'getelementptr' 'NL_0_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1415 [2/2] (2.26ns)   --->   "%NL_0_load_9 = load i10 %NL_0_addr_9" [md.c:33]   --->   Operation 1415 'load' 'NL_0_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 1416 [1/1] (0.00ns)   --->   "%NL_1_addr_9 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_10" [md.c:33]   --->   Operation 1416 'getelementptr' 'NL_1_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1417 [2/2] (2.26ns)   --->   "%NL_1_load_9 = load i10 %NL_1_addr_9" [md.c:33]   --->   Operation 1417 'load' 'NL_1_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 1418 [3/4] (6.58ns)   --->   "%mul18_1 = dmul i64 %delx_16, i64 %delx_16" [md.c:42]   --->   Operation 1418 'dmul' 'mul18_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1419 [4/4] (6.58ns)   --->   "%mul19_1 = dmul i64 %dely_16, i64 %dely_16" [md.c:42]   --->   Operation 1419 'dmul' 'mul19_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1420 [3/4] (6.58ns)   --->   "%mul21_1 = dmul i64 %delz_16, i64 %delz_16" [md.c:42]   --->   Operation 1420 'dmul' 'mul21_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1421 [1/5] (5.86ns)   --->   "%dely_17 = dsub i64 %i_y_1, i64 %j_y_17" [md.c:40]   --->   Operation 1421 'dsub' 'dely_17' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1422 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_17, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 1422 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1423 [4/4] (6.58ns)   --->   "%mul18_1_1 = dmul i64 %delx_17, i64 %delx_17" [md.c:42]   --->   Operation 1423 'dmul' 'mul18_1_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1424 [4/4] (6.58ns)   --->   "%mul21_1_1 = dmul i64 %delz_17, i64 %delz_17" [md.c:42]   --->   Operation 1424 'dmul' 'mul21_1_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1425 [1/4] (6.29ns)   --->   "%delx_18 = dsub i64 %i_x_1, i64 %j_x_18" [md.c:39]   --->   Operation 1425 'dsub' 'delx_18' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1426 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_18, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1426 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1427 [2/5] (5.86ns)   --->   "%dely_18 = dsub i64 %i_y_1, i64 %j_y_18" [md.c:40]   --->   Operation 1427 'dsub' 'dely_18' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1428 [1/4] (6.29ns)   --->   "%delz_18 = dsub i64 %i_z_1, i64 %j_z_18" [md.c:41]   --->   Operation 1428 'dsub' 'delz_18' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1429 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_18, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1429 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1430 [2/4] (6.29ns)   --->   "%delx_19 = dsub i64 %i_x_1, i64 %j_x_19" [md.c:39]   --->   Operation 1430 'dsub' 'delx_19' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1431 [3/5] (5.86ns)   --->   "%dely_19 = dsub i64 %i_y_1, i64 %j_y_19" [md.c:40]   --->   Operation 1431 'dsub' 'dely_19' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1432 [2/4] (6.29ns)   --->   "%delz_19 = dsub i64 %i_z_1, i64 %j_z_19" [md.c:41]   --->   Operation 1432 'dsub' 'delz_19' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1433 [3/4] (6.29ns)   --->   "%delx_20 = dsub i64 %i_x_1, i64 %j_x_20" [md.c:39]   --->   Operation 1433 'dsub' 'delx_20' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1434 [4/5] (5.86ns)   --->   "%dely_20 = dsub i64 %i_y_1, i64 %j_y_20" [md.c:40]   --->   Operation 1434 'dsub' 'dely_20' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1435 [3/4] (6.29ns)   --->   "%delz_20 = dsub i64 %i_z_1, i64 %j_z_20" [md.c:41]   --->   Operation 1435 'dsub' 'delz_20' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1436 [4/4] (6.29ns)   --->   "%delx_21 = dsub i64 %i_x_1, i64 %j_x_21" [md.c:39]   --->   Operation 1436 'dsub' 'delx_21' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1437 [5/5] (5.86ns)   --->   "%dely_21 = dsub i64 %i_y_1, i64 %j_y_21" [md.c:40]   --->   Operation 1437 'dsub' 'dely_21' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1438 [4/4] (6.29ns)   --->   "%delz_21 = dsub i64 %i_z_1, i64 %j_z_21" [md.c:41]   --->   Operation 1438 'dsub' 'delz_21' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1439 [1/1] (0.00ns)   --->   "%shl_ln35_21 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_25, i6 0" [md.c:35]   --->   Operation 1439 'bitconcatenate' 'shl_ln35_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1440 [1/2] (2.26ns)   --->   "%position_x_0_load_24 = load i6 %position_x_0_addr_24" [md.c:35]   --->   Operation 1440 'load' 'position_x_0_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1441 [1/1] (0.00ns)   --->   "%zext_ln35_76 = zext i7 %shl_ln35_21" [md.c:35]   --->   Operation 1441 'zext' 'zext_ln35_76' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1442 [1/1] (2.37ns)   --->   "%lshr_ln35_74 = lshr i128 %position_x_0_load_24, i128 %zext_ln35_76" [md.c:35]   --->   Operation 1442 'lshr' 'lshr_ln35_74' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1443 [1/1] (0.00ns)   --->   "%trunc_ln35_44 = trunc i128 %lshr_ln35_74" [md.c:35]   --->   Operation 1443 'trunc' 'trunc_ln35_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1444 [1/1] (0.00ns)   --->   "%bitcast_ln35_44 = bitcast i64 %trunc_ln35_44" [md.c:35]   --->   Operation 1444 'bitcast' 'bitcast_ln35_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1445 [1/2] (2.26ns)   --->   "%position_x_1_load_24 = load i6 %position_x_1_addr_24" [md.c:35]   --->   Operation 1445 'load' 'position_x_1_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln35_77 = zext i7 %shl_ln35_21" [md.c:35]   --->   Operation 1446 'zext' 'zext_ln35_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1447 [1/1] (2.37ns)   --->   "%lshr_ln35_75 = lshr i128 %position_x_1_load_24, i128 %zext_ln35_77" [md.c:35]   --->   Operation 1447 'lshr' 'lshr_ln35_75' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1448 [1/1] (0.00ns)   --->   "%trunc_ln35_45 = trunc i128 %lshr_ln35_75" [md.c:35]   --->   Operation 1448 'trunc' 'trunc_ln35_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1449 [1/1] (0.00ns)   --->   "%bitcast_ln35_45 = bitcast i64 %trunc_ln35_45" [md.c:35]   --->   Operation 1449 'bitcast' 'bitcast_ln35_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1450 [1/1] (0.84ns)   --->   "%j_x_22 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_44, i64 %bitcast_ln35_45, i25 %lshr_ln35_21" [md.c:35]   --->   Operation 1450 'mux' 'j_x_22' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1451 [1/2] (2.26ns)   --->   "%position_y_0_load_24 = load i6 %position_y_0_addr_24" [md.c:36]   --->   Operation 1451 'load' 'position_y_0_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln36_44 = zext i7 %shl_ln35_21" [md.c:36]   --->   Operation 1452 'zext' 'zext_ln36_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1453 [1/1] (2.37ns)   --->   "%lshr_ln36_44 = lshr i128 %position_y_0_load_24, i128 %zext_ln36_44" [md.c:36]   --->   Operation 1453 'lshr' 'lshr_ln36_44' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1454 [1/1] (0.00ns)   --->   "%trunc_ln36_44 = trunc i128 %lshr_ln36_44" [md.c:36]   --->   Operation 1454 'trunc' 'trunc_ln36_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1455 [1/1] (0.00ns)   --->   "%bitcast_ln36_44 = bitcast i64 %trunc_ln36_44" [md.c:36]   --->   Operation 1455 'bitcast' 'bitcast_ln36_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1456 [1/2] (2.26ns)   --->   "%position_y_1_load_24 = load i6 %position_y_1_addr_24" [md.c:36]   --->   Operation 1456 'load' 'position_y_1_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln36_45 = zext i7 %shl_ln35_21" [md.c:36]   --->   Operation 1457 'zext' 'zext_ln36_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1458 [1/1] (2.37ns)   --->   "%lshr_ln36_45 = lshr i128 %position_y_1_load_24, i128 %zext_ln36_45" [md.c:36]   --->   Operation 1458 'lshr' 'lshr_ln36_45' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1459 [1/1] (0.00ns)   --->   "%trunc_ln36_45 = trunc i128 %lshr_ln36_45" [md.c:36]   --->   Operation 1459 'trunc' 'trunc_ln36_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1460 [1/1] (0.00ns)   --->   "%bitcast_ln36_45 = bitcast i64 %trunc_ln36_45" [md.c:36]   --->   Operation 1460 'bitcast' 'bitcast_ln36_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1461 [1/1] (0.84ns)   --->   "%j_y_22 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_44, i64 %bitcast_ln36_45, i25 %lshr_ln35_21" [md.c:36]   --->   Operation 1461 'mux' 'j_y_22' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1462 [1/2] (2.26ns)   --->   "%position_z_0_load_24 = load i6 %position_z_0_addr_24" [md.c:37]   --->   Operation 1462 'load' 'position_z_0_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1463 [1/1] (0.00ns)   --->   "%zext_ln37_44 = zext i7 %shl_ln35_21" [md.c:37]   --->   Operation 1463 'zext' 'zext_ln37_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1464 [1/1] (2.37ns)   --->   "%lshr_ln37_44 = lshr i128 %position_z_0_load_24, i128 %zext_ln37_44" [md.c:37]   --->   Operation 1464 'lshr' 'lshr_ln37_44' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1465 [1/1] (0.00ns)   --->   "%trunc_ln37_44 = trunc i128 %lshr_ln37_44" [md.c:37]   --->   Operation 1465 'trunc' 'trunc_ln37_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1466 [1/1] (0.00ns)   --->   "%bitcast_ln37_44 = bitcast i64 %trunc_ln37_44" [md.c:37]   --->   Operation 1466 'bitcast' 'bitcast_ln37_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1467 [1/2] (2.26ns)   --->   "%position_z_1_load_24 = load i6 %position_z_1_addr_24" [md.c:37]   --->   Operation 1467 'load' 'position_z_1_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln37_45 = zext i7 %shl_ln35_21" [md.c:37]   --->   Operation 1468 'zext' 'zext_ln37_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1469 [1/1] (2.37ns)   --->   "%lshr_ln37_45 = lshr i128 %position_z_1_load_24, i128 %zext_ln37_45" [md.c:37]   --->   Operation 1469 'lshr' 'lshr_ln37_45' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1470 [1/1] (0.00ns)   --->   "%trunc_ln37_45 = trunc i128 %lshr_ln37_45" [md.c:37]   --->   Operation 1470 'trunc' 'trunc_ln37_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1471 [1/1] (0.00ns)   --->   "%bitcast_ln37_45 = bitcast i64 %trunc_ln37_45" [md.c:37]   --->   Operation 1471 'bitcast' 'bitcast_ln37_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1472 [1/1] (0.84ns)   --->   "%j_z_22 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_44, i64 %bitcast_ln37_45, i25 %lshr_ln35_21" [md.c:37]   --->   Operation 1472 'mux' 'j_z_22' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln35_47 = zext i6 %trunc_ln22_23" [md.c:35]   --->   Operation 1473 'zext' 'zext_ln35_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1474 [1/1] (0.00ns)   --->   "%position_x_0_addr_25 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_47" [md.c:35]   --->   Operation 1474 'getelementptr' 'position_x_0_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1475 [2/2] (2.26ns)   --->   "%position_x_0_load_25 = load i6 %position_x_0_addr_25" [md.c:35]   --->   Operation 1475 'load' 'position_x_0_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1476 [1/1] (0.00ns)   --->   "%position_x_1_addr_25 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_47" [md.c:35]   --->   Operation 1476 'getelementptr' 'position_x_1_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1477 [2/2] (2.26ns)   --->   "%position_x_1_load_25 = load i6 %position_x_1_addr_25" [md.c:35]   --->   Operation 1477 'load' 'position_x_1_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1478 [1/1] (0.00ns)   --->   "%position_y_0_addr_25 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_47" [md.c:36]   --->   Operation 1478 'getelementptr' 'position_y_0_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1479 [2/2] (2.26ns)   --->   "%position_y_0_load_25 = load i6 %position_y_0_addr_25" [md.c:36]   --->   Operation 1479 'load' 'position_y_0_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1480 [1/1] (0.00ns)   --->   "%position_y_1_addr_25 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_47" [md.c:36]   --->   Operation 1480 'getelementptr' 'position_y_1_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1481 [2/2] (2.26ns)   --->   "%position_y_1_load_25 = load i6 %position_y_1_addr_25" [md.c:36]   --->   Operation 1481 'load' 'position_y_1_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1482 [1/1] (0.00ns)   --->   "%position_z_0_addr_25 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_47" [md.c:37]   --->   Operation 1482 'getelementptr' 'position_z_0_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1483 [2/2] (2.26ns)   --->   "%position_z_0_load_25 = load i6 %position_z_0_addr_25" [md.c:37]   --->   Operation 1483 'load' 'position_z_0_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1484 [1/1] (0.00ns)   --->   "%position_z_1_addr_25 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_47" [md.c:37]   --->   Operation 1484 'getelementptr' 'position_z_1_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1485 [2/2] (2.26ns)   --->   "%position_z_1_load_25 = load i6 %position_z_1_addr_25" [md.c:37]   --->   Operation 1485 'load' 'position_z_1_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_10 : Operation 1486 [1/2] (2.26ns)   --->   "%NL_0_load_24 = load i10 %NL_0_addr_24" [md.c:33]   --->   Operation 1486 'load' 'NL_0_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln33_80 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1487 'zext' 'zext_ln33_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1488 [1/1] (2.35ns)   --->   "%lshr_ln33_48 = lshr i64 %NL_0_load_24, i64 %zext_ln33_80" [md.c:33]   --->   Operation 1488 'lshr' 'lshr_ln33_48' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1489 [1/1] (0.00ns)   --->   "%trunc_ln33_48 = trunc i64 %lshr_ln33_48" [md.c:33]   --->   Operation 1489 'trunc' 'trunc_ln33_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1490 [1/2] (2.26ns)   --->   "%NL_1_load_24 = load i10 %NL_1_addr_24" [md.c:33]   --->   Operation 1490 'load' 'NL_1_load_24' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 1491 [1/1] (0.00ns)   --->   "%zext_ln33_81 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1491 'zext' 'zext_ln33_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1492 [1/1] (2.35ns)   --->   "%lshr_ln33_49 = lshr i64 %NL_1_load_24, i64 %zext_ln33_81" [md.c:33]   --->   Operation 1492 'lshr' 'lshr_ln33_49' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1493 [1/1] (0.00ns)   --->   "%trunc_ln33_49 = trunc i64 %lshr_ln33_49" [md.c:33]   --->   Operation 1493 'trunc' 'trunc_ln33_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1494 [1/1] (0.84ns)   --->   "%jidx_24 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_48, i32 %trunc_ln33_49, i1 %tmp_1" [md.c:33]   --->   Operation 1494 'mux' 'jidx_24' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1495 [1/1] (0.00ns)   --->   "%trunc_ln22_24 = trunc i32 %jidx_24" [md.c:22]   --->   Operation 1495 'trunc' 'trunc_ln22_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1496 [1/1] (0.00ns)   --->   "%lshr_ln35_23 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_24, i32 7, i32 31" [md.c:35]   --->   Operation 1496 'partselect' 'lshr_ln35_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1497 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_24, i32 6" [md.c:35]   --->   Operation 1497 'bitselect' 'tmp_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1498 [1/1] (0.00ns)   --->   "%or_ln33_23 = or i10 %shl_ln33_1, i10 9" [md.c:33]   --->   Operation 1498 'or' 'or_ln33_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1499 [1/1] (0.00ns)   --->   "%zext_ln33_26 = zext i10 %or_ln33_23" [md.c:33]   --->   Operation 1499 'zext' 'zext_ln33_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1500 [1/1] (0.00ns)   --->   "%NL_0_addr_25 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_26" [md.c:33]   --->   Operation 1500 'getelementptr' 'NL_0_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1501 [2/2] (2.26ns)   --->   "%NL_0_load_25 = load i10 %NL_0_addr_25" [md.c:33]   --->   Operation 1501 'load' 'NL_0_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_10 : Operation 1502 [1/1] (0.00ns)   --->   "%NL_1_addr_25 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_26" [md.c:33]   --->   Operation 1502 'getelementptr' 'NL_1_addr_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 1503 [2/2] (2.26ns)   --->   "%NL_1_load_25 = load i10 %NL_1_addr_25" [md.c:33]   --->   Operation 1503 'load' 'NL_1_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 6.58>
ST_11 : Operation 1504 [2/4] (6.58ns)   --->   "%mul = dmul i64 %delx, i64 %delx" [md.c:42]   --->   Operation 1504 'dmul' 'mul' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1505 [3/4] (6.58ns)   --->   "%mul1 = dmul i64 %dely, i64 %dely" [md.c:42]   --->   Operation 1505 'dmul' 'mul1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1506 [2/4] (6.58ns)   --->   "%mul2 = dmul i64 %delz, i64 %delz" [md.c:42]   --->   Operation 1506 'dmul' 'mul2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1507 [3/4] (6.58ns)   --->   "%mul18_s = dmul i64 %delx_1, i64 %delx_1" [md.c:42]   --->   Operation 1507 'dmul' 'mul18_s' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1508 [4/4] (6.58ns)   --->   "%mul19_s = dmul i64 %dely_1, i64 %dely_1" [md.c:42]   --->   Operation 1508 'dmul' 'mul19_s' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1509 [3/4] (6.58ns)   --->   "%mul21_s = dmul i64 %delz_1, i64 %delz_1" [md.c:42]   --->   Operation 1509 'dmul' 'mul21_s' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1510 [1/5] (5.86ns)   --->   "%dely_2 = dsub i64 %i_y, i64 %j_y_2" [md.c:40]   --->   Operation 1510 'dsub' 'dely_2' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1511 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_2, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 1511 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1512 [4/4] (6.58ns)   --->   "%mul18_2 = dmul i64 %delx_2, i64 %delx_2" [md.c:42]   --->   Operation 1512 'dmul' 'mul18_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1513 [4/4] (6.58ns)   --->   "%mul21_2 = dmul i64 %delz_2, i64 %delz_2" [md.c:42]   --->   Operation 1513 'dmul' 'mul21_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1514 [1/4] (6.29ns)   --->   "%delx_3 = dsub i64 %i_x, i64 %j_x_3" [md.c:39]   --->   Operation 1514 'dsub' 'delx_3' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1515 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_3, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1515 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1516 [2/5] (5.86ns)   --->   "%dely_3 = dsub i64 %i_y, i64 %j_y_3" [md.c:40]   --->   Operation 1516 'dsub' 'dely_3' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1517 [1/4] (6.29ns)   --->   "%delz_3 = dsub i64 %i_z, i64 %j_z_3" [md.c:41]   --->   Operation 1517 'dsub' 'delz_3' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1518 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_3, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1518 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1519 [2/4] (6.29ns)   --->   "%delx_4 = dsub i64 %i_x, i64 %j_x_4" [md.c:39]   --->   Operation 1519 'dsub' 'delx_4' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1520 [3/5] (5.86ns)   --->   "%dely_4 = dsub i64 %i_y, i64 %j_y_4" [md.c:40]   --->   Operation 1520 'dsub' 'dely_4' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1521 [2/4] (6.29ns)   --->   "%delz_4 = dsub i64 %i_z, i64 %j_z_4" [md.c:41]   --->   Operation 1521 'dsub' 'delz_4' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1522 [3/4] (6.29ns)   --->   "%delx_5 = dsub i64 %i_x, i64 %j_x_5" [md.c:39]   --->   Operation 1522 'dsub' 'delx_5' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1523 [4/5] (5.86ns)   --->   "%dely_5 = dsub i64 %i_y, i64 %j_y_5" [md.c:40]   --->   Operation 1523 'dsub' 'dely_5' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1524 [3/4] (6.29ns)   --->   "%delz_5 = dsub i64 %i_z, i64 %j_z_5" [md.c:41]   --->   Operation 1524 'dsub' 'delz_5' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1525 [4/4] (6.29ns)   --->   "%delx_6 = dsub i64 %i_x, i64 %j_x_6" [md.c:39]   --->   Operation 1525 'dsub' 'delx_6' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1526 [5/5] (5.86ns)   --->   "%dely_6 = dsub i64 %i_y, i64 %j_y_6" [md.c:40]   --->   Operation 1526 'dsub' 'dely_6' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1527 [4/4] (6.29ns)   --->   "%delz_6 = dsub i64 %i_z, i64 %j_z_6" [md.c:41]   --->   Operation 1527 'dsub' 'delz_6' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1528 [1/1] (0.00ns)   --->   "%shl_ln35_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_10, i6 0" [md.c:35]   --->   Operation 1528 'bitconcatenate' 'shl_ln35_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1529 [1/2] (2.26ns)   --->   "%position_x_0_load_8 = load i6 %position_x_0_addr_8" [md.c:35]   --->   Operation 1529 'load' 'position_x_0_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln35_28 = zext i7 %shl_ln35_7" [md.c:35]   --->   Operation 1530 'zext' 'zext_ln35_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1531 [1/1] (2.37ns)   --->   "%lshr_ln35_44 = lshr i128 %position_x_0_load_8, i128 %zext_ln35_28" [md.c:35]   --->   Operation 1531 'lshr' 'lshr_ln35_44' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln35_14 = trunc i128 %lshr_ln35_44" [md.c:35]   --->   Operation 1532 'trunc' 'trunc_ln35_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1533 [1/1] (0.00ns)   --->   "%bitcast_ln35_14 = bitcast i64 %trunc_ln35_14" [md.c:35]   --->   Operation 1533 'bitcast' 'bitcast_ln35_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1534 [1/2] (2.26ns)   --->   "%position_x_1_load_8 = load i6 %position_x_1_addr_8" [md.c:35]   --->   Operation 1534 'load' 'position_x_1_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln35_30 = zext i7 %shl_ln35_7" [md.c:35]   --->   Operation 1535 'zext' 'zext_ln35_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1536 [1/1] (2.37ns)   --->   "%lshr_ln35_45 = lshr i128 %position_x_1_load_8, i128 %zext_ln35_30" [md.c:35]   --->   Operation 1536 'lshr' 'lshr_ln35_45' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1537 [1/1] (0.00ns)   --->   "%trunc_ln35_15 = trunc i128 %lshr_ln35_45" [md.c:35]   --->   Operation 1537 'trunc' 'trunc_ln35_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1538 [1/1] (0.00ns)   --->   "%bitcast_ln35_15 = bitcast i64 %trunc_ln35_15" [md.c:35]   --->   Operation 1538 'bitcast' 'bitcast_ln35_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1539 [1/1] (0.84ns)   --->   "%j_x_7 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_14, i64 %bitcast_ln35_15, i25 %lshr_ln35_3" [md.c:35]   --->   Operation 1539 'mux' 'j_x_7' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1540 [1/2] (2.26ns)   --->   "%position_y_0_load_8 = load i6 %position_y_0_addr_8" [md.c:36]   --->   Operation 1540 'load' 'position_y_0_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln36_14 = zext i7 %shl_ln35_7" [md.c:36]   --->   Operation 1541 'zext' 'zext_ln36_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1542 [1/1] (2.37ns)   --->   "%lshr_ln36_14 = lshr i128 %position_y_0_load_8, i128 %zext_ln36_14" [md.c:36]   --->   Operation 1542 'lshr' 'lshr_ln36_14' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1543 [1/1] (0.00ns)   --->   "%trunc_ln36_14 = trunc i128 %lshr_ln36_14" [md.c:36]   --->   Operation 1543 'trunc' 'trunc_ln36_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1544 [1/1] (0.00ns)   --->   "%bitcast_ln36_14 = bitcast i64 %trunc_ln36_14" [md.c:36]   --->   Operation 1544 'bitcast' 'bitcast_ln36_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1545 [1/2] (2.26ns)   --->   "%position_y_1_load_8 = load i6 %position_y_1_addr_8" [md.c:36]   --->   Operation 1545 'load' 'position_y_1_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln36_15 = zext i7 %shl_ln35_7" [md.c:36]   --->   Operation 1546 'zext' 'zext_ln36_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1547 [1/1] (2.37ns)   --->   "%lshr_ln36_15 = lshr i128 %position_y_1_load_8, i128 %zext_ln36_15" [md.c:36]   --->   Operation 1547 'lshr' 'lshr_ln36_15' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1548 [1/1] (0.00ns)   --->   "%trunc_ln36_15 = trunc i128 %lshr_ln36_15" [md.c:36]   --->   Operation 1548 'trunc' 'trunc_ln36_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1549 [1/1] (0.00ns)   --->   "%bitcast_ln36_15 = bitcast i64 %trunc_ln36_15" [md.c:36]   --->   Operation 1549 'bitcast' 'bitcast_ln36_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1550 [1/1] (0.84ns)   --->   "%j_y_7 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_14, i64 %bitcast_ln36_15, i25 %lshr_ln35_3" [md.c:36]   --->   Operation 1550 'mux' 'j_y_7' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1551 [1/2] (2.26ns)   --->   "%position_z_0_load_8 = load i6 %position_z_0_addr_8" [md.c:37]   --->   Operation 1551 'load' 'position_z_0_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln37_14 = zext i7 %shl_ln35_7" [md.c:37]   --->   Operation 1552 'zext' 'zext_ln37_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1553 [1/1] (2.37ns)   --->   "%lshr_ln37_14 = lshr i128 %position_z_0_load_8, i128 %zext_ln37_14" [md.c:37]   --->   Operation 1553 'lshr' 'lshr_ln37_14' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1554 [1/1] (0.00ns)   --->   "%trunc_ln37_14 = trunc i128 %lshr_ln37_14" [md.c:37]   --->   Operation 1554 'trunc' 'trunc_ln37_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1555 [1/1] (0.00ns)   --->   "%bitcast_ln37_14 = bitcast i64 %trunc_ln37_14" [md.c:37]   --->   Operation 1555 'bitcast' 'bitcast_ln37_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1556 [1/2] (2.26ns)   --->   "%position_z_1_load_8 = load i6 %position_z_1_addr_8" [md.c:37]   --->   Operation 1556 'load' 'position_z_1_load_8' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln37_15 = zext i7 %shl_ln35_7" [md.c:37]   --->   Operation 1557 'zext' 'zext_ln37_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1558 [1/1] (2.37ns)   --->   "%lshr_ln37_15 = lshr i128 %position_z_1_load_8, i128 %zext_ln37_15" [md.c:37]   --->   Operation 1558 'lshr' 'lshr_ln37_15' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1559 [1/1] (0.00ns)   --->   "%trunc_ln37_15 = trunc i128 %lshr_ln37_15" [md.c:37]   --->   Operation 1559 'trunc' 'trunc_ln37_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1560 [1/1] (0.00ns)   --->   "%bitcast_ln37_15 = bitcast i64 %trunc_ln37_15" [md.c:37]   --->   Operation 1560 'bitcast' 'bitcast_ln37_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1561 [1/1] (0.84ns)   --->   "%j_z_7 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_14, i64 %bitcast_ln37_15, i25 %lshr_ln35_3" [md.c:37]   --->   Operation 1561 'mux' 'j_z_7' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i6 %trunc_ln22_8" [md.c:35]   --->   Operation 1562 'zext' 'zext_ln35_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1563 [1/1] (0.00ns)   --->   "%position_x_0_addr_9 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_17" [md.c:35]   --->   Operation 1563 'getelementptr' 'position_x_0_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1564 [2/2] (2.26ns)   --->   "%position_x_0_load_9 = load i6 %position_x_0_addr_9" [md.c:35]   --->   Operation 1564 'load' 'position_x_0_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1565 [1/1] (0.00ns)   --->   "%position_x_1_addr_9 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_17" [md.c:35]   --->   Operation 1565 'getelementptr' 'position_x_1_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1566 [2/2] (2.26ns)   --->   "%position_x_1_load_9 = load i6 %position_x_1_addr_9" [md.c:35]   --->   Operation 1566 'load' 'position_x_1_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1567 [1/1] (0.00ns)   --->   "%position_y_0_addr_9 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_17" [md.c:36]   --->   Operation 1567 'getelementptr' 'position_y_0_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1568 [2/2] (2.26ns)   --->   "%position_y_0_load_9 = load i6 %position_y_0_addr_9" [md.c:36]   --->   Operation 1568 'load' 'position_y_0_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1569 [1/1] (0.00ns)   --->   "%position_y_1_addr_9 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_17" [md.c:36]   --->   Operation 1569 'getelementptr' 'position_y_1_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1570 [2/2] (2.26ns)   --->   "%position_y_1_load_9 = load i6 %position_y_1_addr_9" [md.c:36]   --->   Operation 1570 'load' 'position_y_1_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1571 [1/1] (0.00ns)   --->   "%position_z_0_addr_9 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_17" [md.c:37]   --->   Operation 1571 'getelementptr' 'position_z_0_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1572 [2/2] (2.26ns)   --->   "%position_z_0_load_9 = load i6 %position_z_0_addr_9" [md.c:37]   --->   Operation 1572 'load' 'position_z_0_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1573 [1/1] (0.00ns)   --->   "%position_z_1_addr_9 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_17" [md.c:37]   --->   Operation 1573 'getelementptr' 'position_z_1_addr_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1574 [2/2] (2.26ns)   --->   "%position_z_1_load_9 = load i6 %position_z_1_addr_9" [md.c:37]   --->   Operation 1574 'load' 'position_z_1_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1575 [1/2] (2.26ns)   --->   "%NL_0_load_9 = load i10 %NL_0_addr_9" [md.c:33]   --->   Operation 1575 'load' 'NL_0_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_11 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln33_50 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1576 'zext' 'zext_ln33_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1577 [1/1] (2.35ns)   --->   "%lshr_ln33_18 = lshr i64 %NL_0_load_9, i64 %zext_ln33_50" [md.c:33]   --->   Operation 1577 'lshr' 'lshr_ln33_18' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1578 [1/1] (0.00ns)   --->   "%trunc_ln33_18 = trunc i64 %lshr_ln33_18" [md.c:33]   --->   Operation 1578 'trunc' 'trunc_ln33_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1579 [1/2] (2.26ns)   --->   "%NL_1_load_9 = load i10 %NL_1_addr_9" [md.c:33]   --->   Operation 1579 'load' 'NL_1_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_11 : Operation 1580 [1/1] (0.00ns)   --->   "%zext_ln33_51 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1580 'zext' 'zext_ln33_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1581 [1/1] (2.35ns)   --->   "%lshr_ln33_19 = lshr i64 %NL_1_load_9, i64 %zext_ln33_51" [md.c:33]   --->   Operation 1581 'lshr' 'lshr_ln33_19' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1582 [1/1] (0.00ns)   --->   "%trunc_ln33_19 = trunc i64 %lshr_ln33_19" [md.c:33]   --->   Operation 1582 'trunc' 'trunc_ln33_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1583 [1/1] (0.84ns)   --->   "%jidx_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_18, i32 %trunc_ln33_19, i1 %tmp_1" [md.c:33]   --->   Operation 1583 'mux' 'jidx_9' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1584 [1/1] (0.00ns)   --->   "%trunc_ln22_9 = trunc i32 %jidx_9" [md.c:22]   --->   Operation 1584 'trunc' 'trunc_ln22_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1585 [1/1] (0.00ns)   --->   "%lshr_ln35_7 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_9, i32 7, i32 31" [md.c:35]   --->   Operation 1585 'partselect' 'lshr_ln35_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_9, i32 6" [md.c:35]   --->   Operation 1586 'bitselect' 'tmp_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1587 [1/1] (0.00ns)   --->   "%or_ln33_9 = or i10 %shl_ln, i10 10" [md.c:33]   --->   Operation 1587 'or' 'or_ln33_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln33_11 = zext i10 %or_ln33_9" [md.c:33]   --->   Operation 1588 'zext' 'zext_ln33_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1589 [1/1] (0.00ns)   --->   "%NL_0_addr_10 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_11" [md.c:33]   --->   Operation 1589 'getelementptr' 'NL_0_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1590 [2/2] (2.26ns)   --->   "%NL_0_load_10 = load i10 %NL_0_addr_10" [md.c:33]   --->   Operation 1590 'load' 'NL_0_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_11 : Operation 1591 [1/1] (0.00ns)   --->   "%NL_1_addr_10 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_11" [md.c:33]   --->   Operation 1591 'getelementptr' 'NL_1_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1592 [2/2] (2.26ns)   --->   "%NL_1_load_10 = load i10 %NL_1_addr_10" [md.c:33]   --->   Operation 1592 'load' 'NL_1_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_11 : Operation 1593 [2/4] (6.58ns)   --->   "%mul18_1 = dmul i64 %delx_16, i64 %delx_16" [md.c:42]   --->   Operation 1593 'dmul' 'mul18_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1594 [3/4] (6.58ns)   --->   "%mul19_1 = dmul i64 %dely_16, i64 %dely_16" [md.c:42]   --->   Operation 1594 'dmul' 'mul19_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1595 [2/4] (6.58ns)   --->   "%mul21_1 = dmul i64 %delz_16, i64 %delz_16" [md.c:42]   --->   Operation 1595 'dmul' 'mul21_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1596 [3/4] (6.58ns)   --->   "%mul18_1_1 = dmul i64 %delx_17, i64 %delx_17" [md.c:42]   --->   Operation 1596 'dmul' 'mul18_1_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1597 [4/4] (6.58ns)   --->   "%mul19_1_1 = dmul i64 %dely_17, i64 %dely_17" [md.c:42]   --->   Operation 1597 'dmul' 'mul19_1_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1598 [3/4] (6.58ns)   --->   "%mul21_1_1 = dmul i64 %delz_17, i64 %delz_17" [md.c:42]   --->   Operation 1598 'dmul' 'mul21_1_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1599 [1/5] (5.86ns)   --->   "%dely_18 = dsub i64 %i_y_1, i64 %j_y_18" [md.c:40]   --->   Operation 1599 'dsub' 'dely_18' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1600 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_18, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 1600 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1601 [4/4] (6.58ns)   --->   "%mul18_1_2 = dmul i64 %delx_18, i64 %delx_18" [md.c:42]   --->   Operation 1601 'dmul' 'mul18_1_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1602 [4/4] (6.58ns)   --->   "%mul21_1_2 = dmul i64 %delz_18, i64 %delz_18" [md.c:42]   --->   Operation 1602 'dmul' 'mul21_1_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1603 [1/4] (6.29ns)   --->   "%delx_19 = dsub i64 %i_x_1, i64 %j_x_19" [md.c:39]   --->   Operation 1603 'dsub' 'delx_19' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1604 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_19, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1604 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1605 [2/5] (5.86ns)   --->   "%dely_19 = dsub i64 %i_y_1, i64 %j_y_19" [md.c:40]   --->   Operation 1605 'dsub' 'dely_19' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1606 [1/4] (6.29ns)   --->   "%delz_19 = dsub i64 %i_z_1, i64 %j_z_19" [md.c:41]   --->   Operation 1606 'dsub' 'delz_19' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1607 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_19, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1607 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1608 [2/4] (6.29ns)   --->   "%delx_20 = dsub i64 %i_x_1, i64 %j_x_20" [md.c:39]   --->   Operation 1608 'dsub' 'delx_20' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1609 [3/5] (5.86ns)   --->   "%dely_20 = dsub i64 %i_y_1, i64 %j_y_20" [md.c:40]   --->   Operation 1609 'dsub' 'dely_20' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1610 [2/4] (6.29ns)   --->   "%delz_20 = dsub i64 %i_z_1, i64 %j_z_20" [md.c:41]   --->   Operation 1610 'dsub' 'delz_20' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1611 [3/4] (6.29ns)   --->   "%delx_21 = dsub i64 %i_x_1, i64 %j_x_21" [md.c:39]   --->   Operation 1611 'dsub' 'delx_21' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1612 [4/5] (5.86ns)   --->   "%dely_21 = dsub i64 %i_y_1, i64 %j_y_21" [md.c:40]   --->   Operation 1612 'dsub' 'dely_21' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1613 [3/4] (6.29ns)   --->   "%delz_21 = dsub i64 %i_z_1, i64 %j_z_21" [md.c:41]   --->   Operation 1613 'dsub' 'delz_21' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1614 [4/4] (6.29ns)   --->   "%delx_22 = dsub i64 %i_x_1, i64 %j_x_22" [md.c:39]   --->   Operation 1614 'dsub' 'delx_22' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1615 [5/5] (5.86ns)   --->   "%dely_22 = dsub i64 %i_y_1, i64 %j_y_22" [md.c:40]   --->   Operation 1615 'dsub' 'dely_22' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1616 [4/4] (6.29ns)   --->   "%delz_22 = dsub i64 %i_z_1, i64 %j_z_22" [md.c:41]   --->   Operation 1616 'dsub' 'delz_22' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1617 [1/1] (0.00ns)   --->   "%shl_ln35_22 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_26, i6 0" [md.c:35]   --->   Operation 1617 'bitconcatenate' 'shl_ln35_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1618 [1/2] (2.26ns)   --->   "%position_x_0_load_25 = load i6 %position_x_0_addr_25" [md.c:35]   --->   Operation 1618 'load' 'position_x_0_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln35_78 = zext i7 %shl_ln35_22" [md.c:35]   --->   Operation 1619 'zext' 'zext_ln35_78' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1620 [1/1] (2.37ns)   --->   "%lshr_ln35_76 = lshr i128 %position_x_0_load_25, i128 %zext_ln35_78" [md.c:35]   --->   Operation 1620 'lshr' 'lshr_ln35_76' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1621 [1/1] (0.00ns)   --->   "%trunc_ln35_46 = trunc i128 %lshr_ln35_76" [md.c:35]   --->   Operation 1621 'trunc' 'trunc_ln35_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1622 [1/1] (0.00ns)   --->   "%bitcast_ln35_46 = bitcast i64 %trunc_ln35_46" [md.c:35]   --->   Operation 1622 'bitcast' 'bitcast_ln35_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1623 [1/2] (2.26ns)   --->   "%position_x_1_load_25 = load i6 %position_x_1_addr_25" [md.c:35]   --->   Operation 1623 'load' 'position_x_1_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln35_79 = zext i7 %shl_ln35_22" [md.c:35]   --->   Operation 1624 'zext' 'zext_ln35_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1625 [1/1] (2.37ns)   --->   "%lshr_ln35_77 = lshr i128 %position_x_1_load_25, i128 %zext_ln35_79" [md.c:35]   --->   Operation 1625 'lshr' 'lshr_ln35_77' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1626 [1/1] (0.00ns)   --->   "%trunc_ln35_47 = trunc i128 %lshr_ln35_77" [md.c:35]   --->   Operation 1626 'trunc' 'trunc_ln35_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1627 [1/1] (0.00ns)   --->   "%bitcast_ln35_47 = bitcast i64 %trunc_ln35_47" [md.c:35]   --->   Operation 1627 'bitcast' 'bitcast_ln35_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1628 [1/1] (0.84ns)   --->   "%j_x_23 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_46, i64 %bitcast_ln35_47, i25 %lshr_ln35_22" [md.c:35]   --->   Operation 1628 'mux' 'j_x_23' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1629 [1/2] (2.26ns)   --->   "%position_y_0_load_25 = load i6 %position_y_0_addr_25" [md.c:36]   --->   Operation 1629 'load' 'position_y_0_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1630 [1/1] (0.00ns)   --->   "%zext_ln36_46 = zext i7 %shl_ln35_22" [md.c:36]   --->   Operation 1630 'zext' 'zext_ln36_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1631 [1/1] (2.37ns)   --->   "%lshr_ln36_46 = lshr i128 %position_y_0_load_25, i128 %zext_ln36_46" [md.c:36]   --->   Operation 1631 'lshr' 'lshr_ln36_46' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1632 [1/1] (0.00ns)   --->   "%trunc_ln36_46 = trunc i128 %lshr_ln36_46" [md.c:36]   --->   Operation 1632 'trunc' 'trunc_ln36_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1633 [1/1] (0.00ns)   --->   "%bitcast_ln36_46 = bitcast i64 %trunc_ln36_46" [md.c:36]   --->   Operation 1633 'bitcast' 'bitcast_ln36_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1634 [1/2] (2.26ns)   --->   "%position_y_1_load_25 = load i6 %position_y_1_addr_25" [md.c:36]   --->   Operation 1634 'load' 'position_y_1_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln36_47 = zext i7 %shl_ln35_22" [md.c:36]   --->   Operation 1635 'zext' 'zext_ln36_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1636 [1/1] (2.37ns)   --->   "%lshr_ln36_47 = lshr i128 %position_y_1_load_25, i128 %zext_ln36_47" [md.c:36]   --->   Operation 1636 'lshr' 'lshr_ln36_47' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1637 [1/1] (0.00ns)   --->   "%trunc_ln36_47 = trunc i128 %lshr_ln36_47" [md.c:36]   --->   Operation 1637 'trunc' 'trunc_ln36_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1638 [1/1] (0.00ns)   --->   "%bitcast_ln36_47 = bitcast i64 %trunc_ln36_47" [md.c:36]   --->   Operation 1638 'bitcast' 'bitcast_ln36_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1639 [1/1] (0.84ns)   --->   "%j_y_23 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_46, i64 %bitcast_ln36_47, i25 %lshr_ln35_22" [md.c:36]   --->   Operation 1639 'mux' 'j_y_23' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1640 [1/2] (2.26ns)   --->   "%position_z_0_load_25 = load i6 %position_z_0_addr_25" [md.c:37]   --->   Operation 1640 'load' 'position_z_0_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1641 [1/1] (0.00ns)   --->   "%zext_ln37_46 = zext i7 %shl_ln35_22" [md.c:37]   --->   Operation 1641 'zext' 'zext_ln37_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1642 [1/1] (2.37ns)   --->   "%lshr_ln37_46 = lshr i128 %position_z_0_load_25, i128 %zext_ln37_46" [md.c:37]   --->   Operation 1642 'lshr' 'lshr_ln37_46' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1643 [1/1] (0.00ns)   --->   "%trunc_ln37_46 = trunc i128 %lshr_ln37_46" [md.c:37]   --->   Operation 1643 'trunc' 'trunc_ln37_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1644 [1/1] (0.00ns)   --->   "%bitcast_ln37_46 = bitcast i64 %trunc_ln37_46" [md.c:37]   --->   Operation 1644 'bitcast' 'bitcast_ln37_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1645 [1/2] (2.26ns)   --->   "%position_z_1_load_25 = load i6 %position_z_1_addr_25" [md.c:37]   --->   Operation 1645 'load' 'position_z_1_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1646 [1/1] (0.00ns)   --->   "%zext_ln37_47 = zext i7 %shl_ln35_22" [md.c:37]   --->   Operation 1646 'zext' 'zext_ln37_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1647 [1/1] (2.37ns)   --->   "%lshr_ln37_47 = lshr i128 %position_z_1_load_25, i128 %zext_ln37_47" [md.c:37]   --->   Operation 1647 'lshr' 'lshr_ln37_47' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1648 [1/1] (0.00ns)   --->   "%trunc_ln37_47 = trunc i128 %lshr_ln37_47" [md.c:37]   --->   Operation 1648 'trunc' 'trunc_ln37_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1649 [1/1] (0.00ns)   --->   "%bitcast_ln37_47 = bitcast i64 %trunc_ln37_47" [md.c:37]   --->   Operation 1649 'bitcast' 'bitcast_ln37_47' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1650 [1/1] (0.84ns)   --->   "%j_z_23 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_46, i64 %bitcast_ln37_47, i25 %lshr_ln35_22" [md.c:37]   --->   Operation 1650 'mux' 'j_z_23' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln35_49 = zext i6 %trunc_ln22_24" [md.c:35]   --->   Operation 1651 'zext' 'zext_ln35_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1652 [1/1] (0.00ns)   --->   "%position_x_0_addr_26 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_49" [md.c:35]   --->   Operation 1652 'getelementptr' 'position_x_0_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1653 [2/2] (2.26ns)   --->   "%position_x_0_load_26 = load i6 %position_x_0_addr_26" [md.c:35]   --->   Operation 1653 'load' 'position_x_0_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1654 [1/1] (0.00ns)   --->   "%position_x_1_addr_26 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_49" [md.c:35]   --->   Operation 1654 'getelementptr' 'position_x_1_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1655 [2/2] (2.26ns)   --->   "%position_x_1_load_26 = load i6 %position_x_1_addr_26" [md.c:35]   --->   Operation 1655 'load' 'position_x_1_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1656 [1/1] (0.00ns)   --->   "%position_y_0_addr_26 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_49" [md.c:36]   --->   Operation 1656 'getelementptr' 'position_y_0_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1657 [2/2] (2.26ns)   --->   "%position_y_0_load_26 = load i6 %position_y_0_addr_26" [md.c:36]   --->   Operation 1657 'load' 'position_y_0_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1658 [1/1] (0.00ns)   --->   "%position_y_1_addr_26 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_49" [md.c:36]   --->   Operation 1658 'getelementptr' 'position_y_1_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1659 [2/2] (2.26ns)   --->   "%position_y_1_load_26 = load i6 %position_y_1_addr_26" [md.c:36]   --->   Operation 1659 'load' 'position_y_1_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1660 [1/1] (0.00ns)   --->   "%position_z_0_addr_26 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_49" [md.c:37]   --->   Operation 1660 'getelementptr' 'position_z_0_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1661 [2/2] (2.26ns)   --->   "%position_z_0_load_26 = load i6 %position_z_0_addr_26" [md.c:37]   --->   Operation 1661 'load' 'position_z_0_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1662 [1/1] (0.00ns)   --->   "%position_z_1_addr_26 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_49" [md.c:37]   --->   Operation 1662 'getelementptr' 'position_z_1_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1663 [2/2] (2.26ns)   --->   "%position_z_1_load_26 = load i6 %position_z_1_addr_26" [md.c:37]   --->   Operation 1663 'load' 'position_z_1_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_11 : Operation 1664 [1/2] (2.26ns)   --->   "%NL_0_load_25 = load i10 %NL_0_addr_25" [md.c:33]   --->   Operation 1664 'load' 'NL_0_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_11 : Operation 1665 [1/1] (0.00ns)   --->   "%zext_ln33_82 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1665 'zext' 'zext_ln33_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1666 [1/1] (2.35ns)   --->   "%lshr_ln33_50 = lshr i64 %NL_0_load_25, i64 %zext_ln33_82" [md.c:33]   --->   Operation 1666 'lshr' 'lshr_ln33_50' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1667 [1/1] (0.00ns)   --->   "%trunc_ln33_50 = trunc i64 %lshr_ln33_50" [md.c:33]   --->   Operation 1667 'trunc' 'trunc_ln33_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1668 [1/2] (2.26ns)   --->   "%NL_1_load_25 = load i10 %NL_1_addr_25" [md.c:33]   --->   Operation 1668 'load' 'NL_1_load_25' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_11 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln33_83 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1669 'zext' 'zext_ln33_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1670 [1/1] (2.35ns)   --->   "%lshr_ln33_51 = lshr i64 %NL_1_load_25, i64 %zext_ln33_83" [md.c:33]   --->   Operation 1670 'lshr' 'lshr_ln33_51' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1671 [1/1] (0.00ns)   --->   "%trunc_ln33_51 = trunc i64 %lshr_ln33_51" [md.c:33]   --->   Operation 1671 'trunc' 'trunc_ln33_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1672 [1/1] (0.84ns)   --->   "%jidx_25 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_50, i32 %trunc_ln33_51, i1 %tmp_1" [md.c:33]   --->   Operation 1672 'mux' 'jidx_25' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1673 [1/1] (0.00ns)   --->   "%trunc_ln22_25 = trunc i32 %jidx_25" [md.c:22]   --->   Operation 1673 'trunc' 'trunc_ln22_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1674 [1/1] (0.00ns)   --->   "%lshr_ln35_24 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_25, i32 7, i32 31" [md.c:35]   --->   Operation 1674 'partselect' 'lshr_ln35_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_25, i32 6" [md.c:35]   --->   Operation 1675 'bitselect' 'tmp_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1676 [1/1] (0.00ns)   --->   "%or_ln33_24 = or i10 %shl_ln33_1, i10 10" [md.c:33]   --->   Operation 1676 'or' 'or_ln33_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1677 [1/1] (0.00ns)   --->   "%zext_ln33_27 = zext i10 %or_ln33_24" [md.c:33]   --->   Operation 1677 'zext' 'zext_ln33_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1678 [1/1] (0.00ns)   --->   "%NL_0_addr_26 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_27" [md.c:33]   --->   Operation 1678 'getelementptr' 'NL_0_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1679 [2/2] (2.26ns)   --->   "%NL_0_load_26 = load i10 %NL_0_addr_26" [md.c:33]   --->   Operation 1679 'load' 'NL_0_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_11 : Operation 1680 [1/1] (0.00ns)   --->   "%NL_1_addr_26 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_27" [md.c:33]   --->   Operation 1680 'getelementptr' 'NL_1_addr_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 1681 [2/2] (2.26ns)   --->   "%NL_1_load_26 = load i10 %NL_1_addr_26" [md.c:33]   --->   Operation 1681 'load' 'NL_1_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 6.58>
ST_12 : Operation 1682 [1/4] (6.58ns)   --->   "%mul = dmul i64 %delx, i64 %delx" [md.c:42]   --->   Operation 1682 'dmul' 'mul' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1683 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 1683 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1684 [2/4] (6.58ns)   --->   "%mul1 = dmul i64 %dely, i64 %dely" [md.c:42]   --->   Operation 1684 'dmul' 'mul1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1685 [1/4] (6.58ns)   --->   "%mul2 = dmul i64 %delz, i64 %delz" [md.c:42]   --->   Operation 1685 'dmul' 'mul2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1686 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul2, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 1686 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1687 [2/4] (6.58ns)   --->   "%mul18_s = dmul i64 %delx_1, i64 %delx_1" [md.c:42]   --->   Operation 1687 'dmul' 'mul18_s' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1688 [3/4] (6.58ns)   --->   "%mul19_s = dmul i64 %dely_1, i64 %dely_1" [md.c:42]   --->   Operation 1688 'dmul' 'mul19_s' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1689 [2/4] (6.58ns)   --->   "%mul21_s = dmul i64 %delz_1, i64 %delz_1" [md.c:42]   --->   Operation 1689 'dmul' 'mul21_s' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1690 [3/4] (6.58ns)   --->   "%mul18_2 = dmul i64 %delx_2, i64 %delx_2" [md.c:42]   --->   Operation 1690 'dmul' 'mul18_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1691 [4/4] (6.58ns)   --->   "%mul19_2 = dmul i64 %dely_2, i64 %dely_2" [md.c:42]   --->   Operation 1691 'dmul' 'mul19_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1692 [3/4] (6.58ns)   --->   "%mul21_2 = dmul i64 %delz_2, i64 %delz_2" [md.c:42]   --->   Operation 1692 'dmul' 'mul21_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1693 [1/5] (5.86ns)   --->   "%dely_3 = dsub i64 %i_y, i64 %j_y_3" [md.c:40]   --->   Operation 1693 'dsub' 'dely_3' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1694 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_3, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 1694 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1695 [4/4] (6.58ns)   --->   "%mul18_3 = dmul i64 %delx_3, i64 %delx_3" [md.c:42]   --->   Operation 1695 'dmul' 'mul18_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1696 [4/4] (6.58ns)   --->   "%mul21_3 = dmul i64 %delz_3, i64 %delz_3" [md.c:42]   --->   Operation 1696 'dmul' 'mul21_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1697 [1/4] (6.29ns)   --->   "%delx_4 = dsub i64 %i_x, i64 %j_x_4" [md.c:39]   --->   Operation 1697 'dsub' 'delx_4' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1698 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_4, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1698 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1699 [2/5] (5.86ns)   --->   "%dely_4 = dsub i64 %i_y, i64 %j_y_4" [md.c:40]   --->   Operation 1699 'dsub' 'dely_4' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1700 [1/4] (6.29ns)   --->   "%delz_4 = dsub i64 %i_z, i64 %j_z_4" [md.c:41]   --->   Operation 1700 'dsub' 'delz_4' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1701 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_4, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1701 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1702 [2/4] (6.29ns)   --->   "%delx_5 = dsub i64 %i_x, i64 %j_x_5" [md.c:39]   --->   Operation 1702 'dsub' 'delx_5' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1703 [3/5] (5.86ns)   --->   "%dely_5 = dsub i64 %i_y, i64 %j_y_5" [md.c:40]   --->   Operation 1703 'dsub' 'dely_5' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1704 [2/4] (6.29ns)   --->   "%delz_5 = dsub i64 %i_z, i64 %j_z_5" [md.c:41]   --->   Operation 1704 'dsub' 'delz_5' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1705 [3/4] (6.29ns)   --->   "%delx_6 = dsub i64 %i_x, i64 %j_x_6" [md.c:39]   --->   Operation 1705 'dsub' 'delx_6' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1706 [4/5] (5.86ns)   --->   "%dely_6 = dsub i64 %i_y, i64 %j_y_6" [md.c:40]   --->   Operation 1706 'dsub' 'dely_6' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1707 [3/4] (6.29ns)   --->   "%delz_6 = dsub i64 %i_z, i64 %j_z_6" [md.c:41]   --->   Operation 1707 'dsub' 'delz_6' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1708 [4/4] (6.29ns)   --->   "%delx_7 = dsub i64 %i_x, i64 %j_x_7" [md.c:39]   --->   Operation 1708 'dsub' 'delx_7' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1709 [5/5] (5.86ns)   --->   "%dely_7 = dsub i64 %i_y, i64 %j_y_7" [md.c:40]   --->   Operation 1709 'dsub' 'dely_7' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1710 [4/4] (6.29ns)   --->   "%delz_7 = dsub i64 %i_z, i64 %j_z_7" [md.c:41]   --->   Operation 1710 'dsub' 'delz_7' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1711 [1/1] (0.00ns)   --->   "%shl_ln35_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_11, i6 0" [md.c:35]   --->   Operation 1711 'bitconcatenate' 'shl_ln35_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1712 [1/2] (2.26ns)   --->   "%position_x_0_load_9 = load i6 %position_x_0_addr_9" [md.c:35]   --->   Operation 1712 'load' 'position_x_0_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln35_32 = zext i7 %shl_ln35_8" [md.c:35]   --->   Operation 1713 'zext' 'zext_ln35_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1714 [1/1] (2.37ns)   --->   "%lshr_ln35_46 = lshr i128 %position_x_0_load_9, i128 %zext_ln35_32" [md.c:35]   --->   Operation 1714 'lshr' 'lshr_ln35_46' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1715 [1/1] (0.00ns)   --->   "%trunc_ln35_16 = trunc i128 %lshr_ln35_46" [md.c:35]   --->   Operation 1715 'trunc' 'trunc_ln35_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1716 [1/1] (0.00ns)   --->   "%bitcast_ln35_16 = bitcast i64 %trunc_ln35_16" [md.c:35]   --->   Operation 1716 'bitcast' 'bitcast_ln35_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1717 [1/2] (2.26ns)   --->   "%position_x_1_load_9 = load i6 %position_x_1_addr_9" [md.c:35]   --->   Operation 1717 'load' 'position_x_1_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1718 [1/1] (0.00ns)   --->   "%zext_ln35_34 = zext i7 %shl_ln35_8" [md.c:35]   --->   Operation 1718 'zext' 'zext_ln35_34' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1719 [1/1] (2.37ns)   --->   "%lshr_ln35_47 = lshr i128 %position_x_1_load_9, i128 %zext_ln35_34" [md.c:35]   --->   Operation 1719 'lshr' 'lshr_ln35_47' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1720 [1/1] (0.00ns)   --->   "%trunc_ln35_17 = trunc i128 %lshr_ln35_47" [md.c:35]   --->   Operation 1720 'trunc' 'trunc_ln35_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1721 [1/1] (0.00ns)   --->   "%bitcast_ln35_17 = bitcast i64 %trunc_ln35_17" [md.c:35]   --->   Operation 1721 'bitcast' 'bitcast_ln35_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1722 [1/1] (0.84ns)   --->   "%j_x_8 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_16, i64 %bitcast_ln35_17, i25 %lshr_ln35_5" [md.c:35]   --->   Operation 1722 'mux' 'j_x_8' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1723 [1/2] (2.26ns)   --->   "%position_y_0_load_9 = load i6 %position_y_0_addr_9" [md.c:36]   --->   Operation 1723 'load' 'position_y_0_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1724 [1/1] (0.00ns)   --->   "%zext_ln36_16 = zext i7 %shl_ln35_8" [md.c:36]   --->   Operation 1724 'zext' 'zext_ln36_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1725 [1/1] (2.37ns)   --->   "%lshr_ln36_16 = lshr i128 %position_y_0_load_9, i128 %zext_ln36_16" [md.c:36]   --->   Operation 1725 'lshr' 'lshr_ln36_16' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1726 [1/1] (0.00ns)   --->   "%trunc_ln36_16 = trunc i128 %lshr_ln36_16" [md.c:36]   --->   Operation 1726 'trunc' 'trunc_ln36_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1727 [1/1] (0.00ns)   --->   "%bitcast_ln36_16 = bitcast i64 %trunc_ln36_16" [md.c:36]   --->   Operation 1727 'bitcast' 'bitcast_ln36_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1728 [1/2] (2.26ns)   --->   "%position_y_1_load_9 = load i6 %position_y_1_addr_9" [md.c:36]   --->   Operation 1728 'load' 'position_y_1_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln36_17 = zext i7 %shl_ln35_8" [md.c:36]   --->   Operation 1729 'zext' 'zext_ln36_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1730 [1/1] (2.37ns)   --->   "%lshr_ln36_17 = lshr i128 %position_y_1_load_9, i128 %zext_ln36_17" [md.c:36]   --->   Operation 1730 'lshr' 'lshr_ln36_17' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln36_17 = trunc i128 %lshr_ln36_17" [md.c:36]   --->   Operation 1731 'trunc' 'trunc_ln36_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1732 [1/1] (0.00ns)   --->   "%bitcast_ln36_17 = bitcast i64 %trunc_ln36_17" [md.c:36]   --->   Operation 1732 'bitcast' 'bitcast_ln36_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1733 [1/1] (0.84ns)   --->   "%j_y_8 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_16, i64 %bitcast_ln36_17, i25 %lshr_ln35_5" [md.c:36]   --->   Operation 1733 'mux' 'j_y_8' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1734 [1/2] (2.26ns)   --->   "%position_z_0_load_9 = load i6 %position_z_0_addr_9" [md.c:37]   --->   Operation 1734 'load' 'position_z_0_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln37_16 = zext i7 %shl_ln35_8" [md.c:37]   --->   Operation 1735 'zext' 'zext_ln37_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1736 [1/1] (2.37ns)   --->   "%lshr_ln37_16 = lshr i128 %position_z_0_load_9, i128 %zext_ln37_16" [md.c:37]   --->   Operation 1736 'lshr' 'lshr_ln37_16' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1737 [1/1] (0.00ns)   --->   "%trunc_ln37_16 = trunc i128 %lshr_ln37_16" [md.c:37]   --->   Operation 1737 'trunc' 'trunc_ln37_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1738 [1/1] (0.00ns)   --->   "%bitcast_ln37_16 = bitcast i64 %trunc_ln37_16" [md.c:37]   --->   Operation 1738 'bitcast' 'bitcast_ln37_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1739 [1/2] (2.26ns)   --->   "%position_z_1_load_9 = load i6 %position_z_1_addr_9" [md.c:37]   --->   Operation 1739 'load' 'position_z_1_load_9' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1740 [1/1] (0.00ns)   --->   "%zext_ln37_17 = zext i7 %shl_ln35_8" [md.c:37]   --->   Operation 1740 'zext' 'zext_ln37_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1741 [1/1] (2.37ns)   --->   "%lshr_ln37_17 = lshr i128 %position_z_1_load_9, i128 %zext_ln37_17" [md.c:37]   --->   Operation 1741 'lshr' 'lshr_ln37_17' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1742 [1/1] (0.00ns)   --->   "%trunc_ln37_17 = trunc i128 %lshr_ln37_17" [md.c:37]   --->   Operation 1742 'trunc' 'trunc_ln37_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1743 [1/1] (0.00ns)   --->   "%bitcast_ln37_17 = bitcast i64 %trunc_ln37_17" [md.c:37]   --->   Operation 1743 'bitcast' 'bitcast_ln37_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1744 [1/1] (0.84ns)   --->   "%j_z_8 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_16, i64 %bitcast_ln37_17, i25 %lshr_ln35_5" [md.c:37]   --->   Operation 1744 'mux' 'j_z_8' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i6 %trunc_ln22_9" [md.c:35]   --->   Operation 1745 'zext' 'zext_ln35_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1746 [1/1] (0.00ns)   --->   "%position_x_0_addr_10 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_19" [md.c:35]   --->   Operation 1746 'getelementptr' 'position_x_0_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1747 [2/2] (2.26ns)   --->   "%position_x_0_load_10 = load i6 %position_x_0_addr_10" [md.c:35]   --->   Operation 1747 'load' 'position_x_0_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1748 [1/1] (0.00ns)   --->   "%position_x_1_addr_10 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_19" [md.c:35]   --->   Operation 1748 'getelementptr' 'position_x_1_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1749 [2/2] (2.26ns)   --->   "%position_x_1_load_10 = load i6 %position_x_1_addr_10" [md.c:35]   --->   Operation 1749 'load' 'position_x_1_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1750 [1/1] (0.00ns)   --->   "%position_y_0_addr_10 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_19" [md.c:36]   --->   Operation 1750 'getelementptr' 'position_y_0_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1751 [2/2] (2.26ns)   --->   "%position_y_0_load_10 = load i6 %position_y_0_addr_10" [md.c:36]   --->   Operation 1751 'load' 'position_y_0_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1752 [1/1] (0.00ns)   --->   "%position_y_1_addr_10 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_19" [md.c:36]   --->   Operation 1752 'getelementptr' 'position_y_1_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1753 [2/2] (2.26ns)   --->   "%position_y_1_load_10 = load i6 %position_y_1_addr_10" [md.c:36]   --->   Operation 1753 'load' 'position_y_1_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1754 [1/1] (0.00ns)   --->   "%position_z_0_addr_10 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_19" [md.c:37]   --->   Operation 1754 'getelementptr' 'position_z_0_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1755 [2/2] (2.26ns)   --->   "%position_z_0_load_10 = load i6 %position_z_0_addr_10" [md.c:37]   --->   Operation 1755 'load' 'position_z_0_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1756 [1/1] (0.00ns)   --->   "%position_z_1_addr_10 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_19" [md.c:37]   --->   Operation 1756 'getelementptr' 'position_z_1_addr_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1757 [2/2] (2.26ns)   --->   "%position_z_1_load_10 = load i6 %position_z_1_addr_10" [md.c:37]   --->   Operation 1757 'load' 'position_z_1_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1758 [1/2] (2.26ns)   --->   "%NL_0_load_10 = load i10 %NL_0_addr_10" [md.c:33]   --->   Operation 1758 'load' 'NL_0_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_12 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln33_52 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1759 'zext' 'zext_ln33_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1760 [1/1] (2.35ns)   --->   "%lshr_ln33_20 = lshr i64 %NL_0_load_10, i64 %zext_ln33_52" [md.c:33]   --->   Operation 1760 'lshr' 'lshr_ln33_20' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1761 [1/1] (0.00ns)   --->   "%trunc_ln33_20 = trunc i64 %lshr_ln33_20" [md.c:33]   --->   Operation 1761 'trunc' 'trunc_ln33_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1762 [1/2] (2.26ns)   --->   "%NL_1_load_10 = load i10 %NL_1_addr_10" [md.c:33]   --->   Operation 1762 'load' 'NL_1_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_12 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln33_53 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1763 'zext' 'zext_ln33_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1764 [1/1] (2.35ns)   --->   "%lshr_ln33_21 = lshr i64 %NL_1_load_10, i64 %zext_ln33_53" [md.c:33]   --->   Operation 1764 'lshr' 'lshr_ln33_21' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1765 [1/1] (0.00ns)   --->   "%trunc_ln33_21 = trunc i64 %lshr_ln33_21" [md.c:33]   --->   Operation 1765 'trunc' 'trunc_ln33_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1766 [1/1] (0.84ns)   --->   "%jidx_10 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_20, i32 %trunc_ln33_21, i1 %tmp_1" [md.c:33]   --->   Operation 1766 'mux' 'jidx_10' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1767 [1/1] (0.00ns)   --->   "%trunc_ln22_10 = trunc i32 %jidx_10" [md.c:22]   --->   Operation 1767 'trunc' 'trunc_ln22_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1768 [1/1] (0.00ns)   --->   "%lshr_ln35_9 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_10, i32 7, i32 31" [md.c:35]   --->   Operation 1768 'partselect' 'lshr_ln35_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_10, i32 6" [md.c:35]   --->   Operation 1769 'bitselect' 'tmp_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1770 [1/1] (0.00ns)   --->   "%or_ln33_10 = or i10 %shl_ln, i10 11" [md.c:33]   --->   Operation 1770 'or' 'or_ln33_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1771 [1/1] (0.00ns)   --->   "%zext_ln33_12 = zext i10 %or_ln33_10" [md.c:33]   --->   Operation 1771 'zext' 'zext_ln33_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1772 [1/1] (0.00ns)   --->   "%NL_0_addr_11 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_12" [md.c:33]   --->   Operation 1772 'getelementptr' 'NL_0_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1773 [2/2] (2.26ns)   --->   "%NL_0_load_11 = load i10 %NL_0_addr_11" [md.c:33]   --->   Operation 1773 'load' 'NL_0_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_12 : Operation 1774 [1/1] (0.00ns)   --->   "%NL_1_addr_11 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_12" [md.c:33]   --->   Operation 1774 'getelementptr' 'NL_1_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1775 [2/2] (2.26ns)   --->   "%NL_1_load_11 = load i10 %NL_1_addr_11" [md.c:33]   --->   Operation 1775 'load' 'NL_1_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_12 : Operation 1776 [1/4] (6.58ns)   --->   "%mul18_1 = dmul i64 %delx_16, i64 %delx_16" [md.c:42]   --->   Operation 1776 'dmul' 'mul18_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1777 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 1777 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1778 [2/4] (6.58ns)   --->   "%mul19_1 = dmul i64 %dely_16, i64 %dely_16" [md.c:42]   --->   Operation 1778 'dmul' 'mul19_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1779 [1/4] (6.58ns)   --->   "%mul21_1 = dmul i64 %delz_16, i64 %delz_16" [md.c:42]   --->   Operation 1779 'dmul' 'mul21_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1780 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 1780 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1781 [2/4] (6.58ns)   --->   "%mul18_1_1 = dmul i64 %delx_17, i64 %delx_17" [md.c:42]   --->   Operation 1781 'dmul' 'mul18_1_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1782 [3/4] (6.58ns)   --->   "%mul19_1_1 = dmul i64 %dely_17, i64 %dely_17" [md.c:42]   --->   Operation 1782 'dmul' 'mul19_1_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1783 [2/4] (6.58ns)   --->   "%mul21_1_1 = dmul i64 %delz_17, i64 %delz_17" [md.c:42]   --->   Operation 1783 'dmul' 'mul21_1_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1784 [3/4] (6.58ns)   --->   "%mul18_1_2 = dmul i64 %delx_18, i64 %delx_18" [md.c:42]   --->   Operation 1784 'dmul' 'mul18_1_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1785 [4/4] (6.58ns)   --->   "%mul19_1_2 = dmul i64 %dely_18, i64 %dely_18" [md.c:42]   --->   Operation 1785 'dmul' 'mul19_1_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1786 [3/4] (6.58ns)   --->   "%mul21_1_2 = dmul i64 %delz_18, i64 %delz_18" [md.c:42]   --->   Operation 1786 'dmul' 'mul21_1_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1787 [1/5] (5.86ns)   --->   "%dely_19 = dsub i64 %i_y_1, i64 %j_y_19" [md.c:40]   --->   Operation 1787 'dsub' 'dely_19' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1788 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_19, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 1788 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1789 [4/4] (6.58ns)   --->   "%mul18_1_3 = dmul i64 %delx_19, i64 %delx_19" [md.c:42]   --->   Operation 1789 'dmul' 'mul18_1_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1790 [4/4] (6.58ns)   --->   "%mul21_1_3 = dmul i64 %delz_19, i64 %delz_19" [md.c:42]   --->   Operation 1790 'dmul' 'mul21_1_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1791 [1/4] (6.29ns)   --->   "%delx_20 = dsub i64 %i_x_1, i64 %j_x_20" [md.c:39]   --->   Operation 1791 'dsub' 'delx_20' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1792 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_20, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1792 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1793 [2/5] (5.86ns)   --->   "%dely_20 = dsub i64 %i_y_1, i64 %j_y_20" [md.c:40]   --->   Operation 1793 'dsub' 'dely_20' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1794 [1/4] (6.29ns)   --->   "%delz_20 = dsub i64 %i_z_1, i64 %j_z_20" [md.c:41]   --->   Operation 1794 'dsub' 'delz_20' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1795 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_20, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1795 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1796 [2/4] (6.29ns)   --->   "%delx_21 = dsub i64 %i_x_1, i64 %j_x_21" [md.c:39]   --->   Operation 1796 'dsub' 'delx_21' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1797 [3/5] (5.86ns)   --->   "%dely_21 = dsub i64 %i_y_1, i64 %j_y_21" [md.c:40]   --->   Operation 1797 'dsub' 'dely_21' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1798 [2/4] (6.29ns)   --->   "%delz_21 = dsub i64 %i_z_1, i64 %j_z_21" [md.c:41]   --->   Operation 1798 'dsub' 'delz_21' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1799 [3/4] (6.29ns)   --->   "%delx_22 = dsub i64 %i_x_1, i64 %j_x_22" [md.c:39]   --->   Operation 1799 'dsub' 'delx_22' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1800 [4/5] (5.86ns)   --->   "%dely_22 = dsub i64 %i_y_1, i64 %j_y_22" [md.c:40]   --->   Operation 1800 'dsub' 'dely_22' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1801 [3/4] (6.29ns)   --->   "%delz_22 = dsub i64 %i_z_1, i64 %j_z_22" [md.c:41]   --->   Operation 1801 'dsub' 'delz_22' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1802 [4/4] (6.29ns)   --->   "%delx_23 = dsub i64 %i_x_1, i64 %j_x_23" [md.c:39]   --->   Operation 1802 'dsub' 'delx_23' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1803 [5/5] (5.86ns)   --->   "%dely_23 = dsub i64 %i_y_1, i64 %j_y_23" [md.c:40]   --->   Operation 1803 'dsub' 'dely_23' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1804 [4/4] (6.29ns)   --->   "%delz_23 = dsub i64 %i_z_1, i64 %j_z_23" [md.c:41]   --->   Operation 1804 'dsub' 'delz_23' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1805 [1/1] (0.00ns)   --->   "%shl_ln35_23 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_27, i6 0" [md.c:35]   --->   Operation 1805 'bitconcatenate' 'shl_ln35_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1806 [1/2] (2.26ns)   --->   "%position_x_0_load_26 = load i6 %position_x_0_addr_26" [md.c:35]   --->   Operation 1806 'load' 'position_x_0_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1807 [1/1] (0.00ns)   --->   "%zext_ln35_80 = zext i7 %shl_ln35_23" [md.c:35]   --->   Operation 1807 'zext' 'zext_ln35_80' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1808 [1/1] (2.37ns)   --->   "%lshr_ln35_78 = lshr i128 %position_x_0_load_26, i128 %zext_ln35_80" [md.c:35]   --->   Operation 1808 'lshr' 'lshr_ln35_78' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1809 [1/1] (0.00ns)   --->   "%trunc_ln35_48 = trunc i128 %lshr_ln35_78" [md.c:35]   --->   Operation 1809 'trunc' 'trunc_ln35_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1810 [1/1] (0.00ns)   --->   "%bitcast_ln35_48 = bitcast i64 %trunc_ln35_48" [md.c:35]   --->   Operation 1810 'bitcast' 'bitcast_ln35_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1811 [1/2] (2.26ns)   --->   "%position_x_1_load_26 = load i6 %position_x_1_addr_26" [md.c:35]   --->   Operation 1811 'load' 'position_x_1_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1812 [1/1] (0.00ns)   --->   "%zext_ln35_81 = zext i7 %shl_ln35_23" [md.c:35]   --->   Operation 1812 'zext' 'zext_ln35_81' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1813 [1/1] (2.37ns)   --->   "%lshr_ln35_79 = lshr i128 %position_x_1_load_26, i128 %zext_ln35_81" [md.c:35]   --->   Operation 1813 'lshr' 'lshr_ln35_79' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1814 [1/1] (0.00ns)   --->   "%trunc_ln35_49 = trunc i128 %lshr_ln35_79" [md.c:35]   --->   Operation 1814 'trunc' 'trunc_ln35_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1815 [1/1] (0.00ns)   --->   "%bitcast_ln35_49 = bitcast i64 %trunc_ln35_49" [md.c:35]   --->   Operation 1815 'bitcast' 'bitcast_ln35_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1816 [1/1] (0.84ns)   --->   "%j_x_24 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_48, i64 %bitcast_ln35_49, i25 %lshr_ln35_23" [md.c:35]   --->   Operation 1816 'mux' 'j_x_24' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1817 [1/2] (2.26ns)   --->   "%position_y_0_load_26 = load i6 %position_y_0_addr_26" [md.c:36]   --->   Operation 1817 'load' 'position_y_0_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1818 [1/1] (0.00ns)   --->   "%zext_ln36_48 = zext i7 %shl_ln35_23" [md.c:36]   --->   Operation 1818 'zext' 'zext_ln36_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1819 [1/1] (2.37ns)   --->   "%lshr_ln36_48 = lshr i128 %position_y_0_load_26, i128 %zext_ln36_48" [md.c:36]   --->   Operation 1819 'lshr' 'lshr_ln36_48' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1820 [1/1] (0.00ns)   --->   "%trunc_ln36_48 = trunc i128 %lshr_ln36_48" [md.c:36]   --->   Operation 1820 'trunc' 'trunc_ln36_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1821 [1/1] (0.00ns)   --->   "%bitcast_ln36_48 = bitcast i64 %trunc_ln36_48" [md.c:36]   --->   Operation 1821 'bitcast' 'bitcast_ln36_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1822 [1/2] (2.26ns)   --->   "%position_y_1_load_26 = load i6 %position_y_1_addr_26" [md.c:36]   --->   Operation 1822 'load' 'position_y_1_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1823 [1/1] (0.00ns)   --->   "%zext_ln36_49 = zext i7 %shl_ln35_23" [md.c:36]   --->   Operation 1823 'zext' 'zext_ln36_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1824 [1/1] (2.37ns)   --->   "%lshr_ln36_49 = lshr i128 %position_y_1_load_26, i128 %zext_ln36_49" [md.c:36]   --->   Operation 1824 'lshr' 'lshr_ln36_49' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1825 [1/1] (0.00ns)   --->   "%trunc_ln36_49 = trunc i128 %lshr_ln36_49" [md.c:36]   --->   Operation 1825 'trunc' 'trunc_ln36_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1826 [1/1] (0.00ns)   --->   "%bitcast_ln36_49 = bitcast i64 %trunc_ln36_49" [md.c:36]   --->   Operation 1826 'bitcast' 'bitcast_ln36_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1827 [1/1] (0.84ns)   --->   "%j_y_24 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_48, i64 %bitcast_ln36_49, i25 %lshr_ln35_23" [md.c:36]   --->   Operation 1827 'mux' 'j_y_24' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1828 [1/2] (2.26ns)   --->   "%position_z_0_load_26 = load i6 %position_z_0_addr_26" [md.c:37]   --->   Operation 1828 'load' 'position_z_0_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1829 [1/1] (0.00ns)   --->   "%zext_ln37_48 = zext i7 %shl_ln35_23" [md.c:37]   --->   Operation 1829 'zext' 'zext_ln37_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1830 [1/1] (2.37ns)   --->   "%lshr_ln37_48 = lshr i128 %position_z_0_load_26, i128 %zext_ln37_48" [md.c:37]   --->   Operation 1830 'lshr' 'lshr_ln37_48' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1831 [1/1] (0.00ns)   --->   "%trunc_ln37_48 = trunc i128 %lshr_ln37_48" [md.c:37]   --->   Operation 1831 'trunc' 'trunc_ln37_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1832 [1/1] (0.00ns)   --->   "%bitcast_ln37_48 = bitcast i64 %trunc_ln37_48" [md.c:37]   --->   Operation 1832 'bitcast' 'bitcast_ln37_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1833 [1/2] (2.26ns)   --->   "%position_z_1_load_26 = load i6 %position_z_1_addr_26" [md.c:37]   --->   Operation 1833 'load' 'position_z_1_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1834 [1/1] (0.00ns)   --->   "%zext_ln37_49 = zext i7 %shl_ln35_23" [md.c:37]   --->   Operation 1834 'zext' 'zext_ln37_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1835 [1/1] (2.37ns)   --->   "%lshr_ln37_49 = lshr i128 %position_z_1_load_26, i128 %zext_ln37_49" [md.c:37]   --->   Operation 1835 'lshr' 'lshr_ln37_49' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1836 [1/1] (0.00ns)   --->   "%trunc_ln37_49 = trunc i128 %lshr_ln37_49" [md.c:37]   --->   Operation 1836 'trunc' 'trunc_ln37_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1837 [1/1] (0.00ns)   --->   "%bitcast_ln37_49 = bitcast i64 %trunc_ln37_49" [md.c:37]   --->   Operation 1837 'bitcast' 'bitcast_ln37_49' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1838 [1/1] (0.84ns)   --->   "%j_z_24 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_48, i64 %bitcast_ln37_49, i25 %lshr_ln35_23" [md.c:37]   --->   Operation 1838 'mux' 'j_z_24' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1839 [1/1] (0.00ns)   --->   "%zext_ln35_51 = zext i6 %trunc_ln22_25" [md.c:35]   --->   Operation 1839 'zext' 'zext_ln35_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1840 [1/1] (0.00ns)   --->   "%position_x_0_addr_27 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_51" [md.c:35]   --->   Operation 1840 'getelementptr' 'position_x_0_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1841 [2/2] (2.26ns)   --->   "%position_x_0_load_27 = load i6 %position_x_0_addr_27" [md.c:35]   --->   Operation 1841 'load' 'position_x_0_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1842 [1/1] (0.00ns)   --->   "%position_x_1_addr_27 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_51" [md.c:35]   --->   Operation 1842 'getelementptr' 'position_x_1_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1843 [2/2] (2.26ns)   --->   "%position_x_1_load_27 = load i6 %position_x_1_addr_27" [md.c:35]   --->   Operation 1843 'load' 'position_x_1_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1844 [1/1] (0.00ns)   --->   "%position_y_0_addr_27 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_51" [md.c:36]   --->   Operation 1844 'getelementptr' 'position_y_0_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1845 [2/2] (2.26ns)   --->   "%position_y_0_load_27 = load i6 %position_y_0_addr_27" [md.c:36]   --->   Operation 1845 'load' 'position_y_0_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1846 [1/1] (0.00ns)   --->   "%position_y_1_addr_27 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_51" [md.c:36]   --->   Operation 1846 'getelementptr' 'position_y_1_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1847 [2/2] (2.26ns)   --->   "%position_y_1_load_27 = load i6 %position_y_1_addr_27" [md.c:36]   --->   Operation 1847 'load' 'position_y_1_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1848 [1/1] (0.00ns)   --->   "%position_z_0_addr_27 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_51" [md.c:37]   --->   Operation 1848 'getelementptr' 'position_z_0_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1849 [2/2] (2.26ns)   --->   "%position_z_0_load_27 = load i6 %position_z_0_addr_27" [md.c:37]   --->   Operation 1849 'load' 'position_z_0_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1850 [1/1] (0.00ns)   --->   "%position_z_1_addr_27 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_51" [md.c:37]   --->   Operation 1850 'getelementptr' 'position_z_1_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1851 [2/2] (2.26ns)   --->   "%position_z_1_load_27 = load i6 %position_z_1_addr_27" [md.c:37]   --->   Operation 1851 'load' 'position_z_1_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_12 : Operation 1852 [1/2] (2.26ns)   --->   "%NL_0_load_26 = load i10 %NL_0_addr_26" [md.c:33]   --->   Operation 1852 'load' 'NL_0_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_12 : Operation 1853 [1/1] (0.00ns)   --->   "%zext_ln33_84 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1853 'zext' 'zext_ln33_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1854 [1/1] (2.35ns)   --->   "%lshr_ln33_52 = lshr i64 %NL_0_load_26, i64 %zext_ln33_84" [md.c:33]   --->   Operation 1854 'lshr' 'lshr_ln33_52' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1855 [1/1] (0.00ns)   --->   "%trunc_ln33_52 = trunc i64 %lshr_ln33_52" [md.c:33]   --->   Operation 1855 'trunc' 'trunc_ln33_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1856 [1/2] (2.26ns)   --->   "%NL_1_load_26 = load i10 %NL_1_addr_26" [md.c:33]   --->   Operation 1856 'load' 'NL_1_load_26' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_12 : Operation 1857 [1/1] (0.00ns)   --->   "%zext_ln33_85 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1857 'zext' 'zext_ln33_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1858 [1/1] (2.35ns)   --->   "%lshr_ln33_53 = lshr i64 %NL_1_load_26, i64 %zext_ln33_85" [md.c:33]   --->   Operation 1858 'lshr' 'lshr_ln33_53' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1859 [1/1] (0.00ns)   --->   "%trunc_ln33_53 = trunc i64 %lshr_ln33_53" [md.c:33]   --->   Operation 1859 'trunc' 'trunc_ln33_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1860 [1/1] (0.84ns)   --->   "%jidx_26 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_52, i32 %trunc_ln33_53, i1 %tmp_1" [md.c:33]   --->   Operation 1860 'mux' 'jidx_26' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1861 [1/1] (0.00ns)   --->   "%trunc_ln22_26 = trunc i32 %jidx_26" [md.c:22]   --->   Operation 1861 'trunc' 'trunc_ln22_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1862 [1/1] (0.00ns)   --->   "%lshr_ln35_25 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_26, i32 7, i32 31" [md.c:35]   --->   Operation 1862 'partselect' 'lshr_ln35_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1863 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_26, i32 6" [md.c:35]   --->   Operation 1863 'bitselect' 'tmp_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1864 [1/1] (0.00ns)   --->   "%or_ln33_25 = or i10 %shl_ln33_1, i10 11" [md.c:33]   --->   Operation 1864 'or' 'or_ln33_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1865 [1/1] (0.00ns)   --->   "%zext_ln33_28 = zext i10 %or_ln33_25" [md.c:33]   --->   Operation 1865 'zext' 'zext_ln33_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1866 [1/1] (0.00ns)   --->   "%NL_0_addr_27 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_28" [md.c:33]   --->   Operation 1866 'getelementptr' 'NL_0_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1867 [2/2] (2.26ns)   --->   "%NL_0_load_27 = load i10 %NL_0_addr_27" [md.c:33]   --->   Operation 1867 'load' 'NL_0_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_12 : Operation 1868 [1/1] (0.00ns)   --->   "%NL_1_addr_27 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_28" [md.c:33]   --->   Operation 1868 'getelementptr' 'NL_1_addr_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 1869 [2/2] (2.26ns)   --->   "%NL_1_load_27 = load i10 %NL_1_addr_27" [md.c:33]   --->   Operation 1869 'load' 'NL_1_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 6.58>
ST_13 : Operation 1870 [1/4] (6.58ns)   --->   "%mul1 = dmul i64 %dely, i64 %dely" [md.c:42]   --->   Operation 1870 'dmul' 'mul1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1871 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul1, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 1871 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1872 [1/4] (6.58ns)   --->   "%mul18_s = dmul i64 %delx_1, i64 %delx_1" [md.c:42]   --->   Operation 1872 'dmul' 'mul18_s' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1873 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_s, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 1873 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1874 [2/4] (6.58ns)   --->   "%mul19_s = dmul i64 %dely_1, i64 %dely_1" [md.c:42]   --->   Operation 1874 'dmul' 'mul19_s' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1875 [1/4] (6.58ns)   --->   "%mul21_s = dmul i64 %delz_1, i64 %delz_1" [md.c:42]   --->   Operation 1875 'dmul' 'mul21_s' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1876 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_s, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 1876 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1877 [2/4] (6.58ns)   --->   "%mul18_2 = dmul i64 %delx_2, i64 %delx_2" [md.c:42]   --->   Operation 1877 'dmul' 'mul18_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1878 [3/4] (6.58ns)   --->   "%mul19_2 = dmul i64 %dely_2, i64 %dely_2" [md.c:42]   --->   Operation 1878 'dmul' 'mul19_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1879 [2/4] (6.58ns)   --->   "%mul21_2 = dmul i64 %delz_2, i64 %delz_2" [md.c:42]   --->   Operation 1879 'dmul' 'mul21_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1880 [3/4] (6.58ns)   --->   "%mul18_3 = dmul i64 %delx_3, i64 %delx_3" [md.c:42]   --->   Operation 1880 'dmul' 'mul18_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1881 [4/4] (6.58ns)   --->   "%mul19_3 = dmul i64 %dely_3, i64 %dely_3" [md.c:42]   --->   Operation 1881 'dmul' 'mul19_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1882 [3/4] (6.58ns)   --->   "%mul21_3 = dmul i64 %delz_3, i64 %delz_3" [md.c:42]   --->   Operation 1882 'dmul' 'mul21_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1883 [1/5] (5.86ns)   --->   "%dely_4 = dsub i64 %i_y, i64 %j_y_4" [md.c:40]   --->   Operation 1883 'dsub' 'dely_4' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1884 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_4, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 1884 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1885 [4/4] (6.58ns)   --->   "%mul18_4 = dmul i64 %delx_4, i64 %delx_4" [md.c:42]   --->   Operation 1885 'dmul' 'mul18_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1886 [4/4] (6.58ns)   --->   "%mul21_4 = dmul i64 %delz_4, i64 %delz_4" [md.c:42]   --->   Operation 1886 'dmul' 'mul21_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1887 [1/4] (6.29ns)   --->   "%delx_5 = dsub i64 %i_x, i64 %j_x_5" [md.c:39]   --->   Operation 1887 'dsub' 'delx_5' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1888 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_5, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1888 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1889 [2/5] (5.86ns)   --->   "%dely_5 = dsub i64 %i_y, i64 %j_y_5" [md.c:40]   --->   Operation 1889 'dsub' 'dely_5' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1890 [1/4] (6.29ns)   --->   "%delz_5 = dsub i64 %i_z, i64 %j_z_5" [md.c:41]   --->   Operation 1890 'dsub' 'delz_5' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1891 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_5, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1891 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1892 [2/4] (6.29ns)   --->   "%delx_6 = dsub i64 %i_x, i64 %j_x_6" [md.c:39]   --->   Operation 1892 'dsub' 'delx_6' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1893 [3/5] (5.86ns)   --->   "%dely_6 = dsub i64 %i_y, i64 %j_y_6" [md.c:40]   --->   Operation 1893 'dsub' 'dely_6' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1894 [2/4] (6.29ns)   --->   "%delz_6 = dsub i64 %i_z, i64 %j_z_6" [md.c:41]   --->   Operation 1894 'dsub' 'delz_6' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1895 [3/4] (6.29ns)   --->   "%delx_7 = dsub i64 %i_x, i64 %j_x_7" [md.c:39]   --->   Operation 1895 'dsub' 'delx_7' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1896 [4/5] (5.86ns)   --->   "%dely_7 = dsub i64 %i_y, i64 %j_y_7" [md.c:40]   --->   Operation 1896 'dsub' 'dely_7' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1897 [3/4] (6.29ns)   --->   "%delz_7 = dsub i64 %i_z, i64 %j_z_7" [md.c:41]   --->   Operation 1897 'dsub' 'delz_7' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1898 [4/4] (6.29ns)   --->   "%delx_8 = dsub i64 %i_x, i64 %j_x_8" [md.c:39]   --->   Operation 1898 'dsub' 'delx_8' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1899 [5/5] (5.86ns)   --->   "%dely_8 = dsub i64 %i_y, i64 %j_y_8" [md.c:40]   --->   Operation 1899 'dsub' 'dely_8' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1900 [4/4] (6.29ns)   --->   "%delz_8 = dsub i64 %i_z, i64 %j_z_8" [md.c:41]   --->   Operation 1900 'dsub' 'delz_8' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1901 [1/1] (0.00ns)   --->   "%shl_ln35_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_12, i6 0" [md.c:35]   --->   Operation 1901 'bitconcatenate' 'shl_ln35_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1902 [1/2] (2.26ns)   --->   "%position_x_0_load_10 = load i6 %position_x_0_addr_10" [md.c:35]   --->   Operation 1902 'load' 'position_x_0_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln35_36 = zext i7 %shl_ln35_9" [md.c:35]   --->   Operation 1903 'zext' 'zext_ln35_36' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1904 [1/1] (2.37ns)   --->   "%lshr_ln35_48 = lshr i128 %position_x_0_load_10, i128 %zext_ln35_36" [md.c:35]   --->   Operation 1904 'lshr' 'lshr_ln35_48' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1905 [1/1] (0.00ns)   --->   "%trunc_ln35_18 = trunc i128 %lshr_ln35_48" [md.c:35]   --->   Operation 1905 'trunc' 'trunc_ln35_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1906 [1/1] (0.00ns)   --->   "%bitcast_ln35_18 = bitcast i64 %trunc_ln35_18" [md.c:35]   --->   Operation 1906 'bitcast' 'bitcast_ln35_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1907 [1/2] (2.26ns)   --->   "%position_x_1_load_10 = load i6 %position_x_1_addr_10" [md.c:35]   --->   Operation 1907 'load' 'position_x_1_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 1908 [1/1] (0.00ns)   --->   "%zext_ln35_38 = zext i7 %shl_ln35_9" [md.c:35]   --->   Operation 1908 'zext' 'zext_ln35_38' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1909 [1/1] (2.37ns)   --->   "%lshr_ln35_49 = lshr i128 %position_x_1_load_10, i128 %zext_ln35_38" [md.c:35]   --->   Operation 1909 'lshr' 'lshr_ln35_49' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1910 [1/1] (0.00ns)   --->   "%trunc_ln35_19 = trunc i128 %lshr_ln35_49" [md.c:35]   --->   Operation 1910 'trunc' 'trunc_ln35_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1911 [1/1] (0.00ns)   --->   "%bitcast_ln35_19 = bitcast i64 %trunc_ln35_19" [md.c:35]   --->   Operation 1911 'bitcast' 'bitcast_ln35_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1912 [1/1] (0.84ns)   --->   "%j_x_9 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_18, i64 %bitcast_ln35_19, i25 %lshr_ln35_7" [md.c:35]   --->   Operation 1912 'mux' 'j_x_9' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1913 [1/2] (2.26ns)   --->   "%position_y_0_load_10 = load i6 %position_y_0_addr_10" [md.c:36]   --->   Operation 1913 'load' 'position_y_0_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 1914 [1/1] (0.00ns)   --->   "%zext_ln36_18 = zext i7 %shl_ln35_9" [md.c:36]   --->   Operation 1914 'zext' 'zext_ln36_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1915 [1/1] (2.37ns)   --->   "%lshr_ln36_18 = lshr i128 %position_y_0_load_10, i128 %zext_ln36_18" [md.c:36]   --->   Operation 1915 'lshr' 'lshr_ln36_18' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1916 [1/1] (0.00ns)   --->   "%trunc_ln36_18 = trunc i128 %lshr_ln36_18" [md.c:36]   --->   Operation 1916 'trunc' 'trunc_ln36_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1917 [1/1] (0.00ns)   --->   "%bitcast_ln36_18 = bitcast i64 %trunc_ln36_18" [md.c:36]   --->   Operation 1917 'bitcast' 'bitcast_ln36_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1918 [1/2] (2.26ns)   --->   "%position_y_1_load_10 = load i6 %position_y_1_addr_10" [md.c:36]   --->   Operation 1918 'load' 'position_y_1_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 1919 [1/1] (0.00ns)   --->   "%zext_ln36_19 = zext i7 %shl_ln35_9" [md.c:36]   --->   Operation 1919 'zext' 'zext_ln36_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1920 [1/1] (2.37ns)   --->   "%lshr_ln36_19 = lshr i128 %position_y_1_load_10, i128 %zext_ln36_19" [md.c:36]   --->   Operation 1920 'lshr' 'lshr_ln36_19' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1921 [1/1] (0.00ns)   --->   "%trunc_ln36_19 = trunc i128 %lshr_ln36_19" [md.c:36]   --->   Operation 1921 'trunc' 'trunc_ln36_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1922 [1/1] (0.00ns)   --->   "%bitcast_ln36_19 = bitcast i64 %trunc_ln36_19" [md.c:36]   --->   Operation 1922 'bitcast' 'bitcast_ln36_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1923 [1/1] (0.84ns)   --->   "%j_y_9 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_18, i64 %bitcast_ln36_19, i25 %lshr_ln35_7" [md.c:36]   --->   Operation 1923 'mux' 'j_y_9' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1924 [1/2] (2.26ns)   --->   "%position_z_0_load_10 = load i6 %position_z_0_addr_10" [md.c:37]   --->   Operation 1924 'load' 'position_z_0_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 1925 [1/1] (0.00ns)   --->   "%zext_ln37_18 = zext i7 %shl_ln35_9" [md.c:37]   --->   Operation 1925 'zext' 'zext_ln37_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1926 [1/1] (2.37ns)   --->   "%lshr_ln37_18 = lshr i128 %position_z_0_load_10, i128 %zext_ln37_18" [md.c:37]   --->   Operation 1926 'lshr' 'lshr_ln37_18' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1927 [1/1] (0.00ns)   --->   "%trunc_ln37_18 = trunc i128 %lshr_ln37_18" [md.c:37]   --->   Operation 1927 'trunc' 'trunc_ln37_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1928 [1/1] (0.00ns)   --->   "%bitcast_ln37_18 = bitcast i64 %trunc_ln37_18" [md.c:37]   --->   Operation 1928 'bitcast' 'bitcast_ln37_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1929 [1/2] (2.26ns)   --->   "%position_z_1_load_10 = load i6 %position_z_1_addr_10" [md.c:37]   --->   Operation 1929 'load' 'position_z_1_load_10' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 1930 [1/1] (0.00ns)   --->   "%zext_ln37_19 = zext i7 %shl_ln35_9" [md.c:37]   --->   Operation 1930 'zext' 'zext_ln37_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1931 [1/1] (2.37ns)   --->   "%lshr_ln37_19 = lshr i128 %position_z_1_load_10, i128 %zext_ln37_19" [md.c:37]   --->   Operation 1931 'lshr' 'lshr_ln37_19' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1932 [1/1] (0.00ns)   --->   "%trunc_ln37_19 = trunc i128 %lshr_ln37_19" [md.c:37]   --->   Operation 1932 'trunc' 'trunc_ln37_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1933 [1/1] (0.00ns)   --->   "%bitcast_ln37_19 = bitcast i64 %trunc_ln37_19" [md.c:37]   --->   Operation 1933 'bitcast' 'bitcast_ln37_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1934 [1/1] (0.84ns)   --->   "%j_z_9 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_18, i64 %bitcast_ln37_19, i25 %lshr_ln35_7" [md.c:37]   --->   Operation 1934 'mux' 'j_z_9' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i6 %trunc_ln22_10" [md.c:35]   --->   Operation 1935 'zext' 'zext_ln35_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1936 [1/1] (0.00ns)   --->   "%position_x_0_addr_11 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_21" [md.c:35]   --->   Operation 1936 'getelementptr' 'position_x_0_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1937 [2/2] (2.26ns)   --->   "%position_x_0_load_11 = load i6 %position_x_0_addr_11" [md.c:35]   --->   Operation 1937 'load' 'position_x_0_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 1938 [1/1] (0.00ns)   --->   "%position_x_1_addr_11 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_21" [md.c:35]   --->   Operation 1938 'getelementptr' 'position_x_1_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1939 [2/2] (2.26ns)   --->   "%position_x_1_load_11 = load i6 %position_x_1_addr_11" [md.c:35]   --->   Operation 1939 'load' 'position_x_1_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 1940 [1/1] (0.00ns)   --->   "%position_y_0_addr_11 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_21" [md.c:36]   --->   Operation 1940 'getelementptr' 'position_y_0_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1941 [2/2] (2.26ns)   --->   "%position_y_0_load_11 = load i6 %position_y_0_addr_11" [md.c:36]   --->   Operation 1941 'load' 'position_y_0_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 1942 [1/1] (0.00ns)   --->   "%position_y_1_addr_11 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_21" [md.c:36]   --->   Operation 1942 'getelementptr' 'position_y_1_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1943 [2/2] (2.26ns)   --->   "%position_y_1_load_11 = load i6 %position_y_1_addr_11" [md.c:36]   --->   Operation 1943 'load' 'position_y_1_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 1944 [1/1] (0.00ns)   --->   "%position_z_0_addr_11 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_21" [md.c:37]   --->   Operation 1944 'getelementptr' 'position_z_0_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1945 [2/2] (2.26ns)   --->   "%position_z_0_load_11 = load i6 %position_z_0_addr_11" [md.c:37]   --->   Operation 1945 'load' 'position_z_0_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 1946 [1/1] (0.00ns)   --->   "%position_z_1_addr_11 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_21" [md.c:37]   --->   Operation 1946 'getelementptr' 'position_z_1_addr_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1947 [2/2] (2.26ns)   --->   "%position_z_1_load_11 = load i6 %position_z_1_addr_11" [md.c:37]   --->   Operation 1947 'load' 'position_z_1_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 1948 [1/2] (2.26ns)   --->   "%NL_0_load_11 = load i10 %NL_0_addr_11" [md.c:33]   --->   Operation 1948 'load' 'NL_0_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_13 : Operation 1949 [1/1] (0.00ns)   --->   "%zext_ln33_54 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1949 'zext' 'zext_ln33_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1950 [1/1] (2.35ns)   --->   "%lshr_ln33_22 = lshr i64 %NL_0_load_11, i64 %zext_ln33_54" [md.c:33]   --->   Operation 1950 'lshr' 'lshr_ln33_22' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1951 [1/1] (0.00ns)   --->   "%trunc_ln33_22 = trunc i64 %lshr_ln33_22" [md.c:33]   --->   Operation 1951 'trunc' 'trunc_ln33_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1952 [1/2] (2.26ns)   --->   "%NL_1_load_11 = load i10 %NL_1_addr_11" [md.c:33]   --->   Operation 1952 'load' 'NL_1_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_13 : Operation 1953 [1/1] (0.00ns)   --->   "%zext_ln33_55 = zext i6 %and_ln1" [md.c:33]   --->   Operation 1953 'zext' 'zext_ln33_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1954 [1/1] (2.35ns)   --->   "%lshr_ln33_23 = lshr i64 %NL_1_load_11, i64 %zext_ln33_55" [md.c:33]   --->   Operation 1954 'lshr' 'lshr_ln33_23' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1955 [1/1] (0.00ns)   --->   "%trunc_ln33_23 = trunc i64 %lshr_ln33_23" [md.c:33]   --->   Operation 1955 'trunc' 'trunc_ln33_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1956 [1/1] (0.84ns)   --->   "%jidx_11 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_22, i32 %trunc_ln33_23, i1 %tmp_1" [md.c:33]   --->   Operation 1956 'mux' 'jidx_11' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1957 [1/1] (0.00ns)   --->   "%trunc_ln22_11 = trunc i32 %jidx_11" [md.c:22]   --->   Operation 1957 'trunc' 'trunc_ln22_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1958 [1/1] (0.00ns)   --->   "%lshr_ln35_10 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_11, i32 7, i32 31" [md.c:35]   --->   Operation 1958 'partselect' 'lshr_ln35_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1959 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_11, i32 6" [md.c:35]   --->   Operation 1959 'bitselect' 'tmp_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1960 [1/1] (0.00ns)   --->   "%or_ln33_11 = or i10 %shl_ln, i10 12" [md.c:33]   --->   Operation 1960 'or' 'or_ln33_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1961 [1/1] (0.00ns)   --->   "%zext_ln33_13 = zext i10 %or_ln33_11" [md.c:33]   --->   Operation 1961 'zext' 'zext_ln33_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1962 [1/1] (0.00ns)   --->   "%NL_0_addr_12 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_13" [md.c:33]   --->   Operation 1962 'getelementptr' 'NL_0_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1963 [2/2] (2.26ns)   --->   "%NL_0_load_12 = load i10 %NL_0_addr_12" [md.c:33]   --->   Operation 1963 'load' 'NL_0_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_13 : Operation 1964 [1/1] (0.00ns)   --->   "%NL_1_addr_12 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_13" [md.c:33]   --->   Operation 1964 'getelementptr' 'NL_1_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1965 [2/2] (2.26ns)   --->   "%NL_1_load_12 = load i10 %NL_1_addr_12" [md.c:33]   --->   Operation 1965 'load' 'NL_1_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_13 : Operation 1966 [1/4] (6.58ns)   --->   "%mul19_1 = dmul i64 %dely_16, i64 %dely_16" [md.c:42]   --->   Operation 1966 'dmul' 'mul19_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1967 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 1967 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1968 [1/4] (6.58ns)   --->   "%mul18_1_1 = dmul i64 %delx_17, i64 %delx_17" [md.c:42]   --->   Operation 1968 'dmul' 'mul18_1_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1969 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_1, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 1969 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1970 [2/4] (6.58ns)   --->   "%mul19_1_1 = dmul i64 %dely_17, i64 %dely_17" [md.c:42]   --->   Operation 1970 'dmul' 'mul19_1_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1971 [1/4] (6.58ns)   --->   "%mul21_1_1 = dmul i64 %delz_17, i64 %delz_17" [md.c:42]   --->   Operation 1971 'dmul' 'mul21_1_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1972 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_1, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 1972 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1973 [2/4] (6.58ns)   --->   "%mul18_1_2 = dmul i64 %delx_18, i64 %delx_18" [md.c:42]   --->   Operation 1973 'dmul' 'mul18_1_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1974 [3/4] (6.58ns)   --->   "%mul19_1_2 = dmul i64 %dely_18, i64 %dely_18" [md.c:42]   --->   Operation 1974 'dmul' 'mul19_1_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1975 [2/4] (6.58ns)   --->   "%mul21_1_2 = dmul i64 %delz_18, i64 %delz_18" [md.c:42]   --->   Operation 1975 'dmul' 'mul21_1_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1976 [3/4] (6.58ns)   --->   "%mul18_1_3 = dmul i64 %delx_19, i64 %delx_19" [md.c:42]   --->   Operation 1976 'dmul' 'mul18_1_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1977 [4/4] (6.58ns)   --->   "%mul19_1_3 = dmul i64 %dely_19, i64 %dely_19" [md.c:42]   --->   Operation 1977 'dmul' 'mul19_1_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1978 [3/4] (6.58ns)   --->   "%mul21_1_3 = dmul i64 %delz_19, i64 %delz_19" [md.c:42]   --->   Operation 1978 'dmul' 'mul21_1_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1979 [1/5] (5.86ns)   --->   "%dely_20 = dsub i64 %i_y_1, i64 %j_y_20" [md.c:40]   --->   Operation 1979 'dsub' 'dely_20' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1980 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_20, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 1980 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1981 [4/4] (6.58ns)   --->   "%mul18_1_4 = dmul i64 %delx_20, i64 %delx_20" [md.c:42]   --->   Operation 1981 'dmul' 'mul18_1_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1982 [4/4] (6.58ns)   --->   "%mul21_1_4 = dmul i64 %delz_20, i64 %delz_20" [md.c:42]   --->   Operation 1982 'dmul' 'mul21_1_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1983 [1/4] (6.29ns)   --->   "%delx_21 = dsub i64 %i_x_1, i64 %j_x_21" [md.c:39]   --->   Operation 1983 'dsub' 'delx_21' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1984 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_21, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1984 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1985 [2/5] (5.86ns)   --->   "%dely_21 = dsub i64 %i_y_1, i64 %j_y_21" [md.c:40]   --->   Operation 1985 'dsub' 'dely_21' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1986 [1/4] (6.29ns)   --->   "%delz_21 = dsub i64 %i_z_1, i64 %j_z_21" [md.c:41]   --->   Operation 1986 'dsub' 'delz_21' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1987 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_21, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 1987 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1988 [2/4] (6.29ns)   --->   "%delx_22 = dsub i64 %i_x_1, i64 %j_x_22" [md.c:39]   --->   Operation 1988 'dsub' 'delx_22' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1989 [3/5] (5.86ns)   --->   "%dely_22 = dsub i64 %i_y_1, i64 %j_y_22" [md.c:40]   --->   Operation 1989 'dsub' 'dely_22' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1990 [2/4] (6.29ns)   --->   "%delz_22 = dsub i64 %i_z_1, i64 %j_z_22" [md.c:41]   --->   Operation 1990 'dsub' 'delz_22' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1991 [3/4] (6.29ns)   --->   "%delx_23 = dsub i64 %i_x_1, i64 %j_x_23" [md.c:39]   --->   Operation 1991 'dsub' 'delx_23' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1992 [4/5] (5.86ns)   --->   "%dely_23 = dsub i64 %i_y_1, i64 %j_y_23" [md.c:40]   --->   Operation 1992 'dsub' 'dely_23' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1993 [3/4] (6.29ns)   --->   "%delz_23 = dsub i64 %i_z_1, i64 %j_z_23" [md.c:41]   --->   Operation 1993 'dsub' 'delz_23' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1994 [4/4] (6.29ns)   --->   "%delx_24 = dsub i64 %i_x_1, i64 %j_x_24" [md.c:39]   --->   Operation 1994 'dsub' 'delx_24' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1995 [5/5] (5.86ns)   --->   "%dely_24 = dsub i64 %i_y_1, i64 %j_y_24" [md.c:40]   --->   Operation 1995 'dsub' 'dely_24' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1996 [4/4] (6.29ns)   --->   "%delz_24 = dsub i64 %i_z_1, i64 %j_z_24" [md.c:41]   --->   Operation 1996 'dsub' 'delz_24' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1997 [1/1] (0.00ns)   --->   "%shl_ln35_24 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_28, i6 0" [md.c:35]   --->   Operation 1997 'bitconcatenate' 'shl_ln35_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 1998 [1/2] (2.26ns)   --->   "%position_x_0_load_27 = load i6 %position_x_0_addr_27" [md.c:35]   --->   Operation 1998 'load' 'position_x_0_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln35_82 = zext i7 %shl_ln35_24" [md.c:35]   --->   Operation 1999 'zext' 'zext_ln35_82' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2000 [1/1] (2.37ns)   --->   "%lshr_ln35_80 = lshr i128 %position_x_0_load_27, i128 %zext_ln35_82" [md.c:35]   --->   Operation 2000 'lshr' 'lshr_ln35_80' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2001 [1/1] (0.00ns)   --->   "%trunc_ln35_50 = trunc i128 %lshr_ln35_80" [md.c:35]   --->   Operation 2001 'trunc' 'trunc_ln35_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2002 [1/1] (0.00ns)   --->   "%bitcast_ln35_50 = bitcast i64 %trunc_ln35_50" [md.c:35]   --->   Operation 2002 'bitcast' 'bitcast_ln35_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2003 [1/2] (2.26ns)   --->   "%position_x_1_load_27 = load i6 %position_x_1_addr_27" [md.c:35]   --->   Operation 2003 'load' 'position_x_1_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 2004 [1/1] (0.00ns)   --->   "%zext_ln35_83 = zext i7 %shl_ln35_24" [md.c:35]   --->   Operation 2004 'zext' 'zext_ln35_83' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2005 [1/1] (2.37ns)   --->   "%lshr_ln35_81 = lshr i128 %position_x_1_load_27, i128 %zext_ln35_83" [md.c:35]   --->   Operation 2005 'lshr' 'lshr_ln35_81' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2006 [1/1] (0.00ns)   --->   "%trunc_ln35_51 = trunc i128 %lshr_ln35_81" [md.c:35]   --->   Operation 2006 'trunc' 'trunc_ln35_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2007 [1/1] (0.00ns)   --->   "%bitcast_ln35_51 = bitcast i64 %trunc_ln35_51" [md.c:35]   --->   Operation 2007 'bitcast' 'bitcast_ln35_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2008 [1/1] (0.84ns)   --->   "%j_x_25 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_50, i64 %bitcast_ln35_51, i25 %lshr_ln35_24" [md.c:35]   --->   Operation 2008 'mux' 'j_x_25' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2009 [1/2] (2.26ns)   --->   "%position_y_0_load_27 = load i6 %position_y_0_addr_27" [md.c:36]   --->   Operation 2009 'load' 'position_y_0_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 2010 [1/1] (0.00ns)   --->   "%zext_ln36_50 = zext i7 %shl_ln35_24" [md.c:36]   --->   Operation 2010 'zext' 'zext_ln36_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2011 [1/1] (2.37ns)   --->   "%lshr_ln36_50 = lshr i128 %position_y_0_load_27, i128 %zext_ln36_50" [md.c:36]   --->   Operation 2011 'lshr' 'lshr_ln36_50' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2012 [1/1] (0.00ns)   --->   "%trunc_ln36_50 = trunc i128 %lshr_ln36_50" [md.c:36]   --->   Operation 2012 'trunc' 'trunc_ln36_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2013 [1/1] (0.00ns)   --->   "%bitcast_ln36_50 = bitcast i64 %trunc_ln36_50" [md.c:36]   --->   Operation 2013 'bitcast' 'bitcast_ln36_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2014 [1/2] (2.26ns)   --->   "%position_y_1_load_27 = load i6 %position_y_1_addr_27" [md.c:36]   --->   Operation 2014 'load' 'position_y_1_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 2015 [1/1] (0.00ns)   --->   "%zext_ln36_51 = zext i7 %shl_ln35_24" [md.c:36]   --->   Operation 2015 'zext' 'zext_ln36_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2016 [1/1] (2.37ns)   --->   "%lshr_ln36_51 = lshr i128 %position_y_1_load_27, i128 %zext_ln36_51" [md.c:36]   --->   Operation 2016 'lshr' 'lshr_ln36_51' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2017 [1/1] (0.00ns)   --->   "%trunc_ln36_51 = trunc i128 %lshr_ln36_51" [md.c:36]   --->   Operation 2017 'trunc' 'trunc_ln36_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2018 [1/1] (0.00ns)   --->   "%bitcast_ln36_51 = bitcast i64 %trunc_ln36_51" [md.c:36]   --->   Operation 2018 'bitcast' 'bitcast_ln36_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2019 [1/1] (0.84ns)   --->   "%j_y_25 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_50, i64 %bitcast_ln36_51, i25 %lshr_ln35_24" [md.c:36]   --->   Operation 2019 'mux' 'j_y_25' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2020 [1/2] (2.26ns)   --->   "%position_z_0_load_27 = load i6 %position_z_0_addr_27" [md.c:37]   --->   Operation 2020 'load' 'position_z_0_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 2021 [1/1] (0.00ns)   --->   "%zext_ln37_50 = zext i7 %shl_ln35_24" [md.c:37]   --->   Operation 2021 'zext' 'zext_ln37_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2022 [1/1] (2.37ns)   --->   "%lshr_ln37_50 = lshr i128 %position_z_0_load_27, i128 %zext_ln37_50" [md.c:37]   --->   Operation 2022 'lshr' 'lshr_ln37_50' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2023 [1/1] (0.00ns)   --->   "%trunc_ln37_50 = trunc i128 %lshr_ln37_50" [md.c:37]   --->   Operation 2023 'trunc' 'trunc_ln37_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2024 [1/1] (0.00ns)   --->   "%bitcast_ln37_50 = bitcast i64 %trunc_ln37_50" [md.c:37]   --->   Operation 2024 'bitcast' 'bitcast_ln37_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2025 [1/2] (2.26ns)   --->   "%position_z_1_load_27 = load i6 %position_z_1_addr_27" [md.c:37]   --->   Operation 2025 'load' 'position_z_1_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 2026 [1/1] (0.00ns)   --->   "%zext_ln37_51 = zext i7 %shl_ln35_24" [md.c:37]   --->   Operation 2026 'zext' 'zext_ln37_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2027 [1/1] (2.37ns)   --->   "%lshr_ln37_51 = lshr i128 %position_z_1_load_27, i128 %zext_ln37_51" [md.c:37]   --->   Operation 2027 'lshr' 'lshr_ln37_51' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2028 [1/1] (0.00ns)   --->   "%trunc_ln37_51 = trunc i128 %lshr_ln37_51" [md.c:37]   --->   Operation 2028 'trunc' 'trunc_ln37_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2029 [1/1] (0.00ns)   --->   "%bitcast_ln37_51 = bitcast i64 %trunc_ln37_51" [md.c:37]   --->   Operation 2029 'bitcast' 'bitcast_ln37_51' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2030 [1/1] (0.84ns)   --->   "%j_z_25 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_50, i64 %bitcast_ln37_51, i25 %lshr_ln35_24" [md.c:37]   --->   Operation 2030 'mux' 'j_z_25' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2031 [1/1] (0.00ns)   --->   "%zext_ln35_53 = zext i6 %trunc_ln22_26" [md.c:35]   --->   Operation 2031 'zext' 'zext_ln35_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2032 [1/1] (0.00ns)   --->   "%position_x_0_addr_28 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_53" [md.c:35]   --->   Operation 2032 'getelementptr' 'position_x_0_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2033 [2/2] (2.26ns)   --->   "%position_x_0_load_28 = load i6 %position_x_0_addr_28" [md.c:35]   --->   Operation 2033 'load' 'position_x_0_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 2034 [1/1] (0.00ns)   --->   "%position_x_1_addr_28 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_53" [md.c:35]   --->   Operation 2034 'getelementptr' 'position_x_1_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2035 [2/2] (2.26ns)   --->   "%position_x_1_load_28 = load i6 %position_x_1_addr_28" [md.c:35]   --->   Operation 2035 'load' 'position_x_1_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 2036 [1/1] (0.00ns)   --->   "%position_y_0_addr_28 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_53" [md.c:36]   --->   Operation 2036 'getelementptr' 'position_y_0_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2037 [2/2] (2.26ns)   --->   "%position_y_0_load_28 = load i6 %position_y_0_addr_28" [md.c:36]   --->   Operation 2037 'load' 'position_y_0_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 2038 [1/1] (0.00ns)   --->   "%position_y_1_addr_28 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_53" [md.c:36]   --->   Operation 2038 'getelementptr' 'position_y_1_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2039 [2/2] (2.26ns)   --->   "%position_y_1_load_28 = load i6 %position_y_1_addr_28" [md.c:36]   --->   Operation 2039 'load' 'position_y_1_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 2040 [1/1] (0.00ns)   --->   "%position_z_0_addr_28 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_53" [md.c:37]   --->   Operation 2040 'getelementptr' 'position_z_0_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2041 [2/2] (2.26ns)   --->   "%position_z_0_load_28 = load i6 %position_z_0_addr_28" [md.c:37]   --->   Operation 2041 'load' 'position_z_0_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 2042 [1/1] (0.00ns)   --->   "%position_z_1_addr_28 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_53" [md.c:37]   --->   Operation 2042 'getelementptr' 'position_z_1_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2043 [2/2] (2.26ns)   --->   "%position_z_1_load_28 = load i6 %position_z_1_addr_28" [md.c:37]   --->   Operation 2043 'load' 'position_z_1_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_13 : Operation 2044 [1/2] (2.26ns)   --->   "%NL_0_load_27 = load i10 %NL_0_addr_27" [md.c:33]   --->   Operation 2044 'load' 'NL_0_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_13 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln33_86 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2045 'zext' 'zext_ln33_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2046 [1/1] (2.35ns)   --->   "%lshr_ln33_54 = lshr i64 %NL_0_load_27, i64 %zext_ln33_86" [md.c:33]   --->   Operation 2046 'lshr' 'lshr_ln33_54' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2047 [1/1] (0.00ns)   --->   "%trunc_ln33_54 = trunc i64 %lshr_ln33_54" [md.c:33]   --->   Operation 2047 'trunc' 'trunc_ln33_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2048 [1/2] (2.26ns)   --->   "%NL_1_load_27 = load i10 %NL_1_addr_27" [md.c:33]   --->   Operation 2048 'load' 'NL_1_load_27' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_13 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln33_87 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2049 'zext' 'zext_ln33_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2050 [1/1] (2.35ns)   --->   "%lshr_ln33_55 = lshr i64 %NL_1_load_27, i64 %zext_ln33_87" [md.c:33]   --->   Operation 2050 'lshr' 'lshr_ln33_55' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2051 [1/1] (0.00ns)   --->   "%trunc_ln33_55 = trunc i64 %lshr_ln33_55" [md.c:33]   --->   Operation 2051 'trunc' 'trunc_ln33_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2052 [1/1] (0.84ns)   --->   "%jidx_27 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_54, i32 %trunc_ln33_55, i1 %tmp_1" [md.c:33]   --->   Operation 2052 'mux' 'jidx_27' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 2053 [1/1] (0.00ns)   --->   "%trunc_ln22_27 = trunc i32 %jidx_27" [md.c:22]   --->   Operation 2053 'trunc' 'trunc_ln22_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2054 [1/1] (0.00ns)   --->   "%lshr_ln35_26 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_27, i32 7, i32 31" [md.c:35]   --->   Operation 2054 'partselect' 'lshr_ln35_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2055 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_27, i32 6" [md.c:35]   --->   Operation 2055 'bitselect' 'tmp_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2056 [1/1] (0.00ns)   --->   "%or_ln33_26 = or i10 %shl_ln33_1, i10 12" [md.c:33]   --->   Operation 2056 'or' 'or_ln33_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2057 [1/1] (0.00ns)   --->   "%zext_ln33_29 = zext i10 %or_ln33_26" [md.c:33]   --->   Operation 2057 'zext' 'zext_ln33_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2058 [1/1] (0.00ns)   --->   "%NL_0_addr_28 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_29" [md.c:33]   --->   Operation 2058 'getelementptr' 'NL_0_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2059 [2/2] (2.26ns)   --->   "%NL_0_load_28 = load i10 %NL_0_addr_28" [md.c:33]   --->   Operation 2059 'load' 'NL_0_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_13 : Operation 2060 [1/1] (0.00ns)   --->   "%NL_1_addr_28 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_29" [md.c:33]   --->   Operation 2060 'getelementptr' 'NL_1_addr_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_13 : Operation 2061 [2/2] (2.26ns)   --->   "%NL_1_load_28 = load i10 %NL_1_addr_28" [md.c:33]   --->   Operation 2061 'load' 'NL_1_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 6.58>
ST_14 : Operation 2062 [5/5] (5.86ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [md.c:42]   --->   Operation 2062 'dadd' 'add' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2063 [1/4] (6.58ns)   --->   "%mul19_s = dmul i64 %dely_1, i64 %dely_1" [md.c:42]   --->   Operation 2063 'dmul' 'mul19_s' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2064 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_s, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2064 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2065 [1/4] (6.58ns)   --->   "%mul18_2 = dmul i64 %delx_2, i64 %delx_2" [md.c:42]   --->   Operation 2065 'dmul' 'mul18_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2066 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_2, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2066 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2067 [2/4] (6.58ns)   --->   "%mul19_2 = dmul i64 %dely_2, i64 %dely_2" [md.c:42]   --->   Operation 2067 'dmul' 'mul19_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2068 [1/4] (6.58ns)   --->   "%mul21_2 = dmul i64 %delz_2, i64 %delz_2" [md.c:42]   --->   Operation 2068 'dmul' 'mul21_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2069 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_2, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2069 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2070 [2/4] (6.58ns)   --->   "%mul18_3 = dmul i64 %delx_3, i64 %delx_3" [md.c:42]   --->   Operation 2070 'dmul' 'mul18_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2071 [3/4] (6.58ns)   --->   "%mul19_3 = dmul i64 %dely_3, i64 %dely_3" [md.c:42]   --->   Operation 2071 'dmul' 'mul19_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2072 [2/4] (6.58ns)   --->   "%mul21_3 = dmul i64 %delz_3, i64 %delz_3" [md.c:42]   --->   Operation 2072 'dmul' 'mul21_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2073 [3/4] (6.58ns)   --->   "%mul18_4 = dmul i64 %delx_4, i64 %delx_4" [md.c:42]   --->   Operation 2073 'dmul' 'mul18_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2074 [4/4] (6.58ns)   --->   "%mul19_4 = dmul i64 %dely_4, i64 %dely_4" [md.c:42]   --->   Operation 2074 'dmul' 'mul19_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2075 [3/4] (6.58ns)   --->   "%mul21_4 = dmul i64 %delz_4, i64 %delz_4" [md.c:42]   --->   Operation 2075 'dmul' 'mul21_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2076 [1/5] (5.86ns)   --->   "%dely_5 = dsub i64 %i_y, i64 %j_y_5" [md.c:40]   --->   Operation 2076 'dsub' 'dely_5' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2077 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_5, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 2077 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2078 [4/4] (6.58ns)   --->   "%mul18_5 = dmul i64 %delx_5, i64 %delx_5" [md.c:42]   --->   Operation 2078 'dmul' 'mul18_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2079 [4/4] (6.58ns)   --->   "%mul21_5 = dmul i64 %delz_5, i64 %delz_5" [md.c:42]   --->   Operation 2079 'dmul' 'mul21_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2080 [1/4] (6.29ns)   --->   "%delx_6 = dsub i64 %i_x, i64 %j_x_6" [md.c:39]   --->   Operation 2080 'dsub' 'delx_6' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2081 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_6, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2081 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2082 [2/5] (5.86ns)   --->   "%dely_6 = dsub i64 %i_y, i64 %j_y_6" [md.c:40]   --->   Operation 2082 'dsub' 'dely_6' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2083 [1/4] (6.29ns)   --->   "%delz_6 = dsub i64 %i_z, i64 %j_z_6" [md.c:41]   --->   Operation 2083 'dsub' 'delz_6' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2084 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_6, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2084 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2085 [2/4] (6.29ns)   --->   "%delx_7 = dsub i64 %i_x, i64 %j_x_7" [md.c:39]   --->   Operation 2085 'dsub' 'delx_7' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2086 [3/5] (5.86ns)   --->   "%dely_7 = dsub i64 %i_y, i64 %j_y_7" [md.c:40]   --->   Operation 2086 'dsub' 'dely_7' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2087 [2/4] (6.29ns)   --->   "%delz_7 = dsub i64 %i_z, i64 %j_z_7" [md.c:41]   --->   Operation 2087 'dsub' 'delz_7' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2088 [3/4] (6.29ns)   --->   "%delx_8 = dsub i64 %i_x, i64 %j_x_8" [md.c:39]   --->   Operation 2088 'dsub' 'delx_8' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2089 [4/5] (5.86ns)   --->   "%dely_8 = dsub i64 %i_y, i64 %j_y_8" [md.c:40]   --->   Operation 2089 'dsub' 'dely_8' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2090 [3/4] (6.29ns)   --->   "%delz_8 = dsub i64 %i_z, i64 %j_z_8" [md.c:41]   --->   Operation 2090 'dsub' 'delz_8' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2091 [4/4] (6.29ns)   --->   "%delx_9 = dsub i64 %i_x, i64 %j_x_9" [md.c:39]   --->   Operation 2091 'dsub' 'delx_9' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2092 [5/5] (5.86ns)   --->   "%dely_9 = dsub i64 %i_y, i64 %j_y_9" [md.c:40]   --->   Operation 2092 'dsub' 'dely_9' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2093 [4/4] (6.29ns)   --->   "%delz_9 = dsub i64 %i_z, i64 %j_z_9" [md.c:41]   --->   Operation 2093 'dsub' 'delz_9' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2094 [1/1] (0.00ns)   --->   "%shl_ln35_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_13, i6 0" [md.c:35]   --->   Operation 2094 'bitconcatenate' 'shl_ln35_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2095 [1/2] (2.26ns)   --->   "%position_x_0_load_11 = load i6 %position_x_0_addr_11" [md.c:35]   --->   Operation 2095 'load' 'position_x_0_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2096 [1/1] (0.00ns)   --->   "%zext_ln35_40 = zext i7 %shl_ln35_s" [md.c:35]   --->   Operation 2096 'zext' 'zext_ln35_40' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2097 [1/1] (2.37ns)   --->   "%lshr_ln35_50 = lshr i128 %position_x_0_load_11, i128 %zext_ln35_40" [md.c:35]   --->   Operation 2097 'lshr' 'lshr_ln35_50' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2098 [1/1] (0.00ns)   --->   "%trunc_ln35_20 = trunc i128 %lshr_ln35_50" [md.c:35]   --->   Operation 2098 'trunc' 'trunc_ln35_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2099 [1/1] (0.00ns)   --->   "%bitcast_ln35_20 = bitcast i64 %trunc_ln35_20" [md.c:35]   --->   Operation 2099 'bitcast' 'bitcast_ln35_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2100 [1/2] (2.26ns)   --->   "%position_x_1_load_11 = load i6 %position_x_1_addr_11" [md.c:35]   --->   Operation 2100 'load' 'position_x_1_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2101 [1/1] (0.00ns)   --->   "%zext_ln35_42 = zext i7 %shl_ln35_s" [md.c:35]   --->   Operation 2101 'zext' 'zext_ln35_42' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2102 [1/1] (2.37ns)   --->   "%lshr_ln35_51 = lshr i128 %position_x_1_load_11, i128 %zext_ln35_42" [md.c:35]   --->   Operation 2102 'lshr' 'lshr_ln35_51' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2103 [1/1] (0.00ns)   --->   "%trunc_ln35_21 = trunc i128 %lshr_ln35_51" [md.c:35]   --->   Operation 2103 'trunc' 'trunc_ln35_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2104 [1/1] (0.00ns)   --->   "%bitcast_ln35_21 = bitcast i64 %trunc_ln35_21" [md.c:35]   --->   Operation 2104 'bitcast' 'bitcast_ln35_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2105 [1/1] (0.84ns)   --->   "%j_x_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_20, i64 %bitcast_ln35_21, i25 %lshr_ln35_9" [md.c:35]   --->   Operation 2105 'mux' 'j_x_10' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2106 [1/2] (2.26ns)   --->   "%position_y_0_load_11 = load i6 %position_y_0_addr_11" [md.c:36]   --->   Operation 2106 'load' 'position_y_0_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2107 [1/1] (0.00ns)   --->   "%zext_ln36_20 = zext i7 %shl_ln35_s" [md.c:36]   --->   Operation 2107 'zext' 'zext_ln36_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2108 [1/1] (2.37ns)   --->   "%lshr_ln36_20 = lshr i128 %position_y_0_load_11, i128 %zext_ln36_20" [md.c:36]   --->   Operation 2108 'lshr' 'lshr_ln36_20' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2109 [1/1] (0.00ns)   --->   "%trunc_ln36_20 = trunc i128 %lshr_ln36_20" [md.c:36]   --->   Operation 2109 'trunc' 'trunc_ln36_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2110 [1/1] (0.00ns)   --->   "%bitcast_ln36_20 = bitcast i64 %trunc_ln36_20" [md.c:36]   --->   Operation 2110 'bitcast' 'bitcast_ln36_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2111 [1/2] (2.26ns)   --->   "%position_y_1_load_11 = load i6 %position_y_1_addr_11" [md.c:36]   --->   Operation 2111 'load' 'position_y_1_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2112 [1/1] (0.00ns)   --->   "%zext_ln36_21 = zext i7 %shl_ln35_s" [md.c:36]   --->   Operation 2112 'zext' 'zext_ln36_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2113 [1/1] (2.37ns)   --->   "%lshr_ln36_21 = lshr i128 %position_y_1_load_11, i128 %zext_ln36_21" [md.c:36]   --->   Operation 2113 'lshr' 'lshr_ln36_21' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2114 [1/1] (0.00ns)   --->   "%trunc_ln36_21 = trunc i128 %lshr_ln36_21" [md.c:36]   --->   Operation 2114 'trunc' 'trunc_ln36_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2115 [1/1] (0.00ns)   --->   "%bitcast_ln36_21 = bitcast i64 %trunc_ln36_21" [md.c:36]   --->   Operation 2115 'bitcast' 'bitcast_ln36_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2116 [1/1] (0.84ns)   --->   "%j_y_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_20, i64 %bitcast_ln36_21, i25 %lshr_ln35_9" [md.c:36]   --->   Operation 2116 'mux' 'j_y_10' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2117 [1/2] (2.26ns)   --->   "%position_z_0_load_11 = load i6 %position_z_0_addr_11" [md.c:37]   --->   Operation 2117 'load' 'position_z_0_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2118 [1/1] (0.00ns)   --->   "%zext_ln37_20 = zext i7 %shl_ln35_s" [md.c:37]   --->   Operation 2118 'zext' 'zext_ln37_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2119 [1/1] (2.37ns)   --->   "%lshr_ln37_20 = lshr i128 %position_z_0_load_11, i128 %zext_ln37_20" [md.c:37]   --->   Operation 2119 'lshr' 'lshr_ln37_20' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2120 [1/1] (0.00ns)   --->   "%trunc_ln37_20 = trunc i128 %lshr_ln37_20" [md.c:37]   --->   Operation 2120 'trunc' 'trunc_ln37_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2121 [1/1] (0.00ns)   --->   "%bitcast_ln37_20 = bitcast i64 %trunc_ln37_20" [md.c:37]   --->   Operation 2121 'bitcast' 'bitcast_ln37_20' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2122 [1/2] (2.26ns)   --->   "%position_z_1_load_11 = load i6 %position_z_1_addr_11" [md.c:37]   --->   Operation 2122 'load' 'position_z_1_load_11' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln37_21 = zext i7 %shl_ln35_s" [md.c:37]   --->   Operation 2123 'zext' 'zext_ln37_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2124 [1/1] (2.37ns)   --->   "%lshr_ln37_21 = lshr i128 %position_z_1_load_11, i128 %zext_ln37_21" [md.c:37]   --->   Operation 2124 'lshr' 'lshr_ln37_21' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2125 [1/1] (0.00ns)   --->   "%trunc_ln37_21 = trunc i128 %lshr_ln37_21" [md.c:37]   --->   Operation 2125 'trunc' 'trunc_ln37_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2126 [1/1] (0.00ns)   --->   "%bitcast_ln37_21 = bitcast i64 %trunc_ln37_21" [md.c:37]   --->   Operation 2126 'bitcast' 'bitcast_ln37_21' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2127 [1/1] (0.84ns)   --->   "%j_z_10 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_20, i64 %bitcast_ln37_21, i25 %lshr_ln35_9" [md.c:37]   --->   Operation 2127 'mux' 'j_z_10' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i6 %trunc_ln22_11" [md.c:35]   --->   Operation 2128 'zext' 'zext_ln35_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2129 [1/1] (0.00ns)   --->   "%position_x_0_addr_12 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_23" [md.c:35]   --->   Operation 2129 'getelementptr' 'position_x_0_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2130 [2/2] (2.26ns)   --->   "%position_x_0_load_12 = load i6 %position_x_0_addr_12" [md.c:35]   --->   Operation 2130 'load' 'position_x_0_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2131 [1/1] (0.00ns)   --->   "%position_x_1_addr_12 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_23" [md.c:35]   --->   Operation 2131 'getelementptr' 'position_x_1_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2132 [2/2] (2.26ns)   --->   "%position_x_1_load_12 = load i6 %position_x_1_addr_12" [md.c:35]   --->   Operation 2132 'load' 'position_x_1_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2133 [1/1] (0.00ns)   --->   "%position_y_0_addr_12 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_23" [md.c:36]   --->   Operation 2133 'getelementptr' 'position_y_0_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2134 [2/2] (2.26ns)   --->   "%position_y_0_load_12 = load i6 %position_y_0_addr_12" [md.c:36]   --->   Operation 2134 'load' 'position_y_0_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2135 [1/1] (0.00ns)   --->   "%position_y_1_addr_12 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_23" [md.c:36]   --->   Operation 2135 'getelementptr' 'position_y_1_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2136 [2/2] (2.26ns)   --->   "%position_y_1_load_12 = load i6 %position_y_1_addr_12" [md.c:36]   --->   Operation 2136 'load' 'position_y_1_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2137 [1/1] (0.00ns)   --->   "%position_z_0_addr_12 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_23" [md.c:37]   --->   Operation 2137 'getelementptr' 'position_z_0_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2138 [2/2] (2.26ns)   --->   "%position_z_0_load_12 = load i6 %position_z_0_addr_12" [md.c:37]   --->   Operation 2138 'load' 'position_z_0_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2139 [1/1] (0.00ns)   --->   "%position_z_1_addr_12 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_23" [md.c:37]   --->   Operation 2139 'getelementptr' 'position_z_1_addr_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2140 [2/2] (2.26ns)   --->   "%position_z_1_load_12 = load i6 %position_z_1_addr_12" [md.c:37]   --->   Operation 2140 'load' 'position_z_1_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2141 [1/2] (2.26ns)   --->   "%NL_0_load_12 = load i10 %NL_0_addr_12" [md.c:33]   --->   Operation 2141 'load' 'NL_0_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_14 : Operation 2142 [1/1] (0.00ns)   --->   "%zext_ln33_56 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2142 'zext' 'zext_ln33_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2143 [1/1] (2.35ns)   --->   "%lshr_ln33_24 = lshr i64 %NL_0_load_12, i64 %zext_ln33_56" [md.c:33]   --->   Operation 2143 'lshr' 'lshr_ln33_24' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2144 [1/1] (0.00ns)   --->   "%trunc_ln33_24 = trunc i64 %lshr_ln33_24" [md.c:33]   --->   Operation 2144 'trunc' 'trunc_ln33_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2145 [1/2] (2.26ns)   --->   "%NL_1_load_12 = load i10 %NL_1_addr_12" [md.c:33]   --->   Operation 2145 'load' 'NL_1_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_14 : Operation 2146 [1/1] (0.00ns)   --->   "%zext_ln33_57 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2146 'zext' 'zext_ln33_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2147 [1/1] (2.35ns)   --->   "%lshr_ln33_25 = lshr i64 %NL_1_load_12, i64 %zext_ln33_57" [md.c:33]   --->   Operation 2147 'lshr' 'lshr_ln33_25' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2148 [1/1] (0.00ns)   --->   "%trunc_ln33_25 = trunc i64 %lshr_ln33_25" [md.c:33]   --->   Operation 2148 'trunc' 'trunc_ln33_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2149 [1/1] (0.84ns)   --->   "%jidx_12 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_24, i32 %trunc_ln33_25, i1 %tmp_1" [md.c:33]   --->   Operation 2149 'mux' 'jidx_12' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2150 [1/1] (0.00ns)   --->   "%trunc_ln22_12 = trunc i32 %jidx_12" [md.c:22]   --->   Operation 2150 'trunc' 'trunc_ln22_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2151 [1/1] (0.00ns)   --->   "%lshr_ln35_11 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_12, i32 7, i32 31" [md.c:35]   --->   Operation 2151 'partselect' 'lshr_ln35_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2152 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_12, i32 6" [md.c:35]   --->   Operation 2152 'bitselect' 'tmp_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2153 [1/1] (0.00ns)   --->   "%or_ln33_12 = or i10 %shl_ln, i10 13" [md.c:33]   --->   Operation 2153 'or' 'or_ln33_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2154 [1/1] (0.00ns)   --->   "%zext_ln33_14 = zext i10 %or_ln33_12" [md.c:33]   --->   Operation 2154 'zext' 'zext_ln33_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2155 [1/1] (0.00ns)   --->   "%NL_0_addr_13 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_14" [md.c:33]   --->   Operation 2155 'getelementptr' 'NL_0_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2156 [2/2] (2.26ns)   --->   "%NL_0_load_13 = load i10 %NL_0_addr_13" [md.c:33]   --->   Operation 2156 'load' 'NL_0_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_14 : Operation 2157 [1/1] (0.00ns)   --->   "%NL_1_addr_13 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_14" [md.c:33]   --->   Operation 2157 'getelementptr' 'NL_1_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2158 [2/2] (2.26ns)   --->   "%NL_1_load_13 = load i10 %NL_1_addr_13" [md.c:33]   --->   Operation 2158 'load' 'NL_1_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_14 : Operation 2159 [5/5] (5.86ns)   --->   "%add20_1 = dadd i64 %mul18_1, i64 %mul19_1" [md.c:42]   --->   Operation 2159 'dadd' 'add20_1' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2160 [1/4] (6.58ns)   --->   "%mul19_1_1 = dmul i64 %dely_17, i64 %dely_17" [md.c:42]   --->   Operation 2160 'dmul' 'mul19_1_1' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2161 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_1, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2161 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2162 [1/4] (6.58ns)   --->   "%mul18_1_2 = dmul i64 %delx_18, i64 %delx_18" [md.c:42]   --->   Operation 2162 'dmul' 'mul18_1_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2163 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_2, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2163 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2164 [2/4] (6.58ns)   --->   "%mul19_1_2 = dmul i64 %dely_18, i64 %dely_18" [md.c:42]   --->   Operation 2164 'dmul' 'mul19_1_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2165 [1/4] (6.58ns)   --->   "%mul21_1_2 = dmul i64 %delz_18, i64 %delz_18" [md.c:42]   --->   Operation 2165 'dmul' 'mul21_1_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2166 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_2, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2166 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2167 [2/4] (6.58ns)   --->   "%mul18_1_3 = dmul i64 %delx_19, i64 %delx_19" [md.c:42]   --->   Operation 2167 'dmul' 'mul18_1_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2168 [3/4] (6.58ns)   --->   "%mul19_1_3 = dmul i64 %dely_19, i64 %dely_19" [md.c:42]   --->   Operation 2168 'dmul' 'mul19_1_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2169 [2/4] (6.58ns)   --->   "%mul21_1_3 = dmul i64 %delz_19, i64 %delz_19" [md.c:42]   --->   Operation 2169 'dmul' 'mul21_1_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2170 [3/4] (6.58ns)   --->   "%mul18_1_4 = dmul i64 %delx_20, i64 %delx_20" [md.c:42]   --->   Operation 2170 'dmul' 'mul18_1_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2171 [4/4] (6.58ns)   --->   "%mul19_1_4 = dmul i64 %dely_20, i64 %dely_20" [md.c:42]   --->   Operation 2171 'dmul' 'mul19_1_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2172 [3/4] (6.58ns)   --->   "%mul21_1_4 = dmul i64 %delz_20, i64 %delz_20" [md.c:42]   --->   Operation 2172 'dmul' 'mul21_1_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2173 [1/5] (5.86ns)   --->   "%dely_21 = dsub i64 %i_y_1, i64 %j_y_21" [md.c:40]   --->   Operation 2173 'dsub' 'dely_21' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2174 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_21, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 2174 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2175 [4/4] (6.58ns)   --->   "%mul18_1_5 = dmul i64 %delx_21, i64 %delx_21" [md.c:42]   --->   Operation 2175 'dmul' 'mul18_1_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2176 [4/4] (6.58ns)   --->   "%mul21_1_5 = dmul i64 %delz_21, i64 %delz_21" [md.c:42]   --->   Operation 2176 'dmul' 'mul21_1_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2177 [1/4] (6.29ns)   --->   "%delx_22 = dsub i64 %i_x_1, i64 %j_x_22" [md.c:39]   --->   Operation 2177 'dsub' 'delx_22' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2178 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_22, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2178 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2179 [2/5] (5.86ns)   --->   "%dely_22 = dsub i64 %i_y_1, i64 %j_y_22" [md.c:40]   --->   Operation 2179 'dsub' 'dely_22' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2180 [1/4] (6.29ns)   --->   "%delz_22 = dsub i64 %i_z_1, i64 %j_z_22" [md.c:41]   --->   Operation 2180 'dsub' 'delz_22' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2181 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_22, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2181 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2182 [2/4] (6.29ns)   --->   "%delx_23 = dsub i64 %i_x_1, i64 %j_x_23" [md.c:39]   --->   Operation 2182 'dsub' 'delx_23' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2183 [3/5] (5.86ns)   --->   "%dely_23 = dsub i64 %i_y_1, i64 %j_y_23" [md.c:40]   --->   Operation 2183 'dsub' 'dely_23' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2184 [2/4] (6.29ns)   --->   "%delz_23 = dsub i64 %i_z_1, i64 %j_z_23" [md.c:41]   --->   Operation 2184 'dsub' 'delz_23' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2185 [3/4] (6.29ns)   --->   "%delx_24 = dsub i64 %i_x_1, i64 %j_x_24" [md.c:39]   --->   Operation 2185 'dsub' 'delx_24' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2186 [4/5] (5.86ns)   --->   "%dely_24 = dsub i64 %i_y_1, i64 %j_y_24" [md.c:40]   --->   Operation 2186 'dsub' 'dely_24' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2187 [3/4] (6.29ns)   --->   "%delz_24 = dsub i64 %i_z_1, i64 %j_z_24" [md.c:41]   --->   Operation 2187 'dsub' 'delz_24' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2188 [4/4] (6.29ns)   --->   "%delx_25 = dsub i64 %i_x_1, i64 %j_x_25" [md.c:39]   --->   Operation 2188 'dsub' 'delx_25' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2189 [5/5] (5.86ns)   --->   "%dely_25 = dsub i64 %i_y_1, i64 %j_y_25" [md.c:40]   --->   Operation 2189 'dsub' 'dely_25' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2190 [4/4] (6.29ns)   --->   "%delz_25 = dsub i64 %i_z_1, i64 %j_z_25" [md.c:41]   --->   Operation 2190 'dsub' 'delz_25' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2191 [1/1] (0.00ns)   --->   "%shl_ln35_25 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_29, i6 0" [md.c:35]   --->   Operation 2191 'bitconcatenate' 'shl_ln35_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2192 [1/2] (2.26ns)   --->   "%position_x_0_load_28 = load i6 %position_x_0_addr_28" [md.c:35]   --->   Operation 2192 'load' 'position_x_0_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2193 [1/1] (0.00ns)   --->   "%zext_ln35_84 = zext i7 %shl_ln35_25" [md.c:35]   --->   Operation 2193 'zext' 'zext_ln35_84' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2194 [1/1] (2.37ns)   --->   "%lshr_ln35_82 = lshr i128 %position_x_0_load_28, i128 %zext_ln35_84" [md.c:35]   --->   Operation 2194 'lshr' 'lshr_ln35_82' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2195 [1/1] (0.00ns)   --->   "%trunc_ln35_52 = trunc i128 %lshr_ln35_82" [md.c:35]   --->   Operation 2195 'trunc' 'trunc_ln35_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2196 [1/1] (0.00ns)   --->   "%bitcast_ln35_52 = bitcast i64 %trunc_ln35_52" [md.c:35]   --->   Operation 2196 'bitcast' 'bitcast_ln35_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2197 [1/2] (2.26ns)   --->   "%position_x_1_load_28 = load i6 %position_x_1_addr_28" [md.c:35]   --->   Operation 2197 'load' 'position_x_1_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2198 [1/1] (0.00ns)   --->   "%zext_ln35_85 = zext i7 %shl_ln35_25" [md.c:35]   --->   Operation 2198 'zext' 'zext_ln35_85' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2199 [1/1] (2.37ns)   --->   "%lshr_ln35_83 = lshr i128 %position_x_1_load_28, i128 %zext_ln35_85" [md.c:35]   --->   Operation 2199 'lshr' 'lshr_ln35_83' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2200 [1/1] (0.00ns)   --->   "%trunc_ln35_53 = trunc i128 %lshr_ln35_83" [md.c:35]   --->   Operation 2200 'trunc' 'trunc_ln35_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2201 [1/1] (0.00ns)   --->   "%bitcast_ln35_53 = bitcast i64 %trunc_ln35_53" [md.c:35]   --->   Operation 2201 'bitcast' 'bitcast_ln35_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2202 [1/1] (0.84ns)   --->   "%j_x_26 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_52, i64 %bitcast_ln35_53, i25 %lshr_ln35_25" [md.c:35]   --->   Operation 2202 'mux' 'j_x_26' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2203 [1/2] (2.26ns)   --->   "%position_y_0_load_28 = load i6 %position_y_0_addr_28" [md.c:36]   --->   Operation 2203 'load' 'position_y_0_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2204 [1/1] (0.00ns)   --->   "%zext_ln36_52 = zext i7 %shl_ln35_25" [md.c:36]   --->   Operation 2204 'zext' 'zext_ln36_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2205 [1/1] (2.37ns)   --->   "%lshr_ln36_52 = lshr i128 %position_y_0_load_28, i128 %zext_ln36_52" [md.c:36]   --->   Operation 2205 'lshr' 'lshr_ln36_52' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2206 [1/1] (0.00ns)   --->   "%trunc_ln36_52 = trunc i128 %lshr_ln36_52" [md.c:36]   --->   Operation 2206 'trunc' 'trunc_ln36_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2207 [1/1] (0.00ns)   --->   "%bitcast_ln36_52 = bitcast i64 %trunc_ln36_52" [md.c:36]   --->   Operation 2207 'bitcast' 'bitcast_ln36_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2208 [1/2] (2.26ns)   --->   "%position_y_1_load_28 = load i6 %position_y_1_addr_28" [md.c:36]   --->   Operation 2208 'load' 'position_y_1_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2209 [1/1] (0.00ns)   --->   "%zext_ln36_53 = zext i7 %shl_ln35_25" [md.c:36]   --->   Operation 2209 'zext' 'zext_ln36_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2210 [1/1] (2.37ns)   --->   "%lshr_ln36_53 = lshr i128 %position_y_1_load_28, i128 %zext_ln36_53" [md.c:36]   --->   Operation 2210 'lshr' 'lshr_ln36_53' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2211 [1/1] (0.00ns)   --->   "%trunc_ln36_53 = trunc i128 %lshr_ln36_53" [md.c:36]   --->   Operation 2211 'trunc' 'trunc_ln36_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2212 [1/1] (0.00ns)   --->   "%bitcast_ln36_53 = bitcast i64 %trunc_ln36_53" [md.c:36]   --->   Operation 2212 'bitcast' 'bitcast_ln36_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2213 [1/1] (0.84ns)   --->   "%j_y_26 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_52, i64 %bitcast_ln36_53, i25 %lshr_ln35_25" [md.c:36]   --->   Operation 2213 'mux' 'j_y_26' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2214 [1/2] (2.26ns)   --->   "%position_z_0_load_28 = load i6 %position_z_0_addr_28" [md.c:37]   --->   Operation 2214 'load' 'position_z_0_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2215 [1/1] (0.00ns)   --->   "%zext_ln37_52 = zext i7 %shl_ln35_25" [md.c:37]   --->   Operation 2215 'zext' 'zext_ln37_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2216 [1/1] (2.37ns)   --->   "%lshr_ln37_52 = lshr i128 %position_z_0_load_28, i128 %zext_ln37_52" [md.c:37]   --->   Operation 2216 'lshr' 'lshr_ln37_52' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2217 [1/1] (0.00ns)   --->   "%trunc_ln37_52 = trunc i128 %lshr_ln37_52" [md.c:37]   --->   Operation 2217 'trunc' 'trunc_ln37_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2218 [1/1] (0.00ns)   --->   "%bitcast_ln37_52 = bitcast i64 %trunc_ln37_52" [md.c:37]   --->   Operation 2218 'bitcast' 'bitcast_ln37_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2219 [1/2] (2.26ns)   --->   "%position_z_1_load_28 = load i6 %position_z_1_addr_28" [md.c:37]   --->   Operation 2219 'load' 'position_z_1_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2220 [1/1] (0.00ns)   --->   "%zext_ln37_53 = zext i7 %shl_ln35_25" [md.c:37]   --->   Operation 2220 'zext' 'zext_ln37_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2221 [1/1] (2.37ns)   --->   "%lshr_ln37_53 = lshr i128 %position_z_1_load_28, i128 %zext_ln37_53" [md.c:37]   --->   Operation 2221 'lshr' 'lshr_ln37_53' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2222 [1/1] (0.00ns)   --->   "%trunc_ln37_53 = trunc i128 %lshr_ln37_53" [md.c:37]   --->   Operation 2222 'trunc' 'trunc_ln37_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2223 [1/1] (0.00ns)   --->   "%bitcast_ln37_53 = bitcast i64 %trunc_ln37_53" [md.c:37]   --->   Operation 2223 'bitcast' 'bitcast_ln37_53' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2224 [1/1] (0.84ns)   --->   "%j_z_26 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_52, i64 %bitcast_ln37_53, i25 %lshr_ln35_25" [md.c:37]   --->   Operation 2224 'mux' 'j_z_26' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2225 [1/1] (0.00ns)   --->   "%zext_ln35_55 = zext i6 %trunc_ln22_27" [md.c:35]   --->   Operation 2225 'zext' 'zext_ln35_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2226 [1/1] (0.00ns)   --->   "%position_x_0_addr_29 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_55" [md.c:35]   --->   Operation 2226 'getelementptr' 'position_x_0_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2227 [2/2] (2.26ns)   --->   "%position_x_0_load_29 = load i6 %position_x_0_addr_29" [md.c:35]   --->   Operation 2227 'load' 'position_x_0_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2228 [1/1] (0.00ns)   --->   "%position_x_1_addr_29 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_55" [md.c:35]   --->   Operation 2228 'getelementptr' 'position_x_1_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2229 [2/2] (2.26ns)   --->   "%position_x_1_load_29 = load i6 %position_x_1_addr_29" [md.c:35]   --->   Operation 2229 'load' 'position_x_1_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2230 [1/1] (0.00ns)   --->   "%position_y_0_addr_29 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_55" [md.c:36]   --->   Operation 2230 'getelementptr' 'position_y_0_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2231 [2/2] (2.26ns)   --->   "%position_y_0_load_29 = load i6 %position_y_0_addr_29" [md.c:36]   --->   Operation 2231 'load' 'position_y_0_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2232 [1/1] (0.00ns)   --->   "%position_y_1_addr_29 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_55" [md.c:36]   --->   Operation 2232 'getelementptr' 'position_y_1_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2233 [2/2] (2.26ns)   --->   "%position_y_1_load_29 = load i6 %position_y_1_addr_29" [md.c:36]   --->   Operation 2233 'load' 'position_y_1_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2234 [1/1] (0.00ns)   --->   "%position_z_0_addr_29 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_55" [md.c:37]   --->   Operation 2234 'getelementptr' 'position_z_0_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2235 [2/2] (2.26ns)   --->   "%position_z_0_load_29 = load i6 %position_z_0_addr_29" [md.c:37]   --->   Operation 2235 'load' 'position_z_0_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2236 [1/1] (0.00ns)   --->   "%position_z_1_addr_29 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_55" [md.c:37]   --->   Operation 2236 'getelementptr' 'position_z_1_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2237 [2/2] (2.26ns)   --->   "%position_z_1_load_29 = load i6 %position_z_1_addr_29" [md.c:37]   --->   Operation 2237 'load' 'position_z_1_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_14 : Operation 2238 [1/2] (2.26ns)   --->   "%NL_0_load_28 = load i10 %NL_0_addr_28" [md.c:33]   --->   Operation 2238 'load' 'NL_0_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_14 : Operation 2239 [1/1] (0.00ns)   --->   "%zext_ln33_88 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2239 'zext' 'zext_ln33_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2240 [1/1] (2.35ns)   --->   "%lshr_ln33_56 = lshr i64 %NL_0_load_28, i64 %zext_ln33_88" [md.c:33]   --->   Operation 2240 'lshr' 'lshr_ln33_56' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2241 [1/1] (0.00ns)   --->   "%trunc_ln33_56 = trunc i64 %lshr_ln33_56" [md.c:33]   --->   Operation 2241 'trunc' 'trunc_ln33_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2242 [1/2] (2.26ns)   --->   "%NL_1_load_28 = load i10 %NL_1_addr_28" [md.c:33]   --->   Operation 2242 'load' 'NL_1_load_28' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_14 : Operation 2243 [1/1] (0.00ns)   --->   "%zext_ln33_89 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2243 'zext' 'zext_ln33_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2244 [1/1] (2.35ns)   --->   "%lshr_ln33_57 = lshr i64 %NL_1_load_28, i64 %zext_ln33_89" [md.c:33]   --->   Operation 2244 'lshr' 'lshr_ln33_57' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2245 [1/1] (0.00ns)   --->   "%trunc_ln33_57 = trunc i64 %lshr_ln33_57" [md.c:33]   --->   Operation 2245 'trunc' 'trunc_ln33_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2246 [1/1] (0.84ns)   --->   "%jidx_28 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_56, i32 %trunc_ln33_57, i1 %tmp_1" [md.c:33]   --->   Operation 2246 'mux' 'jidx_28' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 2247 [1/1] (0.00ns)   --->   "%trunc_ln22_28 = trunc i32 %jidx_28" [md.c:22]   --->   Operation 2247 'trunc' 'trunc_ln22_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2248 [1/1] (0.00ns)   --->   "%lshr_ln35_27 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_28, i32 7, i32 31" [md.c:35]   --->   Operation 2248 'partselect' 'lshr_ln35_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2249 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_28, i32 6" [md.c:35]   --->   Operation 2249 'bitselect' 'tmp_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2250 [1/1] (0.00ns)   --->   "%or_ln33_27 = or i10 %shl_ln33_1, i10 13" [md.c:33]   --->   Operation 2250 'or' 'or_ln33_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2251 [1/1] (0.00ns)   --->   "%zext_ln33_30 = zext i10 %or_ln33_27" [md.c:33]   --->   Operation 2251 'zext' 'zext_ln33_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2252 [1/1] (0.00ns)   --->   "%NL_0_addr_29 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_30" [md.c:33]   --->   Operation 2252 'getelementptr' 'NL_0_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2253 [2/2] (2.26ns)   --->   "%NL_0_load_29 = load i10 %NL_0_addr_29" [md.c:33]   --->   Operation 2253 'load' 'NL_0_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_14 : Operation 2254 [1/1] (0.00ns)   --->   "%NL_1_addr_29 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_30" [md.c:33]   --->   Operation 2254 'getelementptr' 'NL_1_addr_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_14 : Operation 2255 [2/2] (2.26ns)   --->   "%NL_1_load_29 = load i10 %NL_1_addr_29" [md.c:33]   --->   Operation 2255 'load' 'NL_1_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 6.58>
ST_15 : Operation 2256 [4/5] (5.86ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [md.c:42]   --->   Operation 2256 'dadd' 'add' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2257 [5/5] (5.86ns)   --->   "%add20_s = dadd i64 %mul18_s, i64 %mul19_s" [md.c:42]   --->   Operation 2257 'dadd' 'add20_s' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2258 [1/4] (6.58ns)   --->   "%mul19_2 = dmul i64 %dely_2, i64 %dely_2" [md.c:42]   --->   Operation 2258 'dmul' 'mul19_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2259 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_2, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2259 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2260 [1/4] (6.58ns)   --->   "%mul18_3 = dmul i64 %delx_3, i64 %delx_3" [md.c:42]   --->   Operation 2260 'dmul' 'mul18_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2261 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_3, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2261 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2262 [2/4] (6.58ns)   --->   "%mul19_3 = dmul i64 %dely_3, i64 %dely_3" [md.c:42]   --->   Operation 2262 'dmul' 'mul19_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2263 [1/4] (6.58ns)   --->   "%mul21_3 = dmul i64 %delz_3, i64 %delz_3" [md.c:42]   --->   Operation 2263 'dmul' 'mul21_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2264 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_3, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2264 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2265 [2/4] (6.58ns)   --->   "%mul18_4 = dmul i64 %delx_4, i64 %delx_4" [md.c:42]   --->   Operation 2265 'dmul' 'mul18_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2266 [3/4] (6.58ns)   --->   "%mul19_4 = dmul i64 %dely_4, i64 %dely_4" [md.c:42]   --->   Operation 2266 'dmul' 'mul19_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2267 [2/4] (6.58ns)   --->   "%mul21_4 = dmul i64 %delz_4, i64 %delz_4" [md.c:42]   --->   Operation 2267 'dmul' 'mul21_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2268 [3/4] (6.58ns)   --->   "%mul18_5 = dmul i64 %delx_5, i64 %delx_5" [md.c:42]   --->   Operation 2268 'dmul' 'mul18_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2269 [4/4] (6.58ns)   --->   "%mul19_5 = dmul i64 %dely_5, i64 %dely_5" [md.c:42]   --->   Operation 2269 'dmul' 'mul19_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2270 [3/4] (6.58ns)   --->   "%mul21_5 = dmul i64 %delz_5, i64 %delz_5" [md.c:42]   --->   Operation 2270 'dmul' 'mul21_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2271 [1/5] (5.86ns)   --->   "%dely_6 = dsub i64 %i_y, i64 %j_y_6" [md.c:40]   --->   Operation 2271 'dsub' 'dely_6' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2272 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_6, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 2272 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2273 [4/4] (6.58ns)   --->   "%mul18_6 = dmul i64 %delx_6, i64 %delx_6" [md.c:42]   --->   Operation 2273 'dmul' 'mul18_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2274 [4/4] (6.58ns)   --->   "%mul21_6 = dmul i64 %delz_6, i64 %delz_6" [md.c:42]   --->   Operation 2274 'dmul' 'mul21_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2275 [1/4] (6.29ns)   --->   "%delx_7 = dsub i64 %i_x, i64 %j_x_7" [md.c:39]   --->   Operation 2275 'dsub' 'delx_7' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2276 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_7, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2276 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2277 [2/5] (5.86ns)   --->   "%dely_7 = dsub i64 %i_y, i64 %j_y_7" [md.c:40]   --->   Operation 2277 'dsub' 'dely_7' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2278 [1/4] (6.29ns)   --->   "%delz_7 = dsub i64 %i_z, i64 %j_z_7" [md.c:41]   --->   Operation 2278 'dsub' 'delz_7' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2279 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_7, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2279 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2280 [2/4] (6.29ns)   --->   "%delx_8 = dsub i64 %i_x, i64 %j_x_8" [md.c:39]   --->   Operation 2280 'dsub' 'delx_8' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2281 [3/5] (5.86ns)   --->   "%dely_8 = dsub i64 %i_y, i64 %j_y_8" [md.c:40]   --->   Operation 2281 'dsub' 'dely_8' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2282 [2/4] (6.29ns)   --->   "%delz_8 = dsub i64 %i_z, i64 %j_z_8" [md.c:41]   --->   Operation 2282 'dsub' 'delz_8' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2283 [3/4] (6.29ns)   --->   "%delx_9 = dsub i64 %i_x, i64 %j_x_9" [md.c:39]   --->   Operation 2283 'dsub' 'delx_9' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2284 [4/5] (5.86ns)   --->   "%dely_9 = dsub i64 %i_y, i64 %j_y_9" [md.c:40]   --->   Operation 2284 'dsub' 'dely_9' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2285 [3/4] (6.29ns)   --->   "%delz_9 = dsub i64 %i_z, i64 %j_z_9" [md.c:41]   --->   Operation 2285 'dsub' 'delz_9' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2286 [4/4] (6.29ns)   --->   "%delx_10 = dsub i64 %i_x, i64 %j_x_10" [md.c:39]   --->   Operation 2286 'dsub' 'delx_10' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2287 [5/5] (5.86ns)   --->   "%dely_10 = dsub i64 %i_y, i64 %j_y_10" [md.c:40]   --->   Operation 2287 'dsub' 'dely_10' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2288 [4/4] (6.29ns)   --->   "%delz_10 = dsub i64 %i_z, i64 %j_z_10" [md.c:41]   --->   Operation 2288 'dsub' 'delz_10' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2289 [1/1] (0.00ns)   --->   "%shl_ln35_10 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_14, i6 0" [md.c:35]   --->   Operation 2289 'bitconcatenate' 'shl_ln35_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2290 [1/2] (2.26ns)   --->   "%position_x_0_load_12 = load i6 %position_x_0_addr_12" [md.c:35]   --->   Operation 2290 'load' 'position_x_0_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2291 [1/1] (0.00ns)   --->   "%zext_ln35_44 = zext i7 %shl_ln35_10" [md.c:35]   --->   Operation 2291 'zext' 'zext_ln35_44' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2292 [1/1] (2.37ns)   --->   "%lshr_ln35_52 = lshr i128 %position_x_0_load_12, i128 %zext_ln35_44" [md.c:35]   --->   Operation 2292 'lshr' 'lshr_ln35_52' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2293 [1/1] (0.00ns)   --->   "%trunc_ln35_22 = trunc i128 %lshr_ln35_52" [md.c:35]   --->   Operation 2293 'trunc' 'trunc_ln35_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2294 [1/1] (0.00ns)   --->   "%bitcast_ln35_22 = bitcast i64 %trunc_ln35_22" [md.c:35]   --->   Operation 2294 'bitcast' 'bitcast_ln35_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2295 [1/2] (2.26ns)   --->   "%position_x_1_load_12 = load i6 %position_x_1_addr_12" [md.c:35]   --->   Operation 2295 'load' 'position_x_1_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2296 [1/1] (0.00ns)   --->   "%zext_ln35_46 = zext i7 %shl_ln35_10" [md.c:35]   --->   Operation 2296 'zext' 'zext_ln35_46' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2297 [1/1] (2.37ns)   --->   "%lshr_ln35_53 = lshr i128 %position_x_1_load_12, i128 %zext_ln35_46" [md.c:35]   --->   Operation 2297 'lshr' 'lshr_ln35_53' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2298 [1/1] (0.00ns)   --->   "%trunc_ln35_23 = trunc i128 %lshr_ln35_53" [md.c:35]   --->   Operation 2298 'trunc' 'trunc_ln35_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2299 [1/1] (0.00ns)   --->   "%bitcast_ln35_23 = bitcast i64 %trunc_ln35_23" [md.c:35]   --->   Operation 2299 'bitcast' 'bitcast_ln35_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2300 [1/1] (0.84ns)   --->   "%j_x_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_22, i64 %bitcast_ln35_23, i25 %lshr_ln35_10" [md.c:35]   --->   Operation 2300 'mux' 'j_x_11' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2301 [1/2] (2.26ns)   --->   "%position_y_0_load_12 = load i6 %position_y_0_addr_12" [md.c:36]   --->   Operation 2301 'load' 'position_y_0_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2302 [1/1] (0.00ns)   --->   "%zext_ln36_22 = zext i7 %shl_ln35_10" [md.c:36]   --->   Operation 2302 'zext' 'zext_ln36_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2303 [1/1] (2.37ns)   --->   "%lshr_ln36_22 = lshr i128 %position_y_0_load_12, i128 %zext_ln36_22" [md.c:36]   --->   Operation 2303 'lshr' 'lshr_ln36_22' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2304 [1/1] (0.00ns)   --->   "%trunc_ln36_22 = trunc i128 %lshr_ln36_22" [md.c:36]   --->   Operation 2304 'trunc' 'trunc_ln36_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2305 [1/1] (0.00ns)   --->   "%bitcast_ln36_22 = bitcast i64 %trunc_ln36_22" [md.c:36]   --->   Operation 2305 'bitcast' 'bitcast_ln36_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2306 [1/2] (2.26ns)   --->   "%position_y_1_load_12 = load i6 %position_y_1_addr_12" [md.c:36]   --->   Operation 2306 'load' 'position_y_1_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2307 [1/1] (0.00ns)   --->   "%zext_ln36_23 = zext i7 %shl_ln35_10" [md.c:36]   --->   Operation 2307 'zext' 'zext_ln36_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2308 [1/1] (2.37ns)   --->   "%lshr_ln36_23 = lshr i128 %position_y_1_load_12, i128 %zext_ln36_23" [md.c:36]   --->   Operation 2308 'lshr' 'lshr_ln36_23' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2309 [1/1] (0.00ns)   --->   "%trunc_ln36_23 = trunc i128 %lshr_ln36_23" [md.c:36]   --->   Operation 2309 'trunc' 'trunc_ln36_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2310 [1/1] (0.00ns)   --->   "%bitcast_ln36_23 = bitcast i64 %trunc_ln36_23" [md.c:36]   --->   Operation 2310 'bitcast' 'bitcast_ln36_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2311 [1/1] (0.84ns)   --->   "%j_y_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_22, i64 %bitcast_ln36_23, i25 %lshr_ln35_10" [md.c:36]   --->   Operation 2311 'mux' 'j_y_11' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2312 [1/2] (2.26ns)   --->   "%position_z_0_load_12 = load i6 %position_z_0_addr_12" [md.c:37]   --->   Operation 2312 'load' 'position_z_0_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln37_22 = zext i7 %shl_ln35_10" [md.c:37]   --->   Operation 2313 'zext' 'zext_ln37_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2314 [1/1] (2.37ns)   --->   "%lshr_ln37_22 = lshr i128 %position_z_0_load_12, i128 %zext_ln37_22" [md.c:37]   --->   Operation 2314 'lshr' 'lshr_ln37_22' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2315 [1/1] (0.00ns)   --->   "%trunc_ln37_22 = trunc i128 %lshr_ln37_22" [md.c:37]   --->   Operation 2315 'trunc' 'trunc_ln37_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2316 [1/1] (0.00ns)   --->   "%bitcast_ln37_22 = bitcast i64 %trunc_ln37_22" [md.c:37]   --->   Operation 2316 'bitcast' 'bitcast_ln37_22' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2317 [1/2] (2.26ns)   --->   "%position_z_1_load_12 = load i6 %position_z_1_addr_12" [md.c:37]   --->   Operation 2317 'load' 'position_z_1_load_12' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2318 [1/1] (0.00ns)   --->   "%zext_ln37_23 = zext i7 %shl_ln35_10" [md.c:37]   --->   Operation 2318 'zext' 'zext_ln37_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2319 [1/1] (2.37ns)   --->   "%lshr_ln37_23 = lshr i128 %position_z_1_load_12, i128 %zext_ln37_23" [md.c:37]   --->   Operation 2319 'lshr' 'lshr_ln37_23' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2320 [1/1] (0.00ns)   --->   "%trunc_ln37_23 = trunc i128 %lshr_ln37_23" [md.c:37]   --->   Operation 2320 'trunc' 'trunc_ln37_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2321 [1/1] (0.00ns)   --->   "%bitcast_ln37_23 = bitcast i64 %trunc_ln37_23" [md.c:37]   --->   Operation 2321 'bitcast' 'bitcast_ln37_23' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2322 [1/1] (0.84ns)   --->   "%j_z_11 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_22, i64 %bitcast_ln37_23, i25 %lshr_ln35_10" [md.c:37]   --->   Operation 2322 'mux' 'j_z_11' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2323 [1/1] (0.00ns)   --->   "%zext_ln35_25 = zext i6 %trunc_ln22_12" [md.c:35]   --->   Operation 2323 'zext' 'zext_ln35_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2324 [1/1] (0.00ns)   --->   "%position_x_0_addr_13 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_25" [md.c:35]   --->   Operation 2324 'getelementptr' 'position_x_0_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2325 [2/2] (2.26ns)   --->   "%position_x_0_load_13 = load i6 %position_x_0_addr_13" [md.c:35]   --->   Operation 2325 'load' 'position_x_0_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2326 [1/1] (0.00ns)   --->   "%position_x_1_addr_13 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_25" [md.c:35]   --->   Operation 2326 'getelementptr' 'position_x_1_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2327 [2/2] (2.26ns)   --->   "%position_x_1_load_13 = load i6 %position_x_1_addr_13" [md.c:35]   --->   Operation 2327 'load' 'position_x_1_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2328 [1/1] (0.00ns)   --->   "%position_y_0_addr_13 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_25" [md.c:36]   --->   Operation 2328 'getelementptr' 'position_y_0_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2329 [2/2] (2.26ns)   --->   "%position_y_0_load_13 = load i6 %position_y_0_addr_13" [md.c:36]   --->   Operation 2329 'load' 'position_y_0_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2330 [1/1] (0.00ns)   --->   "%position_y_1_addr_13 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_25" [md.c:36]   --->   Operation 2330 'getelementptr' 'position_y_1_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2331 [2/2] (2.26ns)   --->   "%position_y_1_load_13 = load i6 %position_y_1_addr_13" [md.c:36]   --->   Operation 2331 'load' 'position_y_1_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2332 [1/1] (0.00ns)   --->   "%position_z_0_addr_13 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_25" [md.c:37]   --->   Operation 2332 'getelementptr' 'position_z_0_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2333 [2/2] (2.26ns)   --->   "%position_z_0_load_13 = load i6 %position_z_0_addr_13" [md.c:37]   --->   Operation 2333 'load' 'position_z_0_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2334 [1/1] (0.00ns)   --->   "%position_z_1_addr_13 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_25" [md.c:37]   --->   Operation 2334 'getelementptr' 'position_z_1_addr_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2335 [2/2] (2.26ns)   --->   "%position_z_1_load_13 = load i6 %position_z_1_addr_13" [md.c:37]   --->   Operation 2335 'load' 'position_z_1_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2336 [1/2] (2.26ns)   --->   "%NL_0_load_13 = load i10 %NL_0_addr_13" [md.c:33]   --->   Operation 2336 'load' 'NL_0_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_15 : Operation 2337 [1/1] (0.00ns)   --->   "%zext_ln33_58 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2337 'zext' 'zext_ln33_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2338 [1/1] (2.35ns)   --->   "%lshr_ln33_26 = lshr i64 %NL_0_load_13, i64 %zext_ln33_58" [md.c:33]   --->   Operation 2338 'lshr' 'lshr_ln33_26' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2339 [1/1] (0.00ns)   --->   "%trunc_ln33_26 = trunc i64 %lshr_ln33_26" [md.c:33]   --->   Operation 2339 'trunc' 'trunc_ln33_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2340 [1/2] (2.26ns)   --->   "%NL_1_load_13 = load i10 %NL_1_addr_13" [md.c:33]   --->   Operation 2340 'load' 'NL_1_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_15 : Operation 2341 [1/1] (0.00ns)   --->   "%zext_ln33_59 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2341 'zext' 'zext_ln33_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2342 [1/1] (2.35ns)   --->   "%lshr_ln33_27 = lshr i64 %NL_1_load_13, i64 %zext_ln33_59" [md.c:33]   --->   Operation 2342 'lshr' 'lshr_ln33_27' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2343 [1/1] (0.00ns)   --->   "%trunc_ln33_27 = trunc i64 %lshr_ln33_27" [md.c:33]   --->   Operation 2343 'trunc' 'trunc_ln33_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2344 [1/1] (0.84ns)   --->   "%jidx_13 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_26, i32 %trunc_ln33_27, i1 %tmp_1" [md.c:33]   --->   Operation 2344 'mux' 'jidx_13' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2345 [1/1] (0.00ns)   --->   "%trunc_ln22_13 = trunc i32 %jidx_13" [md.c:22]   --->   Operation 2345 'trunc' 'trunc_ln22_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2346 [1/1] (0.00ns)   --->   "%lshr_ln35_12 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_13, i32 7, i32 31" [md.c:35]   --->   Operation 2346 'partselect' 'lshr_ln35_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2347 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_13, i32 6" [md.c:35]   --->   Operation 2347 'bitselect' 'tmp_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2348 [1/1] (0.00ns)   --->   "%or_ln33_13 = or i10 %shl_ln, i10 14" [md.c:33]   --->   Operation 2348 'or' 'or_ln33_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2349 [1/1] (0.00ns)   --->   "%zext_ln33_15 = zext i10 %or_ln33_13" [md.c:33]   --->   Operation 2349 'zext' 'zext_ln33_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2350 [1/1] (0.00ns)   --->   "%NL_0_addr_14 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_15" [md.c:33]   --->   Operation 2350 'getelementptr' 'NL_0_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2351 [2/2] (2.26ns)   --->   "%NL_0_load_14 = load i10 %NL_0_addr_14" [md.c:33]   --->   Operation 2351 'load' 'NL_0_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_15 : Operation 2352 [1/1] (0.00ns)   --->   "%NL_1_addr_14 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_15" [md.c:33]   --->   Operation 2352 'getelementptr' 'NL_1_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2353 [2/2] (2.26ns)   --->   "%NL_1_load_14 = load i10 %NL_1_addr_14" [md.c:33]   --->   Operation 2353 'load' 'NL_1_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_15 : Operation 2354 [4/5] (5.86ns)   --->   "%add20_1 = dadd i64 %mul18_1, i64 %mul19_1" [md.c:42]   --->   Operation 2354 'dadd' 'add20_1' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2355 [5/5] (5.86ns)   --->   "%add20_1_1 = dadd i64 %mul18_1_1, i64 %mul19_1_1" [md.c:42]   --->   Operation 2355 'dadd' 'add20_1_1' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2356 [1/4] (6.58ns)   --->   "%mul19_1_2 = dmul i64 %dely_18, i64 %dely_18" [md.c:42]   --->   Operation 2356 'dmul' 'mul19_1_2' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2357 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_2, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2357 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2358 [1/4] (6.58ns)   --->   "%mul18_1_3 = dmul i64 %delx_19, i64 %delx_19" [md.c:42]   --->   Operation 2358 'dmul' 'mul18_1_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2359 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_3, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2359 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2360 [2/4] (6.58ns)   --->   "%mul19_1_3 = dmul i64 %dely_19, i64 %dely_19" [md.c:42]   --->   Operation 2360 'dmul' 'mul19_1_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2361 [1/4] (6.58ns)   --->   "%mul21_1_3 = dmul i64 %delz_19, i64 %delz_19" [md.c:42]   --->   Operation 2361 'dmul' 'mul21_1_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2362 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_3, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2362 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2363 [2/4] (6.58ns)   --->   "%mul18_1_4 = dmul i64 %delx_20, i64 %delx_20" [md.c:42]   --->   Operation 2363 'dmul' 'mul18_1_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2364 [3/4] (6.58ns)   --->   "%mul19_1_4 = dmul i64 %dely_20, i64 %dely_20" [md.c:42]   --->   Operation 2364 'dmul' 'mul19_1_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2365 [2/4] (6.58ns)   --->   "%mul21_1_4 = dmul i64 %delz_20, i64 %delz_20" [md.c:42]   --->   Operation 2365 'dmul' 'mul21_1_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2366 [3/4] (6.58ns)   --->   "%mul18_1_5 = dmul i64 %delx_21, i64 %delx_21" [md.c:42]   --->   Operation 2366 'dmul' 'mul18_1_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2367 [4/4] (6.58ns)   --->   "%mul19_1_5 = dmul i64 %dely_21, i64 %dely_21" [md.c:42]   --->   Operation 2367 'dmul' 'mul19_1_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2368 [3/4] (6.58ns)   --->   "%mul21_1_5 = dmul i64 %delz_21, i64 %delz_21" [md.c:42]   --->   Operation 2368 'dmul' 'mul21_1_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2369 [1/5] (5.86ns)   --->   "%dely_22 = dsub i64 %i_y_1, i64 %j_y_22" [md.c:40]   --->   Operation 2369 'dsub' 'dely_22' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2370 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_22, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 2370 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2371 [4/4] (6.58ns)   --->   "%mul18_1_6 = dmul i64 %delx_22, i64 %delx_22" [md.c:42]   --->   Operation 2371 'dmul' 'mul18_1_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2372 [4/4] (6.58ns)   --->   "%mul21_1_6 = dmul i64 %delz_22, i64 %delz_22" [md.c:42]   --->   Operation 2372 'dmul' 'mul21_1_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2373 [1/4] (6.29ns)   --->   "%delx_23 = dsub i64 %i_x_1, i64 %j_x_23" [md.c:39]   --->   Operation 2373 'dsub' 'delx_23' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2374 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_23, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2374 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2375 [2/5] (5.86ns)   --->   "%dely_23 = dsub i64 %i_y_1, i64 %j_y_23" [md.c:40]   --->   Operation 2375 'dsub' 'dely_23' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2376 [1/4] (6.29ns)   --->   "%delz_23 = dsub i64 %i_z_1, i64 %j_z_23" [md.c:41]   --->   Operation 2376 'dsub' 'delz_23' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2377 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_23, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2377 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2378 [2/4] (6.29ns)   --->   "%delx_24 = dsub i64 %i_x_1, i64 %j_x_24" [md.c:39]   --->   Operation 2378 'dsub' 'delx_24' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2379 [3/5] (5.86ns)   --->   "%dely_24 = dsub i64 %i_y_1, i64 %j_y_24" [md.c:40]   --->   Operation 2379 'dsub' 'dely_24' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2380 [2/4] (6.29ns)   --->   "%delz_24 = dsub i64 %i_z_1, i64 %j_z_24" [md.c:41]   --->   Operation 2380 'dsub' 'delz_24' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2381 [3/4] (6.29ns)   --->   "%delx_25 = dsub i64 %i_x_1, i64 %j_x_25" [md.c:39]   --->   Operation 2381 'dsub' 'delx_25' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2382 [4/5] (5.86ns)   --->   "%dely_25 = dsub i64 %i_y_1, i64 %j_y_25" [md.c:40]   --->   Operation 2382 'dsub' 'dely_25' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2383 [3/4] (6.29ns)   --->   "%delz_25 = dsub i64 %i_z_1, i64 %j_z_25" [md.c:41]   --->   Operation 2383 'dsub' 'delz_25' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2384 [4/4] (6.29ns)   --->   "%delx_26 = dsub i64 %i_x_1, i64 %j_x_26" [md.c:39]   --->   Operation 2384 'dsub' 'delx_26' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2385 [5/5] (5.86ns)   --->   "%dely_26 = dsub i64 %i_y_1, i64 %j_y_26" [md.c:40]   --->   Operation 2385 'dsub' 'dely_26' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2386 [4/4] (6.29ns)   --->   "%delz_26 = dsub i64 %i_z_1, i64 %j_z_26" [md.c:41]   --->   Operation 2386 'dsub' 'delz_26' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2387 [1/1] (0.00ns)   --->   "%shl_ln35_26 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_30, i6 0" [md.c:35]   --->   Operation 2387 'bitconcatenate' 'shl_ln35_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2388 [1/2] (2.26ns)   --->   "%position_x_0_load_29 = load i6 %position_x_0_addr_29" [md.c:35]   --->   Operation 2388 'load' 'position_x_0_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2389 [1/1] (0.00ns)   --->   "%zext_ln35_86 = zext i7 %shl_ln35_26" [md.c:35]   --->   Operation 2389 'zext' 'zext_ln35_86' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2390 [1/1] (2.37ns)   --->   "%lshr_ln35_84 = lshr i128 %position_x_0_load_29, i128 %zext_ln35_86" [md.c:35]   --->   Operation 2390 'lshr' 'lshr_ln35_84' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2391 [1/1] (0.00ns)   --->   "%trunc_ln35_54 = trunc i128 %lshr_ln35_84" [md.c:35]   --->   Operation 2391 'trunc' 'trunc_ln35_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2392 [1/1] (0.00ns)   --->   "%bitcast_ln35_54 = bitcast i64 %trunc_ln35_54" [md.c:35]   --->   Operation 2392 'bitcast' 'bitcast_ln35_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2393 [1/2] (2.26ns)   --->   "%position_x_1_load_29 = load i6 %position_x_1_addr_29" [md.c:35]   --->   Operation 2393 'load' 'position_x_1_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2394 [1/1] (0.00ns)   --->   "%zext_ln35_87 = zext i7 %shl_ln35_26" [md.c:35]   --->   Operation 2394 'zext' 'zext_ln35_87' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2395 [1/1] (2.37ns)   --->   "%lshr_ln35_85 = lshr i128 %position_x_1_load_29, i128 %zext_ln35_87" [md.c:35]   --->   Operation 2395 'lshr' 'lshr_ln35_85' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2396 [1/1] (0.00ns)   --->   "%trunc_ln35_55 = trunc i128 %lshr_ln35_85" [md.c:35]   --->   Operation 2396 'trunc' 'trunc_ln35_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2397 [1/1] (0.00ns)   --->   "%bitcast_ln35_55 = bitcast i64 %trunc_ln35_55" [md.c:35]   --->   Operation 2397 'bitcast' 'bitcast_ln35_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2398 [1/1] (0.84ns)   --->   "%j_x_27 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_54, i64 %bitcast_ln35_55, i25 %lshr_ln35_26" [md.c:35]   --->   Operation 2398 'mux' 'j_x_27' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2399 [1/2] (2.26ns)   --->   "%position_y_0_load_29 = load i6 %position_y_0_addr_29" [md.c:36]   --->   Operation 2399 'load' 'position_y_0_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln36_54 = zext i7 %shl_ln35_26" [md.c:36]   --->   Operation 2400 'zext' 'zext_ln36_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2401 [1/1] (2.37ns)   --->   "%lshr_ln36_54 = lshr i128 %position_y_0_load_29, i128 %zext_ln36_54" [md.c:36]   --->   Operation 2401 'lshr' 'lshr_ln36_54' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2402 [1/1] (0.00ns)   --->   "%trunc_ln36_54 = trunc i128 %lshr_ln36_54" [md.c:36]   --->   Operation 2402 'trunc' 'trunc_ln36_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2403 [1/1] (0.00ns)   --->   "%bitcast_ln36_54 = bitcast i64 %trunc_ln36_54" [md.c:36]   --->   Operation 2403 'bitcast' 'bitcast_ln36_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2404 [1/2] (2.26ns)   --->   "%position_y_1_load_29 = load i6 %position_y_1_addr_29" [md.c:36]   --->   Operation 2404 'load' 'position_y_1_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2405 [1/1] (0.00ns)   --->   "%zext_ln36_55 = zext i7 %shl_ln35_26" [md.c:36]   --->   Operation 2405 'zext' 'zext_ln36_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2406 [1/1] (2.37ns)   --->   "%lshr_ln36_55 = lshr i128 %position_y_1_load_29, i128 %zext_ln36_55" [md.c:36]   --->   Operation 2406 'lshr' 'lshr_ln36_55' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2407 [1/1] (0.00ns)   --->   "%trunc_ln36_55 = trunc i128 %lshr_ln36_55" [md.c:36]   --->   Operation 2407 'trunc' 'trunc_ln36_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2408 [1/1] (0.00ns)   --->   "%bitcast_ln36_55 = bitcast i64 %trunc_ln36_55" [md.c:36]   --->   Operation 2408 'bitcast' 'bitcast_ln36_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2409 [1/1] (0.84ns)   --->   "%j_y_27 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_54, i64 %bitcast_ln36_55, i25 %lshr_ln35_26" [md.c:36]   --->   Operation 2409 'mux' 'j_y_27' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2410 [1/2] (2.26ns)   --->   "%position_z_0_load_29 = load i6 %position_z_0_addr_29" [md.c:37]   --->   Operation 2410 'load' 'position_z_0_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2411 [1/1] (0.00ns)   --->   "%zext_ln37_54 = zext i7 %shl_ln35_26" [md.c:37]   --->   Operation 2411 'zext' 'zext_ln37_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2412 [1/1] (2.37ns)   --->   "%lshr_ln37_54 = lshr i128 %position_z_0_load_29, i128 %zext_ln37_54" [md.c:37]   --->   Operation 2412 'lshr' 'lshr_ln37_54' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2413 [1/1] (0.00ns)   --->   "%trunc_ln37_54 = trunc i128 %lshr_ln37_54" [md.c:37]   --->   Operation 2413 'trunc' 'trunc_ln37_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2414 [1/1] (0.00ns)   --->   "%bitcast_ln37_54 = bitcast i64 %trunc_ln37_54" [md.c:37]   --->   Operation 2414 'bitcast' 'bitcast_ln37_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2415 [1/2] (2.26ns)   --->   "%position_z_1_load_29 = load i6 %position_z_1_addr_29" [md.c:37]   --->   Operation 2415 'load' 'position_z_1_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2416 [1/1] (0.00ns)   --->   "%zext_ln37_55 = zext i7 %shl_ln35_26" [md.c:37]   --->   Operation 2416 'zext' 'zext_ln37_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2417 [1/1] (2.37ns)   --->   "%lshr_ln37_55 = lshr i128 %position_z_1_load_29, i128 %zext_ln37_55" [md.c:37]   --->   Operation 2417 'lshr' 'lshr_ln37_55' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2418 [1/1] (0.00ns)   --->   "%trunc_ln37_55 = trunc i128 %lshr_ln37_55" [md.c:37]   --->   Operation 2418 'trunc' 'trunc_ln37_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2419 [1/1] (0.00ns)   --->   "%bitcast_ln37_55 = bitcast i64 %trunc_ln37_55" [md.c:37]   --->   Operation 2419 'bitcast' 'bitcast_ln37_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2420 [1/1] (0.84ns)   --->   "%j_z_27 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_54, i64 %bitcast_ln37_55, i25 %lshr_ln35_26" [md.c:37]   --->   Operation 2420 'mux' 'j_z_27' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2421 [1/1] (0.00ns)   --->   "%zext_ln35_57 = zext i6 %trunc_ln22_28" [md.c:35]   --->   Operation 2421 'zext' 'zext_ln35_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2422 [1/1] (0.00ns)   --->   "%position_x_0_addr_30 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_57" [md.c:35]   --->   Operation 2422 'getelementptr' 'position_x_0_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2423 [2/2] (2.26ns)   --->   "%position_x_0_load_30 = load i6 %position_x_0_addr_30" [md.c:35]   --->   Operation 2423 'load' 'position_x_0_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2424 [1/1] (0.00ns)   --->   "%position_x_1_addr_30 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_57" [md.c:35]   --->   Operation 2424 'getelementptr' 'position_x_1_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2425 [2/2] (2.26ns)   --->   "%position_x_1_load_30 = load i6 %position_x_1_addr_30" [md.c:35]   --->   Operation 2425 'load' 'position_x_1_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2426 [1/1] (0.00ns)   --->   "%position_y_0_addr_30 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_57" [md.c:36]   --->   Operation 2426 'getelementptr' 'position_y_0_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2427 [2/2] (2.26ns)   --->   "%position_y_0_load_30 = load i6 %position_y_0_addr_30" [md.c:36]   --->   Operation 2427 'load' 'position_y_0_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2428 [1/1] (0.00ns)   --->   "%position_y_1_addr_30 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_57" [md.c:36]   --->   Operation 2428 'getelementptr' 'position_y_1_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2429 [2/2] (2.26ns)   --->   "%position_y_1_load_30 = load i6 %position_y_1_addr_30" [md.c:36]   --->   Operation 2429 'load' 'position_y_1_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2430 [1/1] (0.00ns)   --->   "%position_z_0_addr_30 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_57" [md.c:37]   --->   Operation 2430 'getelementptr' 'position_z_0_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2431 [2/2] (2.26ns)   --->   "%position_z_0_load_30 = load i6 %position_z_0_addr_30" [md.c:37]   --->   Operation 2431 'load' 'position_z_0_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2432 [1/1] (0.00ns)   --->   "%position_z_1_addr_30 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_57" [md.c:37]   --->   Operation 2432 'getelementptr' 'position_z_1_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2433 [2/2] (2.26ns)   --->   "%position_z_1_load_30 = load i6 %position_z_1_addr_30" [md.c:37]   --->   Operation 2433 'load' 'position_z_1_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_15 : Operation 2434 [1/2] (2.26ns)   --->   "%NL_0_load_29 = load i10 %NL_0_addr_29" [md.c:33]   --->   Operation 2434 'load' 'NL_0_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_15 : Operation 2435 [1/1] (0.00ns)   --->   "%zext_ln33_90 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2435 'zext' 'zext_ln33_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2436 [1/1] (2.35ns)   --->   "%lshr_ln33_58 = lshr i64 %NL_0_load_29, i64 %zext_ln33_90" [md.c:33]   --->   Operation 2436 'lshr' 'lshr_ln33_58' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2437 [1/1] (0.00ns)   --->   "%trunc_ln33_58 = trunc i64 %lshr_ln33_58" [md.c:33]   --->   Operation 2437 'trunc' 'trunc_ln33_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2438 [1/2] (2.26ns)   --->   "%NL_1_load_29 = load i10 %NL_1_addr_29" [md.c:33]   --->   Operation 2438 'load' 'NL_1_load_29' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_15 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln33_91 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2439 'zext' 'zext_ln33_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2440 [1/1] (2.35ns)   --->   "%lshr_ln33_59 = lshr i64 %NL_1_load_29, i64 %zext_ln33_91" [md.c:33]   --->   Operation 2440 'lshr' 'lshr_ln33_59' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2441 [1/1] (0.00ns)   --->   "%trunc_ln33_59 = trunc i64 %lshr_ln33_59" [md.c:33]   --->   Operation 2441 'trunc' 'trunc_ln33_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2442 [1/1] (0.84ns)   --->   "%jidx_29 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_58, i32 %trunc_ln33_59, i1 %tmp_1" [md.c:33]   --->   Operation 2442 'mux' 'jidx_29' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 2443 [1/1] (0.00ns)   --->   "%trunc_ln22_29 = trunc i32 %jidx_29" [md.c:22]   --->   Operation 2443 'trunc' 'trunc_ln22_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2444 [1/1] (0.00ns)   --->   "%lshr_ln35_28 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_29, i32 7, i32 31" [md.c:35]   --->   Operation 2444 'partselect' 'lshr_ln35_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2445 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_29, i32 6" [md.c:35]   --->   Operation 2445 'bitselect' 'tmp_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2446 [1/1] (0.00ns)   --->   "%or_ln33_28 = or i10 %shl_ln33_1, i10 14" [md.c:33]   --->   Operation 2446 'or' 'or_ln33_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2447 [1/1] (0.00ns)   --->   "%zext_ln33_31 = zext i10 %or_ln33_28" [md.c:33]   --->   Operation 2447 'zext' 'zext_ln33_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2448 [1/1] (0.00ns)   --->   "%NL_0_addr_30 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_31" [md.c:33]   --->   Operation 2448 'getelementptr' 'NL_0_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2449 [2/2] (2.26ns)   --->   "%NL_0_load_30 = load i10 %NL_0_addr_30" [md.c:33]   --->   Operation 2449 'load' 'NL_0_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_15 : Operation 2450 [1/1] (0.00ns)   --->   "%NL_1_addr_30 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_31" [md.c:33]   --->   Operation 2450 'getelementptr' 'NL_1_addr_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_15 : Operation 2451 [2/2] (2.26ns)   --->   "%NL_1_load_30 = load i10 %NL_1_addr_30" [md.c:33]   --->   Operation 2451 'load' 'NL_1_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 6.58>
ST_16 : Operation 2452 [3/5] (5.86ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [md.c:42]   --->   Operation 2452 'dadd' 'add' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2453 [4/5] (5.86ns)   --->   "%add20_s = dadd i64 %mul18_s, i64 %mul19_s" [md.c:42]   --->   Operation 2453 'dadd' 'add20_s' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2454 [5/5] (5.86ns)   --->   "%add20_2 = dadd i64 %mul18_2, i64 %mul19_2" [md.c:42]   --->   Operation 2454 'dadd' 'add20_2' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2455 [1/4] (6.58ns)   --->   "%mul19_3 = dmul i64 %dely_3, i64 %dely_3" [md.c:42]   --->   Operation 2455 'dmul' 'mul19_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2456 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_3, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2456 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2457 [1/4] (6.58ns)   --->   "%mul18_4 = dmul i64 %delx_4, i64 %delx_4" [md.c:42]   --->   Operation 2457 'dmul' 'mul18_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2458 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_4, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2458 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2459 [2/4] (6.58ns)   --->   "%mul19_4 = dmul i64 %dely_4, i64 %dely_4" [md.c:42]   --->   Operation 2459 'dmul' 'mul19_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2460 [1/4] (6.58ns)   --->   "%mul21_4 = dmul i64 %delz_4, i64 %delz_4" [md.c:42]   --->   Operation 2460 'dmul' 'mul21_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2461 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_4, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2461 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2462 [2/4] (6.58ns)   --->   "%mul18_5 = dmul i64 %delx_5, i64 %delx_5" [md.c:42]   --->   Operation 2462 'dmul' 'mul18_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2463 [3/4] (6.58ns)   --->   "%mul19_5 = dmul i64 %dely_5, i64 %dely_5" [md.c:42]   --->   Operation 2463 'dmul' 'mul19_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2464 [2/4] (6.58ns)   --->   "%mul21_5 = dmul i64 %delz_5, i64 %delz_5" [md.c:42]   --->   Operation 2464 'dmul' 'mul21_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2465 [3/4] (6.58ns)   --->   "%mul18_6 = dmul i64 %delx_6, i64 %delx_6" [md.c:42]   --->   Operation 2465 'dmul' 'mul18_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2466 [4/4] (6.58ns)   --->   "%mul19_6 = dmul i64 %dely_6, i64 %dely_6" [md.c:42]   --->   Operation 2466 'dmul' 'mul19_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2467 [3/4] (6.58ns)   --->   "%mul21_6 = dmul i64 %delz_6, i64 %delz_6" [md.c:42]   --->   Operation 2467 'dmul' 'mul21_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2468 [1/5] (5.86ns)   --->   "%dely_7 = dsub i64 %i_y, i64 %j_y_7" [md.c:40]   --->   Operation 2468 'dsub' 'dely_7' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2469 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_7, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 2469 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2470 [4/4] (6.58ns)   --->   "%mul18_7 = dmul i64 %delx_7, i64 %delx_7" [md.c:42]   --->   Operation 2470 'dmul' 'mul18_7' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2471 [4/4] (6.58ns)   --->   "%mul21_7 = dmul i64 %delz_7, i64 %delz_7" [md.c:42]   --->   Operation 2471 'dmul' 'mul21_7' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2472 [1/4] (6.29ns)   --->   "%delx_8 = dsub i64 %i_x, i64 %j_x_8" [md.c:39]   --->   Operation 2472 'dsub' 'delx_8' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2473 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_8, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2473 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2474 [2/5] (5.86ns)   --->   "%dely_8 = dsub i64 %i_y, i64 %j_y_8" [md.c:40]   --->   Operation 2474 'dsub' 'dely_8' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2475 [1/4] (6.29ns)   --->   "%delz_8 = dsub i64 %i_z, i64 %j_z_8" [md.c:41]   --->   Operation 2475 'dsub' 'delz_8' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2476 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_8, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2476 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2477 [2/4] (6.29ns)   --->   "%delx_9 = dsub i64 %i_x, i64 %j_x_9" [md.c:39]   --->   Operation 2477 'dsub' 'delx_9' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2478 [3/5] (5.86ns)   --->   "%dely_9 = dsub i64 %i_y, i64 %j_y_9" [md.c:40]   --->   Operation 2478 'dsub' 'dely_9' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2479 [2/4] (6.29ns)   --->   "%delz_9 = dsub i64 %i_z, i64 %j_z_9" [md.c:41]   --->   Operation 2479 'dsub' 'delz_9' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2480 [3/4] (6.29ns)   --->   "%delx_10 = dsub i64 %i_x, i64 %j_x_10" [md.c:39]   --->   Operation 2480 'dsub' 'delx_10' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2481 [4/5] (5.86ns)   --->   "%dely_10 = dsub i64 %i_y, i64 %j_y_10" [md.c:40]   --->   Operation 2481 'dsub' 'dely_10' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2482 [3/4] (6.29ns)   --->   "%delz_10 = dsub i64 %i_z, i64 %j_z_10" [md.c:41]   --->   Operation 2482 'dsub' 'delz_10' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2483 [4/4] (6.29ns)   --->   "%delx_11 = dsub i64 %i_x, i64 %j_x_11" [md.c:39]   --->   Operation 2483 'dsub' 'delx_11' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2484 [5/5] (5.86ns)   --->   "%dely_11 = dsub i64 %i_y, i64 %j_y_11" [md.c:40]   --->   Operation 2484 'dsub' 'dely_11' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2485 [4/4] (6.29ns)   --->   "%delz_11 = dsub i64 %i_z, i64 %j_z_11" [md.c:41]   --->   Operation 2485 'dsub' 'delz_11' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2486 [1/1] (0.00ns)   --->   "%shl_ln35_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_15, i6 0" [md.c:35]   --->   Operation 2486 'bitconcatenate' 'shl_ln35_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2487 [1/2] (2.26ns)   --->   "%position_x_0_load_13 = load i6 %position_x_0_addr_13" [md.c:35]   --->   Operation 2487 'load' 'position_x_0_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2488 [1/1] (0.00ns)   --->   "%zext_ln35_48 = zext i7 %shl_ln35_11" [md.c:35]   --->   Operation 2488 'zext' 'zext_ln35_48' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2489 [1/1] (2.37ns)   --->   "%lshr_ln35_54 = lshr i128 %position_x_0_load_13, i128 %zext_ln35_48" [md.c:35]   --->   Operation 2489 'lshr' 'lshr_ln35_54' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2490 [1/1] (0.00ns)   --->   "%trunc_ln35_24 = trunc i128 %lshr_ln35_54" [md.c:35]   --->   Operation 2490 'trunc' 'trunc_ln35_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2491 [1/1] (0.00ns)   --->   "%bitcast_ln35_24 = bitcast i64 %trunc_ln35_24" [md.c:35]   --->   Operation 2491 'bitcast' 'bitcast_ln35_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2492 [1/2] (2.26ns)   --->   "%position_x_1_load_13 = load i6 %position_x_1_addr_13" [md.c:35]   --->   Operation 2492 'load' 'position_x_1_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2493 [1/1] (0.00ns)   --->   "%zext_ln35_50 = zext i7 %shl_ln35_11" [md.c:35]   --->   Operation 2493 'zext' 'zext_ln35_50' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2494 [1/1] (2.37ns)   --->   "%lshr_ln35_55 = lshr i128 %position_x_1_load_13, i128 %zext_ln35_50" [md.c:35]   --->   Operation 2494 'lshr' 'lshr_ln35_55' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2495 [1/1] (0.00ns)   --->   "%trunc_ln35_25 = trunc i128 %lshr_ln35_55" [md.c:35]   --->   Operation 2495 'trunc' 'trunc_ln35_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2496 [1/1] (0.00ns)   --->   "%bitcast_ln35_25 = bitcast i64 %trunc_ln35_25" [md.c:35]   --->   Operation 2496 'bitcast' 'bitcast_ln35_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2497 [1/1] (0.84ns)   --->   "%j_x_12 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_24, i64 %bitcast_ln35_25, i25 %lshr_ln35_11" [md.c:35]   --->   Operation 2497 'mux' 'j_x_12' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2498 [1/2] (2.26ns)   --->   "%position_y_0_load_13 = load i6 %position_y_0_addr_13" [md.c:36]   --->   Operation 2498 'load' 'position_y_0_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2499 [1/1] (0.00ns)   --->   "%zext_ln36_24 = zext i7 %shl_ln35_11" [md.c:36]   --->   Operation 2499 'zext' 'zext_ln36_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2500 [1/1] (2.37ns)   --->   "%lshr_ln36_24 = lshr i128 %position_y_0_load_13, i128 %zext_ln36_24" [md.c:36]   --->   Operation 2500 'lshr' 'lshr_ln36_24' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2501 [1/1] (0.00ns)   --->   "%trunc_ln36_24 = trunc i128 %lshr_ln36_24" [md.c:36]   --->   Operation 2501 'trunc' 'trunc_ln36_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2502 [1/1] (0.00ns)   --->   "%bitcast_ln36_24 = bitcast i64 %trunc_ln36_24" [md.c:36]   --->   Operation 2502 'bitcast' 'bitcast_ln36_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2503 [1/2] (2.26ns)   --->   "%position_y_1_load_13 = load i6 %position_y_1_addr_13" [md.c:36]   --->   Operation 2503 'load' 'position_y_1_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2504 [1/1] (0.00ns)   --->   "%zext_ln36_25 = zext i7 %shl_ln35_11" [md.c:36]   --->   Operation 2504 'zext' 'zext_ln36_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2505 [1/1] (2.37ns)   --->   "%lshr_ln36_25 = lshr i128 %position_y_1_load_13, i128 %zext_ln36_25" [md.c:36]   --->   Operation 2505 'lshr' 'lshr_ln36_25' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2506 [1/1] (0.00ns)   --->   "%trunc_ln36_25 = trunc i128 %lshr_ln36_25" [md.c:36]   --->   Operation 2506 'trunc' 'trunc_ln36_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2507 [1/1] (0.00ns)   --->   "%bitcast_ln36_25 = bitcast i64 %trunc_ln36_25" [md.c:36]   --->   Operation 2507 'bitcast' 'bitcast_ln36_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2508 [1/1] (0.84ns)   --->   "%j_y_12 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_24, i64 %bitcast_ln36_25, i25 %lshr_ln35_11" [md.c:36]   --->   Operation 2508 'mux' 'j_y_12' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2509 [1/2] (2.26ns)   --->   "%position_z_0_load_13 = load i6 %position_z_0_addr_13" [md.c:37]   --->   Operation 2509 'load' 'position_z_0_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2510 [1/1] (0.00ns)   --->   "%zext_ln37_24 = zext i7 %shl_ln35_11" [md.c:37]   --->   Operation 2510 'zext' 'zext_ln37_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2511 [1/1] (2.37ns)   --->   "%lshr_ln37_24 = lshr i128 %position_z_0_load_13, i128 %zext_ln37_24" [md.c:37]   --->   Operation 2511 'lshr' 'lshr_ln37_24' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2512 [1/1] (0.00ns)   --->   "%trunc_ln37_24 = trunc i128 %lshr_ln37_24" [md.c:37]   --->   Operation 2512 'trunc' 'trunc_ln37_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2513 [1/1] (0.00ns)   --->   "%bitcast_ln37_24 = bitcast i64 %trunc_ln37_24" [md.c:37]   --->   Operation 2513 'bitcast' 'bitcast_ln37_24' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2514 [1/2] (2.26ns)   --->   "%position_z_1_load_13 = load i6 %position_z_1_addr_13" [md.c:37]   --->   Operation 2514 'load' 'position_z_1_load_13' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2515 [1/1] (0.00ns)   --->   "%zext_ln37_25 = zext i7 %shl_ln35_11" [md.c:37]   --->   Operation 2515 'zext' 'zext_ln37_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2516 [1/1] (2.37ns)   --->   "%lshr_ln37_25 = lshr i128 %position_z_1_load_13, i128 %zext_ln37_25" [md.c:37]   --->   Operation 2516 'lshr' 'lshr_ln37_25' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2517 [1/1] (0.00ns)   --->   "%trunc_ln37_25 = trunc i128 %lshr_ln37_25" [md.c:37]   --->   Operation 2517 'trunc' 'trunc_ln37_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2518 [1/1] (0.00ns)   --->   "%bitcast_ln37_25 = bitcast i64 %trunc_ln37_25" [md.c:37]   --->   Operation 2518 'bitcast' 'bitcast_ln37_25' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2519 [1/1] (0.84ns)   --->   "%j_z_12 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_24, i64 %bitcast_ln37_25, i25 %lshr_ln35_11" [md.c:37]   --->   Operation 2519 'mux' 'j_z_12' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2520 [1/1] (0.00ns)   --->   "%zext_ln35_27 = zext i6 %trunc_ln22_13" [md.c:35]   --->   Operation 2520 'zext' 'zext_ln35_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2521 [1/1] (0.00ns)   --->   "%position_x_0_addr_14 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_27" [md.c:35]   --->   Operation 2521 'getelementptr' 'position_x_0_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2522 [2/2] (2.26ns)   --->   "%position_x_0_load_14 = load i6 %position_x_0_addr_14" [md.c:35]   --->   Operation 2522 'load' 'position_x_0_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2523 [1/1] (0.00ns)   --->   "%position_x_1_addr_14 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_27" [md.c:35]   --->   Operation 2523 'getelementptr' 'position_x_1_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2524 [2/2] (2.26ns)   --->   "%position_x_1_load_14 = load i6 %position_x_1_addr_14" [md.c:35]   --->   Operation 2524 'load' 'position_x_1_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2525 [1/1] (0.00ns)   --->   "%position_y_0_addr_14 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_27" [md.c:36]   --->   Operation 2525 'getelementptr' 'position_y_0_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2526 [2/2] (2.26ns)   --->   "%position_y_0_load_14 = load i6 %position_y_0_addr_14" [md.c:36]   --->   Operation 2526 'load' 'position_y_0_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2527 [1/1] (0.00ns)   --->   "%position_y_1_addr_14 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_27" [md.c:36]   --->   Operation 2527 'getelementptr' 'position_y_1_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2528 [2/2] (2.26ns)   --->   "%position_y_1_load_14 = load i6 %position_y_1_addr_14" [md.c:36]   --->   Operation 2528 'load' 'position_y_1_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2529 [1/1] (0.00ns)   --->   "%position_z_0_addr_14 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_27" [md.c:37]   --->   Operation 2529 'getelementptr' 'position_z_0_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2530 [2/2] (2.26ns)   --->   "%position_z_0_load_14 = load i6 %position_z_0_addr_14" [md.c:37]   --->   Operation 2530 'load' 'position_z_0_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2531 [1/1] (0.00ns)   --->   "%position_z_1_addr_14 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_27" [md.c:37]   --->   Operation 2531 'getelementptr' 'position_z_1_addr_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2532 [2/2] (2.26ns)   --->   "%position_z_1_load_14 = load i6 %position_z_1_addr_14" [md.c:37]   --->   Operation 2532 'load' 'position_z_1_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2533 [1/2] (2.26ns)   --->   "%NL_0_load_14 = load i10 %NL_0_addr_14" [md.c:33]   --->   Operation 2533 'load' 'NL_0_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_16 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln33_60 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2534 'zext' 'zext_ln33_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2535 [1/1] (2.35ns)   --->   "%lshr_ln33_28 = lshr i64 %NL_0_load_14, i64 %zext_ln33_60" [md.c:33]   --->   Operation 2535 'lshr' 'lshr_ln33_28' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2536 [1/1] (0.00ns)   --->   "%trunc_ln33_28 = trunc i64 %lshr_ln33_28" [md.c:33]   --->   Operation 2536 'trunc' 'trunc_ln33_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2537 [1/2] (2.26ns)   --->   "%NL_1_load_14 = load i10 %NL_1_addr_14" [md.c:33]   --->   Operation 2537 'load' 'NL_1_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_16 : Operation 2538 [1/1] (0.00ns)   --->   "%zext_ln33_61 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2538 'zext' 'zext_ln33_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2539 [1/1] (2.35ns)   --->   "%lshr_ln33_29 = lshr i64 %NL_1_load_14, i64 %zext_ln33_61" [md.c:33]   --->   Operation 2539 'lshr' 'lshr_ln33_29' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2540 [1/1] (0.00ns)   --->   "%trunc_ln33_29 = trunc i64 %lshr_ln33_29" [md.c:33]   --->   Operation 2540 'trunc' 'trunc_ln33_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2541 [1/1] (0.84ns)   --->   "%jidx_14 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_28, i32 %trunc_ln33_29, i1 %tmp_1" [md.c:33]   --->   Operation 2541 'mux' 'jidx_14' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2542 [1/1] (0.00ns)   --->   "%trunc_ln22_14 = trunc i32 %jidx_14" [md.c:22]   --->   Operation 2542 'trunc' 'trunc_ln22_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2543 [1/1] (0.00ns)   --->   "%lshr_ln35_13 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_14, i32 7, i32 31" [md.c:35]   --->   Operation 2543 'partselect' 'lshr_ln35_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2544 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_14, i32 6" [md.c:35]   --->   Operation 2544 'bitselect' 'tmp_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2545 [1/1] (0.00ns)   --->   "%or_ln33_14 = or i10 %shl_ln, i10 15" [md.c:33]   --->   Operation 2545 'or' 'or_ln33_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2546 [1/1] (0.00ns)   --->   "%zext_ln33_16 = zext i10 %or_ln33_14" [md.c:33]   --->   Operation 2546 'zext' 'zext_ln33_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2547 [1/1] (0.00ns)   --->   "%NL_0_addr_15 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_16" [md.c:33]   --->   Operation 2547 'getelementptr' 'NL_0_addr_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2548 [2/2] (2.26ns)   --->   "%NL_0_load_15 = load i10 %NL_0_addr_15" [md.c:33]   --->   Operation 2548 'load' 'NL_0_load_15' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_16 : Operation 2549 [1/1] (0.00ns)   --->   "%NL_1_addr_15 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_16" [md.c:33]   --->   Operation 2549 'getelementptr' 'NL_1_addr_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2550 [2/2] (2.26ns)   --->   "%NL_1_load_15 = load i10 %NL_1_addr_15" [md.c:33]   --->   Operation 2550 'load' 'NL_1_load_15' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_16 : Operation 2551 [3/5] (5.86ns)   --->   "%add20_1 = dadd i64 %mul18_1, i64 %mul19_1" [md.c:42]   --->   Operation 2551 'dadd' 'add20_1' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2552 [4/5] (5.86ns)   --->   "%add20_1_1 = dadd i64 %mul18_1_1, i64 %mul19_1_1" [md.c:42]   --->   Operation 2552 'dadd' 'add20_1_1' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2553 [5/5] (5.86ns)   --->   "%add20_1_2 = dadd i64 %mul18_1_2, i64 %mul19_1_2" [md.c:42]   --->   Operation 2553 'dadd' 'add20_1_2' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2554 [1/4] (6.58ns)   --->   "%mul19_1_3 = dmul i64 %dely_19, i64 %dely_19" [md.c:42]   --->   Operation 2554 'dmul' 'mul19_1_3' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2555 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_3, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2555 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2556 [1/4] (6.58ns)   --->   "%mul18_1_4 = dmul i64 %delx_20, i64 %delx_20" [md.c:42]   --->   Operation 2556 'dmul' 'mul18_1_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2557 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_4, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2557 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2558 [2/4] (6.58ns)   --->   "%mul19_1_4 = dmul i64 %dely_20, i64 %dely_20" [md.c:42]   --->   Operation 2558 'dmul' 'mul19_1_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2559 [1/4] (6.58ns)   --->   "%mul21_1_4 = dmul i64 %delz_20, i64 %delz_20" [md.c:42]   --->   Operation 2559 'dmul' 'mul21_1_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2560 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_4, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2560 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2561 [2/4] (6.58ns)   --->   "%mul18_1_5 = dmul i64 %delx_21, i64 %delx_21" [md.c:42]   --->   Operation 2561 'dmul' 'mul18_1_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2562 [3/4] (6.58ns)   --->   "%mul19_1_5 = dmul i64 %dely_21, i64 %dely_21" [md.c:42]   --->   Operation 2562 'dmul' 'mul19_1_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2563 [2/4] (6.58ns)   --->   "%mul21_1_5 = dmul i64 %delz_21, i64 %delz_21" [md.c:42]   --->   Operation 2563 'dmul' 'mul21_1_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2564 [3/4] (6.58ns)   --->   "%mul18_1_6 = dmul i64 %delx_22, i64 %delx_22" [md.c:42]   --->   Operation 2564 'dmul' 'mul18_1_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2565 [4/4] (6.58ns)   --->   "%mul19_1_6 = dmul i64 %dely_22, i64 %dely_22" [md.c:42]   --->   Operation 2565 'dmul' 'mul19_1_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2566 [3/4] (6.58ns)   --->   "%mul21_1_6 = dmul i64 %delz_22, i64 %delz_22" [md.c:42]   --->   Operation 2566 'dmul' 'mul21_1_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2567 [1/5] (5.86ns)   --->   "%dely_23 = dsub i64 %i_y_1, i64 %j_y_23" [md.c:40]   --->   Operation 2567 'dsub' 'dely_23' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2568 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_23, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 2568 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2569 [4/4] (6.58ns)   --->   "%mul18_1_7 = dmul i64 %delx_23, i64 %delx_23" [md.c:42]   --->   Operation 2569 'dmul' 'mul18_1_7' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2570 [4/4] (6.58ns)   --->   "%mul21_1_7 = dmul i64 %delz_23, i64 %delz_23" [md.c:42]   --->   Operation 2570 'dmul' 'mul21_1_7' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2571 [1/4] (6.29ns)   --->   "%delx_24 = dsub i64 %i_x_1, i64 %j_x_24" [md.c:39]   --->   Operation 2571 'dsub' 'delx_24' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2572 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_24, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2572 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2573 [2/5] (5.86ns)   --->   "%dely_24 = dsub i64 %i_y_1, i64 %j_y_24" [md.c:40]   --->   Operation 2573 'dsub' 'dely_24' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2574 [1/4] (6.29ns)   --->   "%delz_24 = dsub i64 %i_z_1, i64 %j_z_24" [md.c:41]   --->   Operation 2574 'dsub' 'delz_24' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2575 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_24, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2575 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2576 [2/4] (6.29ns)   --->   "%delx_25 = dsub i64 %i_x_1, i64 %j_x_25" [md.c:39]   --->   Operation 2576 'dsub' 'delx_25' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2577 [3/5] (5.86ns)   --->   "%dely_25 = dsub i64 %i_y_1, i64 %j_y_25" [md.c:40]   --->   Operation 2577 'dsub' 'dely_25' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2578 [2/4] (6.29ns)   --->   "%delz_25 = dsub i64 %i_z_1, i64 %j_z_25" [md.c:41]   --->   Operation 2578 'dsub' 'delz_25' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2579 [3/4] (6.29ns)   --->   "%delx_26 = dsub i64 %i_x_1, i64 %j_x_26" [md.c:39]   --->   Operation 2579 'dsub' 'delx_26' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2580 [4/5] (5.86ns)   --->   "%dely_26 = dsub i64 %i_y_1, i64 %j_y_26" [md.c:40]   --->   Operation 2580 'dsub' 'dely_26' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2581 [3/4] (6.29ns)   --->   "%delz_26 = dsub i64 %i_z_1, i64 %j_z_26" [md.c:41]   --->   Operation 2581 'dsub' 'delz_26' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2582 [4/4] (6.29ns)   --->   "%delx_27 = dsub i64 %i_x_1, i64 %j_x_27" [md.c:39]   --->   Operation 2582 'dsub' 'delx_27' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2583 [5/5] (5.86ns)   --->   "%dely_27 = dsub i64 %i_y_1, i64 %j_y_27" [md.c:40]   --->   Operation 2583 'dsub' 'dely_27' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2584 [4/4] (6.29ns)   --->   "%delz_27 = dsub i64 %i_z_1, i64 %j_z_27" [md.c:41]   --->   Operation 2584 'dsub' 'delz_27' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2585 [1/1] (0.00ns)   --->   "%shl_ln35_27 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_31, i6 0" [md.c:35]   --->   Operation 2585 'bitconcatenate' 'shl_ln35_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2586 [1/2] (2.26ns)   --->   "%position_x_0_load_30 = load i6 %position_x_0_addr_30" [md.c:35]   --->   Operation 2586 'load' 'position_x_0_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2587 [1/1] (0.00ns)   --->   "%zext_ln35_88 = zext i7 %shl_ln35_27" [md.c:35]   --->   Operation 2587 'zext' 'zext_ln35_88' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2588 [1/1] (2.37ns)   --->   "%lshr_ln35_86 = lshr i128 %position_x_0_load_30, i128 %zext_ln35_88" [md.c:35]   --->   Operation 2588 'lshr' 'lshr_ln35_86' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2589 [1/1] (0.00ns)   --->   "%trunc_ln35_56 = trunc i128 %lshr_ln35_86" [md.c:35]   --->   Operation 2589 'trunc' 'trunc_ln35_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2590 [1/1] (0.00ns)   --->   "%bitcast_ln35_56 = bitcast i64 %trunc_ln35_56" [md.c:35]   --->   Operation 2590 'bitcast' 'bitcast_ln35_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2591 [1/2] (2.26ns)   --->   "%position_x_1_load_30 = load i6 %position_x_1_addr_30" [md.c:35]   --->   Operation 2591 'load' 'position_x_1_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2592 [1/1] (0.00ns)   --->   "%zext_ln35_89 = zext i7 %shl_ln35_27" [md.c:35]   --->   Operation 2592 'zext' 'zext_ln35_89' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2593 [1/1] (2.37ns)   --->   "%lshr_ln35_87 = lshr i128 %position_x_1_load_30, i128 %zext_ln35_89" [md.c:35]   --->   Operation 2593 'lshr' 'lshr_ln35_87' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2594 [1/1] (0.00ns)   --->   "%trunc_ln35_57 = trunc i128 %lshr_ln35_87" [md.c:35]   --->   Operation 2594 'trunc' 'trunc_ln35_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2595 [1/1] (0.00ns)   --->   "%bitcast_ln35_57 = bitcast i64 %trunc_ln35_57" [md.c:35]   --->   Operation 2595 'bitcast' 'bitcast_ln35_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2596 [1/1] (0.84ns)   --->   "%j_x_28 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_56, i64 %bitcast_ln35_57, i25 %lshr_ln35_27" [md.c:35]   --->   Operation 2596 'mux' 'j_x_28' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2597 [1/2] (2.26ns)   --->   "%position_y_0_load_30 = load i6 %position_y_0_addr_30" [md.c:36]   --->   Operation 2597 'load' 'position_y_0_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2598 [1/1] (0.00ns)   --->   "%zext_ln36_56 = zext i7 %shl_ln35_27" [md.c:36]   --->   Operation 2598 'zext' 'zext_ln36_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2599 [1/1] (2.37ns)   --->   "%lshr_ln36_56 = lshr i128 %position_y_0_load_30, i128 %zext_ln36_56" [md.c:36]   --->   Operation 2599 'lshr' 'lshr_ln36_56' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2600 [1/1] (0.00ns)   --->   "%trunc_ln36_56 = trunc i128 %lshr_ln36_56" [md.c:36]   --->   Operation 2600 'trunc' 'trunc_ln36_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2601 [1/1] (0.00ns)   --->   "%bitcast_ln36_56 = bitcast i64 %trunc_ln36_56" [md.c:36]   --->   Operation 2601 'bitcast' 'bitcast_ln36_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2602 [1/2] (2.26ns)   --->   "%position_y_1_load_30 = load i6 %position_y_1_addr_30" [md.c:36]   --->   Operation 2602 'load' 'position_y_1_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2603 [1/1] (0.00ns)   --->   "%zext_ln36_57 = zext i7 %shl_ln35_27" [md.c:36]   --->   Operation 2603 'zext' 'zext_ln36_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2604 [1/1] (2.37ns)   --->   "%lshr_ln36_57 = lshr i128 %position_y_1_load_30, i128 %zext_ln36_57" [md.c:36]   --->   Operation 2604 'lshr' 'lshr_ln36_57' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2605 [1/1] (0.00ns)   --->   "%trunc_ln36_57 = trunc i128 %lshr_ln36_57" [md.c:36]   --->   Operation 2605 'trunc' 'trunc_ln36_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2606 [1/1] (0.00ns)   --->   "%bitcast_ln36_57 = bitcast i64 %trunc_ln36_57" [md.c:36]   --->   Operation 2606 'bitcast' 'bitcast_ln36_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2607 [1/1] (0.84ns)   --->   "%j_y_28 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_56, i64 %bitcast_ln36_57, i25 %lshr_ln35_27" [md.c:36]   --->   Operation 2607 'mux' 'j_y_28' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2608 [1/2] (2.26ns)   --->   "%position_z_0_load_30 = load i6 %position_z_0_addr_30" [md.c:37]   --->   Operation 2608 'load' 'position_z_0_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2609 [1/1] (0.00ns)   --->   "%zext_ln37_56 = zext i7 %shl_ln35_27" [md.c:37]   --->   Operation 2609 'zext' 'zext_ln37_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2610 [1/1] (2.37ns)   --->   "%lshr_ln37_56 = lshr i128 %position_z_0_load_30, i128 %zext_ln37_56" [md.c:37]   --->   Operation 2610 'lshr' 'lshr_ln37_56' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2611 [1/1] (0.00ns)   --->   "%trunc_ln37_56 = trunc i128 %lshr_ln37_56" [md.c:37]   --->   Operation 2611 'trunc' 'trunc_ln37_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2612 [1/1] (0.00ns)   --->   "%bitcast_ln37_56 = bitcast i64 %trunc_ln37_56" [md.c:37]   --->   Operation 2612 'bitcast' 'bitcast_ln37_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2613 [1/2] (2.26ns)   --->   "%position_z_1_load_30 = load i6 %position_z_1_addr_30" [md.c:37]   --->   Operation 2613 'load' 'position_z_1_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2614 [1/1] (0.00ns)   --->   "%zext_ln37_57 = zext i7 %shl_ln35_27" [md.c:37]   --->   Operation 2614 'zext' 'zext_ln37_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2615 [1/1] (2.37ns)   --->   "%lshr_ln37_57 = lshr i128 %position_z_1_load_30, i128 %zext_ln37_57" [md.c:37]   --->   Operation 2615 'lshr' 'lshr_ln37_57' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2616 [1/1] (0.00ns)   --->   "%trunc_ln37_57 = trunc i128 %lshr_ln37_57" [md.c:37]   --->   Operation 2616 'trunc' 'trunc_ln37_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2617 [1/1] (0.00ns)   --->   "%bitcast_ln37_57 = bitcast i64 %trunc_ln37_57" [md.c:37]   --->   Operation 2617 'bitcast' 'bitcast_ln37_57' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2618 [1/1] (0.84ns)   --->   "%j_z_28 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_56, i64 %bitcast_ln37_57, i25 %lshr_ln35_27" [md.c:37]   --->   Operation 2618 'mux' 'j_z_28' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2619 [1/1] (0.00ns)   --->   "%zext_ln35_59 = zext i6 %trunc_ln22_29" [md.c:35]   --->   Operation 2619 'zext' 'zext_ln35_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2620 [1/1] (0.00ns)   --->   "%position_x_0_addr_31 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_59" [md.c:35]   --->   Operation 2620 'getelementptr' 'position_x_0_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2621 [2/2] (2.26ns)   --->   "%position_x_0_load_31 = load i6 %position_x_0_addr_31" [md.c:35]   --->   Operation 2621 'load' 'position_x_0_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2622 [1/1] (0.00ns)   --->   "%position_x_1_addr_31 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_59" [md.c:35]   --->   Operation 2622 'getelementptr' 'position_x_1_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2623 [2/2] (2.26ns)   --->   "%position_x_1_load_31 = load i6 %position_x_1_addr_31" [md.c:35]   --->   Operation 2623 'load' 'position_x_1_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2624 [1/1] (0.00ns)   --->   "%position_y_0_addr_31 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_59" [md.c:36]   --->   Operation 2624 'getelementptr' 'position_y_0_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2625 [2/2] (2.26ns)   --->   "%position_y_0_load_31 = load i6 %position_y_0_addr_31" [md.c:36]   --->   Operation 2625 'load' 'position_y_0_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2626 [1/1] (0.00ns)   --->   "%position_y_1_addr_31 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_59" [md.c:36]   --->   Operation 2626 'getelementptr' 'position_y_1_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2627 [2/2] (2.26ns)   --->   "%position_y_1_load_31 = load i6 %position_y_1_addr_31" [md.c:36]   --->   Operation 2627 'load' 'position_y_1_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2628 [1/1] (0.00ns)   --->   "%position_z_0_addr_31 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_59" [md.c:37]   --->   Operation 2628 'getelementptr' 'position_z_0_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2629 [2/2] (2.26ns)   --->   "%position_z_0_load_31 = load i6 %position_z_0_addr_31" [md.c:37]   --->   Operation 2629 'load' 'position_z_0_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2630 [1/1] (0.00ns)   --->   "%position_z_1_addr_31 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_59" [md.c:37]   --->   Operation 2630 'getelementptr' 'position_z_1_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2631 [2/2] (2.26ns)   --->   "%position_z_1_load_31 = load i6 %position_z_1_addr_31" [md.c:37]   --->   Operation 2631 'load' 'position_z_1_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_16 : Operation 2632 [1/2] (2.26ns)   --->   "%NL_0_load_30 = load i10 %NL_0_addr_30" [md.c:33]   --->   Operation 2632 'load' 'NL_0_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_16 : Operation 2633 [1/1] (0.00ns)   --->   "%zext_ln33_92 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2633 'zext' 'zext_ln33_92' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2634 [1/1] (2.35ns)   --->   "%lshr_ln33_60 = lshr i64 %NL_0_load_30, i64 %zext_ln33_92" [md.c:33]   --->   Operation 2634 'lshr' 'lshr_ln33_60' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2635 [1/1] (0.00ns)   --->   "%trunc_ln33_60 = trunc i64 %lshr_ln33_60" [md.c:33]   --->   Operation 2635 'trunc' 'trunc_ln33_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2636 [1/2] (2.26ns)   --->   "%NL_1_load_30 = load i10 %NL_1_addr_30" [md.c:33]   --->   Operation 2636 'load' 'NL_1_load_30' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_16 : Operation 2637 [1/1] (0.00ns)   --->   "%zext_ln33_93 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2637 'zext' 'zext_ln33_93' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2638 [1/1] (2.35ns)   --->   "%lshr_ln33_61 = lshr i64 %NL_1_load_30, i64 %zext_ln33_93" [md.c:33]   --->   Operation 2638 'lshr' 'lshr_ln33_61' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2639 [1/1] (0.00ns)   --->   "%trunc_ln33_61 = trunc i64 %lshr_ln33_61" [md.c:33]   --->   Operation 2639 'trunc' 'trunc_ln33_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2640 [1/1] (0.84ns)   --->   "%jidx_30 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_60, i32 %trunc_ln33_61, i1 %tmp_1" [md.c:33]   --->   Operation 2640 'mux' 'jidx_30' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 2641 [1/1] (0.00ns)   --->   "%trunc_ln22_30 = trunc i32 %jidx_30" [md.c:22]   --->   Operation 2641 'trunc' 'trunc_ln22_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2642 [1/1] (0.00ns)   --->   "%lshr_ln35_29 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_30, i32 7, i32 31" [md.c:35]   --->   Operation 2642 'partselect' 'lshr_ln35_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2643 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_30, i32 6" [md.c:35]   --->   Operation 2643 'bitselect' 'tmp_33' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2644 [1/1] (0.00ns)   --->   "%or_ln33_29 = or i10 %shl_ln33_1, i10 15" [md.c:33]   --->   Operation 2644 'or' 'or_ln33_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2645 [1/1] (0.00ns)   --->   "%zext_ln33_32 = zext i10 %or_ln33_29" [md.c:33]   --->   Operation 2645 'zext' 'zext_ln33_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2646 [1/1] (0.00ns)   --->   "%NL_0_addr_31 = getelementptr i64 %NL_0, i64 0, i64 %zext_ln33_32" [md.c:33]   --->   Operation 2646 'getelementptr' 'NL_0_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2647 [2/2] (2.26ns)   --->   "%NL_0_load_31 = load i10 %NL_0_addr_31" [md.c:33]   --->   Operation 2647 'load' 'NL_0_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_16 : Operation 2648 [1/1] (0.00ns)   --->   "%NL_1_addr_31 = getelementptr i64 %NL_1, i64 0, i64 %zext_ln33_32" [md.c:33]   --->   Operation 2648 'getelementptr' 'NL_1_addr_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 2649 [2/2] (2.26ns)   --->   "%NL_1_load_31 = load i10 %NL_1_addr_31" [md.c:33]   --->   Operation 2649 'load' 'NL_1_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 6.58>
ST_17 : Operation 2650 [2/5] (5.86ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [md.c:42]   --->   Operation 2650 'dadd' 'add' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2651 [3/5] (5.86ns)   --->   "%add20_s = dadd i64 %mul18_s, i64 %mul19_s" [md.c:42]   --->   Operation 2651 'dadd' 'add20_s' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2652 [4/5] (5.86ns)   --->   "%add20_2 = dadd i64 %mul18_2, i64 %mul19_2" [md.c:42]   --->   Operation 2652 'dadd' 'add20_2' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2653 [5/5] (5.86ns)   --->   "%add20_3 = dadd i64 %mul18_3, i64 %mul19_3" [md.c:42]   --->   Operation 2653 'dadd' 'add20_3' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2654 [1/4] (6.58ns)   --->   "%mul19_4 = dmul i64 %dely_4, i64 %dely_4" [md.c:42]   --->   Operation 2654 'dmul' 'mul19_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2655 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_4, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2655 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2656 [1/4] (6.58ns)   --->   "%mul18_5 = dmul i64 %delx_5, i64 %delx_5" [md.c:42]   --->   Operation 2656 'dmul' 'mul18_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2657 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_5, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2657 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2658 [2/4] (6.58ns)   --->   "%mul19_5 = dmul i64 %dely_5, i64 %dely_5" [md.c:42]   --->   Operation 2658 'dmul' 'mul19_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2659 [1/4] (6.58ns)   --->   "%mul21_5 = dmul i64 %delz_5, i64 %delz_5" [md.c:42]   --->   Operation 2659 'dmul' 'mul21_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2660 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_5, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2660 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2661 [2/4] (6.58ns)   --->   "%mul18_6 = dmul i64 %delx_6, i64 %delx_6" [md.c:42]   --->   Operation 2661 'dmul' 'mul18_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2662 [3/4] (6.58ns)   --->   "%mul19_6 = dmul i64 %dely_6, i64 %dely_6" [md.c:42]   --->   Operation 2662 'dmul' 'mul19_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2663 [2/4] (6.58ns)   --->   "%mul21_6 = dmul i64 %delz_6, i64 %delz_6" [md.c:42]   --->   Operation 2663 'dmul' 'mul21_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2664 [3/4] (6.58ns)   --->   "%mul18_7 = dmul i64 %delx_7, i64 %delx_7" [md.c:42]   --->   Operation 2664 'dmul' 'mul18_7' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2665 [4/4] (6.58ns)   --->   "%mul19_7 = dmul i64 %dely_7, i64 %dely_7" [md.c:42]   --->   Operation 2665 'dmul' 'mul19_7' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2666 [3/4] (6.58ns)   --->   "%mul21_7 = dmul i64 %delz_7, i64 %delz_7" [md.c:42]   --->   Operation 2666 'dmul' 'mul21_7' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2667 [1/5] (5.86ns)   --->   "%dely_8 = dsub i64 %i_y, i64 %j_y_8" [md.c:40]   --->   Operation 2667 'dsub' 'dely_8' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2668 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_8, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 2668 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2669 [4/4] (6.58ns)   --->   "%mul18_8 = dmul i64 %delx_8, i64 %delx_8" [md.c:42]   --->   Operation 2669 'dmul' 'mul18_8' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2670 [4/4] (6.58ns)   --->   "%mul21_8 = dmul i64 %delz_8, i64 %delz_8" [md.c:42]   --->   Operation 2670 'dmul' 'mul21_8' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2671 [1/4] (6.29ns)   --->   "%delx_9 = dsub i64 %i_x, i64 %j_x_9" [md.c:39]   --->   Operation 2671 'dsub' 'delx_9' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2672 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_9, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2672 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2673 [2/5] (5.86ns)   --->   "%dely_9 = dsub i64 %i_y, i64 %j_y_9" [md.c:40]   --->   Operation 2673 'dsub' 'dely_9' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2674 [1/4] (6.29ns)   --->   "%delz_9 = dsub i64 %i_z, i64 %j_z_9" [md.c:41]   --->   Operation 2674 'dsub' 'delz_9' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2675 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_9, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2675 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2676 [2/4] (6.29ns)   --->   "%delx_10 = dsub i64 %i_x, i64 %j_x_10" [md.c:39]   --->   Operation 2676 'dsub' 'delx_10' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2677 [3/5] (5.86ns)   --->   "%dely_10 = dsub i64 %i_y, i64 %j_y_10" [md.c:40]   --->   Operation 2677 'dsub' 'dely_10' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2678 [2/4] (6.29ns)   --->   "%delz_10 = dsub i64 %i_z, i64 %j_z_10" [md.c:41]   --->   Operation 2678 'dsub' 'delz_10' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2679 [3/4] (6.29ns)   --->   "%delx_11 = dsub i64 %i_x, i64 %j_x_11" [md.c:39]   --->   Operation 2679 'dsub' 'delx_11' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2680 [4/5] (5.86ns)   --->   "%dely_11 = dsub i64 %i_y, i64 %j_y_11" [md.c:40]   --->   Operation 2680 'dsub' 'dely_11' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2681 [3/4] (6.29ns)   --->   "%delz_11 = dsub i64 %i_z, i64 %j_z_11" [md.c:41]   --->   Operation 2681 'dsub' 'delz_11' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2682 [4/4] (6.29ns)   --->   "%delx_12 = dsub i64 %i_x, i64 %j_x_12" [md.c:39]   --->   Operation 2682 'dsub' 'delx_12' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2683 [5/5] (5.86ns)   --->   "%dely_12 = dsub i64 %i_y, i64 %j_y_12" [md.c:40]   --->   Operation 2683 'dsub' 'dely_12' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2684 [4/4] (6.29ns)   --->   "%delz_12 = dsub i64 %i_z, i64 %j_z_12" [md.c:41]   --->   Operation 2684 'dsub' 'delz_12' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2685 [1/1] (0.00ns)   --->   "%shl_ln35_12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_16, i6 0" [md.c:35]   --->   Operation 2685 'bitconcatenate' 'shl_ln35_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2686 [1/2] (2.26ns)   --->   "%position_x_0_load_14 = load i6 %position_x_0_addr_14" [md.c:35]   --->   Operation 2686 'load' 'position_x_0_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2687 [1/1] (0.00ns)   --->   "%zext_ln35_52 = zext i7 %shl_ln35_12" [md.c:35]   --->   Operation 2687 'zext' 'zext_ln35_52' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2688 [1/1] (2.37ns)   --->   "%lshr_ln35_56 = lshr i128 %position_x_0_load_14, i128 %zext_ln35_52" [md.c:35]   --->   Operation 2688 'lshr' 'lshr_ln35_56' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2689 [1/1] (0.00ns)   --->   "%trunc_ln35_26 = trunc i128 %lshr_ln35_56" [md.c:35]   --->   Operation 2689 'trunc' 'trunc_ln35_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2690 [1/1] (0.00ns)   --->   "%bitcast_ln35_26 = bitcast i64 %trunc_ln35_26" [md.c:35]   --->   Operation 2690 'bitcast' 'bitcast_ln35_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2691 [1/2] (2.26ns)   --->   "%position_x_1_load_14 = load i6 %position_x_1_addr_14" [md.c:35]   --->   Operation 2691 'load' 'position_x_1_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln35_54 = zext i7 %shl_ln35_12" [md.c:35]   --->   Operation 2692 'zext' 'zext_ln35_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2693 [1/1] (2.37ns)   --->   "%lshr_ln35_57 = lshr i128 %position_x_1_load_14, i128 %zext_ln35_54" [md.c:35]   --->   Operation 2693 'lshr' 'lshr_ln35_57' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2694 [1/1] (0.00ns)   --->   "%trunc_ln35_27 = trunc i128 %lshr_ln35_57" [md.c:35]   --->   Operation 2694 'trunc' 'trunc_ln35_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2695 [1/1] (0.00ns)   --->   "%bitcast_ln35_27 = bitcast i64 %trunc_ln35_27" [md.c:35]   --->   Operation 2695 'bitcast' 'bitcast_ln35_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2696 [1/1] (0.84ns)   --->   "%j_x_13 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_26, i64 %bitcast_ln35_27, i25 %lshr_ln35_12" [md.c:35]   --->   Operation 2696 'mux' 'j_x_13' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2697 [1/2] (2.26ns)   --->   "%position_y_0_load_14 = load i6 %position_y_0_addr_14" [md.c:36]   --->   Operation 2697 'load' 'position_y_0_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2698 [1/1] (0.00ns)   --->   "%zext_ln36_26 = zext i7 %shl_ln35_12" [md.c:36]   --->   Operation 2698 'zext' 'zext_ln36_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2699 [1/1] (2.37ns)   --->   "%lshr_ln36_26 = lshr i128 %position_y_0_load_14, i128 %zext_ln36_26" [md.c:36]   --->   Operation 2699 'lshr' 'lshr_ln36_26' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2700 [1/1] (0.00ns)   --->   "%trunc_ln36_26 = trunc i128 %lshr_ln36_26" [md.c:36]   --->   Operation 2700 'trunc' 'trunc_ln36_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2701 [1/1] (0.00ns)   --->   "%bitcast_ln36_26 = bitcast i64 %trunc_ln36_26" [md.c:36]   --->   Operation 2701 'bitcast' 'bitcast_ln36_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2702 [1/2] (2.26ns)   --->   "%position_y_1_load_14 = load i6 %position_y_1_addr_14" [md.c:36]   --->   Operation 2702 'load' 'position_y_1_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2703 [1/1] (0.00ns)   --->   "%zext_ln36_27 = zext i7 %shl_ln35_12" [md.c:36]   --->   Operation 2703 'zext' 'zext_ln36_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2704 [1/1] (2.37ns)   --->   "%lshr_ln36_27 = lshr i128 %position_y_1_load_14, i128 %zext_ln36_27" [md.c:36]   --->   Operation 2704 'lshr' 'lshr_ln36_27' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2705 [1/1] (0.00ns)   --->   "%trunc_ln36_27 = trunc i128 %lshr_ln36_27" [md.c:36]   --->   Operation 2705 'trunc' 'trunc_ln36_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2706 [1/1] (0.00ns)   --->   "%bitcast_ln36_27 = bitcast i64 %trunc_ln36_27" [md.c:36]   --->   Operation 2706 'bitcast' 'bitcast_ln36_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2707 [1/1] (0.84ns)   --->   "%j_y_13 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_26, i64 %bitcast_ln36_27, i25 %lshr_ln35_12" [md.c:36]   --->   Operation 2707 'mux' 'j_y_13' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2708 [1/2] (2.26ns)   --->   "%position_z_0_load_14 = load i6 %position_z_0_addr_14" [md.c:37]   --->   Operation 2708 'load' 'position_z_0_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2709 [1/1] (0.00ns)   --->   "%zext_ln37_26 = zext i7 %shl_ln35_12" [md.c:37]   --->   Operation 2709 'zext' 'zext_ln37_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2710 [1/1] (2.37ns)   --->   "%lshr_ln37_26 = lshr i128 %position_z_0_load_14, i128 %zext_ln37_26" [md.c:37]   --->   Operation 2710 'lshr' 'lshr_ln37_26' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2711 [1/1] (0.00ns)   --->   "%trunc_ln37_26 = trunc i128 %lshr_ln37_26" [md.c:37]   --->   Operation 2711 'trunc' 'trunc_ln37_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2712 [1/1] (0.00ns)   --->   "%bitcast_ln37_26 = bitcast i64 %trunc_ln37_26" [md.c:37]   --->   Operation 2712 'bitcast' 'bitcast_ln37_26' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2713 [1/2] (2.26ns)   --->   "%position_z_1_load_14 = load i6 %position_z_1_addr_14" [md.c:37]   --->   Operation 2713 'load' 'position_z_1_load_14' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2714 [1/1] (0.00ns)   --->   "%zext_ln37_27 = zext i7 %shl_ln35_12" [md.c:37]   --->   Operation 2714 'zext' 'zext_ln37_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2715 [1/1] (2.37ns)   --->   "%lshr_ln37_27 = lshr i128 %position_z_1_load_14, i128 %zext_ln37_27" [md.c:37]   --->   Operation 2715 'lshr' 'lshr_ln37_27' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2716 [1/1] (0.00ns)   --->   "%trunc_ln37_27 = trunc i128 %lshr_ln37_27" [md.c:37]   --->   Operation 2716 'trunc' 'trunc_ln37_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2717 [1/1] (0.00ns)   --->   "%bitcast_ln37_27 = bitcast i64 %trunc_ln37_27" [md.c:37]   --->   Operation 2717 'bitcast' 'bitcast_ln37_27' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2718 [1/1] (0.84ns)   --->   "%j_z_13 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_26, i64 %bitcast_ln37_27, i25 %lshr_ln35_12" [md.c:37]   --->   Operation 2718 'mux' 'j_z_13' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2719 [1/1] (0.00ns)   --->   "%zext_ln35_29 = zext i6 %trunc_ln22_14" [md.c:35]   --->   Operation 2719 'zext' 'zext_ln35_29' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2720 [1/1] (0.00ns)   --->   "%position_x_0_addr_15 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_29" [md.c:35]   --->   Operation 2720 'getelementptr' 'position_x_0_addr_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2721 [2/2] (2.26ns)   --->   "%position_x_0_load_15 = load i6 %position_x_0_addr_15" [md.c:35]   --->   Operation 2721 'load' 'position_x_0_load_15' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2722 [1/1] (0.00ns)   --->   "%position_x_1_addr_15 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_29" [md.c:35]   --->   Operation 2722 'getelementptr' 'position_x_1_addr_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2723 [2/2] (2.26ns)   --->   "%position_x_1_load_15 = load i6 %position_x_1_addr_15" [md.c:35]   --->   Operation 2723 'load' 'position_x_1_load_15' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2724 [1/1] (0.00ns)   --->   "%position_y_0_addr_15 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_29" [md.c:36]   --->   Operation 2724 'getelementptr' 'position_y_0_addr_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2725 [2/2] (2.26ns)   --->   "%position_y_0_load_15 = load i6 %position_y_0_addr_15" [md.c:36]   --->   Operation 2725 'load' 'position_y_0_load_15' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2726 [1/1] (0.00ns)   --->   "%position_y_1_addr_15 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_29" [md.c:36]   --->   Operation 2726 'getelementptr' 'position_y_1_addr_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2727 [2/2] (2.26ns)   --->   "%position_y_1_load_15 = load i6 %position_y_1_addr_15" [md.c:36]   --->   Operation 2727 'load' 'position_y_1_load_15' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2728 [1/1] (0.00ns)   --->   "%position_z_0_addr_15 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_29" [md.c:37]   --->   Operation 2728 'getelementptr' 'position_z_0_addr_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2729 [2/2] (2.26ns)   --->   "%position_z_0_load_15 = load i6 %position_z_0_addr_15" [md.c:37]   --->   Operation 2729 'load' 'position_z_0_load_15' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2730 [1/1] (0.00ns)   --->   "%position_z_1_addr_15 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_29" [md.c:37]   --->   Operation 2730 'getelementptr' 'position_z_1_addr_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2731 [2/2] (2.26ns)   --->   "%position_z_1_load_15 = load i6 %position_z_1_addr_15" [md.c:37]   --->   Operation 2731 'load' 'position_z_1_load_15' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2732 [1/2] (2.26ns)   --->   "%NL_0_load_15 = load i10 %NL_0_addr_15" [md.c:33]   --->   Operation 2732 'load' 'NL_0_load_15' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_17 : Operation 2733 [1/1] (0.00ns)   --->   "%zext_ln33_62 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2733 'zext' 'zext_ln33_62' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2734 [1/1] (2.35ns)   --->   "%lshr_ln33_30 = lshr i64 %NL_0_load_15, i64 %zext_ln33_62" [md.c:33]   --->   Operation 2734 'lshr' 'lshr_ln33_30' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2735 [1/1] (0.00ns)   --->   "%trunc_ln33_30 = trunc i64 %lshr_ln33_30" [md.c:33]   --->   Operation 2735 'trunc' 'trunc_ln33_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2736 [1/2] (2.26ns)   --->   "%NL_1_load_15 = load i10 %NL_1_addr_15" [md.c:33]   --->   Operation 2736 'load' 'NL_1_load_15' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_17 : Operation 2737 [1/1] (0.00ns)   --->   "%zext_ln33_63 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2737 'zext' 'zext_ln33_63' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2738 [1/1] (2.35ns)   --->   "%lshr_ln33_31 = lshr i64 %NL_1_load_15, i64 %zext_ln33_63" [md.c:33]   --->   Operation 2738 'lshr' 'lshr_ln33_31' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2739 [1/1] (0.00ns)   --->   "%trunc_ln33_31 = trunc i64 %lshr_ln33_31" [md.c:33]   --->   Operation 2739 'trunc' 'trunc_ln33_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2740 [1/1] (0.84ns)   --->   "%jidx_15 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_30, i32 %trunc_ln33_31, i1 %tmp_1" [md.c:33]   --->   Operation 2740 'mux' 'jidx_15' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2741 [1/1] (0.00ns)   --->   "%trunc_ln22_15 = trunc i32 %jidx_15" [md.c:22]   --->   Operation 2741 'trunc' 'trunc_ln22_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2742 [1/1] (0.00ns)   --->   "%lshr_ln35_14 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_15, i32 7, i32 31" [md.c:35]   --->   Operation 2742 'partselect' 'lshr_ln35_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2743 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_15, i32 6" [md.c:35]   --->   Operation 2743 'bitselect' 'tmp_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2744 [2/5] (5.86ns)   --->   "%add20_1 = dadd i64 %mul18_1, i64 %mul19_1" [md.c:42]   --->   Operation 2744 'dadd' 'add20_1' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2745 [3/5] (5.86ns)   --->   "%add20_1_1 = dadd i64 %mul18_1_1, i64 %mul19_1_1" [md.c:42]   --->   Operation 2745 'dadd' 'add20_1_1' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2746 [4/5] (5.86ns)   --->   "%add20_1_2 = dadd i64 %mul18_1_2, i64 %mul19_1_2" [md.c:42]   --->   Operation 2746 'dadd' 'add20_1_2' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2747 [5/5] (5.86ns)   --->   "%add20_1_3 = dadd i64 %mul18_1_3, i64 %mul19_1_3" [md.c:42]   --->   Operation 2747 'dadd' 'add20_1_3' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2748 [1/4] (6.58ns)   --->   "%mul19_1_4 = dmul i64 %dely_20, i64 %dely_20" [md.c:42]   --->   Operation 2748 'dmul' 'mul19_1_4' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2749 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_4, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2749 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2750 [1/4] (6.58ns)   --->   "%mul18_1_5 = dmul i64 %delx_21, i64 %delx_21" [md.c:42]   --->   Operation 2750 'dmul' 'mul18_1_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2751 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_5, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2751 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2752 [2/4] (6.58ns)   --->   "%mul19_1_5 = dmul i64 %dely_21, i64 %dely_21" [md.c:42]   --->   Operation 2752 'dmul' 'mul19_1_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2753 [1/4] (6.58ns)   --->   "%mul21_1_5 = dmul i64 %delz_21, i64 %delz_21" [md.c:42]   --->   Operation 2753 'dmul' 'mul21_1_5' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2754 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_5, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2754 'specfucore' 'specfucore_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2755 [2/4] (6.58ns)   --->   "%mul18_1_6 = dmul i64 %delx_22, i64 %delx_22" [md.c:42]   --->   Operation 2755 'dmul' 'mul18_1_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2756 [3/4] (6.58ns)   --->   "%mul19_1_6 = dmul i64 %dely_22, i64 %dely_22" [md.c:42]   --->   Operation 2756 'dmul' 'mul19_1_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2757 [2/4] (6.58ns)   --->   "%mul21_1_6 = dmul i64 %delz_22, i64 %delz_22" [md.c:42]   --->   Operation 2757 'dmul' 'mul21_1_6' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2758 [3/4] (6.58ns)   --->   "%mul18_1_7 = dmul i64 %delx_23, i64 %delx_23" [md.c:42]   --->   Operation 2758 'dmul' 'mul18_1_7' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2759 [4/4] (6.58ns)   --->   "%mul19_1_7 = dmul i64 %dely_23, i64 %dely_23" [md.c:42]   --->   Operation 2759 'dmul' 'mul19_1_7' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2760 [3/4] (6.58ns)   --->   "%mul21_1_7 = dmul i64 %delz_23, i64 %delz_23" [md.c:42]   --->   Operation 2760 'dmul' 'mul21_1_7' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2761 [1/5] (5.86ns)   --->   "%dely_24 = dsub i64 %i_y_1, i64 %j_y_24" [md.c:40]   --->   Operation 2761 'dsub' 'dely_24' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2762 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_24, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 2762 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2763 [4/4] (6.58ns)   --->   "%mul18_1_8 = dmul i64 %delx_24, i64 %delx_24" [md.c:42]   --->   Operation 2763 'dmul' 'mul18_1_8' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2764 [4/4] (6.58ns)   --->   "%mul21_1_8 = dmul i64 %delz_24, i64 %delz_24" [md.c:42]   --->   Operation 2764 'dmul' 'mul21_1_8' <Predicate = (!tmp)> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2765 [1/4] (6.29ns)   --->   "%delx_25 = dsub i64 %i_x_1, i64 %j_x_25" [md.c:39]   --->   Operation 2765 'dsub' 'delx_25' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2766 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_25, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2766 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2767 [2/5] (5.86ns)   --->   "%dely_25 = dsub i64 %i_y_1, i64 %j_y_25" [md.c:40]   --->   Operation 2767 'dsub' 'dely_25' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2768 [1/4] (6.29ns)   --->   "%delz_25 = dsub i64 %i_z_1, i64 %j_z_25" [md.c:41]   --->   Operation 2768 'dsub' 'delz_25' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2769 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_25, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2769 'specfucore' 'specfucore_ln18' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2770 [2/4] (6.29ns)   --->   "%delx_26 = dsub i64 %i_x_1, i64 %j_x_26" [md.c:39]   --->   Operation 2770 'dsub' 'delx_26' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2771 [3/5] (5.86ns)   --->   "%dely_26 = dsub i64 %i_y_1, i64 %j_y_26" [md.c:40]   --->   Operation 2771 'dsub' 'dely_26' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2772 [2/4] (6.29ns)   --->   "%delz_26 = dsub i64 %i_z_1, i64 %j_z_26" [md.c:41]   --->   Operation 2772 'dsub' 'delz_26' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2773 [3/4] (6.29ns)   --->   "%delx_27 = dsub i64 %i_x_1, i64 %j_x_27" [md.c:39]   --->   Operation 2773 'dsub' 'delx_27' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2774 [4/5] (5.86ns)   --->   "%dely_27 = dsub i64 %i_y_1, i64 %j_y_27" [md.c:40]   --->   Operation 2774 'dsub' 'dely_27' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2775 [3/4] (6.29ns)   --->   "%delz_27 = dsub i64 %i_z_1, i64 %j_z_27" [md.c:41]   --->   Operation 2775 'dsub' 'delz_27' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2776 [4/4] (6.29ns)   --->   "%delx_28 = dsub i64 %i_x_1, i64 %j_x_28" [md.c:39]   --->   Operation 2776 'dsub' 'delx_28' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2777 [5/5] (5.86ns)   --->   "%dely_28 = dsub i64 %i_y_1, i64 %j_y_28" [md.c:40]   --->   Operation 2777 'dsub' 'dely_28' <Predicate = (!tmp)> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2778 [4/4] (6.29ns)   --->   "%delz_28 = dsub i64 %i_z_1, i64 %j_z_28" [md.c:41]   --->   Operation 2778 'dsub' 'delz_28' <Predicate = (!tmp)> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2779 [1/1] (0.00ns)   --->   "%shl_ln35_28 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_32, i6 0" [md.c:35]   --->   Operation 2779 'bitconcatenate' 'shl_ln35_28' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2780 [1/2] (2.26ns)   --->   "%position_x_0_load_31 = load i6 %position_x_0_addr_31" [md.c:35]   --->   Operation 2780 'load' 'position_x_0_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2781 [1/1] (0.00ns)   --->   "%zext_ln35_90 = zext i7 %shl_ln35_28" [md.c:35]   --->   Operation 2781 'zext' 'zext_ln35_90' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2782 [1/1] (2.37ns)   --->   "%lshr_ln35_88 = lshr i128 %position_x_0_load_31, i128 %zext_ln35_90" [md.c:35]   --->   Operation 2782 'lshr' 'lshr_ln35_88' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2783 [1/1] (0.00ns)   --->   "%trunc_ln35_58 = trunc i128 %lshr_ln35_88" [md.c:35]   --->   Operation 2783 'trunc' 'trunc_ln35_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2784 [1/1] (0.00ns)   --->   "%bitcast_ln35_58 = bitcast i64 %trunc_ln35_58" [md.c:35]   --->   Operation 2784 'bitcast' 'bitcast_ln35_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2785 [1/2] (2.26ns)   --->   "%position_x_1_load_31 = load i6 %position_x_1_addr_31" [md.c:35]   --->   Operation 2785 'load' 'position_x_1_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2786 [1/1] (0.00ns)   --->   "%zext_ln35_91 = zext i7 %shl_ln35_28" [md.c:35]   --->   Operation 2786 'zext' 'zext_ln35_91' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2787 [1/1] (2.37ns)   --->   "%lshr_ln35_89 = lshr i128 %position_x_1_load_31, i128 %zext_ln35_91" [md.c:35]   --->   Operation 2787 'lshr' 'lshr_ln35_89' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2788 [1/1] (0.00ns)   --->   "%trunc_ln35_59 = trunc i128 %lshr_ln35_89" [md.c:35]   --->   Operation 2788 'trunc' 'trunc_ln35_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2789 [1/1] (0.00ns)   --->   "%bitcast_ln35_59 = bitcast i64 %trunc_ln35_59" [md.c:35]   --->   Operation 2789 'bitcast' 'bitcast_ln35_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2790 [1/1] (0.84ns)   --->   "%j_x_29 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_58, i64 %bitcast_ln35_59, i25 %lshr_ln35_28" [md.c:35]   --->   Operation 2790 'mux' 'j_x_29' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2791 [1/2] (2.26ns)   --->   "%position_y_0_load_31 = load i6 %position_y_0_addr_31" [md.c:36]   --->   Operation 2791 'load' 'position_y_0_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2792 [1/1] (0.00ns)   --->   "%zext_ln36_58 = zext i7 %shl_ln35_28" [md.c:36]   --->   Operation 2792 'zext' 'zext_ln36_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2793 [1/1] (2.37ns)   --->   "%lshr_ln36_58 = lshr i128 %position_y_0_load_31, i128 %zext_ln36_58" [md.c:36]   --->   Operation 2793 'lshr' 'lshr_ln36_58' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2794 [1/1] (0.00ns)   --->   "%trunc_ln36_58 = trunc i128 %lshr_ln36_58" [md.c:36]   --->   Operation 2794 'trunc' 'trunc_ln36_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2795 [1/1] (0.00ns)   --->   "%bitcast_ln36_58 = bitcast i64 %trunc_ln36_58" [md.c:36]   --->   Operation 2795 'bitcast' 'bitcast_ln36_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2796 [1/2] (2.26ns)   --->   "%position_y_1_load_31 = load i6 %position_y_1_addr_31" [md.c:36]   --->   Operation 2796 'load' 'position_y_1_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2797 [1/1] (0.00ns)   --->   "%zext_ln36_59 = zext i7 %shl_ln35_28" [md.c:36]   --->   Operation 2797 'zext' 'zext_ln36_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2798 [1/1] (2.37ns)   --->   "%lshr_ln36_59 = lshr i128 %position_y_1_load_31, i128 %zext_ln36_59" [md.c:36]   --->   Operation 2798 'lshr' 'lshr_ln36_59' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2799 [1/1] (0.00ns)   --->   "%trunc_ln36_59 = trunc i128 %lshr_ln36_59" [md.c:36]   --->   Operation 2799 'trunc' 'trunc_ln36_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2800 [1/1] (0.00ns)   --->   "%bitcast_ln36_59 = bitcast i64 %trunc_ln36_59" [md.c:36]   --->   Operation 2800 'bitcast' 'bitcast_ln36_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2801 [1/1] (0.84ns)   --->   "%j_y_29 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_58, i64 %bitcast_ln36_59, i25 %lshr_ln35_28" [md.c:36]   --->   Operation 2801 'mux' 'j_y_29' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2802 [1/2] (2.26ns)   --->   "%position_z_0_load_31 = load i6 %position_z_0_addr_31" [md.c:37]   --->   Operation 2802 'load' 'position_z_0_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2803 [1/1] (0.00ns)   --->   "%zext_ln37_58 = zext i7 %shl_ln35_28" [md.c:37]   --->   Operation 2803 'zext' 'zext_ln37_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2804 [1/1] (2.37ns)   --->   "%lshr_ln37_58 = lshr i128 %position_z_0_load_31, i128 %zext_ln37_58" [md.c:37]   --->   Operation 2804 'lshr' 'lshr_ln37_58' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2805 [1/1] (0.00ns)   --->   "%trunc_ln37_58 = trunc i128 %lshr_ln37_58" [md.c:37]   --->   Operation 2805 'trunc' 'trunc_ln37_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2806 [1/1] (0.00ns)   --->   "%bitcast_ln37_58 = bitcast i64 %trunc_ln37_58" [md.c:37]   --->   Operation 2806 'bitcast' 'bitcast_ln37_58' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2807 [1/2] (2.26ns)   --->   "%position_z_1_load_31 = load i6 %position_z_1_addr_31" [md.c:37]   --->   Operation 2807 'load' 'position_z_1_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2808 [1/1] (0.00ns)   --->   "%zext_ln37_59 = zext i7 %shl_ln35_28" [md.c:37]   --->   Operation 2808 'zext' 'zext_ln37_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2809 [1/1] (2.37ns)   --->   "%lshr_ln37_59 = lshr i128 %position_z_1_load_31, i128 %zext_ln37_59" [md.c:37]   --->   Operation 2809 'lshr' 'lshr_ln37_59' <Predicate = (!tmp)> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2810 [1/1] (0.00ns)   --->   "%trunc_ln37_59 = trunc i128 %lshr_ln37_59" [md.c:37]   --->   Operation 2810 'trunc' 'trunc_ln37_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2811 [1/1] (0.00ns)   --->   "%bitcast_ln37_59 = bitcast i64 %trunc_ln37_59" [md.c:37]   --->   Operation 2811 'bitcast' 'bitcast_ln37_59' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2812 [1/1] (0.84ns)   --->   "%j_z_29 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_58, i64 %bitcast_ln37_59, i25 %lshr_ln35_28" [md.c:37]   --->   Operation 2812 'mux' 'j_z_29' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2813 [1/1] (0.00ns)   --->   "%zext_ln35_61 = zext i6 %trunc_ln22_30" [md.c:35]   --->   Operation 2813 'zext' 'zext_ln35_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2814 [1/1] (0.00ns)   --->   "%position_x_0_addr_32 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_61" [md.c:35]   --->   Operation 2814 'getelementptr' 'position_x_0_addr_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2815 [2/2] (2.26ns)   --->   "%position_x_0_load_32 = load i6 %position_x_0_addr_32" [md.c:35]   --->   Operation 2815 'load' 'position_x_0_load_32' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2816 [1/1] (0.00ns)   --->   "%position_x_1_addr_32 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_61" [md.c:35]   --->   Operation 2816 'getelementptr' 'position_x_1_addr_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2817 [2/2] (2.26ns)   --->   "%position_x_1_load_32 = load i6 %position_x_1_addr_32" [md.c:35]   --->   Operation 2817 'load' 'position_x_1_load_32' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2818 [1/1] (0.00ns)   --->   "%position_y_0_addr_32 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_61" [md.c:36]   --->   Operation 2818 'getelementptr' 'position_y_0_addr_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2819 [2/2] (2.26ns)   --->   "%position_y_0_load_32 = load i6 %position_y_0_addr_32" [md.c:36]   --->   Operation 2819 'load' 'position_y_0_load_32' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2820 [1/1] (0.00ns)   --->   "%position_y_1_addr_32 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_61" [md.c:36]   --->   Operation 2820 'getelementptr' 'position_y_1_addr_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2821 [2/2] (2.26ns)   --->   "%position_y_1_load_32 = load i6 %position_y_1_addr_32" [md.c:36]   --->   Operation 2821 'load' 'position_y_1_load_32' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2822 [1/1] (0.00ns)   --->   "%position_z_0_addr_32 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_61" [md.c:37]   --->   Operation 2822 'getelementptr' 'position_z_0_addr_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2823 [2/2] (2.26ns)   --->   "%position_z_0_load_32 = load i6 %position_z_0_addr_32" [md.c:37]   --->   Operation 2823 'load' 'position_z_0_load_32' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2824 [1/1] (0.00ns)   --->   "%position_z_1_addr_32 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_61" [md.c:37]   --->   Operation 2824 'getelementptr' 'position_z_1_addr_32' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2825 [2/2] (2.26ns)   --->   "%position_z_1_load_32 = load i6 %position_z_1_addr_32" [md.c:37]   --->   Operation 2825 'load' 'position_z_1_load_32' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_17 : Operation 2826 [1/2] (2.26ns)   --->   "%NL_0_load_31 = load i10 %NL_0_addr_31" [md.c:33]   --->   Operation 2826 'load' 'NL_0_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_17 : Operation 2827 [1/1] (0.00ns)   --->   "%zext_ln33_94 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2827 'zext' 'zext_ln33_94' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2828 [1/1] (2.35ns)   --->   "%lshr_ln33_62 = lshr i64 %NL_0_load_31, i64 %zext_ln33_94" [md.c:33]   --->   Operation 2828 'lshr' 'lshr_ln33_62' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2829 [1/1] (0.00ns)   --->   "%trunc_ln33_62 = trunc i64 %lshr_ln33_62" [md.c:33]   --->   Operation 2829 'trunc' 'trunc_ln33_62' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2830 [1/2] (2.26ns)   --->   "%NL_1_load_31 = load i10 %NL_1_addr_31" [md.c:33]   --->   Operation 2830 'load' 'NL_1_load_31' <Predicate = (!tmp)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_17 : Operation 2831 [1/1] (0.00ns)   --->   "%zext_ln33_95 = zext i6 %and_ln1" [md.c:33]   --->   Operation 2831 'zext' 'zext_ln33_95' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2832 [1/1] (2.35ns)   --->   "%lshr_ln33_63 = lshr i64 %NL_1_load_31, i64 %zext_ln33_95" [md.c:33]   --->   Operation 2832 'lshr' 'lshr_ln33_63' <Predicate = (!tmp)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2833 [1/1] (0.00ns)   --->   "%trunc_ln33_63 = trunc i64 %lshr_ln33_63" [md.c:33]   --->   Operation 2833 'trunc' 'trunc_ln33_63' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2834 [1/1] (0.84ns)   --->   "%jidx_31 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln33_62, i32 %trunc_ln33_63, i1 %tmp_1" [md.c:33]   --->   Operation 2834 'mux' 'jidx_31' <Predicate = (!tmp)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 2835 [1/1] (0.00ns)   --->   "%trunc_ln22_31 = trunc i32 %jidx_31" [md.c:22]   --->   Operation 2835 'trunc' 'trunc_ln22_31' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2836 [1/1] (0.00ns)   --->   "%lshr_ln35_30 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %jidx_31, i32 7, i32 31" [md.c:35]   --->   Operation 2836 'partselect' 'lshr_ln35_30' <Predicate = (!tmp)> <Delay = 0.00>
ST_17 : Operation 2837 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %jidx_31, i32 6" [md.c:35]   --->   Operation 2837 'bitselect' 'tmp_34' <Predicate = (!tmp)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 6.58>
ST_18 : Operation 2838 [1/5] (5.86ns)   --->   "%add = dadd i64 %mul, i64 %mul1" [md.c:42]   --->   Operation 2838 'dadd' 'add' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2839 [2/5] (5.86ns)   --->   "%add20_s = dadd i64 %mul18_s, i64 %mul19_s" [md.c:42]   --->   Operation 2839 'dadd' 'add20_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2840 [3/5] (5.86ns)   --->   "%add20_2 = dadd i64 %mul18_2, i64 %mul19_2" [md.c:42]   --->   Operation 2840 'dadd' 'add20_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2841 [4/5] (5.86ns)   --->   "%add20_3 = dadd i64 %mul18_3, i64 %mul19_3" [md.c:42]   --->   Operation 2841 'dadd' 'add20_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2842 [5/5] (5.86ns)   --->   "%add20_4 = dadd i64 %mul18_4, i64 %mul19_4" [md.c:42]   --->   Operation 2842 'dadd' 'add20_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2843 [1/4] (6.58ns)   --->   "%mul19_5 = dmul i64 %dely_5, i64 %dely_5" [md.c:42]   --->   Operation 2843 'dmul' 'mul19_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2844 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_5, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2844 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2845 [1/4] (6.58ns)   --->   "%mul18_6 = dmul i64 %delx_6, i64 %delx_6" [md.c:42]   --->   Operation 2845 'dmul' 'mul18_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2846 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_6, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2846 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2847 [2/4] (6.58ns)   --->   "%mul19_6 = dmul i64 %dely_6, i64 %dely_6" [md.c:42]   --->   Operation 2847 'dmul' 'mul19_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2848 [1/4] (6.58ns)   --->   "%mul21_6 = dmul i64 %delz_6, i64 %delz_6" [md.c:42]   --->   Operation 2848 'dmul' 'mul21_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2849 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_6, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2849 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2850 [2/4] (6.58ns)   --->   "%mul18_7 = dmul i64 %delx_7, i64 %delx_7" [md.c:42]   --->   Operation 2850 'dmul' 'mul18_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2851 [3/4] (6.58ns)   --->   "%mul19_7 = dmul i64 %dely_7, i64 %dely_7" [md.c:42]   --->   Operation 2851 'dmul' 'mul19_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2852 [2/4] (6.58ns)   --->   "%mul21_7 = dmul i64 %delz_7, i64 %delz_7" [md.c:42]   --->   Operation 2852 'dmul' 'mul21_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2853 [3/4] (6.58ns)   --->   "%mul18_8 = dmul i64 %delx_8, i64 %delx_8" [md.c:42]   --->   Operation 2853 'dmul' 'mul18_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2854 [4/4] (6.58ns)   --->   "%mul19_8 = dmul i64 %dely_8, i64 %dely_8" [md.c:42]   --->   Operation 2854 'dmul' 'mul19_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2855 [3/4] (6.58ns)   --->   "%mul21_8 = dmul i64 %delz_8, i64 %delz_8" [md.c:42]   --->   Operation 2855 'dmul' 'mul21_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2856 [1/5] (5.86ns)   --->   "%dely_9 = dsub i64 %i_y, i64 %j_y_9" [md.c:40]   --->   Operation 2856 'dsub' 'dely_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2857 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_9, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 2857 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2858 [4/4] (6.58ns)   --->   "%mul18_9 = dmul i64 %delx_9, i64 %delx_9" [md.c:42]   --->   Operation 2858 'dmul' 'mul18_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2859 [4/4] (6.58ns)   --->   "%mul21_9 = dmul i64 %delz_9, i64 %delz_9" [md.c:42]   --->   Operation 2859 'dmul' 'mul21_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2860 [1/4] (6.29ns)   --->   "%delx_10 = dsub i64 %i_x, i64 %j_x_10" [md.c:39]   --->   Operation 2860 'dsub' 'delx_10' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2861 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_10, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2861 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2862 [2/5] (5.86ns)   --->   "%dely_10 = dsub i64 %i_y, i64 %j_y_10" [md.c:40]   --->   Operation 2862 'dsub' 'dely_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2863 [1/4] (6.29ns)   --->   "%delz_10 = dsub i64 %i_z, i64 %j_z_10" [md.c:41]   --->   Operation 2863 'dsub' 'delz_10' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2864 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_10, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2864 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2865 [2/4] (6.29ns)   --->   "%delx_11 = dsub i64 %i_x, i64 %j_x_11" [md.c:39]   --->   Operation 2865 'dsub' 'delx_11' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2866 [3/5] (5.86ns)   --->   "%dely_11 = dsub i64 %i_y, i64 %j_y_11" [md.c:40]   --->   Operation 2866 'dsub' 'dely_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2867 [2/4] (6.29ns)   --->   "%delz_11 = dsub i64 %i_z, i64 %j_z_11" [md.c:41]   --->   Operation 2867 'dsub' 'delz_11' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2868 [3/4] (6.29ns)   --->   "%delx_12 = dsub i64 %i_x, i64 %j_x_12" [md.c:39]   --->   Operation 2868 'dsub' 'delx_12' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2869 [4/5] (5.86ns)   --->   "%dely_12 = dsub i64 %i_y, i64 %j_y_12" [md.c:40]   --->   Operation 2869 'dsub' 'dely_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2870 [3/4] (6.29ns)   --->   "%delz_12 = dsub i64 %i_z, i64 %j_z_12" [md.c:41]   --->   Operation 2870 'dsub' 'delz_12' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2871 [4/4] (6.29ns)   --->   "%delx_13 = dsub i64 %i_x, i64 %j_x_13" [md.c:39]   --->   Operation 2871 'dsub' 'delx_13' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2872 [5/5] (5.86ns)   --->   "%dely_13 = dsub i64 %i_y, i64 %j_y_13" [md.c:40]   --->   Operation 2872 'dsub' 'dely_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2873 [4/4] (6.29ns)   --->   "%delz_13 = dsub i64 %i_z, i64 %j_z_13" [md.c:41]   --->   Operation 2873 'dsub' 'delz_13' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2874 [1/1] (0.00ns)   --->   "%shl_ln35_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_17, i6 0" [md.c:35]   --->   Operation 2874 'bitconcatenate' 'shl_ln35_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2875 [1/2] (2.26ns)   --->   "%position_x_0_load_15 = load i6 %position_x_0_addr_15" [md.c:35]   --->   Operation 2875 'load' 'position_x_0_load_15' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_18 : Operation 2876 [1/1] (0.00ns)   --->   "%zext_ln35_56 = zext i7 %shl_ln35_13" [md.c:35]   --->   Operation 2876 'zext' 'zext_ln35_56' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2877 [1/1] (2.37ns)   --->   "%lshr_ln35_58 = lshr i128 %position_x_0_load_15, i128 %zext_ln35_56" [md.c:35]   --->   Operation 2877 'lshr' 'lshr_ln35_58' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2878 [1/1] (0.00ns)   --->   "%trunc_ln35_28 = trunc i128 %lshr_ln35_58" [md.c:35]   --->   Operation 2878 'trunc' 'trunc_ln35_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2879 [1/1] (0.00ns)   --->   "%bitcast_ln35_28 = bitcast i64 %trunc_ln35_28" [md.c:35]   --->   Operation 2879 'bitcast' 'bitcast_ln35_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2880 [1/2] (2.26ns)   --->   "%position_x_1_load_15 = load i6 %position_x_1_addr_15" [md.c:35]   --->   Operation 2880 'load' 'position_x_1_load_15' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_18 : Operation 2881 [1/1] (0.00ns)   --->   "%zext_ln35_58 = zext i7 %shl_ln35_13" [md.c:35]   --->   Operation 2881 'zext' 'zext_ln35_58' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2882 [1/1] (2.37ns)   --->   "%lshr_ln35_59 = lshr i128 %position_x_1_load_15, i128 %zext_ln35_58" [md.c:35]   --->   Operation 2882 'lshr' 'lshr_ln35_59' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2883 [1/1] (0.00ns)   --->   "%trunc_ln35_29 = trunc i128 %lshr_ln35_59" [md.c:35]   --->   Operation 2883 'trunc' 'trunc_ln35_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2884 [1/1] (0.00ns)   --->   "%bitcast_ln35_29 = bitcast i64 %trunc_ln35_29" [md.c:35]   --->   Operation 2884 'bitcast' 'bitcast_ln35_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2885 [1/1] (0.84ns)   --->   "%j_x_14 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_28, i64 %bitcast_ln35_29, i25 %lshr_ln35_13" [md.c:35]   --->   Operation 2885 'mux' 'j_x_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2886 [1/2] (2.26ns)   --->   "%position_y_0_load_15 = load i6 %position_y_0_addr_15" [md.c:36]   --->   Operation 2886 'load' 'position_y_0_load_15' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_18 : Operation 2887 [1/1] (0.00ns)   --->   "%zext_ln36_28 = zext i7 %shl_ln35_13" [md.c:36]   --->   Operation 2887 'zext' 'zext_ln36_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2888 [1/1] (2.37ns)   --->   "%lshr_ln36_28 = lshr i128 %position_y_0_load_15, i128 %zext_ln36_28" [md.c:36]   --->   Operation 2888 'lshr' 'lshr_ln36_28' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2889 [1/1] (0.00ns)   --->   "%trunc_ln36_28 = trunc i128 %lshr_ln36_28" [md.c:36]   --->   Operation 2889 'trunc' 'trunc_ln36_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2890 [1/1] (0.00ns)   --->   "%bitcast_ln36_28 = bitcast i64 %trunc_ln36_28" [md.c:36]   --->   Operation 2890 'bitcast' 'bitcast_ln36_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2891 [1/2] (2.26ns)   --->   "%position_y_1_load_15 = load i6 %position_y_1_addr_15" [md.c:36]   --->   Operation 2891 'load' 'position_y_1_load_15' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_18 : Operation 2892 [1/1] (0.00ns)   --->   "%zext_ln36_29 = zext i7 %shl_ln35_13" [md.c:36]   --->   Operation 2892 'zext' 'zext_ln36_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2893 [1/1] (2.37ns)   --->   "%lshr_ln36_29 = lshr i128 %position_y_1_load_15, i128 %zext_ln36_29" [md.c:36]   --->   Operation 2893 'lshr' 'lshr_ln36_29' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2894 [1/1] (0.00ns)   --->   "%trunc_ln36_29 = trunc i128 %lshr_ln36_29" [md.c:36]   --->   Operation 2894 'trunc' 'trunc_ln36_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2895 [1/1] (0.00ns)   --->   "%bitcast_ln36_29 = bitcast i64 %trunc_ln36_29" [md.c:36]   --->   Operation 2895 'bitcast' 'bitcast_ln36_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2896 [1/1] (0.84ns)   --->   "%j_y_14 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_28, i64 %bitcast_ln36_29, i25 %lshr_ln35_13" [md.c:36]   --->   Operation 2896 'mux' 'j_y_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2897 [1/2] (2.26ns)   --->   "%position_z_0_load_15 = load i6 %position_z_0_addr_15" [md.c:37]   --->   Operation 2897 'load' 'position_z_0_load_15' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_18 : Operation 2898 [1/1] (0.00ns)   --->   "%zext_ln37_28 = zext i7 %shl_ln35_13" [md.c:37]   --->   Operation 2898 'zext' 'zext_ln37_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2899 [1/1] (2.37ns)   --->   "%lshr_ln37_28 = lshr i128 %position_z_0_load_15, i128 %zext_ln37_28" [md.c:37]   --->   Operation 2899 'lshr' 'lshr_ln37_28' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2900 [1/1] (0.00ns)   --->   "%trunc_ln37_28 = trunc i128 %lshr_ln37_28" [md.c:37]   --->   Operation 2900 'trunc' 'trunc_ln37_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2901 [1/1] (0.00ns)   --->   "%bitcast_ln37_28 = bitcast i64 %trunc_ln37_28" [md.c:37]   --->   Operation 2901 'bitcast' 'bitcast_ln37_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2902 [1/2] (2.26ns)   --->   "%position_z_1_load_15 = load i6 %position_z_1_addr_15" [md.c:37]   --->   Operation 2902 'load' 'position_z_1_load_15' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_18 : Operation 2903 [1/1] (0.00ns)   --->   "%zext_ln37_29 = zext i7 %shl_ln35_13" [md.c:37]   --->   Operation 2903 'zext' 'zext_ln37_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2904 [1/1] (2.37ns)   --->   "%lshr_ln37_29 = lshr i128 %position_z_1_load_15, i128 %zext_ln37_29" [md.c:37]   --->   Operation 2904 'lshr' 'lshr_ln37_29' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2905 [1/1] (0.00ns)   --->   "%trunc_ln37_29 = trunc i128 %lshr_ln37_29" [md.c:37]   --->   Operation 2905 'trunc' 'trunc_ln37_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2906 [1/1] (0.00ns)   --->   "%bitcast_ln37_29 = bitcast i64 %trunc_ln37_29" [md.c:37]   --->   Operation 2906 'bitcast' 'bitcast_ln37_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2907 [1/1] (0.84ns)   --->   "%j_z_14 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_28, i64 %bitcast_ln37_29, i25 %lshr_ln35_13" [md.c:37]   --->   Operation 2907 'mux' 'j_z_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2908 [1/5] (5.86ns)   --->   "%add20_1 = dadd i64 %mul18_1, i64 %mul19_1" [md.c:42]   --->   Operation 2908 'dadd' 'add20_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2909 [2/5] (5.86ns)   --->   "%add20_1_1 = dadd i64 %mul18_1_1, i64 %mul19_1_1" [md.c:42]   --->   Operation 2909 'dadd' 'add20_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2910 [3/5] (5.86ns)   --->   "%add20_1_2 = dadd i64 %mul18_1_2, i64 %mul19_1_2" [md.c:42]   --->   Operation 2910 'dadd' 'add20_1_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2911 [4/5] (5.86ns)   --->   "%add20_1_3 = dadd i64 %mul18_1_3, i64 %mul19_1_3" [md.c:42]   --->   Operation 2911 'dadd' 'add20_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2912 [5/5] (5.86ns)   --->   "%add20_1_4 = dadd i64 %mul18_1_4, i64 %mul19_1_4" [md.c:42]   --->   Operation 2912 'dadd' 'add20_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2913 [1/4] (6.58ns)   --->   "%mul19_1_5 = dmul i64 %dely_21, i64 %dely_21" [md.c:42]   --->   Operation 2913 'dmul' 'mul19_1_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2914 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_5, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2914 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2915 [1/4] (6.58ns)   --->   "%mul18_1_6 = dmul i64 %delx_22, i64 %delx_22" [md.c:42]   --->   Operation 2915 'dmul' 'mul18_1_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2916 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_6, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2916 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2917 [2/4] (6.58ns)   --->   "%mul19_1_6 = dmul i64 %dely_22, i64 %dely_22" [md.c:42]   --->   Operation 2917 'dmul' 'mul19_1_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2918 [1/4] (6.58ns)   --->   "%mul21_1_6 = dmul i64 %delz_22, i64 %delz_22" [md.c:42]   --->   Operation 2918 'dmul' 'mul21_1_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2919 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_6, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2919 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2920 [2/4] (6.58ns)   --->   "%mul18_1_7 = dmul i64 %delx_23, i64 %delx_23" [md.c:42]   --->   Operation 2920 'dmul' 'mul18_1_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2921 [3/4] (6.58ns)   --->   "%mul19_1_7 = dmul i64 %dely_23, i64 %dely_23" [md.c:42]   --->   Operation 2921 'dmul' 'mul19_1_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2922 [2/4] (6.58ns)   --->   "%mul21_1_7 = dmul i64 %delz_23, i64 %delz_23" [md.c:42]   --->   Operation 2922 'dmul' 'mul21_1_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2923 [3/4] (6.58ns)   --->   "%mul18_1_8 = dmul i64 %delx_24, i64 %delx_24" [md.c:42]   --->   Operation 2923 'dmul' 'mul18_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2924 [4/4] (6.58ns)   --->   "%mul19_1_8 = dmul i64 %dely_24, i64 %dely_24" [md.c:42]   --->   Operation 2924 'dmul' 'mul19_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2925 [3/4] (6.58ns)   --->   "%mul21_1_8 = dmul i64 %delz_24, i64 %delz_24" [md.c:42]   --->   Operation 2925 'dmul' 'mul21_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2926 [1/5] (5.86ns)   --->   "%dely_25 = dsub i64 %i_y_1, i64 %j_y_25" [md.c:40]   --->   Operation 2926 'dsub' 'dely_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2927 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_25, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 2927 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2928 [4/4] (6.58ns)   --->   "%mul18_1_9 = dmul i64 %delx_25, i64 %delx_25" [md.c:42]   --->   Operation 2928 'dmul' 'mul18_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2929 [4/4] (6.58ns)   --->   "%mul21_1_9 = dmul i64 %delz_25, i64 %delz_25" [md.c:42]   --->   Operation 2929 'dmul' 'mul21_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2930 [1/4] (6.29ns)   --->   "%delx_26 = dsub i64 %i_x_1, i64 %j_x_26" [md.c:39]   --->   Operation 2930 'dsub' 'delx_26' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2931 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_26, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2931 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2932 [2/5] (5.86ns)   --->   "%dely_26 = dsub i64 %i_y_1, i64 %j_y_26" [md.c:40]   --->   Operation 2932 'dsub' 'dely_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2933 [1/4] (6.29ns)   --->   "%delz_26 = dsub i64 %i_z_1, i64 %j_z_26" [md.c:41]   --->   Operation 2933 'dsub' 'delz_26' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2934 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_26, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 2934 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2935 [2/4] (6.29ns)   --->   "%delx_27 = dsub i64 %i_x_1, i64 %j_x_27" [md.c:39]   --->   Operation 2935 'dsub' 'delx_27' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2936 [3/5] (5.86ns)   --->   "%dely_27 = dsub i64 %i_y_1, i64 %j_y_27" [md.c:40]   --->   Operation 2936 'dsub' 'dely_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2937 [2/4] (6.29ns)   --->   "%delz_27 = dsub i64 %i_z_1, i64 %j_z_27" [md.c:41]   --->   Operation 2937 'dsub' 'delz_27' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2938 [3/4] (6.29ns)   --->   "%delx_28 = dsub i64 %i_x_1, i64 %j_x_28" [md.c:39]   --->   Operation 2938 'dsub' 'delx_28' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2939 [4/5] (5.86ns)   --->   "%dely_28 = dsub i64 %i_y_1, i64 %j_y_28" [md.c:40]   --->   Operation 2939 'dsub' 'dely_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2940 [3/4] (6.29ns)   --->   "%delz_28 = dsub i64 %i_z_1, i64 %j_z_28" [md.c:41]   --->   Operation 2940 'dsub' 'delz_28' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2941 [4/4] (6.29ns)   --->   "%delx_29 = dsub i64 %i_x_1, i64 %j_x_29" [md.c:39]   --->   Operation 2941 'dsub' 'delx_29' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2942 [5/5] (5.86ns)   --->   "%dely_29 = dsub i64 %i_y_1, i64 %j_y_29" [md.c:40]   --->   Operation 2942 'dsub' 'dely_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2943 [4/4] (6.29ns)   --->   "%delz_29 = dsub i64 %i_z_1, i64 %j_z_29" [md.c:41]   --->   Operation 2943 'dsub' 'delz_29' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2944 [1/1] (0.00ns)   --->   "%shl_ln35_29 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_33, i6 0" [md.c:35]   --->   Operation 2944 'bitconcatenate' 'shl_ln35_29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2945 [1/2] (2.26ns)   --->   "%position_x_0_load_32 = load i6 %position_x_0_addr_32" [md.c:35]   --->   Operation 2945 'load' 'position_x_0_load_32' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_18 : Operation 2946 [1/1] (0.00ns)   --->   "%zext_ln35_92 = zext i7 %shl_ln35_29" [md.c:35]   --->   Operation 2946 'zext' 'zext_ln35_92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2947 [1/1] (2.37ns)   --->   "%lshr_ln35_90 = lshr i128 %position_x_0_load_32, i128 %zext_ln35_92" [md.c:35]   --->   Operation 2947 'lshr' 'lshr_ln35_90' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2948 [1/1] (0.00ns)   --->   "%trunc_ln35_60 = trunc i128 %lshr_ln35_90" [md.c:35]   --->   Operation 2948 'trunc' 'trunc_ln35_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2949 [1/1] (0.00ns)   --->   "%bitcast_ln35_60 = bitcast i64 %trunc_ln35_60" [md.c:35]   --->   Operation 2949 'bitcast' 'bitcast_ln35_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2950 [1/2] (2.26ns)   --->   "%position_x_1_load_32 = load i6 %position_x_1_addr_32" [md.c:35]   --->   Operation 2950 'load' 'position_x_1_load_32' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_18 : Operation 2951 [1/1] (0.00ns)   --->   "%zext_ln35_93 = zext i7 %shl_ln35_29" [md.c:35]   --->   Operation 2951 'zext' 'zext_ln35_93' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2952 [1/1] (2.37ns)   --->   "%lshr_ln35_91 = lshr i128 %position_x_1_load_32, i128 %zext_ln35_93" [md.c:35]   --->   Operation 2952 'lshr' 'lshr_ln35_91' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2953 [1/1] (0.00ns)   --->   "%trunc_ln35_61 = trunc i128 %lshr_ln35_91" [md.c:35]   --->   Operation 2953 'trunc' 'trunc_ln35_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2954 [1/1] (0.00ns)   --->   "%bitcast_ln35_61 = bitcast i64 %trunc_ln35_61" [md.c:35]   --->   Operation 2954 'bitcast' 'bitcast_ln35_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2955 [1/1] (0.84ns)   --->   "%j_x_30 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_60, i64 %bitcast_ln35_61, i25 %lshr_ln35_29" [md.c:35]   --->   Operation 2955 'mux' 'j_x_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2956 [1/2] (2.26ns)   --->   "%position_y_0_load_32 = load i6 %position_y_0_addr_32" [md.c:36]   --->   Operation 2956 'load' 'position_y_0_load_32' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_18 : Operation 2957 [1/1] (0.00ns)   --->   "%zext_ln36_60 = zext i7 %shl_ln35_29" [md.c:36]   --->   Operation 2957 'zext' 'zext_ln36_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2958 [1/1] (2.37ns)   --->   "%lshr_ln36_60 = lshr i128 %position_y_0_load_32, i128 %zext_ln36_60" [md.c:36]   --->   Operation 2958 'lshr' 'lshr_ln36_60' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2959 [1/1] (0.00ns)   --->   "%trunc_ln36_60 = trunc i128 %lshr_ln36_60" [md.c:36]   --->   Operation 2959 'trunc' 'trunc_ln36_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2960 [1/1] (0.00ns)   --->   "%bitcast_ln36_60 = bitcast i64 %trunc_ln36_60" [md.c:36]   --->   Operation 2960 'bitcast' 'bitcast_ln36_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2961 [1/2] (2.26ns)   --->   "%position_y_1_load_32 = load i6 %position_y_1_addr_32" [md.c:36]   --->   Operation 2961 'load' 'position_y_1_load_32' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_18 : Operation 2962 [1/1] (0.00ns)   --->   "%zext_ln36_61 = zext i7 %shl_ln35_29" [md.c:36]   --->   Operation 2962 'zext' 'zext_ln36_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2963 [1/1] (2.37ns)   --->   "%lshr_ln36_61 = lshr i128 %position_y_1_load_32, i128 %zext_ln36_61" [md.c:36]   --->   Operation 2963 'lshr' 'lshr_ln36_61' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2964 [1/1] (0.00ns)   --->   "%trunc_ln36_61 = trunc i128 %lshr_ln36_61" [md.c:36]   --->   Operation 2964 'trunc' 'trunc_ln36_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2965 [1/1] (0.00ns)   --->   "%bitcast_ln36_61 = bitcast i64 %trunc_ln36_61" [md.c:36]   --->   Operation 2965 'bitcast' 'bitcast_ln36_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2966 [1/1] (0.84ns)   --->   "%j_y_30 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_60, i64 %bitcast_ln36_61, i25 %lshr_ln35_29" [md.c:36]   --->   Operation 2966 'mux' 'j_y_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2967 [1/2] (2.26ns)   --->   "%position_z_0_load_32 = load i6 %position_z_0_addr_32" [md.c:37]   --->   Operation 2967 'load' 'position_z_0_load_32' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_18 : Operation 2968 [1/1] (0.00ns)   --->   "%zext_ln37_60 = zext i7 %shl_ln35_29" [md.c:37]   --->   Operation 2968 'zext' 'zext_ln37_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2969 [1/1] (2.37ns)   --->   "%lshr_ln37_60 = lshr i128 %position_z_0_load_32, i128 %zext_ln37_60" [md.c:37]   --->   Operation 2969 'lshr' 'lshr_ln37_60' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2970 [1/1] (0.00ns)   --->   "%trunc_ln37_60 = trunc i128 %lshr_ln37_60" [md.c:37]   --->   Operation 2970 'trunc' 'trunc_ln37_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2971 [1/1] (0.00ns)   --->   "%bitcast_ln37_60 = bitcast i64 %trunc_ln37_60" [md.c:37]   --->   Operation 2971 'bitcast' 'bitcast_ln37_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2972 [1/2] (2.26ns)   --->   "%position_z_1_load_32 = load i6 %position_z_1_addr_32" [md.c:37]   --->   Operation 2972 'load' 'position_z_1_load_32' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_18 : Operation 2973 [1/1] (0.00ns)   --->   "%zext_ln37_61 = zext i7 %shl_ln35_29" [md.c:37]   --->   Operation 2973 'zext' 'zext_ln37_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2974 [1/1] (2.37ns)   --->   "%lshr_ln37_61 = lshr i128 %position_z_1_load_32, i128 %zext_ln37_61" [md.c:37]   --->   Operation 2974 'lshr' 'lshr_ln37_61' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 2975 [1/1] (0.00ns)   --->   "%trunc_ln37_61 = trunc i128 %lshr_ln37_61" [md.c:37]   --->   Operation 2975 'trunc' 'trunc_ln37_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2976 [1/1] (0.00ns)   --->   "%bitcast_ln37_61 = bitcast i64 %trunc_ln37_61" [md.c:37]   --->   Operation 2976 'bitcast' 'bitcast_ln37_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 2977 [1/1] (0.84ns)   --->   "%j_z_30 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_60, i64 %bitcast_ln37_61, i25 %lshr_ln35_29" [md.c:37]   --->   Operation 2977 'mux' 'j_z_30' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.58>
ST_19 : Operation 2978 [5/5] (5.86ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [md.c:42]   --->   Operation 2978 'dadd' 'add1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2979 [1/5] (5.86ns)   --->   "%add20_s = dadd i64 %mul18_s, i64 %mul19_s" [md.c:42]   --->   Operation 2979 'dadd' 'add20_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2980 [2/5] (5.86ns)   --->   "%add20_2 = dadd i64 %mul18_2, i64 %mul19_2" [md.c:42]   --->   Operation 2980 'dadd' 'add20_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2981 [3/5] (5.86ns)   --->   "%add20_3 = dadd i64 %mul18_3, i64 %mul19_3" [md.c:42]   --->   Operation 2981 'dadd' 'add20_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2982 [4/5] (5.86ns)   --->   "%add20_4 = dadd i64 %mul18_4, i64 %mul19_4" [md.c:42]   --->   Operation 2982 'dadd' 'add20_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2983 [5/5] (5.86ns)   --->   "%add20_5 = dadd i64 %mul18_5, i64 %mul19_5" [md.c:42]   --->   Operation 2983 'dadd' 'add20_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2984 [1/4] (6.58ns)   --->   "%mul19_6 = dmul i64 %dely_6, i64 %dely_6" [md.c:42]   --->   Operation 2984 'dmul' 'mul19_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2985 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_6, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2985 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2986 [1/4] (6.58ns)   --->   "%mul18_7 = dmul i64 %delx_7, i64 %delx_7" [md.c:42]   --->   Operation 2986 'dmul' 'mul18_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2987 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_7, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2987 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2988 [2/4] (6.58ns)   --->   "%mul19_7 = dmul i64 %dely_7, i64 %dely_7" [md.c:42]   --->   Operation 2988 'dmul' 'mul19_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2989 [1/4] (6.58ns)   --->   "%mul21_7 = dmul i64 %delz_7, i64 %delz_7" [md.c:42]   --->   Operation 2989 'dmul' 'mul21_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2990 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_7, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 2990 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2991 [2/4] (6.58ns)   --->   "%mul18_8 = dmul i64 %delx_8, i64 %delx_8" [md.c:42]   --->   Operation 2991 'dmul' 'mul18_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2992 [3/4] (6.58ns)   --->   "%mul19_8 = dmul i64 %dely_8, i64 %dely_8" [md.c:42]   --->   Operation 2992 'dmul' 'mul19_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2993 [2/4] (6.58ns)   --->   "%mul21_8 = dmul i64 %delz_8, i64 %delz_8" [md.c:42]   --->   Operation 2993 'dmul' 'mul21_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2994 [3/4] (6.58ns)   --->   "%mul18_9 = dmul i64 %delx_9, i64 %delx_9" [md.c:42]   --->   Operation 2994 'dmul' 'mul18_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2995 [4/4] (6.58ns)   --->   "%mul19_9 = dmul i64 %dely_9, i64 %dely_9" [md.c:42]   --->   Operation 2995 'dmul' 'mul19_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2996 [3/4] (6.58ns)   --->   "%mul21_9 = dmul i64 %delz_9, i64 %delz_9" [md.c:42]   --->   Operation 2996 'dmul' 'mul21_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2997 [1/5] (5.86ns)   --->   "%dely_10 = dsub i64 %i_y, i64 %j_y_10" [md.c:40]   --->   Operation 2997 'dsub' 'dely_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2998 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_10, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 2998 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2999 [4/4] (6.58ns)   --->   "%mul18_10 = dmul i64 %delx_10, i64 %delx_10" [md.c:42]   --->   Operation 2999 'dmul' 'mul18_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3000 [4/4] (6.58ns)   --->   "%mul21_10 = dmul i64 %delz_10, i64 %delz_10" [md.c:42]   --->   Operation 3000 'dmul' 'mul21_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3001 [1/4] (6.29ns)   --->   "%delx_11 = dsub i64 %i_x, i64 %j_x_11" [md.c:39]   --->   Operation 3001 'dsub' 'delx_11' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3002 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_11, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3002 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3003 [2/5] (5.86ns)   --->   "%dely_11 = dsub i64 %i_y, i64 %j_y_11" [md.c:40]   --->   Operation 3003 'dsub' 'dely_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3004 [1/4] (6.29ns)   --->   "%delz_11 = dsub i64 %i_z, i64 %j_z_11" [md.c:41]   --->   Operation 3004 'dsub' 'delz_11' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3005 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_11, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3005 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3006 [2/4] (6.29ns)   --->   "%delx_12 = dsub i64 %i_x, i64 %j_x_12" [md.c:39]   --->   Operation 3006 'dsub' 'delx_12' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3007 [3/5] (5.86ns)   --->   "%dely_12 = dsub i64 %i_y, i64 %j_y_12" [md.c:40]   --->   Operation 3007 'dsub' 'dely_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3008 [2/4] (6.29ns)   --->   "%delz_12 = dsub i64 %i_z, i64 %j_z_12" [md.c:41]   --->   Operation 3008 'dsub' 'delz_12' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3009 [3/4] (6.29ns)   --->   "%delx_13 = dsub i64 %i_x, i64 %j_x_13" [md.c:39]   --->   Operation 3009 'dsub' 'delx_13' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3010 [4/5] (5.86ns)   --->   "%dely_13 = dsub i64 %i_y, i64 %j_y_13" [md.c:40]   --->   Operation 3010 'dsub' 'dely_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3011 [3/4] (6.29ns)   --->   "%delz_13 = dsub i64 %i_z, i64 %j_z_13" [md.c:41]   --->   Operation 3011 'dsub' 'delz_13' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3012 [4/4] (6.29ns)   --->   "%delx_14 = dsub i64 %i_x, i64 %j_x_14" [md.c:39]   --->   Operation 3012 'dsub' 'delx_14' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3013 [5/5] (5.86ns)   --->   "%dely_14 = dsub i64 %i_y, i64 %j_y_14" [md.c:40]   --->   Operation 3013 'dsub' 'dely_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3014 [4/4] (6.29ns)   --->   "%delz_14 = dsub i64 %i_z, i64 %j_z_14" [md.c:41]   --->   Operation 3014 'dsub' 'delz_14' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3015 [1/1] (0.00ns)   --->   "%zext_ln35_31 = zext i6 %trunc_ln22_15" [md.c:35]   --->   Operation 3015 'zext' 'zext_ln35_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3016 [1/1] (0.00ns)   --->   "%position_x_0_addr_16 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_31" [md.c:35]   --->   Operation 3016 'getelementptr' 'position_x_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3017 [2/2] (2.26ns)   --->   "%position_x_0_load_16 = load i6 %position_x_0_addr_16" [md.c:35]   --->   Operation 3017 'load' 'position_x_0_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_19 : Operation 3018 [1/1] (0.00ns)   --->   "%position_x_1_addr_16 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_31" [md.c:35]   --->   Operation 3018 'getelementptr' 'position_x_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3019 [2/2] (2.26ns)   --->   "%position_x_1_load_16 = load i6 %position_x_1_addr_16" [md.c:35]   --->   Operation 3019 'load' 'position_x_1_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_19 : Operation 3020 [1/1] (0.00ns)   --->   "%position_y_0_addr_16 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_31" [md.c:36]   --->   Operation 3020 'getelementptr' 'position_y_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3021 [2/2] (2.26ns)   --->   "%position_y_0_load_16 = load i6 %position_y_0_addr_16" [md.c:36]   --->   Operation 3021 'load' 'position_y_0_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_19 : Operation 3022 [1/1] (0.00ns)   --->   "%position_y_1_addr_16 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_31" [md.c:36]   --->   Operation 3022 'getelementptr' 'position_y_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3023 [2/2] (2.26ns)   --->   "%position_y_1_load_16 = load i6 %position_y_1_addr_16" [md.c:36]   --->   Operation 3023 'load' 'position_y_1_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_19 : Operation 3024 [1/1] (0.00ns)   --->   "%position_z_0_addr_16 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_31" [md.c:37]   --->   Operation 3024 'getelementptr' 'position_z_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3025 [2/2] (2.26ns)   --->   "%position_z_0_load_16 = load i6 %position_z_0_addr_16" [md.c:37]   --->   Operation 3025 'load' 'position_z_0_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_19 : Operation 3026 [1/1] (0.00ns)   --->   "%position_z_1_addr_16 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_31" [md.c:37]   --->   Operation 3026 'getelementptr' 'position_z_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3027 [2/2] (2.26ns)   --->   "%position_z_1_load_16 = load i6 %position_z_1_addr_16" [md.c:37]   --->   Operation 3027 'load' 'position_z_1_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_19 : Operation 3028 [5/5] (5.86ns)   --->   "%add22_1 = dadd i64 %add20_1, i64 %mul21_1" [md.c:42]   --->   Operation 3028 'dadd' 'add22_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3029 [1/5] (5.86ns)   --->   "%add20_1_1 = dadd i64 %mul18_1_1, i64 %mul19_1_1" [md.c:42]   --->   Operation 3029 'dadd' 'add20_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3030 [2/5] (5.86ns)   --->   "%add20_1_2 = dadd i64 %mul18_1_2, i64 %mul19_1_2" [md.c:42]   --->   Operation 3030 'dadd' 'add20_1_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3031 [3/5] (5.86ns)   --->   "%add20_1_3 = dadd i64 %mul18_1_3, i64 %mul19_1_3" [md.c:42]   --->   Operation 3031 'dadd' 'add20_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3032 [4/5] (5.86ns)   --->   "%add20_1_4 = dadd i64 %mul18_1_4, i64 %mul19_1_4" [md.c:42]   --->   Operation 3032 'dadd' 'add20_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3033 [5/5] (5.86ns)   --->   "%add20_1_5 = dadd i64 %mul18_1_5, i64 %mul19_1_5" [md.c:42]   --->   Operation 3033 'dadd' 'add20_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3034 [1/4] (6.58ns)   --->   "%mul19_1_6 = dmul i64 %dely_22, i64 %dely_22" [md.c:42]   --->   Operation 3034 'dmul' 'mul19_1_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3035 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_6, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3035 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3036 [1/4] (6.58ns)   --->   "%mul18_1_7 = dmul i64 %delx_23, i64 %delx_23" [md.c:42]   --->   Operation 3036 'dmul' 'mul18_1_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3037 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_7, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3037 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3038 [2/4] (6.58ns)   --->   "%mul19_1_7 = dmul i64 %dely_23, i64 %dely_23" [md.c:42]   --->   Operation 3038 'dmul' 'mul19_1_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3039 [1/4] (6.58ns)   --->   "%mul21_1_7 = dmul i64 %delz_23, i64 %delz_23" [md.c:42]   --->   Operation 3039 'dmul' 'mul21_1_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3040 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_7, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3040 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3041 [2/4] (6.58ns)   --->   "%mul18_1_8 = dmul i64 %delx_24, i64 %delx_24" [md.c:42]   --->   Operation 3041 'dmul' 'mul18_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3042 [3/4] (6.58ns)   --->   "%mul19_1_8 = dmul i64 %dely_24, i64 %dely_24" [md.c:42]   --->   Operation 3042 'dmul' 'mul19_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3043 [2/4] (6.58ns)   --->   "%mul21_1_8 = dmul i64 %delz_24, i64 %delz_24" [md.c:42]   --->   Operation 3043 'dmul' 'mul21_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3044 [3/4] (6.58ns)   --->   "%mul18_1_9 = dmul i64 %delx_25, i64 %delx_25" [md.c:42]   --->   Operation 3044 'dmul' 'mul18_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3045 [4/4] (6.58ns)   --->   "%mul19_1_9 = dmul i64 %dely_25, i64 %dely_25" [md.c:42]   --->   Operation 3045 'dmul' 'mul19_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3046 [3/4] (6.58ns)   --->   "%mul21_1_9 = dmul i64 %delz_25, i64 %delz_25" [md.c:42]   --->   Operation 3046 'dmul' 'mul21_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3047 [1/5] (5.86ns)   --->   "%dely_26 = dsub i64 %i_y_1, i64 %j_y_26" [md.c:40]   --->   Operation 3047 'dsub' 'dely_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3048 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_26, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 3048 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3049 [4/4] (6.58ns)   --->   "%mul18_1_s = dmul i64 %delx_26, i64 %delx_26" [md.c:42]   --->   Operation 3049 'dmul' 'mul18_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3050 [4/4] (6.58ns)   --->   "%mul21_1_s = dmul i64 %delz_26, i64 %delz_26" [md.c:42]   --->   Operation 3050 'dmul' 'mul21_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3051 [1/4] (6.29ns)   --->   "%delx_27 = dsub i64 %i_x_1, i64 %j_x_27" [md.c:39]   --->   Operation 3051 'dsub' 'delx_27' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3052 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_27, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3052 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3053 [2/5] (5.86ns)   --->   "%dely_27 = dsub i64 %i_y_1, i64 %j_y_27" [md.c:40]   --->   Operation 3053 'dsub' 'dely_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3054 [1/4] (6.29ns)   --->   "%delz_27 = dsub i64 %i_z_1, i64 %j_z_27" [md.c:41]   --->   Operation 3054 'dsub' 'delz_27' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3055 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_27, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3055 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3056 [2/4] (6.29ns)   --->   "%delx_28 = dsub i64 %i_x_1, i64 %j_x_28" [md.c:39]   --->   Operation 3056 'dsub' 'delx_28' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3057 [3/5] (5.86ns)   --->   "%dely_28 = dsub i64 %i_y_1, i64 %j_y_28" [md.c:40]   --->   Operation 3057 'dsub' 'dely_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3058 [2/4] (6.29ns)   --->   "%delz_28 = dsub i64 %i_z_1, i64 %j_z_28" [md.c:41]   --->   Operation 3058 'dsub' 'delz_28' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3059 [3/4] (6.29ns)   --->   "%delx_29 = dsub i64 %i_x_1, i64 %j_x_29" [md.c:39]   --->   Operation 3059 'dsub' 'delx_29' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3060 [4/5] (5.86ns)   --->   "%dely_29 = dsub i64 %i_y_1, i64 %j_y_29" [md.c:40]   --->   Operation 3060 'dsub' 'dely_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3061 [3/4] (6.29ns)   --->   "%delz_29 = dsub i64 %i_z_1, i64 %j_z_29" [md.c:41]   --->   Operation 3061 'dsub' 'delz_29' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3062 [4/4] (6.29ns)   --->   "%delx_30 = dsub i64 %i_x_1, i64 %j_x_30" [md.c:39]   --->   Operation 3062 'dsub' 'delx_30' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3063 [5/5] (5.86ns)   --->   "%dely_30 = dsub i64 %i_y_1, i64 %j_y_30" [md.c:40]   --->   Operation 3063 'dsub' 'dely_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3064 [4/4] (6.29ns)   --->   "%delz_30 = dsub i64 %i_z_1, i64 %j_z_30" [md.c:41]   --->   Operation 3064 'dsub' 'delz_30' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 3065 [1/1] (0.00ns)   --->   "%zext_ln35_63 = zext i6 %trunc_ln22_31" [md.c:35]   --->   Operation 3065 'zext' 'zext_ln35_63' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3066 [1/1] (0.00ns)   --->   "%position_x_0_addr_33 = getelementptr i128 %position_x_0, i64 0, i64 %zext_ln35_63" [md.c:35]   --->   Operation 3066 'getelementptr' 'position_x_0_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3067 [2/2] (2.26ns)   --->   "%position_x_0_load_33 = load i6 %position_x_0_addr_33" [md.c:35]   --->   Operation 3067 'load' 'position_x_0_load_33' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_19 : Operation 3068 [1/1] (0.00ns)   --->   "%position_x_1_addr_33 = getelementptr i128 %position_x_1, i64 0, i64 %zext_ln35_63" [md.c:35]   --->   Operation 3068 'getelementptr' 'position_x_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3069 [2/2] (2.26ns)   --->   "%position_x_1_load_33 = load i6 %position_x_1_addr_33" [md.c:35]   --->   Operation 3069 'load' 'position_x_1_load_33' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_19 : Operation 3070 [1/1] (0.00ns)   --->   "%position_y_0_addr_33 = getelementptr i128 %position_y_0, i64 0, i64 %zext_ln35_63" [md.c:36]   --->   Operation 3070 'getelementptr' 'position_y_0_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3071 [2/2] (2.26ns)   --->   "%position_y_0_load_33 = load i6 %position_y_0_addr_33" [md.c:36]   --->   Operation 3071 'load' 'position_y_0_load_33' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_19 : Operation 3072 [1/1] (0.00ns)   --->   "%position_y_1_addr_33 = getelementptr i128 %position_y_1, i64 0, i64 %zext_ln35_63" [md.c:36]   --->   Operation 3072 'getelementptr' 'position_y_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3073 [2/2] (2.26ns)   --->   "%position_y_1_load_33 = load i6 %position_y_1_addr_33" [md.c:36]   --->   Operation 3073 'load' 'position_y_1_load_33' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_19 : Operation 3074 [1/1] (0.00ns)   --->   "%position_z_0_addr_33 = getelementptr i128 %position_z_0, i64 0, i64 %zext_ln35_63" [md.c:37]   --->   Operation 3074 'getelementptr' 'position_z_0_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3075 [2/2] (2.26ns)   --->   "%position_z_0_load_33 = load i6 %position_z_0_addr_33" [md.c:37]   --->   Operation 3075 'load' 'position_z_0_load_33' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_19 : Operation 3076 [1/1] (0.00ns)   --->   "%position_z_1_addr_33 = getelementptr i128 %position_z_1, i64 0, i64 %zext_ln35_63" [md.c:37]   --->   Operation 3076 'getelementptr' 'position_z_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 3077 [2/2] (2.26ns)   --->   "%position_z_1_load_33 = load i6 %position_z_1_addr_33" [md.c:37]   --->   Operation 3077 'load' 'position_z_1_load_33' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 6.58>
ST_20 : Operation 3078 [4/5] (5.86ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [md.c:42]   --->   Operation 3078 'dadd' 'add1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3079 [5/5] (5.86ns)   --->   "%add22_s = dadd i64 %add20_s, i64 %mul21_s" [md.c:42]   --->   Operation 3079 'dadd' 'add22_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3080 [1/5] (5.86ns)   --->   "%add20_2 = dadd i64 %mul18_2, i64 %mul19_2" [md.c:42]   --->   Operation 3080 'dadd' 'add20_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3081 [2/5] (5.86ns)   --->   "%add20_3 = dadd i64 %mul18_3, i64 %mul19_3" [md.c:42]   --->   Operation 3081 'dadd' 'add20_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3082 [3/5] (5.86ns)   --->   "%add20_4 = dadd i64 %mul18_4, i64 %mul19_4" [md.c:42]   --->   Operation 3082 'dadd' 'add20_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3083 [4/5] (5.86ns)   --->   "%add20_5 = dadd i64 %mul18_5, i64 %mul19_5" [md.c:42]   --->   Operation 3083 'dadd' 'add20_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3084 [5/5] (5.86ns)   --->   "%add20_6 = dadd i64 %mul18_6, i64 %mul19_6" [md.c:42]   --->   Operation 3084 'dadd' 'add20_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3085 [1/4] (6.58ns)   --->   "%mul19_7 = dmul i64 %dely_7, i64 %dely_7" [md.c:42]   --->   Operation 3085 'dmul' 'mul19_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3086 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_7, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3086 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3087 [1/4] (6.58ns)   --->   "%mul18_8 = dmul i64 %delx_8, i64 %delx_8" [md.c:42]   --->   Operation 3087 'dmul' 'mul18_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3088 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_8, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3088 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3089 [2/4] (6.58ns)   --->   "%mul19_8 = dmul i64 %dely_8, i64 %dely_8" [md.c:42]   --->   Operation 3089 'dmul' 'mul19_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3090 [1/4] (6.58ns)   --->   "%mul21_8 = dmul i64 %delz_8, i64 %delz_8" [md.c:42]   --->   Operation 3090 'dmul' 'mul21_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3091 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_8, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3091 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3092 [2/4] (6.58ns)   --->   "%mul18_9 = dmul i64 %delx_9, i64 %delx_9" [md.c:42]   --->   Operation 3092 'dmul' 'mul18_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3093 [3/4] (6.58ns)   --->   "%mul19_9 = dmul i64 %dely_9, i64 %dely_9" [md.c:42]   --->   Operation 3093 'dmul' 'mul19_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3094 [2/4] (6.58ns)   --->   "%mul21_9 = dmul i64 %delz_9, i64 %delz_9" [md.c:42]   --->   Operation 3094 'dmul' 'mul21_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3095 [3/4] (6.58ns)   --->   "%mul18_10 = dmul i64 %delx_10, i64 %delx_10" [md.c:42]   --->   Operation 3095 'dmul' 'mul18_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3096 [4/4] (6.58ns)   --->   "%mul19_10 = dmul i64 %dely_10, i64 %dely_10" [md.c:42]   --->   Operation 3096 'dmul' 'mul19_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3097 [3/4] (6.58ns)   --->   "%mul21_10 = dmul i64 %delz_10, i64 %delz_10" [md.c:42]   --->   Operation 3097 'dmul' 'mul21_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3098 [1/5] (5.86ns)   --->   "%dely_11 = dsub i64 %i_y, i64 %j_y_11" [md.c:40]   --->   Operation 3098 'dsub' 'dely_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3099 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_11, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 3099 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3100 [4/4] (6.58ns)   --->   "%mul18_11 = dmul i64 %delx_11, i64 %delx_11" [md.c:42]   --->   Operation 3100 'dmul' 'mul18_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3101 [4/4] (6.58ns)   --->   "%mul21_11 = dmul i64 %delz_11, i64 %delz_11" [md.c:42]   --->   Operation 3101 'dmul' 'mul21_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3102 [1/4] (6.29ns)   --->   "%delx_12 = dsub i64 %i_x, i64 %j_x_12" [md.c:39]   --->   Operation 3102 'dsub' 'delx_12' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3103 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_12, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3103 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3104 [2/5] (5.86ns)   --->   "%dely_12 = dsub i64 %i_y, i64 %j_y_12" [md.c:40]   --->   Operation 3104 'dsub' 'dely_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3105 [1/4] (6.29ns)   --->   "%delz_12 = dsub i64 %i_z, i64 %j_z_12" [md.c:41]   --->   Operation 3105 'dsub' 'delz_12' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3106 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_12, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3106 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3107 [2/4] (6.29ns)   --->   "%delx_13 = dsub i64 %i_x, i64 %j_x_13" [md.c:39]   --->   Operation 3107 'dsub' 'delx_13' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3108 [3/5] (5.86ns)   --->   "%dely_13 = dsub i64 %i_y, i64 %j_y_13" [md.c:40]   --->   Operation 3108 'dsub' 'dely_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3109 [2/4] (6.29ns)   --->   "%delz_13 = dsub i64 %i_z, i64 %j_z_13" [md.c:41]   --->   Operation 3109 'dsub' 'delz_13' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3110 [3/4] (6.29ns)   --->   "%delx_14 = dsub i64 %i_x, i64 %j_x_14" [md.c:39]   --->   Operation 3110 'dsub' 'delx_14' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3111 [4/5] (5.86ns)   --->   "%dely_14 = dsub i64 %i_y, i64 %j_y_14" [md.c:40]   --->   Operation 3111 'dsub' 'dely_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3112 [3/4] (6.29ns)   --->   "%delz_14 = dsub i64 %i_z, i64 %j_z_14" [md.c:41]   --->   Operation 3112 'dsub' 'delz_14' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3113 [1/1] (0.00ns)   --->   "%shl_ln35_14 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_18, i6 0" [md.c:35]   --->   Operation 3113 'bitconcatenate' 'shl_ln35_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3114 [1/2] (2.26ns)   --->   "%position_x_0_load_16 = load i6 %position_x_0_addr_16" [md.c:35]   --->   Operation 3114 'load' 'position_x_0_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_20 : Operation 3115 [1/1] (0.00ns)   --->   "%zext_ln35_60 = zext i7 %shl_ln35_14" [md.c:35]   --->   Operation 3115 'zext' 'zext_ln35_60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3116 [1/1] (2.37ns)   --->   "%lshr_ln35_60 = lshr i128 %position_x_0_load_16, i128 %zext_ln35_60" [md.c:35]   --->   Operation 3116 'lshr' 'lshr_ln35_60' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3117 [1/1] (0.00ns)   --->   "%trunc_ln35_30 = trunc i128 %lshr_ln35_60" [md.c:35]   --->   Operation 3117 'trunc' 'trunc_ln35_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3118 [1/1] (0.00ns)   --->   "%bitcast_ln35_30 = bitcast i64 %trunc_ln35_30" [md.c:35]   --->   Operation 3118 'bitcast' 'bitcast_ln35_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3119 [1/2] (2.26ns)   --->   "%position_x_1_load_16 = load i6 %position_x_1_addr_16" [md.c:35]   --->   Operation 3119 'load' 'position_x_1_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_20 : Operation 3120 [1/1] (0.00ns)   --->   "%zext_ln35_62 = zext i7 %shl_ln35_14" [md.c:35]   --->   Operation 3120 'zext' 'zext_ln35_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3121 [1/1] (2.37ns)   --->   "%lshr_ln35_61 = lshr i128 %position_x_1_load_16, i128 %zext_ln35_62" [md.c:35]   --->   Operation 3121 'lshr' 'lshr_ln35_61' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3122 [1/1] (0.00ns)   --->   "%trunc_ln35_31 = trunc i128 %lshr_ln35_61" [md.c:35]   --->   Operation 3122 'trunc' 'trunc_ln35_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3123 [1/1] (0.00ns)   --->   "%bitcast_ln35_31 = bitcast i64 %trunc_ln35_31" [md.c:35]   --->   Operation 3123 'bitcast' 'bitcast_ln35_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3124 [1/1] (0.84ns)   --->   "%j_x_15 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_30, i64 %bitcast_ln35_31, i25 %lshr_ln35_14" [md.c:35]   --->   Operation 3124 'mux' 'j_x_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3125 [1/2] (2.26ns)   --->   "%position_y_0_load_16 = load i6 %position_y_0_addr_16" [md.c:36]   --->   Operation 3125 'load' 'position_y_0_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_20 : Operation 3126 [1/1] (0.00ns)   --->   "%zext_ln36_30 = zext i7 %shl_ln35_14" [md.c:36]   --->   Operation 3126 'zext' 'zext_ln36_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3127 [1/1] (2.37ns)   --->   "%lshr_ln36_30 = lshr i128 %position_y_0_load_16, i128 %zext_ln36_30" [md.c:36]   --->   Operation 3127 'lshr' 'lshr_ln36_30' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3128 [1/1] (0.00ns)   --->   "%trunc_ln36_30 = trunc i128 %lshr_ln36_30" [md.c:36]   --->   Operation 3128 'trunc' 'trunc_ln36_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3129 [1/1] (0.00ns)   --->   "%bitcast_ln36_30 = bitcast i64 %trunc_ln36_30" [md.c:36]   --->   Operation 3129 'bitcast' 'bitcast_ln36_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3130 [1/2] (2.26ns)   --->   "%position_y_1_load_16 = load i6 %position_y_1_addr_16" [md.c:36]   --->   Operation 3130 'load' 'position_y_1_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_20 : Operation 3131 [1/1] (0.00ns)   --->   "%zext_ln36_31 = zext i7 %shl_ln35_14" [md.c:36]   --->   Operation 3131 'zext' 'zext_ln36_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3132 [1/1] (2.37ns)   --->   "%lshr_ln36_31 = lshr i128 %position_y_1_load_16, i128 %zext_ln36_31" [md.c:36]   --->   Operation 3132 'lshr' 'lshr_ln36_31' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3133 [1/1] (0.00ns)   --->   "%trunc_ln36_31 = trunc i128 %lshr_ln36_31" [md.c:36]   --->   Operation 3133 'trunc' 'trunc_ln36_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3134 [1/1] (0.00ns)   --->   "%bitcast_ln36_31 = bitcast i64 %trunc_ln36_31" [md.c:36]   --->   Operation 3134 'bitcast' 'bitcast_ln36_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3135 [1/1] (0.84ns)   --->   "%j_y_15 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_30, i64 %bitcast_ln36_31, i25 %lshr_ln35_14" [md.c:36]   --->   Operation 3135 'mux' 'j_y_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3136 [1/2] (2.26ns)   --->   "%position_z_0_load_16 = load i6 %position_z_0_addr_16" [md.c:37]   --->   Operation 3136 'load' 'position_z_0_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_20 : Operation 3137 [1/1] (0.00ns)   --->   "%zext_ln37_30 = zext i7 %shl_ln35_14" [md.c:37]   --->   Operation 3137 'zext' 'zext_ln37_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3138 [1/1] (2.37ns)   --->   "%lshr_ln37_30 = lshr i128 %position_z_0_load_16, i128 %zext_ln37_30" [md.c:37]   --->   Operation 3138 'lshr' 'lshr_ln37_30' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3139 [1/1] (0.00ns)   --->   "%trunc_ln37_30 = trunc i128 %lshr_ln37_30" [md.c:37]   --->   Operation 3139 'trunc' 'trunc_ln37_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3140 [1/1] (0.00ns)   --->   "%bitcast_ln37_30 = bitcast i64 %trunc_ln37_30" [md.c:37]   --->   Operation 3140 'bitcast' 'bitcast_ln37_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3141 [1/2] (2.26ns)   --->   "%position_z_1_load_16 = load i6 %position_z_1_addr_16" [md.c:37]   --->   Operation 3141 'load' 'position_z_1_load_16' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_20 : Operation 3142 [1/1] (0.00ns)   --->   "%zext_ln37_31 = zext i7 %shl_ln35_14" [md.c:37]   --->   Operation 3142 'zext' 'zext_ln37_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3143 [1/1] (2.37ns)   --->   "%lshr_ln37_31 = lshr i128 %position_z_1_load_16, i128 %zext_ln37_31" [md.c:37]   --->   Operation 3143 'lshr' 'lshr_ln37_31' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3144 [1/1] (0.00ns)   --->   "%trunc_ln37_31 = trunc i128 %lshr_ln37_31" [md.c:37]   --->   Operation 3144 'trunc' 'trunc_ln37_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3145 [1/1] (0.00ns)   --->   "%bitcast_ln37_31 = bitcast i64 %trunc_ln37_31" [md.c:37]   --->   Operation 3145 'bitcast' 'bitcast_ln37_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3146 [1/1] (0.84ns)   --->   "%j_z_15 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_30, i64 %bitcast_ln37_31, i25 %lshr_ln35_14" [md.c:37]   --->   Operation 3146 'mux' 'j_z_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3147 [4/5] (5.86ns)   --->   "%add22_1 = dadd i64 %add20_1, i64 %mul21_1" [md.c:42]   --->   Operation 3147 'dadd' 'add22_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3148 [5/5] (5.86ns)   --->   "%add22_1_1 = dadd i64 %add20_1_1, i64 %mul21_1_1" [md.c:42]   --->   Operation 3148 'dadd' 'add22_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3149 [1/5] (5.86ns)   --->   "%add20_1_2 = dadd i64 %mul18_1_2, i64 %mul19_1_2" [md.c:42]   --->   Operation 3149 'dadd' 'add20_1_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3150 [2/5] (5.86ns)   --->   "%add20_1_3 = dadd i64 %mul18_1_3, i64 %mul19_1_3" [md.c:42]   --->   Operation 3150 'dadd' 'add20_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3151 [3/5] (5.86ns)   --->   "%add20_1_4 = dadd i64 %mul18_1_4, i64 %mul19_1_4" [md.c:42]   --->   Operation 3151 'dadd' 'add20_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3152 [4/5] (5.86ns)   --->   "%add20_1_5 = dadd i64 %mul18_1_5, i64 %mul19_1_5" [md.c:42]   --->   Operation 3152 'dadd' 'add20_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3153 [5/5] (5.86ns)   --->   "%add20_1_6 = dadd i64 %mul18_1_6, i64 %mul19_1_6" [md.c:42]   --->   Operation 3153 'dadd' 'add20_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3154 [1/4] (6.58ns)   --->   "%mul19_1_7 = dmul i64 %dely_23, i64 %dely_23" [md.c:42]   --->   Operation 3154 'dmul' 'mul19_1_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3155 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_7, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3155 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3156 [1/4] (6.58ns)   --->   "%mul18_1_8 = dmul i64 %delx_24, i64 %delx_24" [md.c:42]   --->   Operation 3156 'dmul' 'mul18_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3157 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_8, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3157 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3158 [2/4] (6.58ns)   --->   "%mul19_1_8 = dmul i64 %dely_24, i64 %dely_24" [md.c:42]   --->   Operation 3158 'dmul' 'mul19_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3159 [1/4] (6.58ns)   --->   "%mul21_1_8 = dmul i64 %delz_24, i64 %delz_24" [md.c:42]   --->   Operation 3159 'dmul' 'mul21_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3160 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_8, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3160 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3161 [2/4] (6.58ns)   --->   "%mul18_1_9 = dmul i64 %delx_25, i64 %delx_25" [md.c:42]   --->   Operation 3161 'dmul' 'mul18_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3162 [3/4] (6.58ns)   --->   "%mul19_1_9 = dmul i64 %dely_25, i64 %dely_25" [md.c:42]   --->   Operation 3162 'dmul' 'mul19_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3163 [2/4] (6.58ns)   --->   "%mul21_1_9 = dmul i64 %delz_25, i64 %delz_25" [md.c:42]   --->   Operation 3163 'dmul' 'mul21_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3164 [3/4] (6.58ns)   --->   "%mul18_1_s = dmul i64 %delx_26, i64 %delx_26" [md.c:42]   --->   Operation 3164 'dmul' 'mul18_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3165 [4/4] (6.58ns)   --->   "%mul19_1_s = dmul i64 %dely_26, i64 %dely_26" [md.c:42]   --->   Operation 3165 'dmul' 'mul19_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3166 [3/4] (6.58ns)   --->   "%mul21_1_s = dmul i64 %delz_26, i64 %delz_26" [md.c:42]   --->   Operation 3166 'dmul' 'mul21_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3167 [1/5] (5.86ns)   --->   "%dely_27 = dsub i64 %i_y_1, i64 %j_y_27" [md.c:40]   --->   Operation 3167 'dsub' 'dely_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3168 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_27, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 3168 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3169 [4/4] (6.58ns)   --->   "%mul18_1_10 = dmul i64 %delx_27, i64 %delx_27" [md.c:42]   --->   Operation 3169 'dmul' 'mul18_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3170 [4/4] (6.58ns)   --->   "%mul21_1_10 = dmul i64 %delz_27, i64 %delz_27" [md.c:42]   --->   Operation 3170 'dmul' 'mul21_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3171 [1/4] (6.29ns)   --->   "%delx_28 = dsub i64 %i_x_1, i64 %j_x_28" [md.c:39]   --->   Operation 3171 'dsub' 'delx_28' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3172 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_28, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3172 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3173 [2/5] (5.86ns)   --->   "%dely_28 = dsub i64 %i_y_1, i64 %j_y_28" [md.c:40]   --->   Operation 3173 'dsub' 'dely_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3174 [1/4] (6.29ns)   --->   "%delz_28 = dsub i64 %i_z_1, i64 %j_z_28" [md.c:41]   --->   Operation 3174 'dsub' 'delz_28' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3175 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_28, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3175 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3176 [2/4] (6.29ns)   --->   "%delx_29 = dsub i64 %i_x_1, i64 %j_x_29" [md.c:39]   --->   Operation 3176 'dsub' 'delx_29' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3177 [3/5] (5.86ns)   --->   "%dely_29 = dsub i64 %i_y_1, i64 %j_y_29" [md.c:40]   --->   Operation 3177 'dsub' 'dely_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3178 [2/4] (6.29ns)   --->   "%delz_29 = dsub i64 %i_z_1, i64 %j_z_29" [md.c:41]   --->   Operation 3178 'dsub' 'delz_29' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3179 [3/4] (6.29ns)   --->   "%delx_30 = dsub i64 %i_x_1, i64 %j_x_30" [md.c:39]   --->   Operation 3179 'dsub' 'delx_30' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3180 [4/5] (5.86ns)   --->   "%dely_30 = dsub i64 %i_y_1, i64 %j_y_30" [md.c:40]   --->   Operation 3180 'dsub' 'dely_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3181 [3/4] (6.29ns)   --->   "%delz_30 = dsub i64 %i_z_1, i64 %j_z_30" [md.c:41]   --->   Operation 3181 'dsub' 'delz_30' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3182 [1/1] (0.00ns)   --->   "%shl_ln35_30 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %tmp_34, i6 0" [md.c:35]   --->   Operation 3182 'bitconcatenate' 'shl_ln35_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3183 [1/2] (2.26ns)   --->   "%position_x_0_load_33 = load i6 %position_x_0_addr_33" [md.c:35]   --->   Operation 3183 'load' 'position_x_0_load_33' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_20 : Operation 3184 [1/1] (0.00ns)   --->   "%zext_ln35_94 = zext i7 %shl_ln35_30" [md.c:35]   --->   Operation 3184 'zext' 'zext_ln35_94' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3185 [1/1] (2.37ns)   --->   "%lshr_ln35_92 = lshr i128 %position_x_0_load_33, i128 %zext_ln35_94" [md.c:35]   --->   Operation 3185 'lshr' 'lshr_ln35_92' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3186 [1/1] (0.00ns)   --->   "%trunc_ln35_62 = trunc i128 %lshr_ln35_92" [md.c:35]   --->   Operation 3186 'trunc' 'trunc_ln35_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3187 [1/1] (0.00ns)   --->   "%bitcast_ln35_62 = bitcast i64 %trunc_ln35_62" [md.c:35]   --->   Operation 3187 'bitcast' 'bitcast_ln35_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3188 [1/2] (2.26ns)   --->   "%position_x_1_load_33 = load i6 %position_x_1_addr_33" [md.c:35]   --->   Operation 3188 'load' 'position_x_1_load_33' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_20 : Operation 3189 [1/1] (0.00ns)   --->   "%zext_ln35_95 = zext i7 %shl_ln35_30" [md.c:35]   --->   Operation 3189 'zext' 'zext_ln35_95' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3190 [1/1] (2.37ns)   --->   "%lshr_ln35_93 = lshr i128 %position_x_1_load_33, i128 %zext_ln35_95" [md.c:35]   --->   Operation 3190 'lshr' 'lshr_ln35_93' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3191 [1/1] (0.00ns)   --->   "%trunc_ln35_63 = trunc i128 %lshr_ln35_93" [md.c:35]   --->   Operation 3191 'trunc' 'trunc_ln35_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3192 [1/1] (0.00ns)   --->   "%bitcast_ln35_63 = bitcast i64 %trunc_ln35_63" [md.c:35]   --->   Operation 3192 'bitcast' 'bitcast_ln35_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3193 [1/1] (0.84ns)   --->   "%j_x_31 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln35_62, i64 %bitcast_ln35_63, i25 %lshr_ln35_30" [md.c:35]   --->   Operation 3193 'mux' 'j_x_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3194 [1/2] (2.26ns)   --->   "%position_y_0_load_33 = load i6 %position_y_0_addr_33" [md.c:36]   --->   Operation 3194 'load' 'position_y_0_load_33' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_20 : Operation 3195 [1/1] (0.00ns)   --->   "%zext_ln36_62 = zext i7 %shl_ln35_30" [md.c:36]   --->   Operation 3195 'zext' 'zext_ln36_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3196 [1/1] (2.37ns)   --->   "%lshr_ln36_62 = lshr i128 %position_y_0_load_33, i128 %zext_ln36_62" [md.c:36]   --->   Operation 3196 'lshr' 'lshr_ln36_62' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3197 [1/1] (0.00ns)   --->   "%trunc_ln36_62 = trunc i128 %lshr_ln36_62" [md.c:36]   --->   Operation 3197 'trunc' 'trunc_ln36_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3198 [1/1] (0.00ns)   --->   "%bitcast_ln36_62 = bitcast i64 %trunc_ln36_62" [md.c:36]   --->   Operation 3198 'bitcast' 'bitcast_ln36_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3199 [1/2] (2.26ns)   --->   "%position_y_1_load_33 = load i6 %position_y_1_addr_33" [md.c:36]   --->   Operation 3199 'load' 'position_y_1_load_33' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_20 : Operation 3200 [1/1] (0.00ns)   --->   "%zext_ln36_63 = zext i7 %shl_ln35_30" [md.c:36]   --->   Operation 3200 'zext' 'zext_ln36_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3201 [1/1] (2.37ns)   --->   "%lshr_ln36_63 = lshr i128 %position_y_1_load_33, i128 %zext_ln36_63" [md.c:36]   --->   Operation 3201 'lshr' 'lshr_ln36_63' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3202 [1/1] (0.00ns)   --->   "%trunc_ln36_63 = trunc i128 %lshr_ln36_63" [md.c:36]   --->   Operation 3202 'trunc' 'trunc_ln36_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3203 [1/1] (0.00ns)   --->   "%bitcast_ln36_63 = bitcast i64 %trunc_ln36_63" [md.c:36]   --->   Operation 3203 'bitcast' 'bitcast_ln36_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3204 [1/1] (0.84ns)   --->   "%j_y_31 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln36_62, i64 %bitcast_ln36_63, i25 %lshr_ln35_30" [md.c:36]   --->   Operation 3204 'mux' 'j_y_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3205 [1/2] (2.26ns)   --->   "%position_z_0_load_33 = load i6 %position_z_0_addr_33" [md.c:37]   --->   Operation 3205 'load' 'position_z_0_load_33' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_20 : Operation 3206 [1/1] (0.00ns)   --->   "%zext_ln37_62 = zext i7 %shl_ln35_30" [md.c:37]   --->   Operation 3206 'zext' 'zext_ln37_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3207 [1/1] (2.37ns)   --->   "%lshr_ln37_62 = lshr i128 %position_z_0_load_33, i128 %zext_ln37_62" [md.c:37]   --->   Operation 3207 'lshr' 'lshr_ln37_62' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3208 [1/1] (0.00ns)   --->   "%trunc_ln37_62 = trunc i128 %lshr_ln37_62" [md.c:37]   --->   Operation 3208 'trunc' 'trunc_ln37_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3209 [1/1] (0.00ns)   --->   "%bitcast_ln37_62 = bitcast i64 %trunc_ln37_62" [md.c:37]   --->   Operation 3209 'bitcast' 'bitcast_ln37_62' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3210 [1/2] (2.26ns)   --->   "%position_z_1_load_33 = load i6 %position_z_1_addr_33" [md.c:37]   --->   Operation 3210 'load' 'position_z_1_load_33' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_20 : Operation 3211 [1/1] (0.00ns)   --->   "%zext_ln37_63 = zext i7 %shl_ln35_30" [md.c:37]   --->   Operation 3211 'zext' 'zext_ln37_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3212 [1/1] (2.37ns)   --->   "%lshr_ln37_63 = lshr i128 %position_z_1_load_33, i128 %zext_ln37_63" [md.c:37]   --->   Operation 3212 'lshr' 'lshr_ln37_63' <Predicate = true> <Delay = 2.37> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 3213 [1/1] (0.00ns)   --->   "%trunc_ln37_63 = trunc i128 %lshr_ln37_63" [md.c:37]   --->   Operation 3213 'trunc' 'trunc_ln37_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3214 [1/1] (0.00ns)   --->   "%bitcast_ln37_63 = bitcast i64 %trunc_ln37_63" [md.c:37]   --->   Operation 3214 'bitcast' 'bitcast_ln37_63' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 3215 [1/1] (0.84ns)   --->   "%j_z_31 = mux i64 @_ssdm_op_Mux.ap_auto.2double.i25, i64 %bitcast_ln37_62, i64 %bitcast_ln37_63, i25 %lshr_ln35_30" [md.c:37]   --->   Operation 3215 'mux' 'j_z_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.58>
ST_21 : Operation 3216 [3/5] (5.86ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [md.c:42]   --->   Operation 3216 'dadd' 'add1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3217 [4/5] (5.86ns)   --->   "%add22_s = dadd i64 %add20_s, i64 %mul21_s" [md.c:42]   --->   Operation 3217 'dadd' 'add22_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3218 [5/5] (5.86ns)   --->   "%add22_2 = dadd i64 %add20_2, i64 %mul21_2" [md.c:42]   --->   Operation 3218 'dadd' 'add22_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3219 [1/5] (5.86ns)   --->   "%add20_3 = dadd i64 %mul18_3, i64 %mul19_3" [md.c:42]   --->   Operation 3219 'dadd' 'add20_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3220 [2/5] (5.86ns)   --->   "%add20_4 = dadd i64 %mul18_4, i64 %mul19_4" [md.c:42]   --->   Operation 3220 'dadd' 'add20_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3221 [3/5] (5.86ns)   --->   "%add20_5 = dadd i64 %mul18_5, i64 %mul19_5" [md.c:42]   --->   Operation 3221 'dadd' 'add20_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3222 [4/5] (5.86ns)   --->   "%add20_6 = dadd i64 %mul18_6, i64 %mul19_6" [md.c:42]   --->   Operation 3222 'dadd' 'add20_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3223 [5/5] (5.86ns)   --->   "%add20_7 = dadd i64 %mul18_7, i64 %mul19_7" [md.c:42]   --->   Operation 3223 'dadd' 'add20_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3224 [1/4] (6.58ns)   --->   "%mul19_8 = dmul i64 %dely_8, i64 %dely_8" [md.c:42]   --->   Operation 3224 'dmul' 'mul19_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3225 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_8, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3225 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3226 [1/4] (6.58ns)   --->   "%mul18_9 = dmul i64 %delx_9, i64 %delx_9" [md.c:42]   --->   Operation 3226 'dmul' 'mul18_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3227 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_9, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3227 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3228 [2/4] (6.58ns)   --->   "%mul19_9 = dmul i64 %dely_9, i64 %dely_9" [md.c:42]   --->   Operation 3228 'dmul' 'mul19_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3229 [1/4] (6.58ns)   --->   "%mul21_9 = dmul i64 %delz_9, i64 %delz_9" [md.c:42]   --->   Operation 3229 'dmul' 'mul21_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3230 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_9, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3230 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3231 [2/4] (6.58ns)   --->   "%mul18_10 = dmul i64 %delx_10, i64 %delx_10" [md.c:42]   --->   Operation 3231 'dmul' 'mul18_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3232 [3/4] (6.58ns)   --->   "%mul19_10 = dmul i64 %dely_10, i64 %dely_10" [md.c:42]   --->   Operation 3232 'dmul' 'mul19_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3233 [2/4] (6.58ns)   --->   "%mul21_10 = dmul i64 %delz_10, i64 %delz_10" [md.c:42]   --->   Operation 3233 'dmul' 'mul21_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3234 [3/4] (6.58ns)   --->   "%mul18_11 = dmul i64 %delx_11, i64 %delx_11" [md.c:42]   --->   Operation 3234 'dmul' 'mul18_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3235 [4/4] (6.58ns)   --->   "%mul19_11 = dmul i64 %dely_11, i64 %dely_11" [md.c:42]   --->   Operation 3235 'dmul' 'mul19_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3236 [3/4] (6.58ns)   --->   "%mul21_11 = dmul i64 %delz_11, i64 %delz_11" [md.c:42]   --->   Operation 3236 'dmul' 'mul21_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3237 [1/5] (5.86ns)   --->   "%dely_12 = dsub i64 %i_y, i64 %j_y_12" [md.c:40]   --->   Operation 3237 'dsub' 'dely_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3238 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_12, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 3238 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3239 [4/4] (6.58ns)   --->   "%mul18_12 = dmul i64 %delx_12, i64 %delx_12" [md.c:42]   --->   Operation 3239 'dmul' 'mul18_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3240 [4/4] (6.58ns)   --->   "%mul21_12 = dmul i64 %delz_12, i64 %delz_12" [md.c:42]   --->   Operation 3240 'dmul' 'mul21_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3241 [1/4] (6.29ns)   --->   "%delx_13 = dsub i64 %i_x, i64 %j_x_13" [md.c:39]   --->   Operation 3241 'dsub' 'delx_13' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3242 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_13, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3242 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3243 [2/5] (5.86ns)   --->   "%dely_13 = dsub i64 %i_y, i64 %j_y_13" [md.c:40]   --->   Operation 3243 'dsub' 'dely_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3244 [1/4] (6.29ns)   --->   "%delz_13 = dsub i64 %i_z, i64 %j_z_13" [md.c:41]   --->   Operation 3244 'dsub' 'delz_13' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3245 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_13, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3245 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3246 [2/4] (6.29ns)   --->   "%delx_14 = dsub i64 %i_x, i64 %j_x_14" [md.c:39]   --->   Operation 3246 'dsub' 'delx_14' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3247 [3/5] (5.86ns)   --->   "%dely_14 = dsub i64 %i_y, i64 %j_y_14" [md.c:40]   --->   Operation 3247 'dsub' 'dely_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3248 [2/4] (6.29ns)   --->   "%delz_14 = dsub i64 %i_z, i64 %j_z_14" [md.c:41]   --->   Operation 3248 'dsub' 'delz_14' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3249 [4/4] (6.29ns)   --->   "%delx_15 = dsub i64 %i_x, i64 %j_x_15" [md.c:39]   --->   Operation 3249 'dsub' 'delx_15' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3250 [5/5] (5.86ns)   --->   "%dely_15 = dsub i64 %i_y, i64 %j_y_15" [md.c:40]   --->   Operation 3250 'dsub' 'dely_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3251 [4/4] (6.29ns)   --->   "%delz_15 = dsub i64 %i_z, i64 %j_z_15" [md.c:41]   --->   Operation 3251 'dsub' 'delz_15' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3252 [3/5] (5.86ns)   --->   "%add22_1 = dadd i64 %add20_1, i64 %mul21_1" [md.c:42]   --->   Operation 3252 'dadd' 'add22_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3253 [4/5] (5.86ns)   --->   "%add22_1_1 = dadd i64 %add20_1_1, i64 %mul21_1_1" [md.c:42]   --->   Operation 3253 'dadd' 'add22_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3254 [5/5] (5.86ns)   --->   "%add22_1_2 = dadd i64 %add20_1_2, i64 %mul21_1_2" [md.c:42]   --->   Operation 3254 'dadd' 'add22_1_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3255 [1/5] (5.86ns)   --->   "%add20_1_3 = dadd i64 %mul18_1_3, i64 %mul19_1_3" [md.c:42]   --->   Operation 3255 'dadd' 'add20_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3256 [2/5] (5.86ns)   --->   "%add20_1_4 = dadd i64 %mul18_1_4, i64 %mul19_1_4" [md.c:42]   --->   Operation 3256 'dadd' 'add20_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3257 [3/5] (5.86ns)   --->   "%add20_1_5 = dadd i64 %mul18_1_5, i64 %mul19_1_5" [md.c:42]   --->   Operation 3257 'dadd' 'add20_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3258 [4/5] (5.86ns)   --->   "%add20_1_6 = dadd i64 %mul18_1_6, i64 %mul19_1_6" [md.c:42]   --->   Operation 3258 'dadd' 'add20_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3259 [5/5] (5.86ns)   --->   "%add20_1_7 = dadd i64 %mul18_1_7, i64 %mul19_1_7" [md.c:42]   --->   Operation 3259 'dadd' 'add20_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3260 [1/4] (6.58ns)   --->   "%mul19_1_8 = dmul i64 %dely_24, i64 %dely_24" [md.c:42]   --->   Operation 3260 'dmul' 'mul19_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3261 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_8, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3261 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3262 [1/4] (6.58ns)   --->   "%mul18_1_9 = dmul i64 %delx_25, i64 %delx_25" [md.c:42]   --->   Operation 3262 'dmul' 'mul18_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3263 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_9, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3263 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3264 [2/4] (6.58ns)   --->   "%mul19_1_9 = dmul i64 %dely_25, i64 %dely_25" [md.c:42]   --->   Operation 3264 'dmul' 'mul19_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3265 [1/4] (6.58ns)   --->   "%mul21_1_9 = dmul i64 %delz_25, i64 %delz_25" [md.c:42]   --->   Operation 3265 'dmul' 'mul21_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3266 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_9, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3266 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3267 [2/4] (6.58ns)   --->   "%mul18_1_s = dmul i64 %delx_26, i64 %delx_26" [md.c:42]   --->   Operation 3267 'dmul' 'mul18_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3268 [3/4] (6.58ns)   --->   "%mul19_1_s = dmul i64 %dely_26, i64 %dely_26" [md.c:42]   --->   Operation 3268 'dmul' 'mul19_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3269 [2/4] (6.58ns)   --->   "%mul21_1_s = dmul i64 %delz_26, i64 %delz_26" [md.c:42]   --->   Operation 3269 'dmul' 'mul21_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3270 [3/4] (6.58ns)   --->   "%mul18_1_10 = dmul i64 %delx_27, i64 %delx_27" [md.c:42]   --->   Operation 3270 'dmul' 'mul18_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3271 [4/4] (6.58ns)   --->   "%mul19_1_10 = dmul i64 %dely_27, i64 %dely_27" [md.c:42]   --->   Operation 3271 'dmul' 'mul19_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3272 [3/4] (6.58ns)   --->   "%mul21_1_10 = dmul i64 %delz_27, i64 %delz_27" [md.c:42]   --->   Operation 3272 'dmul' 'mul21_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3273 [1/5] (5.86ns)   --->   "%dely_28 = dsub i64 %i_y_1, i64 %j_y_28" [md.c:40]   --->   Operation 3273 'dsub' 'dely_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3274 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_28, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 3274 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3275 [4/4] (6.58ns)   --->   "%mul18_1_11 = dmul i64 %delx_28, i64 %delx_28" [md.c:42]   --->   Operation 3275 'dmul' 'mul18_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3276 [4/4] (6.58ns)   --->   "%mul21_1_11 = dmul i64 %delz_28, i64 %delz_28" [md.c:42]   --->   Operation 3276 'dmul' 'mul21_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3277 [1/4] (6.29ns)   --->   "%delx_29 = dsub i64 %i_x_1, i64 %j_x_29" [md.c:39]   --->   Operation 3277 'dsub' 'delx_29' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3278 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_29, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3278 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3279 [2/5] (5.86ns)   --->   "%dely_29 = dsub i64 %i_y_1, i64 %j_y_29" [md.c:40]   --->   Operation 3279 'dsub' 'dely_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3280 [1/4] (6.29ns)   --->   "%delz_29 = dsub i64 %i_z_1, i64 %j_z_29" [md.c:41]   --->   Operation 3280 'dsub' 'delz_29' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3281 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_29, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3281 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 3282 [2/4] (6.29ns)   --->   "%delx_30 = dsub i64 %i_x_1, i64 %j_x_30" [md.c:39]   --->   Operation 3282 'dsub' 'delx_30' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3283 [3/5] (5.86ns)   --->   "%dely_30 = dsub i64 %i_y_1, i64 %j_y_30" [md.c:40]   --->   Operation 3283 'dsub' 'dely_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3284 [2/4] (6.29ns)   --->   "%delz_30 = dsub i64 %i_z_1, i64 %j_z_30" [md.c:41]   --->   Operation 3284 'dsub' 'delz_30' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3285 [4/4] (6.29ns)   --->   "%delx_31 = dsub i64 %i_x_1, i64 %j_x_31" [md.c:39]   --->   Operation 3285 'dsub' 'delx_31' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3286 [5/5] (5.86ns)   --->   "%dely_31 = dsub i64 %i_y_1, i64 %j_y_31" [md.c:40]   --->   Operation 3286 'dsub' 'dely_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 3287 [4/4] (6.29ns)   --->   "%delz_31 = dsub i64 %i_z_1, i64 %j_z_31" [md.c:41]   --->   Operation 3287 'dsub' 'delz_31' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.58>
ST_22 : Operation 3288 [2/5] (5.86ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [md.c:42]   --->   Operation 3288 'dadd' 'add1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3289 [3/5] (5.86ns)   --->   "%add22_s = dadd i64 %add20_s, i64 %mul21_s" [md.c:42]   --->   Operation 3289 'dadd' 'add22_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3290 [4/5] (5.86ns)   --->   "%add22_2 = dadd i64 %add20_2, i64 %mul21_2" [md.c:42]   --->   Operation 3290 'dadd' 'add22_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3291 [5/5] (5.86ns)   --->   "%add22_3 = dadd i64 %add20_3, i64 %mul21_3" [md.c:42]   --->   Operation 3291 'dadd' 'add22_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3292 [1/5] (5.86ns)   --->   "%add20_4 = dadd i64 %mul18_4, i64 %mul19_4" [md.c:42]   --->   Operation 3292 'dadd' 'add20_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3293 [2/5] (5.86ns)   --->   "%add20_5 = dadd i64 %mul18_5, i64 %mul19_5" [md.c:42]   --->   Operation 3293 'dadd' 'add20_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3294 [3/5] (5.86ns)   --->   "%add20_6 = dadd i64 %mul18_6, i64 %mul19_6" [md.c:42]   --->   Operation 3294 'dadd' 'add20_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3295 [4/5] (5.86ns)   --->   "%add20_7 = dadd i64 %mul18_7, i64 %mul19_7" [md.c:42]   --->   Operation 3295 'dadd' 'add20_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3296 [5/5] (5.86ns)   --->   "%add20_8 = dadd i64 %mul18_8, i64 %mul19_8" [md.c:42]   --->   Operation 3296 'dadd' 'add20_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3297 [1/4] (6.58ns)   --->   "%mul19_9 = dmul i64 %dely_9, i64 %dely_9" [md.c:42]   --->   Operation 3297 'dmul' 'mul19_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3298 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_9, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3298 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3299 [1/4] (6.58ns)   --->   "%mul18_10 = dmul i64 %delx_10, i64 %delx_10" [md.c:42]   --->   Operation 3299 'dmul' 'mul18_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3300 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_10, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3300 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3301 [2/4] (6.58ns)   --->   "%mul19_10 = dmul i64 %dely_10, i64 %dely_10" [md.c:42]   --->   Operation 3301 'dmul' 'mul19_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3302 [1/4] (6.58ns)   --->   "%mul21_10 = dmul i64 %delz_10, i64 %delz_10" [md.c:42]   --->   Operation 3302 'dmul' 'mul21_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3303 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_10, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3303 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3304 [2/4] (6.58ns)   --->   "%mul18_11 = dmul i64 %delx_11, i64 %delx_11" [md.c:42]   --->   Operation 3304 'dmul' 'mul18_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3305 [3/4] (6.58ns)   --->   "%mul19_11 = dmul i64 %dely_11, i64 %dely_11" [md.c:42]   --->   Operation 3305 'dmul' 'mul19_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3306 [2/4] (6.58ns)   --->   "%mul21_11 = dmul i64 %delz_11, i64 %delz_11" [md.c:42]   --->   Operation 3306 'dmul' 'mul21_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3307 [3/4] (6.58ns)   --->   "%mul18_12 = dmul i64 %delx_12, i64 %delx_12" [md.c:42]   --->   Operation 3307 'dmul' 'mul18_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3308 [4/4] (6.58ns)   --->   "%mul19_12 = dmul i64 %dely_12, i64 %dely_12" [md.c:42]   --->   Operation 3308 'dmul' 'mul19_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3309 [3/4] (6.58ns)   --->   "%mul21_12 = dmul i64 %delz_12, i64 %delz_12" [md.c:42]   --->   Operation 3309 'dmul' 'mul21_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3310 [1/5] (5.86ns)   --->   "%dely_13 = dsub i64 %i_y, i64 %j_y_13" [md.c:40]   --->   Operation 3310 'dsub' 'dely_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3311 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_13, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 3311 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3312 [4/4] (6.58ns)   --->   "%mul18_13 = dmul i64 %delx_13, i64 %delx_13" [md.c:42]   --->   Operation 3312 'dmul' 'mul18_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3313 [4/4] (6.58ns)   --->   "%mul21_13 = dmul i64 %delz_13, i64 %delz_13" [md.c:42]   --->   Operation 3313 'dmul' 'mul21_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3314 [1/4] (6.29ns)   --->   "%delx_14 = dsub i64 %i_x, i64 %j_x_14" [md.c:39]   --->   Operation 3314 'dsub' 'delx_14' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3315 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_14, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3315 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3316 [2/5] (5.86ns)   --->   "%dely_14 = dsub i64 %i_y, i64 %j_y_14" [md.c:40]   --->   Operation 3316 'dsub' 'dely_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3317 [1/4] (6.29ns)   --->   "%delz_14 = dsub i64 %i_z, i64 %j_z_14" [md.c:41]   --->   Operation 3317 'dsub' 'delz_14' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3318 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_14, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3318 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3319 [3/4] (6.29ns)   --->   "%delx_15 = dsub i64 %i_x, i64 %j_x_15" [md.c:39]   --->   Operation 3319 'dsub' 'delx_15' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3320 [4/5] (5.86ns)   --->   "%dely_15 = dsub i64 %i_y, i64 %j_y_15" [md.c:40]   --->   Operation 3320 'dsub' 'dely_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3321 [3/4] (6.29ns)   --->   "%delz_15 = dsub i64 %i_z, i64 %j_z_15" [md.c:41]   --->   Operation 3321 'dsub' 'delz_15' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3322 [2/5] (5.86ns)   --->   "%add22_1 = dadd i64 %add20_1, i64 %mul21_1" [md.c:42]   --->   Operation 3322 'dadd' 'add22_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3323 [3/5] (5.86ns)   --->   "%add22_1_1 = dadd i64 %add20_1_1, i64 %mul21_1_1" [md.c:42]   --->   Operation 3323 'dadd' 'add22_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3324 [4/5] (5.86ns)   --->   "%add22_1_2 = dadd i64 %add20_1_2, i64 %mul21_1_2" [md.c:42]   --->   Operation 3324 'dadd' 'add22_1_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3325 [5/5] (5.86ns)   --->   "%add22_1_3 = dadd i64 %add20_1_3, i64 %mul21_1_3" [md.c:42]   --->   Operation 3325 'dadd' 'add22_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3326 [1/5] (5.86ns)   --->   "%add20_1_4 = dadd i64 %mul18_1_4, i64 %mul19_1_4" [md.c:42]   --->   Operation 3326 'dadd' 'add20_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3327 [2/5] (5.86ns)   --->   "%add20_1_5 = dadd i64 %mul18_1_5, i64 %mul19_1_5" [md.c:42]   --->   Operation 3327 'dadd' 'add20_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3328 [3/5] (5.86ns)   --->   "%add20_1_6 = dadd i64 %mul18_1_6, i64 %mul19_1_6" [md.c:42]   --->   Operation 3328 'dadd' 'add20_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3329 [4/5] (5.86ns)   --->   "%add20_1_7 = dadd i64 %mul18_1_7, i64 %mul19_1_7" [md.c:42]   --->   Operation 3329 'dadd' 'add20_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3330 [5/5] (5.86ns)   --->   "%add20_1_8 = dadd i64 %mul18_1_8, i64 %mul19_1_8" [md.c:42]   --->   Operation 3330 'dadd' 'add20_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3331 [1/4] (6.58ns)   --->   "%mul19_1_9 = dmul i64 %dely_25, i64 %dely_25" [md.c:42]   --->   Operation 3331 'dmul' 'mul19_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3332 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_9, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3332 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3333 [1/4] (6.58ns)   --->   "%mul18_1_s = dmul i64 %delx_26, i64 %delx_26" [md.c:42]   --->   Operation 3333 'dmul' 'mul18_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3334 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_s, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3334 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3335 [2/4] (6.58ns)   --->   "%mul19_1_s = dmul i64 %dely_26, i64 %dely_26" [md.c:42]   --->   Operation 3335 'dmul' 'mul19_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3336 [1/4] (6.58ns)   --->   "%mul21_1_s = dmul i64 %delz_26, i64 %delz_26" [md.c:42]   --->   Operation 3336 'dmul' 'mul21_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3337 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_s, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3337 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3338 [2/4] (6.58ns)   --->   "%mul18_1_10 = dmul i64 %delx_27, i64 %delx_27" [md.c:42]   --->   Operation 3338 'dmul' 'mul18_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3339 [3/4] (6.58ns)   --->   "%mul19_1_10 = dmul i64 %dely_27, i64 %dely_27" [md.c:42]   --->   Operation 3339 'dmul' 'mul19_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3340 [2/4] (6.58ns)   --->   "%mul21_1_10 = dmul i64 %delz_27, i64 %delz_27" [md.c:42]   --->   Operation 3340 'dmul' 'mul21_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3341 [3/4] (6.58ns)   --->   "%mul18_1_11 = dmul i64 %delx_28, i64 %delx_28" [md.c:42]   --->   Operation 3341 'dmul' 'mul18_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3342 [4/4] (6.58ns)   --->   "%mul19_1_11 = dmul i64 %dely_28, i64 %dely_28" [md.c:42]   --->   Operation 3342 'dmul' 'mul19_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3343 [3/4] (6.58ns)   --->   "%mul21_1_11 = dmul i64 %delz_28, i64 %delz_28" [md.c:42]   --->   Operation 3343 'dmul' 'mul21_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3344 [1/5] (5.86ns)   --->   "%dely_29 = dsub i64 %i_y_1, i64 %j_y_29" [md.c:40]   --->   Operation 3344 'dsub' 'dely_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3345 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_29, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 3345 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3346 [4/4] (6.58ns)   --->   "%mul18_1_12 = dmul i64 %delx_29, i64 %delx_29" [md.c:42]   --->   Operation 3346 'dmul' 'mul18_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3347 [4/4] (6.58ns)   --->   "%mul21_1_12 = dmul i64 %delz_29, i64 %delz_29" [md.c:42]   --->   Operation 3347 'dmul' 'mul21_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3348 [1/4] (6.29ns)   --->   "%delx_30 = dsub i64 %i_x_1, i64 %j_x_30" [md.c:39]   --->   Operation 3348 'dsub' 'delx_30' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3349 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_30, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3349 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3350 [2/5] (5.86ns)   --->   "%dely_30 = dsub i64 %i_y_1, i64 %j_y_30" [md.c:40]   --->   Operation 3350 'dsub' 'dely_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3351 [1/4] (6.29ns)   --->   "%delz_30 = dsub i64 %i_z_1, i64 %j_z_30" [md.c:41]   --->   Operation 3351 'dsub' 'delz_30' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3352 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_30, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3352 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 3353 [3/4] (6.29ns)   --->   "%delx_31 = dsub i64 %i_x_1, i64 %j_x_31" [md.c:39]   --->   Operation 3353 'dsub' 'delx_31' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3354 [4/5] (5.86ns)   --->   "%dely_31 = dsub i64 %i_y_1, i64 %j_y_31" [md.c:40]   --->   Operation 3354 'dsub' 'dely_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 3355 [3/4] (6.29ns)   --->   "%delz_31 = dsub i64 %i_z_1, i64 %j_z_31" [md.c:41]   --->   Operation 3355 'dsub' 'delz_31' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.58>
ST_23 : Operation 3356 [1/5] (5.86ns)   --->   "%add1 = dadd i64 %add, i64 %mul2" [md.c:42]   --->   Operation 3356 'dadd' 'add1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3357 [2/5] (5.86ns)   --->   "%add22_s = dadd i64 %add20_s, i64 %mul21_s" [md.c:42]   --->   Operation 3357 'dadd' 'add22_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3358 [3/5] (5.86ns)   --->   "%add22_2 = dadd i64 %add20_2, i64 %mul21_2" [md.c:42]   --->   Operation 3358 'dadd' 'add22_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3359 [4/5] (5.86ns)   --->   "%add22_3 = dadd i64 %add20_3, i64 %mul21_3" [md.c:42]   --->   Operation 3359 'dadd' 'add22_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3360 [5/5] (5.86ns)   --->   "%add22_4 = dadd i64 %add20_4, i64 %mul21_4" [md.c:42]   --->   Operation 3360 'dadd' 'add22_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3361 [1/5] (5.86ns)   --->   "%add20_5 = dadd i64 %mul18_5, i64 %mul19_5" [md.c:42]   --->   Operation 3361 'dadd' 'add20_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3362 [2/5] (5.86ns)   --->   "%add20_6 = dadd i64 %mul18_6, i64 %mul19_6" [md.c:42]   --->   Operation 3362 'dadd' 'add20_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3363 [3/5] (5.86ns)   --->   "%add20_7 = dadd i64 %mul18_7, i64 %mul19_7" [md.c:42]   --->   Operation 3363 'dadd' 'add20_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3364 [4/5] (5.86ns)   --->   "%add20_8 = dadd i64 %mul18_8, i64 %mul19_8" [md.c:42]   --->   Operation 3364 'dadd' 'add20_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3365 [5/5] (5.86ns)   --->   "%add20_9 = dadd i64 %mul18_9, i64 %mul19_9" [md.c:42]   --->   Operation 3365 'dadd' 'add20_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3366 [1/4] (6.58ns)   --->   "%mul19_10 = dmul i64 %dely_10, i64 %dely_10" [md.c:42]   --->   Operation 3366 'dmul' 'mul19_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3367 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_10, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3367 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3368 [1/4] (6.58ns)   --->   "%mul18_11 = dmul i64 %delx_11, i64 %delx_11" [md.c:42]   --->   Operation 3368 'dmul' 'mul18_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3369 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_11, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3369 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3370 [2/4] (6.58ns)   --->   "%mul19_11 = dmul i64 %dely_11, i64 %dely_11" [md.c:42]   --->   Operation 3370 'dmul' 'mul19_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3371 [1/4] (6.58ns)   --->   "%mul21_11 = dmul i64 %delz_11, i64 %delz_11" [md.c:42]   --->   Operation 3371 'dmul' 'mul21_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3372 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_11, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3372 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3373 [2/4] (6.58ns)   --->   "%mul18_12 = dmul i64 %delx_12, i64 %delx_12" [md.c:42]   --->   Operation 3373 'dmul' 'mul18_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3374 [3/4] (6.58ns)   --->   "%mul19_12 = dmul i64 %dely_12, i64 %dely_12" [md.c:42]   --->   Operation 3374 'dmul' 'mul19_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3375 [2/4] (6.58ns)   --->   "%mul21_12 = dmul i64 %delz_12, i64 %delz_12" [md.c:42]   --->   Operation 3375 'dmul' 'mul21_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3376 [3/4] (6.58ns)   --->   "%mul18_13 = dmul i64 %delx_13, i64 %delx_13" [md.c:42]   --->   Operation 3376 'dmul' 'mul18_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3377 [4/4] (6.58ns)   --->   "%mul19_13 = dmul i64 %dely_13, i64 %dely_13" [md.c:42]   --->   Operation 3377 'dmul' 'mul19_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3378 [3/4] (6.58ns)   --->   "%mul21_13 = dmul i64 %delz_13, i64 %delz_13" [md.c:42]   --->   Operation 3378 'dmul' 'mul21_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3379 [1/5] (5.86ns)   --->   "%dely_14 = dsub i64 %i_y, i64 %j_y_14" [md.c:40]   --->   Operation 3379 'dsub' 'dely_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3380 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_14, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 3380 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3381 [4/4] (6.58ns)   --->   "%mul18_14 = dmul i64 %delx_14, i64 %delx_14" [md.c:42]   --->   Operation 3381 'dmul' 'mul18_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3382 [4/4] (6.58ns)   --->   "%mul21_14 = dmul i64 %delz_14, i64 %delz_14" [md.c:42]   --->   Operation 3382 'dmul' 'mul21_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3383 [2/4] (6.29ns)   --->   "%delx_15 = dsub i64 %i_x, i64 %j_x_15" [md.c:39]   --->   Operation 3383 'dsub' 'delx_15' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3384 [3/5] (5.86ns)   --->   "%dely_15 = dsub i64 %i_y, i64 %j_y_15" [md.c:40]   --->   Operation 3384 'dsub' 'dely_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3385 [2/4] (6.29ns)   --->   "%delz_15 = dsub i64 %i_z, i64 %j_z_15" [md.c:41]   --->   Operation 3385 'dsub' 'delz_15' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3386 [1/5] (5.86ns)   --->   "%add22_1 = dadd i64 %add20_1, i64 %mul21_1" [md.c:42]   --->   Operation 3386 'dadd' 'add22_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3387 [2/5] (5.86ns)   --->   "%add22_1_1 = dadd i64 %add20_1_1, i64 %mul21_1_1" [md.c:42]   --->   Operation 3387 'dadd' 'add22_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3388 [3/5] (5.86ns)   --->   "%add22_1_2 = dadd i64 %add20_1_2, i64 %mul21_1_2" [md.c:42]   --->   Operation 3388 'dadd' 'add22_1_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3389 [4/5] (5.86ns)   --->   "%add22_1_3 = dadd i64 %add20_1_3, i64 %mul21_1_3" [md.c:42]   --->   Operation 3389 'dadd' 'add22_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3390 [5/5] (5.86ns)   --->   "%add22_1_4 = dadd i64 %add20_1_4, i64 %mul21_1_4" [md.c:42]   --->   Operation 3390 'dadd' 'add22_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3391 [1/5] (5.86ns)   --->   "%add20_1_5 = dadd i64 %mul18_1_5, i64 %mul19_1_5" [md.c:42]   --->   Operation 3391 'dadd' 'add20_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3392 [2/5] (5.86ns)   --->   "%add20_1_6 = dadd i64 %mul18_1_6, i64 %mul19_1_6" [md.c:42]   --->   Operation 3392 'dadd' 'add20_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3393 [3/5] (5.86ns)   --->   "%add20_1_7 = dadd i64 %mul18_1_7, i64 %mul19_1_7" [md.c:42]   --->   Operation 3393 'dadd' 'add20_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3394 [4/5] (5.86ns)   --->   "%add20_1_8 = dadd i64 %mul18_1_8, i64 %mul19_1_8" [md.c:42]   --->   Operation 3394 'dadd' 'add20_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3395 [5/5] (5.86ns)   --->   "%add20_1_9 = dadd i64 %mul18_1_9, i64 %mul19_1_9" [md.c:42]   --->   Operation 3395 'dadd' 'add20_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3396 [1/4] (6.58ns)   --->   "%mul19_1_s = dmul i64 %dely_26, i64 %dely_26" [md.c:42]   --->   Operation 3396 'dmul' 'mul19_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3397 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_s, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3397 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3398 [1/4] (6.58ns)   --->   "%mul18_1_10 = dmul i64 %delx_27, i64 %delx_27" [md.c:42]   --->   Operation 3398 'dmul' 'mul18_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3399 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_10, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3399 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3400 [2/4] (6.58ns)   --->   "%mul19_1_10 = dmul i64 %dely_27, i64 %dely_27" [md.c:42]   --->   Operation 3400 'dmul' 'mul19_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3401 [1/4] (6.58ns)   --->   "%mul21_1_10 = dmul i64 %delz_27, i64 %delz_27" [md.c:42]   --->   Operation 3401 'dmul' 'mul21_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3402 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_10, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3402 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3403 [2/4] (6.58ns)   --->   "%mul18_1_11 = dmul i64 %delx_28, i64 %delx_28" [md.c:42]   --->   Operation 3403 'dmul' 'mul18_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3404 [3/4] (6.58ns)   --->   "%mul19_1_11 = dmul i64 %dely_28, i64 %dely_28" [md.c:42]   --->   Operation 3404 'dmul' 'mul19_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3405 [2/4] (6.58ns)   --->   "%mul21_1_11 = dmul i64 %delz_28, i64 %delz_28" [md.c:42]   --->   Operation 3405 'dmul' 'mul21_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3406 [3/4] (6.58ns)   --->   "%mul18_1_12 = dmul i64 %delx_29, i64 %delx_29" [md.c:42]   --->   Operation 3406 'dmul' 'mul18_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3407 [4/4] (6.58ns)   --->   "%mul19_1_12 = dmul i64 %dely_29, i64 %dely_29" [md.c:42]   --->   Operation 3407 'dmul' 'mul19_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3408 [3/4] (6.58ns)   --->   "%mul21_1_12 = dmul i64 %delz_29, i64 %delz_29" [md.c:42]   --->   Operation 3408 'dmul' 'mul21_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3409 [1/5] (5.86ns)   --->   "%dely_30 = dsub i64 %i_y_1, i64 %j_y_30" [md.c:40]   --->   Operation 3409 'dsub' 'dely_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3410 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_30, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 3410 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 3411 [4/4] (6.58ns)   --->   "%mul18_1_13 = dmul i64 %delx_30, i64 %delx_30" [md.c:42]   --->   Operation 3411 'dmul' 'mul18_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3412 [4/4] (6.58ns)   --->   "%mul21_1_13 = dmul i64 %delz_30, i64 %delz_30" [md.c:42]   --->   Operation 3412 'dmul' 'mul21_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3413 [2/4] (6.29ns)   --->   "%delx_31 = dsub i64 %i_x_1, i64 %j_x_31" [md.c:39]   --->   Operation 3413 'dsub' 'delx_31' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3414 [3/5] (5.86ns)   --->   "%dely_31 = dsub i64 %i_y_1, i64 %j_y_31" [md.c:40]   --->   Operation 3414 'dsub' 'dely_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 3415 [2/4] (6.29ns)   --->   "%delz_31 = dsub i64 %i_z_1, i64 %j_z_31" [md.c:41]   --->   Operation 3415 'dsub' 'delz_31' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.58>
ST_24 : Operation 3416 [22/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3416 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3417 [1/5] (5.86ns)   --->   "%add22_s = dadd i64 %add20_s, i64 %mul21_s" [md.c:42]   --->   Operation 3417 'dadd' 'add22_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3418 [2/5] (5.86ns)   --->   "%add22_2 = dadd i64 %add20_2, i64 %mul21_2" [md.c:42]   --->   Operation 3418 'dadd' 'add22_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3419 [3/5] (5.86ns)   --->   "%add22_3 = dadd i64 %add20_3, i64 %mul21_3" [md.c:42]   --->   Operation 3419 'dadd' 'add22_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3420 [4/5] (5.86ns)   --->   "%add22_4 = dadd i64 %add20_4, i64 %mul21_4" [md.c:42]   --->   Operation 3420 'dadd' 'add22_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3421 [5/5] (5.86ns)   --->   "%add22_5 = dadd i64 %add20_5, i64 %mul21_5" [md.c:42]   --->   Operation 3421 'dadd' 'add22_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3422 [1/5] (5.86ns)   --->   "%add20_6 = dadd i64 %mul18_6, i64 %mul19_6" [md.c:42]   --->   Operation 3422 'dadd' 'add20_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3423 [2/5] (5.86ns)   --->   "%add20_7 = dadd i64 %mul18_7, i64 %mul19_7" [md.c:42]   --->   Operation 3423 'dadd' 'add20_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3424 [3/5] (5.86ns)   --->   "%add20_8 = dadd i64 %mul18_8, i64 %mul19_8" [md.c:42]   --->   Operation 3424 'dadd' 'add20_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3425 [4/5] (5.86ns)   --->   "%add20_9 = dadd i64 %mul18_9, i64 %mul19_9" [md.c:42]   --->   Operation 3425 'dadd' 'add20_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3426 [5/5] (5.86ns)   --->   "%add20_10 = dadd i64 %mul18_10, i64 %mul19_10" [md.c:42]   --->   Operation 3426 'dadd' 'add20_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3427 [1/4] (6.58ns)   --->   "%mul19_11 = dmul i64 %dely_11, i64 %dely_11" [md.c:42]   --->   Operation 3427 'dmul' 'mul19_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3428 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_11, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3428 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3429 [1/4] (6.58ns)   --->   "%mul18_12 = dmul i64 %delx_12, i64 %delx_12" [md.c:42]   --->   Operation 3429 'dmul' 'mul18_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3430 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_12, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3430 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3431 [2/4] (6.58ns)   --->   "%mul19_12 = dmul i64 %dely_12, i64 %dely_12" [md.c:42]   --->   Operation 3431 'dmul' 'mul19_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3432 [1/4] (6.58ns)   --->   "%mul21_12 = dmul i64 %delz_12, i64 %delz_12" [md.c:42]   --->   Operation 3432 'dmul' 'mul21_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3433 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_12, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3433 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3434 [2/4] (6.58ns)   --->   "%mul18_13 = dmul i64 %delx_13, i64 %delx_13" [md.c:42]   --->   Operation 3434 'dmul' 'mul18_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3435 [3/4] (6.58ns)   --->   "%mul19_13 = dmul i64 %dely_13, i64 %dely_13" [md.c:42]   --->   Operation 3435 'dmul' 'mul19_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3436 [2/4] (6.58ns)   --->   "%mul21_13 = dmul i64 %delz_13, i64 %delz_13" [md.c:42]   --->   Operation 3436 'dmul' 'mul21_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3437 [3/4] (6.58ns)   --->   "%mul18_14 = dmul i64 %delx_14, i64 %delx_14" [md.c:42]   --->   Operation 3437 'dmul' 'mul18_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3438 [4/4] (6.58ns)   --->   "%mul19_14 = dmul i64 %dely_14, i64 %dely_14" [md.c:42]   --->   Operation 3438 'dmul' 'mul19_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3439 [3/4] (6.58ns)   --->   "%mul21_14 = dmul i64 %delz_14, i64 %delz_14" [md.c:42]   --->   Operation 3439 'dmul' 'mul21_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3440 [1/4] (6.29ns)   --->   "%delx_15 = dsub i64 %i_x, i64 %j_x_15" [md.c:39]   --->   Operation 3440 'dsub' 'delx_15' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3441 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_15, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3441 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3442 [2/5] (5.86ns)   --->   "%dely_15 = dsub i64 %i_y, i64 %j_y_15" [md.c:40]   --->   Operation 3442 'dsub' 'dely_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3443 [1/4] (6.29ns)   --->   "%delz_15 = dsub i64 %i_z, i64 %j_z_15" [md.c:41]   --->   Operation 3443 'dsub' 'delz_15' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3444 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_15, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3444 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3445 [22/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3445 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3446 [1/5] (5.86ns)   --->   "%add22_1_1 = dadd i64 %add20_1_1, i64 %mul21_1_1" [md.c:42]   --->   Operation 3446 'dadd' 'add22_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3447 [2/5] (5.86ns)   --->   "%add22_1_2 = dadd i64 %add20_1_2, i64 %mul21_1_2" [md.c:42]   --->   Operation 3447 'dadd' 'add22_1_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3448 [3/5] (5.86ns)   --->   "%add22_1_3 = dadd i64 %add20_1_3, i64 %mul21_1_3" [md.c:42]   --->   Operation 3448 'dadd' 'add22_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3449 [4/5] (5.86ns)   --->   "%add22_1_4 = dadd i64 %add20_1_4, i64 %mul21_1_4" [md.c:42]   --->   Operation 3449 'dadd' 'add22_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3450 [5/5] (5.86ns)   --->   "%add22_1_5 = dadd i64 %add20_1_5, i64 %mul21_1_5" [md.c:42]   --->   Operation 3450 'dadd' 'add22_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3451 [1/5] (5.86ns)   --->   "%add20_1_6 = dadd i64 %mul18_1_6, i64 %mul19_1_6" [md.c:42]   --->   Operation 3451 'dadd' 'add20_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3452 [2/5] (5.86ns)   --->   "%add20_1_7 = dadd i64 %mul18_1_7, i64 %mul19_1_7" [md.c:42]   --->   Operation 3452 'dadd' 'add20_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3453 [3/5] (5.86ns)   --->   "%add20_1_8 = dadd i64 %mul18_1_8, i64 %mul19_1_8" [md.c:42]   --->   Operation 3453 'dadd' 'add20_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3454 [4/5] (5.86ns)   --->   "%add20_1_9 = dadd i64 %mul18_1_9, i64 %mul19_1_9" [md.c:42]   --->   Operation 3454 'dadd' 'add20_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3455 [5/5] (5.86ns)   --->   "%add20_1_s = dadd i64 %mul18_1_s, i64 %mul19_1_s" [md.c:42]   --->   Operation 3455 'dadd' 'add20_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3456 [1/4] (6.58ns)   --->   "%mul19_1_10 = dmul i64 %dely_27, i64 %dely_27" [md.c:42]   --->   Operation 3456 'dmul' 'mul19_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3457 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_10, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3457 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3458 [1/4] (6.58ns)   --->   "%mul18_1_11 = dmul i64 %delx_28, i64 %delx_28" [md.c:42]   --->   Operation 3458 'dmul' 'mul18_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3459 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_11, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3459 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3460 [2/4] (6.58ns)   --->   "%mul19_1_11 = dmul i64 %dely_28, i64 %dely_28" [md.c:42]   --->   Operation 3460 'dmul' 'mul19_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3461 [1/4] (6.58ns)   --->   "%mul21_1_11 = dmul i64 %delz_28, i64 %delz_28" [md.c:42]   --->   Operation 3461 'dmul' 'mul21_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3462 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_11, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3462 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3463 [2/4] (6.58ns)   --->   "%mul18_1_12 = dmul i64 %delx_29, i64 %delx_29" [md.c:42]   --->   Operation 3463 'dmul' 'mul18_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3464 [3/4] (6.58ns)   --->   "%mul19_1_12 = dmul i64 %dely_29, i64 %dely_29" [md.c:42]   --->   Operation 3464 'dmul' 'mul19_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3465 [2/4] (6.58ns)   --->   "%mul21_1_12 = dmul i64 %delz_29, i64 %delz_29" [md.c:42]   --->   Operation 3465 'dmul' 'mul21_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3466 [3/4] (6.58ns)   --->   "%mul18_1_13 = dmul i64 %delx_30, i64 %delx_30" [md.c:42]   --->   Operation 3466 'dmul' 'mul18_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3467 [4/4] (6.58ns)   --->   "%mul19_1_13 = dmul i64 %dely_30, i64 %dely_30" [md.c:42]   --->   Operation 3467 'dmul' 'mul19_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3468 [3/4] (6.58ns)   --->   "%mul21_1_13 = dmul i64 %delz_30, i64 %delz_30" [md.c:42]   --->   Operation 3468 'dmul' 'mul21_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3469 [1/4] (6.29ns)   --->   "%delx_31 = dsub i64 %i_x_1, i64 %j_x_31" [md.c:39]   --->   Operation 3469 'dsub' 'delx_31' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3470 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delx_31, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3470 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 3471 [2/5] (5.86ns)   --->   "%dely_31 = dsub i64 %i_y_1, i64 %j_y_31" [md.c:40]   --->   Operation 3471 'dsub' 'dely_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3472 [1/4] (6.29ns)   --->   "%delz_31 = dsub i64 %i_z_1, i64 %j_z_31" [md.c:41]   --->   Operation 3472 'dsub' 'delz_31' <Predicate = true> <Delay = 6.29> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 6.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 3473 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %delz_31, i64 509, i64 4, i64 18446744073709551615" [md.c:18]   --->   Operation 3473 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.58>
ST_25 : Operation 3474 [21/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3474 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3475 [22/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3475 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3476 [1/5] (5.86ns)   --->   "%add22_2 = dadd i64 %add20_2, i64 %mul21_2" [md.c:42]   --->   Operation 3476 'dadd' 'add22_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3477 [2/5] (5.86ns)   --->   "%add22_3 = dadd i64 %add20_3, i64 %mul21_3" [md.c:42]   --->   Operation 3477 'dadd' 'add22_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3478 [3/5] (5.86ns)   --->   "%add22_4 = dadd i64 %add20_4, i64 %mul21_4" [md.c:42]   --->   Operation 3478 'dadd' 'add22_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3479 [4/5] (5.86ns)   --->   "%add22_5 = dadd i64 %add20_5, i64 %mul21_5" [md.c:42]   --->   Operation 3479 'dadd' 'add22_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3480 [5/5] (5.86ns)   --->   "%add22_6 = dadd i64 %add20_6, i64 %mul21_6" [md.c:42]   --->   Operation 3480 'dadd' 'add22_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3481 [1/5] (5.86ns)   --->   "%add20_7 = dadd i64 %mul18_7, i64 %mul19_7" [md.c:42]   --->   Operation 3481 'dadd' 'add20_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3482 [2/5] (5.86ns)   --->   "%add20_8 = dadd i64 %mul18_8, i64 %mul19_8" [md.c:42]   --->   Operation 3482 'dadd' 'add20_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3483 [3/5] (5.86ns)   --->   "%add20_9 = dadd i64 %mul18_9, i64 %mul19_9" [md.c:42]   --->   Operation 3483 'dadd' 'add20_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3484 [4/5] (5.86ns)   --->   "%add20_10 = dadd i64 %mul18_10, i64 %mul19_10" [md.c:42]   --->   Operation 3484 'dadd' 'add20_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3485 [5/5] (5.86ns)   --->   "%add20_11 = dadd i64 %mul18_11, i64 %mul19_11" [md.c:42]   --->   Operation 3485 'dadd' 'add20_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3486 [1/4] (6.58ns)   --->   "%mul19_12 = dmul i64 %dely_12, i64 %dely_12" [md.c:42]   --->   Operation 3486 'dmul' 'mul19_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3487 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_12, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3487 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3488 [1/4] (6.58ns)   --->   "%mul18_13 = dmul i64 %delx_13, i64 %delx_13" [md.c:42]   --->   Operation 3488 'dmul' 'mul18_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3489 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_13, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3489 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3490 [2/4] (6.58ns)   --->   "%mul19_13 = dmul i64 %dely_13, i64 %dely_13" [md.c:42]   --->   Operation 3490 'dmul' 'mul19_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3491 [1/4] (6.58ns)   --->   "%mul21_13 = dmul i64 %delz_13, i64 %delz_13" [md.c:42]   --->   Operation 3491 'dmul' 'mul21_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3492 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_13, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3492 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3493 [2/4] (6.58ns)   --->   "%mul18_14 = dmul i64 %delx_14, i64 %delx_14" [md.c:42]   --->   Operation 3493 'dmul' 'mul18_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3494 [3/4] (6.58ns)   --->   "%mul19_14 = dmul i64 %dely_14, i64 %dely_14" [md.c:42]   --->   Operation 3494 'dmul' 'mul19_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3495 [2/4] (6.58ns)   --->   "%mul21_14 = dmul i64 %delz_14, i64 %delz_14" [md.c:42]   --->   Operation 3495 'dmul' 'mul21_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3496 [1/5] (5.86ns)   --->   "%dely_15 = dsub i64 %i_y, i64 %j_y_15" [md.c:40]   --->   Operation 3496 'dsub' 'dely_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3497 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_15, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 3497 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3498 [4/4] (6.58ns)   --->   "%mul18_15 = dmul i64 %delx_15, i64 %delx_15" [md.c:42]   --->   Operation 3498 'dmul' 'mul18_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3499 [4/4] (6.58ns)   --->   "%mul21_15 = dmul i64 %delz_15, i64 %delz_15" [md.c:42]   --->   Operation 3499 'dmul' 'mul21_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3500 [21/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3500 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3501 [22/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3501 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3502 [1/5] (5.86ns)   --->   "%add22_1_2 = dadd i64 %add20_1_2, i64 %mul21_1_2" [md.c:42]   --->   Operation 3502 'dadd' 'add22_1_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3503 [2/5] (5.86ns)   --->   "%add22_1_3 = dadd i64 %add20_1_3, i64 %mul21_1_3" [md.c:42]   --->   Operation 3503 'dadd' 'add22_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3504 [3/5] (5.86ns)   --->   "%add22_1_4 = dadd i64 %add20_1_4, i64 %mul21_1_4" [md.c:42]   --->   Operation 3504 'dadd' 'add22_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3505 [4/5] (5.86ns)   --->   "%add22_1_5 = dadd i64 %add20_1_5, i64 %mul21_1_5" [md.c:42]   --->   Operation 3505 'dadd' 'add22_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3506 [5/5] (5.86ns)   --->   "%add22_1_6 = dadd i64 %add20_1_6, i64 %mul21_1_6" [md.c:42]   --->   Operation 3506 'dadd' 'add22_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3507 [1/5] (5.86ns)   --->   "%add20_1_7 = dadd i64 %mul18_1_7, i64 %mul19_1_7" [md.c:42]   --->   Operation 3507 'dadd' 'add20_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3508 [2/5] (5.86ns)   --->   "%add20_1_8 = dadd i64 %mul18_1_8, i64 %mul19_1_8" [md.c:42]   --->   Operation 3508 'dadd' 'add20_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3509 [3/5] (5.86ns)   --->   "%add20_1_9 = dadd i64 %mul18_1_9, i64 %mul19_1_9" [md.c:42]   --->   Operation 3509 'dadd' 'add20_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3510 [4/5] (5.86ns)   --->   "%add20_1_s = dadd i64 %mul18_1_s, i64 %mul19_1_s" [md.c:42]   --->   Operation 3510 'dadd' 'add20_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3511 [5/5] (5.86ns)   --->   "%add20_1_10 = dadd i64 %mul18_1_10, i64 %mul19_1_10" [md.c:42]   --->   Operation 3511 'dadd' 'add20_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3512 [1/4] (6.58ns)   --->   "%mul19_1_11 = dmul i64 %dely_28, i64 %dely_28" [md.c:42]   --->   Operation 3512 'dmul' 'mul19_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3513 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_11, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3513 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3514 [1/4] (6.58ns)   --->   "%mul18_1_12 = dmul i64 %delx_29, i64 %delx_29" [md.c:42]   --->   Operation 3514 'dmul' 'mul18_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3515 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_12, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3515 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3516 [2/4] (6.58ns)   --->   "%mul19_1_12 = dmul i64 %dely_29, i64 %dely_29" [md.c:42]   --->   Operation 3516 'dmul' 'mul19_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3517 [1/4] (6.58ns)   --->   "%mul21_1_12 = dmul i64 %delz_29, i64 %delz_29" [md.c:42]   --->   Operation 3517 'dmul' 'mul21_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3518 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_12, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3518 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3519 [2/4] (6.58ns)   --->   "%mul18_1_13 = dmul i64 %delx_30, i64 %delx_30" [md.c:42]   --->   Operation 3519 'dmul' 'mul18_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3520 [3/4] (6.58ns)   --->   "%mul19_1_13 = dmul i64 %dely_30, i64 %dely_30" [md.c:42]   --->   Operation 3520 'dmul' 'mul19_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3521 [2/4] (6.58ns)   --->   "%mul21_1_13 = dmul i64 %delz_30, i64 %delz_30" [md.c:42]   --->   Operation 3521 'dmul' 'mul21_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3522 [1/5] (5.86ns)   --->   "%dely_31 = dsub i64 %i_y_1, i64 %j_y_31" [md.c:40]   --->   Operation 3522 'dsub' 'dely_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3523 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i64 %dely_31, i64 509, i64 12, i64 18446744073709551615" [md.c:18]   --->   Operation 3523 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 3524 [4/4] (6.58ns)   --->   "%mul18_1_14 = dmul i64 %delx_31, i64 %delx_31" [md.c:42]   --->   Operation 3524 'dmul' 'mul18_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 3525 [4/4] (6.58ns)   --->   "%mul21_1_14 = dmul i64 %delz_31, i64 %delz_31" [md.c:42]   --->   Operation 3525 'dmul' 'mul21_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.58>
ST_26 : Operation 3526 [20/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3526 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3527 [21/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3527 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3528 [22/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3528 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3529 [1/5] (5.86ns)   --->   "%add22_3 = dadd i64 %add20_3, i64 %mul21_3" [md.c:42]   --->   Operation 3529 'dadd' 'add22_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3530 [2/5] (5.86ns)   --->   "%add22_4 = dadd i64 %add20_4, i64 %mul21_4" [md.c:42]   --->   Operation 3530 'dadd' 'add22_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3531 [3/5] (5.86ns)   --->   "%add22_5 = dadd i64 %add20_5, i64 %mul21_5" [md.c:42]   --->   Operation 3531 'dadd' 'add22_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3532 [4/5] (5.86ns)   --->   "%add22_6 = dadd i64 %add20_6, i64 %mul21_6" [md.c:42]   --->   Operation 3532 'dadd' 'add22_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3533 [5/5] (5.86ns)   --->   "%add22_7 = dadd i64 %add20_7, i64 %mul21_7" [md.c:42]   --->   Operation 3533 'dadd' 'add22_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3534 [1/5] (5.86ns)   --->   "%add20_8 = dadd i64 %mul18_8, i64 %mul19_8" [md.c:42]   --->   Operation 3534 'dadd' 'add20_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3535 [2/5] (5.86ns)   --->   "%add20_9 = dadd i64 %mul18_9, i64 %mul19_9" [md.c:42]   --->   Operation 3535 'dadd' 'add20_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3536 [3/5] (5.86ns)   --->   "%add20_10 = dadd i64 %mul18_10, i64 %mul19_10" [md.c:42]   --->   Operation 3536 'dadd' 'add20_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3537 [4/5] (5.86ns)   --->   "%add20_11 = dadd i64 %mul18_11, i64 %mul19_11" [md.c:42]   --->   Operation 3537 'dadd' 'add20_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3538 [5/5] (5.86ns)   --->   "%add20_12 = dadd i64 %mul18_12, i64 %mul19_12" [md.c:42]   --->   Operation 3538 'dadd' 'add20_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3539 [1/4] (6.58ns)   --->   "%mul19_13 = dmul i64 %dely_13, i64 %dely_13" [md.c:42]   --->   Operation 3539 'dmul' 'mul19_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3540 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_13, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3540 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3541 [1/4] (6.58ns)   --->   "%mul18_14 = dmul i64 %delx_14, i64 %delx_14" [md.c:42]   --->   Operation 3541 'dmul' 'mul18_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3542 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_14, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3542 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3543 [2/4] (6.58ns)   --->   "%mul19_14 = dmul i64 %dely_14, i64 %dely_14" [md.c:42]   --->   Operation 3543 'dmul' 'mul19_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3544 [1/4] (6.58ns)   --->   "%mul21_14 = dmul i64 %delz_14, i64 %delz_14" [md.c:42]   --->   Operation 3544 'dmul' 'mul21_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3545 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_14, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3545 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3546 [3/4] (6.58ns)   --->   "%mul18_15 = dmul i64 %delx_15, i64 %delx_15" [md.c:42]   --->   Operation 3546 'dmul' 'mul18_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3547 [4/4] (6.58ns)   --->   "%mul19_15 = dmul i64 %dely_15, i64 %dely_15" [md.c:42]   --->   Operation 3547 'dmul' 'mul19_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3548 [3/4] (6.58ns)   --->   "%mul21_15 = dmul i64 %delz_15, i64 %delz_15" [md.c:42]   --->   Operation 3548 'dmul' 'mul21_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3549 [20/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3549 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3550 [21/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3550 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3551 [22/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3551 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3552 [1/5] (5.86ns)   --->   "%add22_1_3 = dadd i64 %add20_1_3, i64 %mul21_1_3" [md.c:42]   --->   Operation 3552 'dadd' 'add22_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3553 [2/5] (5.86ns)   --->   "%add22_1_4 = dadd i64 %add20_1_4, i64 %mul21_1_4" [md.c:42]   --->   Operation 3553 'dadd' 'add22_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3554 [3/5] (5.86ns)   --->   "%add22_1_5 = dadd i64 %add20_1_5, i64 %mul21_1_5" [md.c:42]   --->   Operation 3554 'dadd' 'add22_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3555 [4/5] (5.86ns)   --->   "%add22_1_6 = dadd i64 %add20_1_6, i64 %mul21_1_6" [md.c:42]   --->   Operation 3555 'dadd' 'add22_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3556 [5/5] (5.86ns)   --->   "%add22_1_7 = dadd i64 %add20_1_7, i64 %mul21_1_7" [md.c:42]   --->   Operation 3556 'dadd' 'add22_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3557 [1/5] (5.86ns)   --->   "%add20_1_8 = dadd i64 %mul18_1_8, i64 %mul19_1_8" [md.c:42]   --->   Operation 3557 'dadd' 'add20_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3558 [2/5] (5.86ns)   --->   "%add20_1_9 = dadd i64 %mul18_1_9, i64 %mul19_1_9" [md.c:42]   --->   Operation 3558 'dadd' 'add20_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3559 [3/5] (5.86ns)   --->   "%add20_1_s = dadd i64 %mul18_1_s, i64 %mul19_1_s" [md.c:42]   --->   Operation 3559 'dadd' 'add20_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3560 [4/5] (5.86ns)   --->   "%add20_1_10 = dadd i64 %mul18_1_10, i64 %mul19_1_10" [md.c:42]   --->   Operation 3560 'dadd' 'add20_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3561 [5/5] (5.86ns)   --->   "%add20_1_11 = dadd i64 %mul18_1_11, i64 %mul19_1_11" [md.c:42]   --->   Operation 3561 'dadd' 'add20_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3562 [1/4] (6.58ns)   --->   "%mul19_1_12 = dmul i64 %dely_29, i64 %dely_29" [md.c:42]   --->   Operation 3562 'dmul' 'mul19_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3563 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_12, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3563 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3564 [1/4] (6.58ns)   --->   "%mul18_1_13 = dmul i64 %delx_30, i64 %delx_30" [md.c:42]   --->   Operation 3564 'dmul' 'mul18_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3565 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_13, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3565 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3566 [2/4] (6.58ns)   --->   "%mul19_1_13 = dmul i64 %dely_30, i64 %dely_30" [md.c:42]   --->   Operation 3566 'dmul' 'mul19_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3567 [1/4] (6.58ns)   --->   "%mul21_1_13 = dmul i64 %delz_30, i64 %delz_30" [md.c:42]   --->   Operation 3567 'dmul' 'mul21_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3568 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_13, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3568 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 3569 [3/4] (6.58ns)   --->   "%mul18_1_14 = dmul i64 %delx_31, i64 %delx_31" [md.c:42]   --->   Operation 3569 'dmul' 'mul18_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3570 [4/4] (6.58ns)   --->   "%mul19_1_14 = dmul i64 %dely_31, i64 %dely_31" [md.c:42]   --->   Operation 3570 'dmul' 'mul19_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 3571 [3/4] (6.58ns)   --->   "%mul21_1_14 = dmul i64 %delz_31, i64 %delz_31" [md.c:42]   --->   Operation 3571 'dmul' 'mul21_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.58>
ST_27 : Operation 3572 [19/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3572 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3573 [20/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3573 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3574 [21/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3574 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3575 [22/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 3575 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3576 [1/5] (5.86ns)   --->   "%add22_4 = dadd i64 %add20_4, i64 %mul21_4" [md.c:42]   --->   Operation 3576 'dadd' 'add22_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3577 [2/5] (5.86ns)   --->   "%add22_5 = dadd i64 %add20_5, i64 %mul21_5" [md.c:42]   --->   Operation 3577 'dadd' 'add22_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3578 [3/5] (5.86ns)   --->   "%add22_6 = dadd i64 %add20_6, i64 %mul21_6" [md.c:42]   --->   Operation 3578 'dadd' 'add22_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3579 [4/5] (5.86ns)   --->   "%add22_7 = dadd i64 %add20_7, i64 %mul21_7" [md.c:42]   --->   Operation 3579 'dadd' 'add22_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3580 [5/5] (5.86ns)   --->   "%add22_8 = dadd i64 %add20_8, i64 %mul21_8" [md.c:42]   --->   Operation 3580 'dadd' 'add22_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3581 [1/5] (5.86ns)   --->   "%add20_9 = dadd i64 %mul18_9, i64 %mul19_9" [md.c:42]   --->   Operation 3581 'dadd' 'add20_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3582 [2/5] (5.86ns)   --->   "%add20_10 = dadd i64 %mul18_10, i64 %mul19_10" [md.c:42]   --->   Operation 3582 'dadd' 'add20_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3583 [3/5] (5.86ns)   --->   "%add20_11 = dadd i64 %mul18_11, i64 %mul19_11" [md.c:42]   --->   Operation 3583 'dadd' 'add20_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3584 [4/5] (5.86ns)   --->   "%add20_12 = dadd i64 %mul18_12, i64 %mul19_12" [md.c:42]   --->   Operation 3584 'dadd' 'add20_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3585 [5/5] (5.86ns)   --->   "%add20_13 = dadd i64 %mul18_13, i64 %mul19_13" [md.c:42]   --->   Operation 3585 'dadd' 'add20_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3586 [1/4] (6.58ns)   --->   "%mul19_14 = dmul i64 %dely_14, i64 %dely_14" [md.c:42]   --->   Operation 3586 'dmul' 'mul19_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3587 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_14, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3587 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3588 [2/4] (6.58ns)   --->   "%mul18_15 = dmul i64 %delx_15, i64 %delx_15" [md.c:42]   --->   Operation 3588 'dmul' 'mul18_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3589 [3/4] (6.58ns)   --->   "%mul19_15 = dmul i64 %dely_15, i64 %dely_15" [md.c:42]   --->   Operation 3589 'dmul' 'mul19_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3590 [2/4] (6.58ns)   --->   "%mul21_15 = dmul i64 %delz_15, i64 %delz_15" [md.c:42]   --->   Operation 3590 'dmul' 'mul21_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3591 [19/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3591 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3592 [20/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3592 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3593 [21/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3593 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3594 [22/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 3594 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3595 [1/5] (5.86ns)   --->   "%add22_1_4 = dadd i64 %add20_1_4, i64 %mul21_1_4" [md.c:42]   --->   Operation 3595 'dadd' 'add22_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3596 [2/5] (5.86ns)   --->   "%add22_1_5 = dadd i64 %add20_1_5, i64 %mul21_1_5" [md.c:42]   --->   Operation 3596 'dadd' 'add22_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3597 [3/5] (5.86ns)   --->   "%add22_1_6 = dadd i64 %add20_1_6, i64 %mul21_1_6" [md.c:42]   --->   Operation 3597 'dadd' 'add22_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3598 [4/5] (5.86ns)   --->   "%add22_1_7 = dadd i64 %add20_1_7, i64 %mul21_1_7" [md.c:42]   --->   Operation 3598 'dadd' 'add22_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3599 [5/5] (5.86ns)   --->   "%add22_1_8 = dadd i64 %add20_1_8, i64 %mul21_1_8" [md.c:42]   --->   Operation 3599 'dadd' 'add22_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3600 [1/5] (5.86ns)   --->   "%add20_1_9 = dadd i64 %mul18_1_9, i64 %mul19_1_9" [md.c:42]   --->   Operation 3600 'dadd' 'add20_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3601 [2/5] (5.86ns)   --->   "%add20_1_s = dadd i64 %mul18_1_s, i64 %mul19_1_s" [md.c:42]   --->   Operation 3601 'dadd' 'add20_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3602 [3/5] (5.86ns)   --->   "%add20_1_10 = dadd i64 %mul18_1_10, i64 %mul19_1_10" [md.c:42]   --->   Operation 3602 'dadd' 'add20_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3603 [4/5] (5.86ns)   --->   "%add20_1_11 = dadd i64 %mul18_1_11, i64 %mul19_1_11" [md.c:42]   --->   Operation 3603 'dadd' 'add20_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3604 [5/5] (5.86ns)   --->   "%add20_1_12 = dadd i64 %mul18_1_12, i64 %mul19_1_12" [md.c:42]   --->   Operation 3604 'dadd' 'add20_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3605 [1/4] (6.58ns)   --->   "%mul19_1_13 = dmul i64 %dely_30, i64 %dely_30" [md.c:42]   --->   Operation 3605 'dmul' 'mul19_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3606 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_13, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3606 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 3607 [2/4] (6.58ns)   --->   "%mul18_1_14 = dmul i64 %delx_31, i64 %delx_31" [md.c:42]   --->   Operation 3607 'dmul' 'mul18_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3608 [3/4] (6.58ns)   --->   "%mul19_1_14 = dmul i64 %dely_31, i64 %dely_31" [md.c:42]   --->   Operation 3608 'dmul' 'mul19_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 3609 [2/4] (6.58ns)   --->   "%mul21_1_14 = dmul i64 %delz_31, i64 %delz_31" [md.c:42]   --->   Operation 3609 'dmul' 'mul21_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.58>
ST_28 : Operation 3610 [18/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3610 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3611 [19/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3611 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3612 [20/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3612 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3613 [21/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 3613 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3614 [22/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 3614 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3615 [1/5] (5.86ns)   --->   "%add22_5 = dadd i64 %add20_5, i64 %mul21_5" [md.c:42]   --->   Operation 3615 'dadd' 'add22_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3616 [2/5] (5.86ns)   --->   "%add22_6 = dadd i64 %add20_6, i64 %mul21_6" [md.c:42]   --->   Operation 3616 'dadd' 'add22_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3617 [3/5] (5.86ns)   --->   "%add22_7 = dadd i64 %add20_7, i64 %mul21_7" [md.c:42]   --->   Operation 3617 'dadd' 'add22_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3618 [4/5] (5.86ns)   --->   "%add22_8 = dadd i64 %add20_8, i64 %mul21_8" [md.c:42]   --->   Operation 3618 'dadd' 'add22_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3619 [5/5] (5.86ns)   --->   "%add22_9 = dadd i64 %add20_9, i64 %mul21_9" [md.c:42]   --->   Operation 3619 'dadd' 'add22_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3620 [1/5] (5.86ns)   --->   "%add20_10 = dadd i64 %mul18_10, i64 %mul19_10" [md.c:42]   --->   Operation 3620 'dadd' 'add20_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3621 [2/5] (5.86ns)   --->   "%add20_11 = dadd i64 %mul18_11, i64 %mul19_11" [md.c:42]   --->   Operation 3621 'dadd' 'add20_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3622 [3/5] (5.86ns)   --->   "%add20_12 = dadd i64 %mul18_12, i64 %mul19_12" [md.c:42]   --->   Operation 3622 'dadd' 'add20_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3623 [4/5] (5.86ns)   --->   "%add20_13 = dadd i64 %mul18_13, i64 %mul19_13" [md.c:42]   --->   Operation 3623 'dadd' 'add20_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3624 [5/5] (5.86ns)   --->   "%add20_14 = dadd i64 %mul18_14, i64 %mul19_14" [md.c:42]   --->   Operation 3624 'dadd' 'add20_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3625 [1/4] (6.58ns)   --->   "%mul18_15 = dmul i64 %delx_15, i64 %delx_15" [md.c:42]   --->   Operation 3625 'dmul' 'mul18_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3626 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_15, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3626 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3627 [2/4] (6.58ns)   --->   "%mul19_15 = dmul i64 %dely_15, i64 %dely_15" [md.c:42]   --->   Operation 3627 'dmul' 'mul19_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3628 [1/4] (6.58ns)   --->   "%mul21_15 = dmul i64 %delz_15, i64 %delz_15" [md.c:42]   --->   Operation 3628 'dmul' 'mul21_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3629 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_15, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3629 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3630 [18/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3630 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3631 [19/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3631 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3632 [20/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3632 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3633 [21/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 3633 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3634 [22/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 3634 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3635 [1/5] (5.86ns)   --->   "%add22_1_5 = dadd i64 %add20_1_5, i64 %mul21_1_5" [md.c:42]   --->   Operation 3635 'dadd' 'add22_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3636 [2/5] (5.86ns)   --->   "%add22_1_6 = dadd i64 %add20_1_6, i64 %mul21_1_6" [md.c:42]   --->   Operation 3636 'dadd' 'add22_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3637 [3/5] (5.86ns)   --->   "%add22_1_7 = dadd i64 %add20_1_7, i64 %mul21_1_7" [md.c:42]   --->   Operation 3637 'dadd' 'add22_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3638 [4/5] (5.86ns)   --->   "%add22_1_8 = dadd i64 %add20_1_8, i64 %mul21_1_8" [md.c:42]   --->   Operation 3638 'dadd' 'add22_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3639 [5/5] (5.86ns)   --->   "%add22_1_9 = dadd i64 %add20_1_9, i64 %mul21_1_9" [md.c:42]   --->   Operation 3639 'dadd' 'add22_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3640 [1/5] (5.86ns)   --->   "%add20_1_s = dadd i64 %mul18_1_s, i64 %mul19_1_s" [md.c:42]   --->   Operation 3640 'dadd' 'add20_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3641 [2/5] (5.86ns)   --->   "%add20_1_10 = dadd i64 %mul18_1_10, i64 %mul19_1_10" [md.c:42]   --->   Operation 3641 'dadd' 'add20_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3642 [3/5] (5.86ns)   --->   "%add20_1_11 = dadd i64 %mul18_1_11, i64 %mul19_1_11" [md.c:42]   --->   Operation 3642 'dadd' 'add20_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3643 [4/5] (5.86ns)   --->   "%add20_1_12 = dadd i64 %mul18_1_12, i64 %mul19_1_12" [md.c:42]   --->   Operation 3643 'dadd' 'add20_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3644 [5/5] (5.86ns)   --->   "%add20_1_13 = dadd i64 %mul18_1_13, i64 %mul19_1_13" [md.c:42]   --->   Operation 3644 'dadd' 'add20_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3645 [1/4] (6.58ns)   --->   "%mul18_1_14 = dmul i64 %delx_31, i64 %delx_31" [md.c:42]   --->   Operation 3645 'dmul' 'mul18_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3646 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul18_1_14, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3646 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 3647 [2/4] (6.58ns)   --->   "%mul19_1_14 = dmul i64 %dely_31, i64 %dely_31" [md.c:42]   --->   Operation 3647 'dmul' 'mul19_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3648 [1/4] (6.58ns)   --->   "%mul21_1_14 = dmul i64 %delz_31, i64 %delz_31" [md.c:42]   --->   Operation 3648 'dmul' 'mul21_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 3649 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul21_1_14, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3649 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 6.58>
ST_29 : Operation 3650 [17/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3650 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3651 [18/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3651 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3652 [19/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3652 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3653 [20/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 3653 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3654 [21/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 3654 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3655 [22/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 3655 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3656 [1/5] (5.86ns)   --->   "%add22_6 = dadd i64 %add20_6, i64 %mul21_6" [md.c:42]   --->   Operation 3656 'dadd' 'add22_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3657 [2/5] (5.86ns)   --->   "%add22_7 = dadd i64 %add20_7, i64 %mul21_7" [md.c:42]   --->   Operation 3657 'dadd' 'add22_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3658 [3/5] (5.86ns)   --->   "%add22_8 = dadd i64 %add20_8, i64 %mul21_8" [md.c:42]   --->   Operation 3658 'dadd' 'add22_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3659 [4/5] (5.86ns)   --->   "%add22_9 = dadd i64 %add20_9, i64 %mul21_9" [md.c:42]   --->   Operation 3659 'dadd' 'add22_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3660 [5/5] (5.86ns)   --->   "%add22_10 = dadd i64 %add20_10, i64 %mul21_10" [md.c:42]   --->   Operation 3660 'dadd' 'add22_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3661 [1/5] (5.86ns)   --->   "%add20_11 = dadd i64 %mul18_11, i64 %mul19_11" [md.c:42]   --->   Operation 3661 'dadd' 'add20_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3662 [2/5] (5.86ns)   --->   "%add20_12 = dadd i64 %mul18_12, i64 %mul19_12" [md.c:42]   --->   Operation 3662 'dadd' 'add20_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3663 [3/5] (5.86ns)   --->   "%add20_13 = dadd i64 %mul18_13, i64 %mul19_13" [md.c:42]   --->   Operation 3663 'dadd' 'add20_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3664 [4/5] (5.86ns)   --->   "%add20_14 = dadd i64 %mul18_14, i64 %mul19_14" [md.c:42]   --->   Operation 3664 'dadd' 'add20_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3665 [1/4] (6.58ns)   --->   "%mul19_15 = dmul i64 %dely_15, i64 %dely_15" [md.c:42]   --->   Operation 3665 'dmul' 'mul19_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3666 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_15, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3666 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 3667 [17/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3667 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3668 [18/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3668 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3669 [19/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3669 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3670 [20/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 3670 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3671 [21/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 3671 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3672 [22/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 3672 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3673 [1/5] (5.86ns)   --->   "%add22_1_6 = dadd i64 %add20_1_6, i64 %mul21_1_6" [md.c:42]   --->   Operation 3673 'dadd' 'add22_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3674 [2/5] (5.86ns)   --->   "%add22_1_7 = dadd i64 %add20_1_7, i64 %mul21_1_7" [md.c:42]   --->   Operation 3674 'dadd' 'add22_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3675 [3/5] (5.86ns)   --->   "%add22_1_8 = dadd i64 %add20_1_8, i64 %mul21_1_8" [md.c:42]   --->   Operation 3675 'dadd' 'add22_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3676 [4/5] (5.86ns)   --->   "%add22_1_9 = dadd i64 %add20_1_9, i64 %mul21_1_9" [md.c:42]   --->   Operation 3676 'dadd' 'add22_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3677 [5/5] (5.86ns)   --->   "%add22_1_s = dadd i64 %add20_1_s, i64 %mul21_1_s" [md.c:42]   --->   Operation 3677 'dadd' 'add22_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3678 [1/5] (5.86ns)   --->   "%add20_1_10 = dadd i64 %mul18_1_10, i64 %mul19_1_10" [md.c:42]   --->   Operation 3678 'dadd' 'add20_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3679 [2/5] (5.86ns)   --->   "%add20_1_11 = dadd i64 %mul18_1_11, i64 %mul19_1_11" [md.c:42]   --->   Operation 3679 'dadd' 'add20_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3680 [3/5] (5.86ns)   --->   "%add20_1_12 = dadd i64 %mul18_1_12, i64 %mul19_1_12" [md.c:42]   --->   Operation 3680 'dadd' 'add20_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3681 [4/5] (5.86ns)   --->   "%add20_1_13 = dadd i64 %mul18_1_13, i64 %mul19_1_13" [md.c:42]   --->   Operation 3681 'dadd' 'add20_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3682 [1/4] (6.58ns)   --->   "%mul19_1_14 = dmul i64 %dely_31, i64 %dely_31" [md.c:42]   --->   Operation 3682 'dmul' 'mul19_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 3683 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul19_1_14, i64 510, i64 4, i64 18446744073709551615" [md.c:42]   --->   Operation 3683 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 6.28>
ST_30 : Operation 3684 [16/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3684 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3685 [17/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3685 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3686 [18/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3686 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3687 [19/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 3687 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3688 [20/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 3688 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3689 [21/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 3689 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3690 [22/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 3690 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3691 [1/5] (5.86ns)   --->   "%add22_7 = dadd i64 %add20_7, i64 %mul21_7" [md.c:42]   --->   Operation 3691 'dadd' 'add22_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3692 [2/5] (5.86ns)   --->   "%add22_8 = dadd i64 %add20_8, i64 %mul21_8" [md.c:42]   --->   Operation 3692 'dadd' 'add22_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3693 [3/5] (5.86ns)   --->   "%add22_9 = dadd i64 %add20_9, i64 %mul21_9" [md.c:42]   --->   Operation 3693 'dadd' 'add22_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3694 [4/5] (5.86ns)   --->   "%add22_10 = dadd i64 %add20_10, i64 %mul21_10" [md.c:42]   --->   Operation 3694 'dadd' 'add22_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3695 [5/5] (5.86ns)   --->   "%add22_11 = dadd i64 %add20_11, i64 %mul21_11" [md.c:42]   --->   Operation 3695 'dadd' 'add22_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3696 [1/5] (5.86ns)   --->   "%add20_12 = dadd i64 %mul18_12, i64 %mul19_12" [md.c:42]   --->   Operation 3696 'dadd' 'add20_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3697 [2/5] (5.86ns)   --->   "%add20_13 = dadd i64 %mul18_13, i64 %mul19_13" [md.c:42]   --->   Operation 3697 'dadd' 'add20_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3698 [3/5] (5.86ns)   --->   "%add20_14 = dadd i64 %mul18_14, i64 %mul19_14" [md.c:42]   --->   Operation 3698 'dadd' 'add20_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3699 [5/5] (5.86ns)   --->   "%add20_15 = dadd i64 %mul18_15, i64 %mul19_15" [md.c:42]   --->   Operation 3699 'dadd' 'add20_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3700 [16/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3700 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3701 [17/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3701 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3702 [18/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3702 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3703 [19/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 3703 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3704 [20/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 3704 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3705 [21/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 3705 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3706 [22/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 3706 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3707 [1/5] (5.86ns)   --->   "%add22_1_7 = dadd i64 %add20_1_7, i64 %mul21_1_7" [md.c:42]   --->   Operation 3707 'dadd' 'add22_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3708 [2/5] (5.86ns)   --->   "%add22_1_8 = dadd i64 %add20_1_8, i64 %mul21_1_8" [md.c:42]   --->   Operation 3708 'dadd' 'add22_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3709 [3/5] (5.86ns)   --->   "%add22_1_9 = dadd i64 %add20_1_9, i64 %mul21_1_9" [md.c:42]   --->   Operation 3709 'dadd' 'add22_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3710 [4/5] (5.86ns)   --->   "%add22_1_s = dadd i64 %add20_1_s, i64 %mul21_1_s" [md.c:42]   --->   Operation 3710 'dadd' 'add22_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3711 [5/5] (5.86ns)   --->   "%add22_1_10 = dadd i64 %add20_1_10, i64 %mul21_1_10" [md.c:42]   --->   Operation 3711 'dadd' 'add22_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3712 [1/5] (5.86ns)   --->   "%add20_1_11 = dadd i64 %mul18_1_11, i64 %mul19_1_11" [md.c:42]   --->   Operation 3712 'dadd' 'add20_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3713 [2/5] (5.86ns)   --->   "%add20_1_12 = dadd i64 %mul18_1_12, i64 %mul19_1_12" [md.c:42]   --->   Operation 3713 'dadd' 'add20_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3714 [3/5] (5.86ns)   --->   "%add20_1_13 = dadd i64 %mul18_1_13, i64 %mul19_1_13" [md.c:42]   --->   Operation 3714 'dadd' 'add20_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3715 [5/5] (5.86ns)   --->   "%add20_1_14 = dadd i64 %mul18_1_14, i64 %mul19_1_14" [md.c:42]   --->   Operation 3715 'dadd' 'add20_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.28>
ST_31 : Operation 3716 [15/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3716 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3717 [16/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3717 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3718 [17/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3718 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3719 [18/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 3719 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3720 [19/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 3720 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3721 [20/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 3721 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3722 [21/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 3722 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3723 [22/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 3723 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3724 [1/5] (5.86ns)   --->   "%add22_8 = dadd i64 %add20_8, i64 %mul21_8" [md.c:42]   --->   Operation 3724 'dadd' 'add22_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3725 [2/5] (5.86ns)   --->   "%add22_9 = dadd i64 %add20_9, i64 %mul21_9" [md.c:42]   --->   Operation 3725 'dadd' 'add22_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3726 [3/5] (5.86ns)   --->   "%add22_10 = dadd i64 %add20_10, i64 %mul21_10" [md.c:42]   --->   Operation 3726 'dadd' 'add22_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3727 [4/5] (5.86ns)   --->   "%add22_11 = dadd i64 %add20_11, i64 %mul21_11" [md.c:42]   --->   Operation 3727 'dadd' 'add22_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3728 [5/5] (5.86ns)   --->   "%add22_12 = dadd i64 %add20_12, i64 %mul21_12" [md.c:42]   --->   Operation 3728 'dadd' 'add22_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3729 [1/5] (5.86ns)   --->   "%add20_13 = dadd i64 %mul18_13, i64 %mul19_13" [md.c:42]   --->   Operation 3729 'dadd' 'add20_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3730 [2/5] (5.86ns)   --->   "%add20_14 = dadd i64 %mul18_14, i64 %mul19_14" [md.c:42]   --->   Operation 3730 'dadd' 'add20_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3731 [4/5] (5.86ns)   --->   "%add20_15 = dadd i64 %mul18_15, i64 %mul19_15" [md.c:42]   --->   Operation 3731 'dadd' 'add20_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3732 [15/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3732 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3733 [16/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3733 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3734 [17/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3734 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3735 [18/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 3735 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3736 [19/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 3736 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3737 [20/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 3737 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3738 [21/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 3738 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3739 [22/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 3739 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3740 [1/5] (5.86ns)   --->   "%add22_1_8 = dadd i64 %add20_1_8, i64 %mul21_1_8" [md.c:42]   --->   Operation 3740 'dadd' 'add22_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3741 [2/5] (5.86ns)   --->   "%add22_1_9 = dadd i64 %add20_1_9, i64 %mul21_1_9" [md.c:42]   --->   Operation 3741 'dadd' 'add22_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3742 [3/5] (5.86ns)   --->   "%add22_1_s = dadd i64 %add20_1_s, i64 %mul21_1_s" [md.c:42]   --->   Operation 3742 'dadd' 'add22_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3743 [4/5] (5.86ns)   --->   "%add22_1_10 = dadd i64 %add20_1_10, i64 %mul21_1_10" [md.c:42]   --->   Operation 3743 'dadd' 'add22_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3744 [5/5] (5.86ns)   --->   "%add22_1_11 = dadd i64 %add20_1_11, i64 %mul21_1_11" [md.c:42]   --->   Operation 3744 'dadd' 'add22_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3745 [1/5] (5.86ns)   --->   "%add20_1_12 = dadd i64 %mul18_1_12, i64 %mul19_1_12" [md.c:42]   --->   Operation 3745 'dadd' 'add20_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3746 [2/5] (5.86ns)   --->   "%add20_1_13 = dadd i64 %mul18_1_13, i64 %mul19_1_13" [md.c:42]   --->   Operation 3746 'dadd' 'add20_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3747 [4/5] (5.86ns)   --->   "%add20_1_14 = dadd i64 %mul18_1_14, i64 %mul19_1_14" [md.c:42]   --->   Operation 3747 'dadd' 'add20_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.28>
ST_32 : Operation 3748 [14/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3748 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3749 [15/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3749 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3750 [16/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3750 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3751 [17/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 3751 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3752 [18/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 3752 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3753 [19/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 3753 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3754 [20/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 3754 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3755 [21/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 3755 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3756 [22/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 3756 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3757 [1/5] (5.86ns)   --->   "%add22_9 = dadd i64 %add20_9, i64 %mul21_9" [md.c:42]   --->   Operation 3757 'dadd' 'add22_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3758 [2/5] (5.86ns)   --->   "%add22_10 = dadd i64 %add20_10, i64 %mul21_10" [md.c:42]   --->   Operation 3758 'dadd' 'add22_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3759 [3/5] (5.86ns)   --->   "%add22_11 = dadd i64 %add20_11, i64 %mul21_11" [md.c:42]   --->   Operation 3759 'dadd' 'add22_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3760 [4/5] (5.86ns)   --->   "%add22_12 = dadd i64 %add20_12, i64 %mul21_12" [md.c:42]   --->   Operation 3760 'dadd' 'add22_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3761 [5/5] (5.86ns)   --->   "%add22_13 = dadd i64 %add20_13, i64 %mul21_13" [md.c:42]   --->   Operation 3761 'dadd' 'add22_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3762 [1/5] (5.86ns)   --->   "%add20_14 = dadd i64 %mul18_14, i64 %mul19_14" [md.c:42]   --->   Operation 3762 'dadd' 'add20_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3763 [3/5] (5.86ns)   --->   "%add20_15 = dadd i64 %mul18_15, i64 %mul19_15" [md.c:42]   --->   Operation 3763 'dadd' 'add20_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3764 [14/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3764 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3765 [15/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3765 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3766 [16/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3766 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3767 [17/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 3767 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3768 [18/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 3768 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3769 [19/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 3769 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3770 [20/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 3770 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3771 [21/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 3771 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3772 [22/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 3772 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3773 [1/5] (5.86ns)   --->   "%add22_1_9 = dadd i64 %add20_1_9, i64 %mul21_1_9" [md.c:42]   --->   Operation 3773 'dadd' 'add22_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3774 [2/5] (5.86ns)   --->   "%add22_1_s = dadd i64 %add20_1_s, i64 %mul21_1_s" [md.c:42]   --->   Operation 3774 'dadd' 'add22_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3775 [3/5] (5.86ns)   --->   "%add22_1_10 = dadd i64 %add20_1_10, i64 %mul21_1_10" [md.c:42]   --->   Operation 3775 'dadd' 'add22_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3776 [4/5] (5.86ns)   --->   "%add22_1_11 = dadd i64 %add20_1_11, i64 %mul21_1_11" [md.c:42]   --->   Operation 3776 'dadd' 'add22_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3777 [5/5] (5.86ns)   --->   "%add22_1_12 = dadd i64 %add20_1_12, i64 %mul21_1_12" [md.c:42]   --->   Operation 3777 'dadd' 'add22_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3778 [1/5] (5.86ns)   --->   "%add20_1_13 = dadd i64 %mul18_1_13, i64 %mul19_1_13" [md.c:42]   --->   Operation 3778 'dadd' 'add20_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3779 [3/5] (5.86ns)   --->   "%add20_1_14 = dadd i64 %mul18_1_14, i64 %mul19_1_14" [md.c:42]   --->   Operation 3779 'dadd' 'add20_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.28>
ST_33 : Operation 3780 [13/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3780 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3781 [14/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3781 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3782 [15/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3782 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3783 [16/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 3783 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3784 [17/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 3784 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3785 [18/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 3785 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3786 [19/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 3786 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3787 [20/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 3787 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3788 [21/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 3788 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3789 [22/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 3789 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3790 [1/5] (5.86ns)   --->   "%add22_10 = dadd i64 %add20_10, i64 %mul21_10" [md.c:42]   --->   Operation 3790 'dadd' 'add22_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3791 [2/5] (5.86ns)   --->   "%add22_11 = dadd i64 %add20_11, i64 %mul21_11" [md.c:42]   --->   Operation 3791 'dadd' 'add22_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3792 [3/5] (5.86ns)   --->   "%add22_12 = dadd i64 %add20_12, i64 %mul21_12" [md.c:42]   --->   Operation 3792 'dadd' 'add22_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3793 [4/5] (5.86ns)   --->   "%add22_13 = dadd i64 %add20_13, i64 %mul21_13" [md.c:42]   --->   Operation 3793 'dadd' 'add22_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3794 [5/5] (5.86ns)   --->   "%add22_14 = dadd i64 %add20_14, i64 %mul21_14" [md.c:42]   --->   Operation 3794 'dadd' 'add22_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3795 [2/5] (5.86ns)   --->   "%add20_15 = dadd i64 %mul18_15, i64 %mul19_15" [md.c:42]   --->   Operation 3795 'dadd' 'add20_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3796 [13/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3796 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3797 [14/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3797 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3798 [15/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3798 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3799 [16/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 3799 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3800 [17/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 3800 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3801 [18/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 3801 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3802 [19/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 3802 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3803 [20/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 3803 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3804 [21/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 3804 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3805 [22/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 3805 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3806 [1/5] (5.86ns)   --->   "%add22_1_s = dadd i64 %add20_1_s, i64 %mul21_1_s" [md.c:42]   --->   Operation 3806 'dadd' 'add22_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3807 [2/5] (5.86ns)   --->   "%add22_1_10 = dadd i64 %add20_1_10, i64 %mul21_1_10" [md.c:42]   --->   Operation 3807 'dadd' 'add22_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3808 [3/5] (5.86ns)   --->   "%add22_1_11 = dadd i64 %add20_1_11, i64 %mul21_1_11" [md.c:42]   --->   Operation 3808 'dadd' 'add22_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3809 [4/5] (5.86ns)   --->   "%add22_1_12 = dadd i64 %add20_1_12, i64 %mul21_1_12" [md.c:42]   --->   Operation 3809 'dadd' 'add22_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3810 [5/5] (5.86ns)   --->   "%add22_1_13 = dadd i64 %add20_1_13, i64 %mul21_1_13" [md.c:42]   --->   Operation 3810 'dadd' 'add22_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3811 [2/5] (5.86ns)   --->   "%add20_1_14 = dadd i64 %mul18_1_14, i64 %mul19_1_14" [md.c:42]   --->   Operation 3811 'dadd' 'add20_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.28>
ST_34 : Operation 3812 [12/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3812 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3813 [13/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3813 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3814 [14/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3814 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3815 [15/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 3815 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3816 [16/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 3816 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3817 [17/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 3817 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3818 [18/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 3818 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3819 [19/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 3819 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3820 [20/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 3820 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3821 [21/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 3821 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3822 [22/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 3822 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3823 [1/5] (5.86ns)   --->   "%add22_11 = dadd i64 %add20_11, i64 %mul21_11" [md.c:42]   --->   Operation 3823 'dadd' 'add22_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3824 [2/5] (5.86ns)   --->   "%add22_12 = dadd i64 %add20_12, i64 %mul21_12" [md.c:42]   --->   Operation 3824 'dadd' 'add22_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3825 [3/5] (5.86ns)   --->   "%add22_13 = dadd i64 %add20_13, i64 %mul21_13" [md.c:42]   --->   Operation 3825 'dadd' 'add22_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3826 [4/5] (5.86ns)   --->   "%add22_14 = dadd i64 %add20_14, i64 %mul21_14" [md.c:42]   --->   Operation 3826 'dadd' 'add22_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3827 [1/5] (5.86ns)   --->   "%add20_15 = dadd i64 %mul18_15, i64 %mul19_15" [md.c:42]   --->   Operation 3827 'dadd' 'add20_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3828 [12/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3828 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3829 [13/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3829 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3830 [14/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3830 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3831 [15/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 3831 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3832 [16/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 3832 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3833 [17/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 3833 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3834 [18/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 3834 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3835 [19/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 3835 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3836 [20/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 3836 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3837 [21/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 3837 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3838 [22/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 3838 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3839 [1/5] (5.86ns)   --->   "%add22_1_10 = dadd i64 %add20_1_10, i64 %mul21_1_10" [md.c:42]   --->   Operation 3839 'dadd' 'add22_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3840 [2/5] (5.86ns)   --->   "%add22_1_11 = dadd i64 %add20_1_11, i64 %mul21_1_11" [md.c:42]   --->   Operation 3840 'dadd' 'add22_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3841 [3/5] (5.86ns)   --->   "%add22_1_12 = dadd i64 %add20_1_12, i64 %mul21_1_12" [md.c:42]   --->   Operation 3841 'dadd' 'add22_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3842 [4/5] (5.86ns)   --->   "%add22_1_13 = dadd i64 %add20_1_13, i64 %mul21_1_13" [md.c:42]   --->   Operation 3842 'dadd' 'add22_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3843 [1/5] (5.86ns)   --->   "%add20_1_14 = dadd i64 %mul18_1_14, i64 %mul19_1_14" [md.c:42]   --->   Operation 3843 'dadd' 'add20_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.28>
ST_35 : Operation 3844 [11/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3844 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3845 [12/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3845 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3846 [13/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3846 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3847 [14/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 3847 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3848 [15/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 3848 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3849 [16/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 3849 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3850 [17/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 3850 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3851 [18/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 3851 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3852 [19/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 3852 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3853 [20/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 3853 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3854 [21/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 3854 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3855 [22/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 3855 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3856 [1/5] (5.86ns)   --->   "%add22_12 = dadd i64 %add20_12, i64 %mul21_12" [md.c:42]   --->   Operation 3856 'dadd' 'add22_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3857 [2/5] (5.86ns)   --->   "%add22_13 = dadd i64 %add20_13, i64 %mul21_13" [md.c:42]   --->   Operation 3857 'dadd' 'add22_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3858 [3/5] (5.86ns)   --->   "%add22_14 = dadd i64 %add20_14, i64 %mul21_14" [md.c:42]   --->   Operation 3858 'dadd' 'add22_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3859 [5/5] (5.86ns)   --->   "%add22_15 = dadd i64 %add20_15, i64 %mul21_15" [md.c:42]   --->   Operation 3859 'dadd' 'add22_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3860 [11/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3860 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3861 [12/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3861 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3862 [13/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3862 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3863 [14/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 3863 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3864 [15/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 3864 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3865 [16/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 3865 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3866 [17/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 3866 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3867 [18/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 3867 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3868 [19/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 3868 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3869 [20/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 3869 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3870 [21/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 3870 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3871 [22/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 3871 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3872 [1/5] (5.86ns)   --->   "%add22_1_11 = dadd i64 %add20_1_11, i64 %mul21_1_11" [md.c:42]   --->   Operation 3872 'dadd' 'add22_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3873 [2/5] (5.86ns)   --->   "%add22_1_12 = dadd i64 %add20_1_12, i64 %mul21_1_12" [md.c:42]   --->   Operation 3873 'dadd' 'add22_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3874 [3/5] (5.86ns)   --->   "%add22_1_13 = dadd i64 %add20_1_13, i64 %mul21_1_13" [md.c:42]   --->   Operation 3874 'dadd' 'add22_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3875 [5/5] (5.86ns)   --->   "%add22_1_14 = dadd i64 %add20_1_14, i64 %mul21_1_14" [md.c:42]   --->   Operation 3875 'dadd' 'add22_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.28>
ST_36 : Operation 3876 [10/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3876 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3877 [11/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3877 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3878 [12/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3878 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3879 [13/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 3879 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3880 [14/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 3880 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3881 [15/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 3881 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3882 [16/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 3882 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3883 [17/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 3883 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3884 [18/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 3884 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3885 [19/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 3885 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3886 [20/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 3886 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3887 [21/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 3887 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3888 [22/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 3888 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3889 [1/5] (5.86ns)   --->   "%add22_13 = dadd i64 %add20_13, i64 %mul21_13" [md.c:42]   --->   Operation 3889 'dadd' 'add22_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3890 [2/5] (5.86ns)   --->   "%add22_14 = dadd i64 %add20_14, i64 %mul21_14" [md.c:42]   --->   Operation 3890 'dadd' 'add22_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3891 [4/5] (5.86ns)   --->   "%add22_15 = dadd i64 %add20_15, i64 %mul21_15" [md.c:42]   --->   Operation 3891 'dadd' 'add22_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3892 [10/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3892 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3893 [11/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3893 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3894 [12/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3894 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3895 [13/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 3895 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3896 [14/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 3896 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3897 [15/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 3897 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3898 [16/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 3898 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3899 [17/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 3899 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3900 [18/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 3900 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3901 [19/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 3901 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3902 [20/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 3902 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3903 [21/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 3903 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3904 [22/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 3904 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3905 [1/5] (5.86ns)   --->   "%add22_1_12 = dadd i64 %add20_1_12, i64 %mul21_1_12" [md.c:42]   --->   Operation 3905 'dadd' 'add22_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3906 [2/5] (5.86ns)   --->   "%add22_1_13 = dadd i64 %add20_1_13, i64 %mul21_1_13" [md.c:42]   --->   Operation 3906 'dadd' 'add22_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 3907 [4/5] (5.86ns)   --->   "%add22_1_14 = dadd i64 %add20_1_14, i64 %mul21_1_14" [md.c:42]   --->   Operation 3907 'dadd' 'add22_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.28>
ST_37 : Operation 3908 [9/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3908 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3909 [10/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3909 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3910 [11/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3910 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3911 [12/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 3911 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3912 [13/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 3912 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3913 [14/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 3913 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3914 [15/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 3914 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3915 [16/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 3915 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3916 [17/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 3916 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3917 [18/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 3917 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3918 [19/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 3918 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3919 [20/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 3919 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3920 [21/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 3920 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3921 [22/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 3921 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3922 [1/5] (5.86ns)   --->   "%add22_14 = dadd i64 %add20_14, i64 %mul21_14" [md.c:42]   --->   Operation 3922 'dadd' 'add22_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3923 [3/5] (5.86ns)   --->   "%add22_15 = dadd i64 %add20_15, i64 %mul21_15" [md.c:42]   --->   Operation 3923 'dadd' 'add22_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3924 [9/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3924 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3925 [10/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3925 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3926 [11/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3926 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3927 [12/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 3927 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3928 [13/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 3928 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3929 [14/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 3929 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3930 [15/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 3930 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3931 [16/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 3931 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3932 [17/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 3932 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3933 [18/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 3933 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3934 [19/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 3934 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3935 [20/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 3935 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3936 [21/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 3936 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3937 [22/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 3937 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3938 [1/5] (5.86ns)   --->   "%add22_1_13 = dadd i64 %add20_1_13, i64 %mul21_1_13" [md.c:42]   --->   Operation 3938 'dadd' 'add22_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 3939 [3/5] (5.86ns)   --->   "%add22_1_14 = dadd i64 %add20_1_14, i64 %mul21_1_14" [md.c:42]   --->   Operation 3939 'dadd' 'add22_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.28>
ST_38 : Operation 3940 [8/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3940 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3941 [9/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3941 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3942 [10/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3942 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3943 [11/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 3943 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3944 [12/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 3944 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3945 [13/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 3945 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3946 [14/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 3946 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3947 [15/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 3947 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3948 [16/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 3948 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3949 [17/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 3949 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3950 [18/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 3950 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3951 [19/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 3951 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3952 [20/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 3952 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3953 [21/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 3953 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3954 [22/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 3954 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3955 [2/5] (5.86ns)   --->   "%add22_15 = dadd i64 %add20_15, i64 %mul21_15" [md.c:42]   --->   Operation 3955 'dadd' 'add22_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3956 [8/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3956 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3957 [9/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3957 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3958 [10/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3958 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3959 [11/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 3959 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3960 [12/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 3960 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3961 [13/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 3961 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3962 [14/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 3962 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3963 [15/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 3963 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3964 [16/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 3964 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3965 [17/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 3965 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3966 [18/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 3966 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3967 [19/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 3967 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3968 [20/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 3968 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3969 [21/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 3969 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3970 [22/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 3970 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 3971 [2/5] (5.86ns)   --->   "%add22_1_14 = dadd i64 %add20_1_14, i64 %mul21_1_14" [md.c:42]   --->   Operation 3971 'dadd' 'add22_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.28>
ST_39 : Operation 3972 [7/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 3972 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3973 [8/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 3973 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3974 [9/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 3974 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3975 [10/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 3975 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3976 [11/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 3976 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3977 [12/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 3977 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3978 [13/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 3978 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3979 [14/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 3979 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3980 [15/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 3980 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3981 [16/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 3981 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3982 [17/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 3982 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3983 [18/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 3983 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3984 [19/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 3984 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3985 [20/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 3985 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3986 [21/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 3986 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3987 [1/5] (5.86ns)   --->   "%add22_15 = dadd i64 %add20_15, i64 %mul21_15" [md.c:42]   --->   Operation 3987 'dadd' 'add22_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3988 [7/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 3988 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3989 [8/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 3989 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3990 [9/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 3990 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3991 [10/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 3991 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3992 [11/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 3992 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3993 [12/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 3993 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3994 [13/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 3994 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3995 [14/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 3995 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3996 [15/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 3996 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3997 [16/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 3997 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3998 [17/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 3998 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3999 [18/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 3999 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4000 [19/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4000 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4001 [20/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4001 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4002 [21/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4002 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 4003 [1/5] (5.86ns)   --->   "%add22_1_14 = dadd i64 %add20_1_14, i64 %mul21_1_14" [md.c:42]   --->   Operation 4003 'dadd' 'add22_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.28>
ST_40 : Operation 4004 [6/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 4004 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4005 [7/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 4005 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4006 [8/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 4006 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4007 [9/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 4007 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4008 [10/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 4008 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4009 [11/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 4009 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4010 [12/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 4010 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4011 [13/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 4011 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4012 [14/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4012 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4013 [15/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4013 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4014 [16/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4014 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4015 [17/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4015 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4016 [18/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4016 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4017 [19/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4017 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4018 [20/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4018 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4019 [22/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4019 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4020 [6/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 4020 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4021 [7/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 4021 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4022 [8/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 4022 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4023 [9/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 4023 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4024 [10/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 4024 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4025 [11/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 4025 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4026 [12/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 4026 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4027 [13/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 4027 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4028 [14/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4028 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4029 [15/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4029 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4030 [16/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4030 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4031 [17/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4031 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4032 [18/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4032 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4033 [19/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4033 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4034 [20/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4034 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 4035 [22/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4035 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.28>
ST_41 : Operation 4036 [5/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 4036 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4037 [6/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 4037 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4038 [7/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 4038 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4039 [8/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 4039 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4040 [9/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 4040 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4041 [10/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 4041 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4042 [11/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 4042 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4043 [12/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 4043 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4044 [13/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4044 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4045 [14/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4045 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4046 [15/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4046 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4047 [16/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4047 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4048 [17/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4048 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4049 [18/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4049 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4050 [19/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4050 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4051 [21/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4051 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4052 [5/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 4052 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4053 [6/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 4053 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4054 [7/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 4054 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4055 [8/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 4055 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4056 [9/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 4056 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4057 [10/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 4057 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4058 [11/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 4058 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4059 [12/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 4059 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4060 [13/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4060 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4061 [14/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4061 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4062 [15/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4062 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4063 [16/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4063 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4064 [17/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4064 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4065 [18/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4065 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4066 [19/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4066 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 4067 [21/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4067 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.28>
ST_42 : Operation 4068 [4/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 4068 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4069 [5/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 4069 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4070 [6/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 4070 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4071 [7/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 4071 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4072 [8/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 4072 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4073 [9/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 4073 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4074 [10/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 4074 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4075 [11/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 4075 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4076 [12/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4076 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4077 [13/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4077 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4078 [14/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4078 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4079 [15/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4079 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4080 [16/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4080 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4081 [17/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4081 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4082 [18/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4082 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4083 [20/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4083 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4084 [4/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 4084 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4085 [5/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 4085 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4086 [6/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 4086 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4087 [7/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 4087 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4088 [8/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 4088 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4089 [9/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 4089 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4090 [10/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 4090 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4091 [11/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 4091 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4092 [12/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4092 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4093 [13/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4093 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4094 [14/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4094 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4095 [15/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4095 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4096 [16/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4096 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4097 [17/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4097 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4098 [18/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4098 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 4099 [20/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4099 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.28>
ST_43 : Operation 4100 [3/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 4100 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4101 [4/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 4101 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4102 [5/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 4102 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4103 [6/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 4103 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4104 [7/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 4104 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4105 [8/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 4105 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4106 [9/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 4106 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4107 [10/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 4107 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4108 [11/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4108 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4109 [12/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4109 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4110 [13/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4110 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4111 [14/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4111 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4112 [15/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4112 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4113 [16/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4113 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4114 [17/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4114 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4115 [19/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4115 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4116 [3/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 4116 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4117 [4/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 4117 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4118 [5/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 4118 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4119 [6/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 4119 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4120 [7/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 4120 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4121 [8/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 4121 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4122 [9/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 4122 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4123 [10/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 4123 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4124 [11/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4124 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4125 [12/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4125 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4126 [13/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4126 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4127 [14/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4127 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4128 [15/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4128 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4129 [16/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4129 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4130 [17/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4130 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 4131 [19/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4131 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.28>
ST_44 : Operation 4132 [2/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 4132 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4133 [3/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 4133 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4134 [4/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 4134 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4135 [5/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 4135 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4136 [6/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 4136 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4137 [7/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 4137 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4138 [8/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 4138 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4139 [9/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 4139 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4140 [10/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4140 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4141 [11/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4141 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4142 [12/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4142 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4143 [13/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4143 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4144 [14/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4144 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4145 [15/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4145 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4146 [16/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4146 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4147 [18/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4147 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4148 [2/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 4148 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4149 [3/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 4149 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4150 [4/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 4150 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4151 [5/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 4151 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4152 [6/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 4152 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4153 [7/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 4153 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4154 [8/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 4154 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4155 [9/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 4155 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4156 [10/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4156 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4157 [11/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4157 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4158 [12/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4158 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4159 [13/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4159 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4160 [14/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4160 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4161 [15/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4161 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4162 [16/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4162 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 4163 [18/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4163 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.28>
ST_45 : Operation 4164 [1/22] (6.28ns)   --->   "%r2inv = ddiv i64 1, i64 %add1" [md.c:42]   --->   Operation 4164 'ddiv' 'r2inv' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4165 [2/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 4165 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4166 [3/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 4166 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4167 [4/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 4167 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4168 [5/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 4168 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4169 [6/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 4169 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4170 [7/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 4170 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4171 [8/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 4171 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4172 [9/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4172 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4173 [10/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4173 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4174 [11/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4174 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4175 [12/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4175 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4176 [13/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4176 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4177 [14/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4177 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4178 [15/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4178 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4179 [17/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4179 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4180 [1/22] (6.28ns)   --->   "%r2inv_16 = ddiv i64 1, i64 %add22_1" [md.c:42]   --->   Operation 4180 'ddiv' 'r2inv_16' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4181 [2/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 4181 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4182 [3/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 4182 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4183 [4/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 4183 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4184 [5/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 4184 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4185 [6/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 4185 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4186 [7/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 4186 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4187 [8/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 4187 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4188 [9/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4188 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4189 [10/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4189 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4190 [11/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4190 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4191 [12/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4191 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4192 [13/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4192 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4193 [14/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4193 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4194 [15/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4194 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 4195 [17/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4195 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.50>
ST_46 : Operation 4196 [5/5] (6.50ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [md.c:44]   --->   Operation 4196 'dmul' 'mul3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4197 [1/22] (6.28ns)   --->   "%r2inv_1 = ddiv i64 1, i64 %add22_s" [md.c:42]   --->   Operation 4197 'ddiv' 'r2inv_1' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4198 [2/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 4198 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4199 [3/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 4199 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4200 [4/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 4200 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4201 [5/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 4201 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4202 [6/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 4202 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4203 [7/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 4203 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4204 [8/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4204 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4205 [9/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4205 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4206 [10/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4206 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4207 [11/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4207 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4208 [12/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4208 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4209 [13/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4209 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4210 [14/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4210 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4211 [16/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4211 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4212 [5/5] (6.50ns)   --->   "%mul23_1 = dmul i64 %r2inv_16, i64 %r2inv_16" [md.c:44]   --->   Operation 4212 'dmul' 'mul23_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4213 [1/22] (6.28ns)   --->   "%r2inv_17 = ddiv i64 1, i64 %add22_1_1" [md.c:42]   --->   Operation 4213 'ddiv' 'r2inv_17' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4214 [2/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 4214 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4215 [3/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 4215 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4216 [4/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 4216 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4217 [5/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 4217 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4218 [6/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 4218 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4219 [7/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 4219 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4220 [8/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4220 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4221 [9/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4221 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4222 [10/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4222 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4223 [11/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4223 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4224 [12/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4224 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4225 [13/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4225 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4226 [14/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4226 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 4227 [16/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4227 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.50>
ST_47 : Operation 4228 [4/5] (6.50ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [md.c:44]   --->   Operation 4228 'dmul' 'mul3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4229 [5/5] (6.50ns)   --->   "%mul23_s = dmul i64 %r2inv_1, i64 %r2inv_1" [md.c:44]   --->   Operation 4229 'dmul' 'mul23_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4230 [1/22] (6.28ns)   --->   "%r2inv_2 = ddiv i64 1, i64 %add22_2" [md.c:42]   --->   Operation 4230 'ddiv' 'r2inv_2' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4231 [2/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 4231 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4232 [3/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 4232 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4233 [4/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 4233 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4234 [5/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 4234 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4235 [6/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 4235 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4236 [7/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4236 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4237 [8/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4237 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4238 [9/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4238 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4239 [10/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4239 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4240 [11/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4240 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4241 [12/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4241 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4242 [13/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4242 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4243 [15/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4243 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4244 [4/5] (6.50ns)   --->   "%mul23_1 = dmul i64 %r2inv_16, i64 %r2inv_16" [md.c:44]   --->   Operation 4244 'dmul' 'mul23_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4245 [5/5] (6.50ns)   --->   "%mul23_1_1 = dmul i64 %r2inv_17, i64 %r2inv_17" [md.c:44]   --->   Operation 4245 'dmul' 'mul23_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4246 [1/22] (6.28ns)   --->   "%r2inv_18 = ddiv i64 1, i64 %add22_1_2" [md.c:42]   --->   Operation 4246 'ddiv' 'r2inv_18' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4247 [2/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 4247 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4248 [3/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 4248 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4249 [4/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 4249 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4250 [5/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 4250 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4251 [6/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 4251 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4252 [7/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4252 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4253 [8/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4253 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4254 [9/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4254 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4255 [10/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4255 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4256 [11/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4256 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4257 [12/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4257 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4258 [13/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4258 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 4259 [15/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4259 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.50>
ST_48 : Operation 4260 [3/5] (6.50ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [md.c:44]   --->   Operation 4260 'dmul' 'mul3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4261 [4/5] (6.50ns)   --->   "%mul23_s = dmul i64 %r2inv_1, i64 %r2inv_1" [md.c:44]   --->   Operation 4261 'dmul' 'mul23_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4262 [5/5] (6.50ns)   --->   "%mul23_2 = dmul i64 %r2inv_2, i64 %r2inv_2" [md.c:44]   --->   Operation 4262 'dmul' 'mul23_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4263 [1/22] (6.28ns)   --->   "%r2inv_3 = ddiv i64 1, i64 %add22_3" [md.c:42]   --->   Operation 4263 'ddiv' 'r2inv_3' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4264 [2/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 4264 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4265 [3/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 4265 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4266 [4/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 4266 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4267 [5/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 4267 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4268 [6/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4268 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4269 [7/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4269 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4270 [8/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4270 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4271 [9/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4271 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4272 [10/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4272 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4273 [11/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4273 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4274 [12/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4274 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4275 [14/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4275 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4276 [3/5] (6.50ns)   --->   "%mul23_1 = dmul i64 %r2inv_16, i64 %r2inv_16" [md.c:44]   --->   Operation 4276 'dmul' 'mul23_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4277 [4/5] (6.50ns)   --->   "%mul23_1_1 = dmul i64 %r2inv_17, i64 %r2inv_17" [md.c:44]   --->   Operation 4277 'dmul' 'mul23_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4278 [5/5] (6.50ns)   --->   "%mul23_1_2 = dmul i64 %r2inv_18, i64 %r2inv_18" [md.c:44]   --->   Operation 4278 'dmul' 'mul23_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4279 [1/22] (6.28ns)   --->   "%r2inv_19 = ddiv i64 1, i64 %add22_1_3" [md.c:42]   --->   Operation 4279 'ddiv' 'r2inv_19' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4280 [2/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 4280 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4281 [3/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 4281 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4282 [4/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 4282 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4283 [5/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 4283 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4284 [6/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4284 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4285 [7/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4285 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4286 [8/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4286 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4287 [9/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4287 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4288 [10/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4288 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4289 [11/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4289 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4290 [12/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4290 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 4291 [14/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4291 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.50>
ST_49 : Operation 4292 [2/5] (6.50ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [md.c:44]   --->   Operation 4292 'dmul' 'mul3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4293 [3/5] (6.50ns)   --->   "%mul23_s = dmul i64 %r2inv_1, i64 %r2inv_1" [md.c:44]   --->   Operation 4293 'dmul' 'mul23_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4294 [4/5] (6.50ns)   --->   "%mul23_2 = dmul i64 %r2inv_2, i64 %r2inv_2" [md.c:44]   --->   Operation 4294 'dmul' 'mul23_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4295 [5/5] (6.50ns)   --->   "%mul23_3 = dmul i64 %r2inv_3, i64 %r2inv_3" [md.c:44]   --->   Operation 4295 'dmul' 'mul23_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4296 [1/22] (6.28ns)   --->   "%r2inv_4 = ddiv i64 1, i64 %add22_4" [md.c:42]   --->   Operation 4296 'ddiv' 'r2inv_4' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4297 [2/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 4297 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4298 [3/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 4298 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4299 [4/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 4299 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4300 [5/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4300 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4301 [6/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4301 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4302 [7/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4302 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4303 [8/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4303 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4304 [9/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4304 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4305 [10/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4305 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4306 [11/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4306 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4307 [13/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4307 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4308 [2/5] (6.50ns)   --->   "%mul23_1 = dmul i64 %r2inv_16, i64 %r2inv_16" [md.c:44]   --->   Operation 4308 'dmul' 'mul23_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4309 [3/5] (6.50ns)   --->   "%mul23_1_1 = dmul i64 %r2inv_17, i64 %r2inv_17" [md.c:44]   --->   Operation 4309 'dmul' 'mul23_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4310 [4/5] (6.50ns)   --->   "%mul23_1_2 = dmul i64 %r2inv_18, i64 %r2inv_18" [md.c:44]   --->   Operation 4310 'dmul' 'mul23_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4311 [5/5] (6.50ns)   --->   "%mul23_1_3 = dmul i64 %r2inv_19, i64 %r2inv_19" [md.c:44]   --->   Operation 4311 'dmul' 'mul23_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4312 [1/22] (6.28ns)   --->   "%r2inv_20 = ddiv i64 1, i64 %add22_1_4" [md.c:42]   --->   Operation 4312 'ddiv' 'r2inv_20' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4313 [2/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 4313 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4314 [3/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 4314 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4315 [4/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 4315 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4316 [5/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4316 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4317 [6/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4317 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4318 [7/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4318 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4319 [8/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4319 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4320 [9/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4320 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4321 [10/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4321 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4322 [11/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4322 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 4323 [13/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4323 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.50>
ST_50 : Operation 4324 [1/5] (6.50ns)   --->   "%mul3 = dmul i64 %r2inv, i64 %r2inv" [md.c:44]   --->   Operation 4324 'dmul' 'mul3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4325 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul3, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4325 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 4326 [2/5] (6.50ns)   --->   "%mul23_s = dmul i64 %r2inv_1, i64 %r2inv_1" [md.c:44]   --->   Operation 4326 'dmul' 'mul23_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4327 [3/5] (6.50ns)   --->   "%mul23_2 = dmul i64 %r2inv_2, i64 %r2inv_2" [md.c:44]   --->   Operation 4327 'dmul' 'mul23_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4328 [4/5] (6.50ns)   --->   "%mul23_3 = dmul i64 %r2inv_3, i64 %r2inv_3" [md.c:44]   --->   Operation 4328 'dmul' 'mul23_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4329 [5/5] (6.50ns)   --->   "%mul23_4 = dmul i64 %r2inv_4, i64 %r2inv_4" [md.c:44]   --->   Operation 4329 'dmul' 'mul23_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4330 [1/22] (6.28ns)   --->   "%r2inv_5 = ddiv i64 1, i64 %add22_5" [md.c:42]   --->   Operation 4330 'ddiv' 'r2inv_5' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4331 [2/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 4331 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4332 [3/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 4332 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4333 [4/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4333 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4334 [5/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4334 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4335 [6/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4335 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4336 [7/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4336 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4337 [8/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4337 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4338 [9/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4338 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4339 [10/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4339 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4340 [12/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4340 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4341 [1/5] (6.50ns)   --->   "%mul23_1 = dmul i64 %r2inv_16, i64 %r2inv_16" [md.c:44]   --->   Operation 4341 'dmul' 'mul23_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4342 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4342 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 4343 [2/5] (6.50ns)   --->   "%mul23_1_1 = dmul i64 %r2inv_17, i64 %r2inv_17" [md.c:44]   --->   Operation 4343 'dmul' 'mul23_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4344 [3/5] (6.50ns)   --->   "%mul23_1_2 = dmul i64 %r2inv_18, i64 %r2inv_18" [md.c:44]   --->   Operation 4344 'dmul' 'mul23_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4345 [4/5] (6.50ns)   --->   "%mul23_1_3 = dmul i64 %r2inv_19, i64 %r2inv_19" [md.c:44]   --->   Operation 4345 'dmul' 'mul23_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4346 [5/5] (6.50ns)   --->   "%mul23_1_4 = dmul i64 %r2inv_20, i64 %r2inv_20" [md.c:44]   --->   Operation 4346 'dmul' 'mul23_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4347 [1/22] (6.28ns)   --->   "%r2inv_21 = ddiv i64 1, i64 %add22_1_5" [md.c:42]   --->   Operation 4347 'ddiv' 'r2inv_21' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4348 [2/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 4348 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4349 [3/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 4349 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4350 [4/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4350 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4351 [5/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4351 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4352 [6/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4352 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4353 [7/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4353 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4354 [8/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4354 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4355 [9/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4355 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4356 [10/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4356 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 4357 [12/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4357 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.50>
ST_51 : Operation 4358 [5/5] (6.50ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [md.c:44]   --->   Operation 4358 'dmul' 'r6inv' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4359 [1/5] (6.50ns)   --->   "%mul23_s = dmul i64 %r2inv_1, i64 %r2inv_1" [md.c:44]   --->   Operation 4359 'dmul' 'mul23_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4360 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_s, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4360 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 4361 [2/5] (6.50ns)   --->   "%mul23_2 = dmul i64 %r2inv_2, i64 %r2inv_2" [md.c:44]   --->   Operation 4361 'dmul' 'mul23_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4362 [3/5] (6.50ns)   --->   "%mul23_3 = dmul i64 %r2inv_3, i64 %r2inv_3" [md.c:44]   --->   Operation 4362 'dmul' 'mul23_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4363 [4/5] (6.50ns)   --->   "%mul23_4 = dmul i64 %r2inv_4, i64 %r2inv_4" [md.c:44]   --->   Operation 4363 'dmul' 'mul23_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4364 [5/5] (6.50ns)   --->   "%mul23_5 = dmul i64 %r2inv_5, i64 %r2inv_5" [md.c:44]   --->   Operation 4364 'dmul' 'mul23_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4365 [1/22] (6.28ns)   --->   "%r2inv_6 = ddiv i64 1, i64 %add22_6" [md.c:42]   --->   Operation 4365 'ddiv' 'r2inv_6' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4366 [2/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 4366 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4367 [3/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4367 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4368 [4/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4368 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4369 [5/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4369 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4370 [6/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4370 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4371 [7/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4371 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4372 [8/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4372 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4373 [9/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4373 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4374 [11/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4374 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4375 [5/5] (6.50ns)   --->   "%r6inv_16 = dmul i64 %mul23_1, i64 %r2inv_16" [md.c:44]   --->   Operation 4375 'dmul' 'r6inv_16' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4376 [1/5] (6.50ns)   --->   "%mul23_1_1 = dmul i64 %r2inv_17, i64 %r2inv_17" [md.c:44]   --->   Operation 4376 'dmul' 'mul23_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4377 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_1, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4377 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 4378 [2/5] (6.50ns)   --->   "%mul23_1_2 = dmul i64 %r2inv_18, i64 %r2inv_18" [md.c:44]   --->   Operation 4378 'dmul' 'mul23_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4379 [3/5] (6.50ns)   --->   "%mul23_1_3 = dmul i64 %r2inv_19, i64 %r2inv_19" [md.c:44]   --->   Operation 4379 'dmul' 'mul23_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4380 [4/5] (6.50ns)   --->   "%mul23_1_4 = dmul i64 %r2inv_20, i64 %r2inv_20" [md.c:44]   --->   Operation 4380 'dmul' 'mul23_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4381 [5/5] (6.50ns)   --->   "%mul23_1_5 = dmul i64 %r2inv_21, i64 %r2inv_21" [md.c:44]   --->   Operation 4381 'dmul' 'mul23_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4382 [1/22] (6.28ns)   --->   "%r2inv_22 = ddiv i64 1, i64 %add22_1_6" [md.c:42]   --->   Operation 4382 'ddiv' 'r2inv_22' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4383 [2/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 4383 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4384 [3/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4384 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4385 [4/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4385 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4386 [5/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4386 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4387 [6/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4387 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4388 [7/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4388 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4389 [8/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4389 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4390 [9/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4390 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 4391 [11/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4391 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.50>
ST_52 : Operation 4392 [4/5] (6.50ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [md.c:44]   --->   Operation 4392 'dmul' 'r6inv' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4393 [5/5] (6.50ns)   --->   "%r6inv_1 = dmul i64 %mul23_s, i64 %r2inv_1" [md.c:44]   --->   Operation 4393 'dmul' 'r6inv_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4394 [1/5] (6.50ns)   --->   "%mul23_2 = dmul i64 %r2inv_2, i64 %r2inv_2" [md.c:44]   --->   Operation 4394 'dmul' 'mul23_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4395 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_2, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4395 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 4396 [2/5] (6.50ns)   --->   "%mul23_3 = dmul i64 %r2inv_3, i64 %r2inv_3" [md.c:44]   --->   Operation 4396 'dmul' 'mul23_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4397 [3/5] (6.50ns)   --->   "%mul23_4 = dmul i64 %r2inv_4, i64 %r2inv_4" [md.c:44]   --->   Operation 4397 'dmul' 'mul23_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4398 [4/5] (6.50ns)   --->   "%mul23_5 = dmul i64 %r2inv_5, i64 %r2inv_5" [md.c:44]   --->   Operation 4398 'dmul' 'mul23_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4399 [5/5] (6.50ns)   --->   "%mul23_6 = dmul i64 %r2inv_6, i64 %r2inv_6" [md.c:44]   --->   Operation 4399 'dmul' 'mul23_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4400 [1/22] (6.28ns)   --->   "%r2inv_7 = ddiv i64 1, i64 %add22_7" [md.c:42]   --->   Operation 4400 'ddiv' 'r2inv_7' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4401 [2/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4401 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4402 [3/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4402 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4403 [4/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4403 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4404 [5/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4404 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4405 [6/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4405 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4406 [7/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4406 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4407 [8/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4407 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4408 [10/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4408 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4409 [4/5] (6.50ns)   --->   "%r6inv_16 = dmul i64 %mul23_1, i64 %r2inv_16" [md.c:44]   --->   Operation 4409 'dmul' 'r6inv_16' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4410 [5/5] (6.50ns)   --->   "%r6inv_17 = dmul i64 %mul23_1_1, i64 %r2inv_17" [md.c:44]   --->   Operation 4410 'dmul' 'r6inv_17' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4411 [1/5] (6.50ns)   --->   "%mul23_1_2 = dmul i64 %r2inv_18, i64 %r2inv_18" [md.c:44]   --->   Operation 4411 'dmul' 'mul23_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4412 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_2, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4412 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 4413 [2/5] (6.50ns)   --->   "%mul23_1_3 = dmul i64 %r2inv_19, i64 %r2inv_19" [md.c:44]   --->   Operation 4413 'dmul' 'mul23_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4414 [3/5] (6.50ns)   --->   "%mul23_1_4 = dmul i64 %r2inv_20, i64 %r2inv_20" [md.c:44]   --->   Operation 4414 'dmul' 'mul23_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4415 [4/5] (6.50ns)   --->   "%mul23_1_5 = dmul i64 %r2inv_21, i64 %r2inv_21" [md.c:44]   --->   Operation 4415 'dmul' 'mul23_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4416 [5/5] (6.50ns)   --->   "%mul23_1_6 = dmul i64 %r2inv_22, i64 %r2inv_22" [md.c:44]   --->   Operation 4416 'dmul' 'mul23_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4417 [1/22] (6.28ns)   --->   "%r2inv_23 = ddiv i64 1, i64 %add22_1_7" [md.c:42]   --->   Operation 4417 'ddiv' 'r2inv_23' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4418 [2/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4418 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4419 [3/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4419 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4420 [4/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4420 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4421 [5/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4421 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4422 [6/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4422 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4423 [7/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4423 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4424 [8/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4424 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 4425 [10/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4425 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.50>
ST_53 : Operation 4426 [3/5] (6.50ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [md.c:44]   --->   Operation 4426 'dmul' 'r6inv' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4427 [4/5] (6.50ns)   --->   "%r6inv_1 = dmul i64 %mul23_s, i64 %r2inv_1" [md.c:44]   --->   Operation 4427 'dmul' 'r6inv_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4428 [5/5] (6.50ns)   --->   "%r6inv_2 = dmul i64 %mul23_2, i64 %r2inv_2" [md.c:44]   --->   Operation 4428 'dmul' 'r6inv_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4429 [1/5] (6.50ns)   --->   "%mul23_3 = dmul i64 %r2inv_3, i64 %r2inv_3" [md.c:44]   --->   Operation 4429 'dmul' 'mul23_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4430 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_3, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4430 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4431 [2/5] (6.50ns)   --->   "%mul23_4 = dmul i64 %r2inv_4, i64 %r2inv_4" [md.c:44]   --->   Operation 4431 'dmul' 'mul23_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4432 [3/5] (6.50ns)   --->   "%mul23_5 = dmul i64 %r2inv_5, i64 %r2inv_5" [md.c:44]   --->   Operation 4432 'dmul' 'mul23_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4433 [4/5] (6.50ns)   --->   "%mul23_6 = dmul i64 %r2inv_6, i64 %r2inv_6" [md.c:44]   --->   Operation 4433 'dmul' 'mul23_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4434 [5/5] (6.50ns)   --->   "%mul23_7 = dmul i64 %r2inv_7, i64 %r2inv_7" [md.c:44]   --->   Operation 4434 'dmul' 'mul23_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4435 [1/22] (6.28ns)   --->   "%r2inv_8 = ddiv i64 1, i64 %add22_8" [md.c:42]   --->   Operation 4435 'ddiv' 'r2inv_8' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4436 [2/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4436 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4437 [3/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4437 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4438 [4/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4438 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4439 [5/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4439 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4440 [6/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4440 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4441 [7/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4441 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4442 [9/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4442 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4443 [3/5] (6.50ns)   --->   "%r6inv_16 = dmul i64 %mul23_1, i64 %r2inv_16" [md.c:44]   --->   Operation 4443 'dmul' 'r6inv_16' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4444 [4/5] (6.50ns)   --->   "%r6inv_17 = dmul i64 %mul23_1_1, i64 %r2inv_17" [md.c:44]   --->   Operation 4444 'dmul' 'r6inv_17' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4445 [5/5] (6.50ns)   --->   "%r6inv_18 = dmul i64 %mul23_1_2, i64 %r2inv_18" [md.c:44]   --->   Operation 4445 'dmul' 'r6inv_18' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4446 [1/5] (6.50ns)   --->   "%mul23_1_3 = dmul i64 %r2inv_19, i64 %r2inv_19" [md.c:44]   --->   Operation 4446 'dmul' 'mul23_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4447 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_3, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4447 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4448 [2/5] (6.50ns)   --->   "%mul23_1_4 = dmul i64 %r2inv_20, i64 %r2inv_20" [md.c:44]   --->   Operation 4448 'dmul' 'mul23_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4449 [3/5] (6.50ns)   --->   "%mul23_1_5 = dmul i64 %r2inv_21, i64 %r2inv_21" [md.c:44]   --->   Operation 4449 'dmul' 'mul23_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4450 [4/5] (6.50ns)   --->   "%mul23_1_6 = dmul i64 %r2inv_22, i64 %r2inv_22" [md.c:44]   --->   Operation 4450 'dmul' 'mul23_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4451 [5/5] (6.50ns)   --->   "%mul23_1_7 = dmul i64 %r2inv_23, i64 %r2inv_23" [md.c:44]   --->   Operation 4451 'dmul' 'mul23_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4452 [1/22] (6.28ns)   --->   "%r2inv_24 = ddiv i64 1, i64 %add22_1_8" [md.c:42]   --->   Operation 4452 'ddiv' 'r2inv_24' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4453 [2/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4453 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4454 [3/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4454 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4455 [4/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4455 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4456 [5/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4456 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4457 [6/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4457 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4458 [7/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4458 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4459 [9/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4459 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.50>
ST_54 : Operation 4460 [2/5] (6.50ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [md.c:44]   --->   Operation 4460 'dmul' 'r6inv' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4461 [3/5] (6.50ns)   --->   "%r6inv_1 = dmul i64 %mul23_s, i64 %r2inv_1" [md.c:44]   --->   Operation 4461 'dmul' 'r6inv_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4462 [4/5] (6.50ns)   --->   "%r6inv_2 = dmul i64 %mul23_2, i64 %r2inv_2" [md.c:44]   --->   Operation 4462 'dmul' 'r6inv_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4463 [5/5] (6.50ns)   --->   "%r6inv_3 = dmul i64 %mul23_3, i64 %r2inv_3" [md.c:44]   --->   Operation 4463 'dmul' 'r6inv_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4464 [1/5] (6.50ns)   --->   "%mul23_4 = dmul i64 %r2inv_4, i64 %r2inv_4" [md.c:44]   --->   Operation 4464 'dmul' 'mul23_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4465 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_4, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4465 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4466 [2/5] (6.50ns)   --->   "%mul23_5 = dmul i64 %r2inv_5, i64 %r2inv_5" [md.c:44]   --->   Operation 4466 'dmul' 'mul23_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4467 [3/5] (6.50ns)   --->   "%mul23_6 = dmul i64 %r2inv_6, i64 %r2inv_6" [md.c:44]   --->   Operation 4467 'dmul' 'mul23_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4468 [4/5] (6.50ns)   --->   "%mul23_7 = dmul i64 %r2inv_7, i64 %r2inv_7" [md.c:44]   --->   Operation 4468 'dmul' 'mul23_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4469 [5/5] (6.50ns)   --->   "%mul23_8 = dmul i64 %r2inv_8, i64 %r2inv_8" [md.c:44]   --->   Operation 4469 'dmul' 'mul23_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4470 [1/22] (6.28ns)   --->   "%r2inv_9 = ddiv i64 1, i64 %add22_9" [md.c:42]   --->   Operation 4470 'ddiv' 'r2inv_9' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4471 [2/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4471 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4472 [3/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4472 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4473 [4/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4473 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4474 [5/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4474 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4475 [6/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4475 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4476 [8/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4476 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4477 [2/5] (6.50ns)   --->   "%r6inv_16 = dmul i64 %mul23_1, i64 %r2inv_16" [md.c:44]   --->   Operation 4477 'dmul' 'r6inv_16' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4478 [3/5] (6.50ns)   --->   "%r6inv_17 = dmul i64 %mul23_1_1, i64 %r2inv_17" [md.c:44]   --->   Operation 4478 'dmul' 'r6inv_17' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4479 [4/5] (6.50ns)   --->   "%r6inv_18 = dmul i64 %mul23_1_2, i64 %r2inv_18" [md.c:44]   --->   Operation 4479 'dmul' 'r6inv_18' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4480 [5/5] (6.50ns)   --->   "%r6inv_19 = dmul i64 %mul23_1_3, i64 %r2inv_19" [md.c:44]   --->   Operation 4480 'dmul' 'r6inv_19' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4481 [1/5] (6.50ns)   --->   "%mul23_1_4 = dmul i64 %r2inv_20, i64 %r2inv_20" [md.c:44]   --->   Operation 4481 'dmul' 'mul23_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4482 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_4, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4482 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4483 [2/5] (6.50ns)   --->   "%mul23_1_5 = dmul i64 %r2inv_21, i64 %r2inv_21" [md.c:44]   --->   Operation 4483 'dmul' 'mul23_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4484 [3/5] (6.50ns)   --->   "%mul23_1_6 = dmul i64 %r2inv_22, i64 %r2inv_22" [md.c:44]   --->   Operation 4484 'dmul' 'mul23_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4485 [4/5] (6.50ns)   --->   "%mul23_1_7 = dmul i64 %r2inv_23, i64 %r2inv_23" [md.c:44]   --->   Operation 4485 'dmul' 'mul23_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4486 [5/5] (6.50ns)   --->   "%mul23_1_8 = dmul i64 %r2inv_24, i64 %r2inv_24" [md.c:44]   --->   Operation 4486 'dmul' 'mul23_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4487 [1/22] (6.28ns)   --->   "%r2inv_25 = ddiv i64 1, i64 %add22_1_9" [md.c:42]   --->   Operation 4487 'ddiv' 'r2inv_25' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4488 [2/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4488 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4489 [3/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4489 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4490 [4/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4490 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4491 [5/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4491 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4492 [6/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4492 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4493 [8/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4493 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.50>
ST_55 : Operation 4494 [1/5] (6.50ns)   --->   "%r6inv = dmul i64 %mul3, i64 %r2inv" [md.c:44]   --->   Operation 4494 'dmul' 'r6inv' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4495 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4495 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4496 [2/5] (6.50ns)   --->   "%r6inv_1 = dmul i64 %mul23_s, i64 %r2inv_1" [md.c:44]   --->   Operation 4496 'dmul' 'r6inv_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4497 [3/5] (6.50ns)   --->   "%r6inv_2 = dmul i64 %mul23_2, i64 %r2inv_2" [md.c:44]   --->   Operation 4497 'dmul' 'r6inv_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4498 [4/5] (6.50ns)   --->   "%r6inv_3 = dmul i64 %mul23_3, i64 %r2inv_3" [md.c:44]   --->   Operation 4498 'dmul' 'r6inv_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4499 [5/5] (6.50ns)   --->   "%r6inv_4 = dmul i64 %mul23_4, i64 %r2inv_4" [md.c:44]   --->   Operation 4499 'dmul' 'r6inv_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4500 [1/5] (6.50ns)   --->   "%mul23_5 = dmul i64 %r2inv_5, i64 %r2inv_5" [md.c:44]   --->   Operation 4500 'dmul' 'mul23_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4501 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_5, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4501 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4502 [2/5] (6.50ns)   --->   "%mul23_6 = dmul i64 %r2inv_6, i64 %r2inv_6" [md.c:44]   --->   Operation 4502 'dmul' 'mul23_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4503 [3/5] (6.50ns)   --->   "%mul23_7 = dmul i64 %r2inv_7, i64 %r2inv_7" [md.c:44]   --->   Operation 4503 'dmul' 'mul23_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4504 [4/5] (6.50ns)   --->   "%mul23_8 = dmul i64 %r2inv_8, i64 %r2inv_8" [md.c:44]   --->   Operation 4504 'dmul' 'mul23_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4505 [5/5] (6.50ns)   --->   "%mul23_9 = dmul i64 %r2inv_9, i64 %r2inv_9" [md.c:44]   --->   Operation 4505 'dmul' 'mul23_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4506 [1/22] (6.28ns)   --->   "%r2inv_10 = ddiv i64 1, i64 %add22_10" [md.c:42]   --->   Operation 4506 'ddiv' 'r2inv_10' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4507 [2/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4507 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4508 [3/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4508 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4509 [4/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4509 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4510 [5/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4510 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4511 [7/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4511 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4512 [1/5] (6.50ns)   --->   "%r6inv_16 = dmul i64 %mul23_1, i64 %r2inv_16" [md.c:44]   --->   Operation 4512 'dmul' 'r6inv_16' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4513 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_16, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4513 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4514 [2/5] (6.50ns)   --->   "%r6inv_17 = dmul i64 %mul23_1_1, i64 %r2inv_17" [md.c:44]   --->   Operation 4514 'dmul' 'r6inv_17' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4515 [3/5] (6.50ns)   --->   "%r6inv_18 = dmul i64 %mul23_1_2, i64 %r2inv_18" [md.c:44]   --->   Operation 4515 'dmul' 'r6inv_18' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4516 [4/5] (6.50ns)   --->   "%r6inv_19 = dmul i64 %mul23_1_3, i64 %r2inv_19" [md.c:44]   --->   Operation 4516 'dmul' 'r6inv_19' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4517 [5/5] (6.50ns)   --->   "%r6inv_20 = dmul i64 %mul23_1_4, i64 %r2inv_20" [md.c:44]   --->   Operation 4517 'dmul' 'r6inv_20' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4518 [1/5] (6.50ns)   --->   "%mul23_1_5 = dmul i64 %r2inv_21, i64 %r2inv_21" [md.c:44]   --->   Operation 4518 'dmul' 'mul23_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4519 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_5, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4519 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4520 [2/5] (6.50ns)   --->   "%mul23_1_6 = dmul i64 %r2inv_22, i64 %r2inv_22" [md.c:44]   --->   Operation 4520 'dmul' 'mul23_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4521 [3/5] (6.50ns)   --->   "%mul23_1_7 = dmul i64 %r2inv_23, i64 %r2inv_23" [md.c:44]   --->   Operation 4521 'dmul' 'mul23_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4522 [4/5] (6.50ns)   --->   "%mul23_1_8 = dmul i64 %r2inv_24, i64 %r2inv_24" [md.c:44]   --->   Operation 4522 'dmul' 'mul23_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4523 [5/5] (6.50ns)   --->   "%mul23_1_9 = dmul i64 %r2inv_25, i64 %r2inv_25" [md.c:44]   --->   Operation 4523 'dmul' 'mul23_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4524 [1/22] (6.28ns)   --->   "%r2inv_26 = ddiv i64 1, i64 %add22_1_s" [md.c:42]   --->   Operation 4524 'ddiv' 'r2inv_26' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4525 [2/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4525 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4526 [3/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4526 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4527 [4/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4527 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4528 [5/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4528 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4529 [7/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4529 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.58>
ST_56 : Operation 4530 [4/4] (6.58ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [md.c:45]   --->   Operation 4530 'dmul' 'mul5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4531 [1/5] (6.50ns)   --->   "%r6inv_1 = dmul i64 %mul23_s, i64 %r2inv_1" [md.c:44]   --->   Operation 4531 'dmul' 'r6inv_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4532 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_1, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4532 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4533 [2/5] (6.50ns)   --->   "%r6inv_2 = dmul i64 %mul23_2, i64 %r2inv_2" [md.c:44]   --->   Operation 4533 'dmul' 'r6inv_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4534 [3/5] (6.50ns)   --->   "%r6inv_3 = dmul i64 %mul23_3, i64 %r2inv_3" [md.c:44]   --->   Operation 4534 'dmul' 'r6inv_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4535 [4/5] (6.50ns)   --->   "%r6inv_4 = dmul i64 %mul23_4, i64 %r2inv_4" [md.c:44]   --->   Operation 4535 'dmul' 'r6inv_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4536 [5/5] (6.50ns)   --->   "%r6inv_5 = dmul i64 %mul23_5, i64 %r2inv_5" [md.c:44]   --->   Operation 4536 'dmul' 'r6inv_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4537 [1/5] (6.50ns)   --->   "%mul23_6 = dmul i64 %r2inv_6, i64 %r2inv_6" [md.c:44]   --->   Operation 4537 'dmul' 'mul23_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4538 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_6, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4538 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4539 [2/5] (6.50ns)   --->   "%mul23_7 = dmul i64 %r2inv_7, i64 %r2inv_7" [md.c:44]   --->   Operation 4539 'dmul' 'mul23_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4540 [3/5] (6.50ns)   --->   "%mul23_8 = dmul i64 %r2inv_8, i64 %r2inv_8" [md.c:44]   --->   Operation 4540 'dmul' 'mul23_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4541 [4/5] (6.50ns)   --->   "%mul23_9 = dmul i64 %r2inv_9, i64 %r2inv_9" [md.c:44]   --->   Operation 4541 'dmul' 'mul23_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4542 [5/5] (6.50ns)   --->   "%mul23_10 = dmul i64 %r2inv_10, i64 %r2inv_10" [md.c:44]   --->   Operation 4542 'dmul' 'mul23_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4543 [1/22] (6.28ns)   --->   "%r2inv_11 = ddiv i64 1, i64 %add22_11" [md.c:42]   --->   Operation 4543 'ddiv' 'r2inv_11' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4544 [2/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4544 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4545 [3/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4545 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4546 [4/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4546 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4547 [6/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4547 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4548 [4/4] (6.58ns)   --->   "%mul25_1 = dmul i64 %r6inv_16, i64 1.5" [md.c:45]   --->   Operation 4548 'dmul' 'mul25_1' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4549 [1/5] (6.50ns)   --->   "%r6inv_17 = dmul i64 %mul23_1_1, i64 %r2inv_17" [md.c:44]   --->   Operation 4549 'dmul' 'r6inv_17' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4550 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_17, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4550 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4551 [2/5] (6.50ns)   --->   "%r6inv_18 = dmul i64 %mul23_1_2, i64 %r2inv_18" [md.c:44]   --->   Operation 4551 'dmul' 'r6inv_18' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4552 [3/5] (6.50ns)   --->   "%r6inv_19 = dmul i64 %mul23_1_3, i64 %r2inv_19" [md.c:44]   --->   Operation 4552 'dmul' 'r6inv_19' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4553 [4/5] (6.50ns)   --->   "%r6inv_20 = dmul i64 %mul23_1_4, i64 %r2inv_20" [md.c:44]   --->   Operation 4553 'dmul' 'r6inv_20' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4554 [5/5] (6.50ns)   --->   "%r6inv_21 = dmul i64 %mul23_1_5, i64 %r2inv_21" [md.c:44]   --->   Operation 4554 'dmul' 'r6inv_21' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4555 [1/5] (6.50ns)   --->   "%mul23_1_6 = dmul i64 %r2inv_22, i64 %r2inv_22" [md.c:44]   --->   Operation 4555 'dmul' 'mul23_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4556 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_6, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4556 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4557 [2/5] (6.50ns)   --->   "%mul23_1_7 = dmul i64 %r2inv_23, i64 %r2inv_23" [md.c:44]   --->   Operation 4557 'dmul' 'mul23_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4558 [3/5] (6.50ns)   --->   "%mul23_1_8 = dmul i64 %r2inv_24, i64 %r2inv_24" [md.c:44]   --->   Operation 4558 'dmul' 'mul23_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4559 [4/5] (6.50ns)   --->   "%mul23_1_9 = dmul i64 %r2inv_25, i64 %r2inv_25" [md.c:44]   --->   Operation 4559 'dmul' 'mul23_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4560 [5/5] (6.50ns)   --->   "%mul23_1_s = dmul i64 %r2inv_26, i64 %r2inv_26" [md.c:44]   --->   Operation 4560 'dmul' 'mul23_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4561 [1/22] (6.28ns)   --->   "%r2inv_27 = ddiv i64 1, i64 %add22_1_10" [md.c:42]   --->   Operation 4561 'ddiv' 'r2inv_27' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4562 [2/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4562 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4563 [3/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4563 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4564 [4/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4564 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4565 [6/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4565 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.58>
ST_57 : Operation 4566 [3/4] (6.58ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [md.c:45]   --->   Operation 4566 'dmul' 'mul5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4567 [4/4] (6.58ns)   --->   "%mul25_s = dmul i64 %r6inv_1, i64 1.5" [md.c:45]   --->   Operation 4567 'dmul' 'mul25_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4568 [1/5] (6.50ns)   --->   "%r6inv_2 = dmul i64 %mul23_2, i64 %r2inv_2" [md.c:44]   --->   Operation 4568 'dmul' 'r6inv_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4569 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_2, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4569 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4570 [2/5] (6.50ns)   --->   "%r6inv_3 = dmul i64 %mul23_3, i64 %r2inv_3" [md.c:44]   --->   Operation 4570 'dmul' 'r6inv_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4571 [3/5] (6.50ns)   --->   "%r6inv_4 = dmul i64 %mul23_4, i64 %r2inv_4" [md.c:44]   --->   Operation 4571 'dmul' 'r6inv_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4572 [4/5] (6.50ns)   --->   "%r6inv_5 = dmul i64 %mul23_5, i64 %r2inv_5" [md.c:44]   --->   Operation 4572 'dmul' 'r6inv_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4573 [5/5] (6.50ns)   --->   "%r6inv_6 = dmul i64 %mul23_6, i64 %r2inv_6" [md.c:44]   --->   Operation 4573 'dmul' 'r6inv_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4574 [1/5] (6.50ns)   --->   "%mul23_7 = dmul i64 %r2inv_7, i64 %r2inv_7" [md.c:44]   --->   Operation 4574 'dmul' 'mul23_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4575 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_7, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4575 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4576 [2/5] (6.50ns)   --->   "%mul23_8 = dmul i64 %r2inv_8, i64 %r2inv_8" [md.c:44]   --->   Operation 4576 'dmul' 'mul23_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4577 [3/5] (6.50ns)   --->   "%mul23_9 = dmul i64 %r2inv_9, i64 %r2inv_9" [md.c:44]   --->   Operation 4577 'dmul' 'mul23_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4578 [4/5] (6.50ns)   --->   "%mul23_10 = dmul i64 %r2inv_10, i64 %r2inv_10" [md.c:44]   --->   Operation 4578 'dmul' 'mul23_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4579 [5/5] (6.50ns)   --->   "%mul23_11 = dmul i64 %r2inv_11, i64 %r2inv_11" [md.c:44]   --->   Operation 4579 'dmul' 'mul23_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4580 [1/22] (6.28ns)   --->   "%r2inv_12 = ddiv i64 1, i64 %add22_12" [md.c:42]   --->   Operation 4580 'ddiv' 'r2inv_12' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4581 [2/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4581 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4582 [3/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4582 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4583 [5/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4583 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4584 [3/4] (6.58ns)   --->   "%mul25_1 = dmul i64 %r6inv_16, i64 1.5" [md.c:45]   --->   Operation 4584 'dmul' 'mul25_1' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4585 [4/4] (6.58ns)   --->   "%mul25_1_1 = dmul i64 %r6inv_17, i64 1.5" [md.c:45]   --->   Operation 4585 'dmul' 'mul25_1_1' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4586 [1/5] (6.50ns)   --->   "%r6inv_18 = dmul i64 %mul23_1_2, i64 %r2inv_18" [md.c:44]   --->   Operation 4586 'dmul' 'r6inv_18' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4587 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_18, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4587 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4588 [2/5] (6.50ns)   --->   "%r6inv_19 = dmul i64 %mul23_1_3, i64 %r2inv_19" [md.c:44]   --->   Operation 4588 'dmul' 'r6inv_19' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4589 [3/5] (6.50ns)   --->   "%r6inv_20 = dmul i64 %mul23_1_4, i64 %r2inv_20" [md.c:44]   --->   Operation 4589 'dmul' 'r6inv_20' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4590 [4/5] (6.50ns)   --->   "%r6inv_21 = dmul i64 %mul23_1_5, i64 %r2inv_21" [md.c:44]   --->   Operation 4590 'dmul' 'r6inv_21' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4591 [5/5] (6.50ns)   --->   "%r6inv_22 = dmul i64 %mul23_1_6, i64 %r2inv_22" [md.c:44]   --->   Operation 4591 'dmul' 'r6inv_22' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4592 [1/5] (6.50ns)   --->   "%mul23_1_7 = dmul i64 %r2inv_23, i64 %r2inv_23" [md.c:44]   --->   Operation 4592 'dmul' 'mul23_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4593 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_7, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4593 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4594 [2/5] (6.50ns)   --->   "%mul23_1_8 = dmul i64 %r2inv_24, i64 %r2inv_24" [md.c:44]   --->   Operation 4594 'dmul' 'mul23_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4595 [3/5] (6.50ns)   --->   "%mul23_1_9 = dmul i64 %r2inv_25, i64 %r2inv_25" [md.c:44]   --->   Operation 4595 'dmul' 'mul23_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4596 [4/5] (6.50ns)   --->   "%mul23_1_s = dmul i64 %r2inv_26, i64 %r2inv_26" [md.c:44]   --->   Operation 4596 'dmul' 'mul23_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4597 [5/5] (6.50ns)   --->   "%mul23_1_10 = dmul i64 %r2inv_27, i64 %r2inv_27" [md.c:44]   --->   Operation 4597 'dmul' 'mul23_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4598 [1/22] (6.28ns)   --->   "%r2inv_28 = ddiv i64 1, i64 %add22_1_11" [md.c:42]   --->   Operation 4598 'ddiv' 'r2inv_28' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4599 [2/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4599 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4600 [3/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4600 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4601 [5/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4601 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.58>
ST_58 : Operation 4602 [2/4] (6.58ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [md.c:45]   --->   Operation 4602 'dmul' 'mul5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4603 [3/4] (6.58ns)   --->   "%mul25_s = dmul i64 %r6inv_1, i64 1.5" [md.c:45]   --->   Operation 4603 'dmul' 'mul25_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4604 [4/4] (6.58ns)   --->   "%mul25_2 = dmul i64 %r6inv_2, i64 1.5" [md.c:45]   --->   Operation 4604 'dmul' 'mul25_2' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4605 [1/5] (6.50ns)   --->   "%r6inv_3 = dmul i64 %mul23_3, i64 %r2inv_3" [md.c:44]   --->   Operation 4605 'dmul' 'r6inv_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4606 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_3, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4606 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4607 [2/5] (6.50ns)   --->   "%r6inv_4 = dmul i64 %mul23_4, i64 %r2inv_4" [md.c:44]   --->   Operation 4607 'dmul' 'r6inv_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4608 [3/5] (6.50ns)   --->   "%r6inv_5 = dmul i64 %mul23_5, i64 %r2inv_5" [md.c:44]   --->   Operation 4608 'dmul' 'r6inv_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4609 [4/5] (6.50ns)   --->   "%r6inv_6 = dmul i64 %mul23_6, i64 %r2inv_6" [md.c:44]   --->   Operation 4609 'dmul' 'r6inv_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4610 [5/5] (6.50ns)   --->   "%r6inv_7 = dmul i64 %mul23_7, i64 %r2inv_7" [md.c:44]   --->   Operation 4610 'dmul' 'r6inv_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4611 [1/5] (6.50ns)   --->   "%mul23_8 = dmul i64 %r2inv_8, i64 %r2inv_8" [md.c:44]   --->   Operation 4611 'dmul' 'mul23_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4612 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_8, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4612 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4613 [2/5] (6.50ns)   --->   "%mul23_9 = dmul i64 %r2inv_9, i64 %r2inv_9" [md.c:44]   --->   Operation 4613 'dmul' 'mul23_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4614 [3/5] (6.50ns)   --->   "%mul23_10 = dmul i64 %r2inv_10, i64 %r2inv_10" [md.c:44]   --->   Operation 4614 'dmul' 'mul23_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4615 [4/5] (6.50ns)   --->   "%mul23_11 = dmul i64 %r2inv_11, i64 %r2inv_11" [md.c:44]   --->   Operation 4615 'dmul' 'mul23_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4616 [5/5] (6.50ns)   --->   "%mul23_12 = dmul i64 %r2inv_12, i64 %r2inv_12" [md.c:44]   --->   Operation 4616 'dmul' 'mul23_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4617 [1/22] (6.28ns)   --->   "%r2inv_13 = ddiv i64 1, i64 %add22_13" [md.c:42]   --->   Operation 4617 'ddiv' 'r2inv_13' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4618 [2/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4618 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4619 [4/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4619 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4620 [2/4] (6.58ns)   --->   "%mul25_1 = dmul i64 %r6inv_16, i64 1.5" [md.c:45]   --->   Operation 4620 'dmul' 'mul25_1' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4621 [3/4] (6.58ns)   --->   "%mul25_1_1 = dmul i64 %r6inv_17, i64 1.5" [md.c:45]   --->   Operation 4621 'dmul' 'mul25_1_1' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4622 [4/4] (6.58ns)   --->   "%mul25_1_2 = dmul i64 %r6inv_18, i64 1.5" [md.c:45]   --->   Operation 4622 'dmul' 'mul25_1_2' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4623 [1/5] (6.50ns)   --->   "%r6inv_19 = dmul i64 %mul23_1_3, i64 %r2inv_19" [md.c:44]   --->   Operation 4623 'dmul' 'r6inv_19' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4624 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_19, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4624 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4625 [2/5] (6.50ns)   --->   "%r6inv_20 = dmul i64 %mul23_1_4, i64 %r2inv_20" [md.c:44]   --->   Operation 4625 'dmul' 'r6inv_20' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4626 [3/5] (6.50ns)   --->   "%r6inv_21 = dmul i64 %mul23_1_5, i64 %r2inv_21" [md.c:44]   --->   Operation 4626 'dmul' 'r6inv_21' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4627 [4/5] (6.50ns)   --->   "%r6inv_22 = dmul i64 %mul23_1_6, i64 %r2inv_22" [md.c:44]   --->   Operation 4627 'dmul' 'r6inv_22' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4628 [5/5] (6.50ns)   --->   "%r6inv_23 = dmul i64 %mul23_1_7, i64 %r2inv_23" [md.c:44]   --->   Operation 4628 'dmul' 'r6inv_23' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4629 [1/5] (6.50ns)   --->   "%mul23_1_8 = dmul i64 %r2inv_24, i64 %r2inv_24" [md.c:44]   --->   Operation 4629 'dmul' 'mul23_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4630 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_8, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4630 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4631 [2/5] (6.50ns)   --->   "%mul23_1_9 = dmul i64 %r2inv_25, i64 %r2inv_25" [md.c:44]   --->   Operation 4631 'dmul' 'mul23_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4632 [3/5] (6.50ns)   --->   "%mul23_1_s = dmul i64 %r2inv_26, i64 %r2inv_26" [md.c:44]   --->   Operation 4632 'dmul' 'mul23_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4633 [4/5] (6.50ns)   --->   "%mul23_1_10 = dmul i64 %r2inv_27, i64 %r2inv_27" [md.c:44]   --->   Operation 4633 'dmul' 'mul23_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4634 [5/5] (6.50ns)   --->   "%mul23_1_11 = dmul i64 %r2inv_28, i64 %r2inv_28" [md.c:44]   --->   Operation 4634 'dmul' 'mul23_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4635 [1/22] (6.28ns)   --->   "%r2inv_29 = ddiv i64 1, i64 %add22_1_12" [md.c:42]   --->   Operation 4635 'ddiv' 'r2inv_29' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4636 [2/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4636 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4637 [4/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4637 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.58>
ST_59 : Operation 4638 [1/4] (6.58ns)   --->   "%mul5 = dmul i64 %r6inv, i64 1.5" [md.c:45]   --->   Operation 4638 'dmul' 'mul5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4639 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul5, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4639 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4640 [2/4] (6.58ns)   --->   "%mul25_s = dmul i64 %r6inv_1, i64 1.5" [md.c:45]   --->   Operation 4640 'dmul' 'mul25_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4641 [3/4] (6.58ns)   --->   "%mul25_2 = dmul i64 %r6inv_2, i64 1.5" [md.c:45]   --->   Operation 4641 'dmul' 'mul25_2' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4642 [4/4] (6.58ns)   --->   "%mul25_3 = dmul i64 %r6inv_3, i64 1.5" [md.c:45]   --->   Operation 4642 'dmul' 'mul25_3' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4643 [1/5] (6.50ns)   --->   "%r6inv_4 = dmul i64 %mul23_4, i64 %r2inv_4" [md.c:44]   --->   Operation 4643 'dmul' 'r6inv_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4644 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_4, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4644 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4645 [2/5] (6.50ns)   --->   "%r6inv_5 = dmul i64 %mul23_5, i64 %r2inv_5" [md.c:44]   --->   Operation 4645 'dmul' 'r6inv_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4646 [3/5] (6.50ns)   --->   "%r6inv_6 = dmul i64 %mul23_6, i64 %r2inv_6" [md.c:44]   --->   Operation 4646 'dmul' 'r6inv_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4647 [4/5] (6.50ns)   --->   "%r6inv_7 = dmul i64 %mul23_7, i64 %r2inv_7" [md.c:44]   --->   Operation 4647 'dmul' 'r6inv_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4648 [5/5] (6.50ns)   --->   "%r6inv_8 = dmul i64 %mul23_8, i64 %r2inv_8" [md.c:44]   --->   Operation 4648 'dmul' 'r6inv_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4649 [1/5] (6.50ns)   --->   "%mul23_9 = dmul i64 %r2inv_9, i64 %r2inv_9" [md.c:44]   --->   Operation 4649 'dmul' 'mul23_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4650 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_9, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4650 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4651 [2/5] (6.50ns)   --->   "%mul23_10 = dmul i64 %r2inv_10, i64 %r2inv_10" [md.c:44]   --->   Operation 4651 'dmul' 'mul23_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4652 [3/5] (6.50ns)   --->   "%mul23_11 = dmul i64 %r2inv_11, i64 %r2inv_11" [md.c:44]   --->   Operation 4652 'dmul' 'mul23_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4653 [4/5] (6.50ns)   --->   "%mul23_12 = dmul i64 %r2inv_12, i64 %r2inv_12" [md.c:44]   --->   Operation 4653 'dmul' 'mul23_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4654 [5/5] (6.50ns)   --->   "%mul23_13 = dmul i64 %r2inv_13, i64 %r2inv_13" [md.c:44]   --->   Operation 4654 'dmul' 'mul23_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4655 [1/22] (6.28ns)   --->   "%r2inv_14 = ddiv i64 1, i64 %add22_14" [md.c:42]   --->   Operation 4655 'ddiv' 'r2inv_14' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4656 [3/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4656 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4657 [1/4] (6.58ns)   --->   "%mul25_1 = dmul i64 %r6inv_16, i64 1.5" [md.c:45]   --->   Operation 4657 'dmul' 'mul25_1' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4658 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4658 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4659 [2/4] (6.58ns)   --->   "%mul25_1_1 = dmul i64 %r6inv_17, i64 1.5" [md.c:45]   --->   Operation 4659 'dmul' 'mul25_1_1' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4660 [3/4] (6.58ns)   --->   "%mul25_1_2 = dmul i64 %r6inv_18, i64 1.5" [md.c:45]   --->   Operation 4660 'dmul' 'mul25_1_2' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4661 [4/4] (6.58ns)   --->   "%mul25_1_3 = dmul i64 %r6inv_19, i64 1.5" [md.c:45]   --->   Operation 4661 'dmul' 'mul25_1_3' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4662 [1/5] (6.50ns)   --->   "%r6inv_20 = dmul i64 %mul23_1_4, i64 %r2inv_20" [md.c:44]   --->   Operation 4662 'dmul' 'r6inv_20' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4663 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_20, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4663 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4664 [2/5] (6.50ns)   --->   "%r6inv_21 = dmul i64 %mul23_1_5, i64 %r2inv_21" [md.c:44]   --->   Operation 4664 'dmul' 'r6inv_21' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4665 [3/5] (6.50ns)   --->   "%r6inv_22 = dmul i64 %mul23_1_6, i64 %r2inv_22" [md.c:44]   --->   Operation 4665 'dmul' 'r6inv_22' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4666 [4/5] (6.50ns)   --->   "%r6inv_23 = dmul i64 %mul23_1_7, i64 %r2inv_23" [md.c:44]   --->   Operation 4666 'dmul' 'r6inv_23' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4667 [5/5] (6.50ns)   --->   "%r6inv_24 = dmul i64 %mul23_1_8, i64 %r2inv_24" [md.c:44]   --->   Operation 4667 'dmul' 'r6inv_24' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4668 [1/5] (6.50ns)   --->   "%mul23_1_9 = dmul i64 %r2inv_25, i64 %r2inv_25" [md.c:44]   --->   Operation 4668 'dmul' 'mul23_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4669 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_9, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4669 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4670 [2/5] (6.50ns)   --->   "%mul23_1_s = dmul i64 %r2inv_26, i64 %r2inv_26" [md.c:44]   --->   Operation 4670 'dmul' 'mul23_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4671 [3/5] (6.50ns)   --->   "%mul23_1_10 = dmul i64 %r2inv_27, i64 %r2inv_27" [md.c:44]   --->   Operation 4671 'dmul' 'mul23_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4672 [4/5] (6.50ns)   --->   "%mul23_1_11 = dmul i64 %r2inv_28, i64 %r2inv_28" [md.c:44]   --->   Operation 4672 'dmul' 'mul23_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4673 [5/5] (6.50ns)   --->   "%mul23_1_12 = dmul i64 %r2inv_29, i64 %r2inv_29" [md.c:44]   --->   Operation 4673 'dmul' 'mul23_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4674 [1/22] (6.28ns)   --->   "%r2inv_30 = ddiv i64 1, i64 %add22_1_13" [md.c:42]   --->   Operation 4674 'ddiv' 'r2inv_30' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4675 [3/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4675 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.58>
ST_60 : Operation 4676 [5/5] (5.86ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [md.c:45]   --->   Operation 4676 'dadd' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4677 [1/4] (6.58ns)   --->   "%mul25_s = dmul i64 %r6inv_1, i64 1.5" [md.c:45]   --->   Operation 4677 'dmul' 'mul25_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4678 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_s, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4678 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4679 [2/4] (6.58ns)   --->   "%mul25_2 = dmul i64 %r6inv_2, i64 1.5" [md.c:45]   --->   Operation 4679 'dmul' 'mul25_2' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4680 [3/4] (6.58ns)   --->   "%mul25_3 = dmul i64 %r6inv_3, i64 1.5" [md.c:45]   --->   Operation 4680 'dmul' 'mul25_3' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4681 [4/4] (6.58ns)   --->   "%mul25_4 = dmul i64 %r6inv_4, i64 1.5" [md.c:45]   --->   Operation 4681 'dmul' 'mul25_4' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4682 [1/5] (6.50ns)   --->   "%r6inv_5 = dmul i64 %mul23_5, i64 %r2inv_5" [md.c:44]   --->   Operation 4682 'dmul' 'r6inv_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4683 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_5, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4683 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4684 [2/5] (6.50ns)   --->   "%r6inv_6 = dmul i64 %mul23_6, i64 %r2inv_6" [md.c:44]   --->   Operation 4684 'dmul' 'r6inv_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4685 [3/5] (6.50ns)   --->   "%r6inv_7 = dmul i64 %mul23_7, i64 %r2inv_7" [md.c:44]   --->   Operation 4685 'dmul' 'r6inv_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4686 [4/5] (6.50ns)   --->   "%r6inv_8 = dmul i64 %mul23_8, i64 %r2inv_8" [md.c:44]   --->   Operation 4686 'dmul' 'r6inv_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4687 [5/5] (6.50ns)   --->   "%r6inv_9 = dmul i64 %mul23_9, i64 %r2inv_9" [md.c:44]   --->   Operation 4687 'dmul' 'r6inv_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4688 [1/5] (6.50ns)   --->   "%mul23_10 = dmul i64 %r2inv_10, i64 %r2inv_10" [md.c:44]   --->   Operation 4688 'dmul' 'mul23_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4689 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_10, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4689 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4690 [2/5] (6.50ns)   --->   "%mul23_11 = dmul i64 %r2inv_11, i64 %r2inv_11" [md.c:44]   --->   Operation 4690 'dmul' 'mul23_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4691 [3/5] (6.50ns)   --->   "%mul23_12 = dmul i64 %r2inv_12, i64 %r2inv_12" [md.c:44]   --->   Operation 4691 'dmul' 'mul23_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4692 [4/5] (6.50ns)   --->   "%mul23_13 = dmul i64 %r2inv_13, i64 %r2inv_13" [md.c:44]   --->   Operation 4692 'dmul' 'mul23_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4693 [5/5] (6.50ns)   --->   "%mul23_14 = dmul i64 %r2inv_14, i64 %r2inv_14" [md.c:44]   --->   Operation 4693 'dmul' 'mul23_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4694 [2/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4694 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4695 [5/5] (5.86ns)   --->   "%sub26_1 = dadd i64 %mul25_1, i64 -2" [md.c:45]   --->   Operation 4695 'dadd' 'sub26_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4696 [1/4] (6.58ns)   --->   "%mul25_1_1 = dmul i64 %r6inv_17, i64 1.5" [md.c:45]   --->   Operation 4696 'dmul' 'mul25_1_1' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4697 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_1, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4697 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4698 [2/4] (6.58ns)   --->   "%mul25_1_2 = dmul i64 %r6inv_18, i64 1.5" [md.c:45]   --->   Operation 4698 'dmul' 'mul25_1_2' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4699 [3/4] (6.58ns)   --->   "%mul25_1_3 = dmul i64 %r6inv_19, i64 1.5" [md.c:45]   --->   Operation 4699 'dmul' 'mul25_1_3' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4700 [4/4] (6.58ns)   --->   "%mul25_1_4 = dmul i64 %r6inv_20, i64 1.5" [md.c:45]   --->   Operation 4700 'dmul' 'mul25_1_4' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4701 [1/5] (6.50ns)   --->   "%r6inv_21 = dmul i64 %mul23_1_5, i64 %r2inv_21" [md.c:44]   --->   Operation 4701 'dmul' 'r6inv_21' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4702 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_21, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4702 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4703 [2/5] (6.50ns)   --->   "%r6inv_22 = dmul i64 %mul23_1_6, i64 %r2inv_22" [md.c:44]   --->   Operation 4703 'dmul' 'r6inv_22' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4704 [3/5] (6.50ns)   --->   "%r6inv_23 = dmul i64 %mul23_1_7, i64 %r2inv_23" [md.c:44]   --->   Operation 4704 'dmul' 'r6inv_23' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4705 [4/5] (6.50ns)   --->   "%r6inv_24 = dmul i64 %mul23_1_8, i64 %r2inv_24" [md.c:44]   --->   Operation 4705 'dmul' 'r6inv_24' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4706 [5/5] (6.50ns)   --->   "%r6inv_25 = dmul i64 %mul23_1_9, i64 %r2inv_25" [md.c:44]   --->   Operation 4706 'dmul' 'r6inv_25' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4707 [1/5] (6.50ns)   --->   "%mul23_1_s = dmul i64 %r2inv_26, i64 %r2inv_26" [md.c:44]   --->   Operation 4707 'dmul' 'mul23_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4708 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_s, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4708 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4709 [2/5] (6.50ns)   --->   "%mul23_1_10 = dmul i64 %r2inv_27, i64 %r2inv_27" [md.c:44]   --->   Operation 4709 'dmul' 'mul23_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4710 [3/5] (6.50ns)   --->   "%mul23_1_11 = dmul i64 %r2inv_28, i64 %r2inv_28" [md.c:44]   --->   Operation 4710 'dmul' 'mul23_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4711 [4/5] (6.50ns)   --->   "%mul23_1_12 = dmul i64 %r2inv_29, i64 %r2inv_29" [md.c:44]   --->   Operation 4711 'dmul' 'mul23_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4712 [5/5] (6.50ns)   --->   "%mul23_1_13 = dmul i64 %r2inv_30, i64 %r2inv_30" [md.c:44]   --->   Operation 4712 'dmul' 'mul23_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4713 [2/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4713 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.58>
ST_61 : Operation 4714 [4/5] (5.86ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [md.c:45]   --->   Operation 4714 'dadd' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4715 [5/5] (5.86ns)   --->   "%sub26_s = dadd i64 %mul25_s, i64 -2" [md.c:45]   --->   Operation 4715 'dadd' 'sub26_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4716 [1/4] (6.58ns)   --->   "%mul25_2 = dmul i64 %r6inv_2, i64 1.5" [md.c:45]   --->   Operation 4716 'dmul' 'mul25_2' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4717 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_2, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4717 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4718 [2/4] (6.58ns)   --->   "%mul25_3 = dmul i64 %r6inv_3, i64 1.5" [md.c:45]   --->   Operation 4718 'dmul' 'mul25_3' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4719 [3/4] (6.58ns)   --->   "%mul25_4 = dmul i64 %r6inv_4, i64 1.5" [md.c:45]   --->   Operation 4719 'dmul' 'mul25_4' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4720 [4/4] (6.58ns)   --->   "%mul25_5 = dmul i64 %r6inv_5, i64 1.5" [md.c:45]   --->   Operation 4720 'dmul' 'mul25_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4721 [1/5] (6.50ns)   --->   "%r6inv_6 = dmul i64 %mul23_6, i64 %r2inv_6" [md.c:44]   --->   Operation 4721 'dmul' 'r6inv_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4722 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_6, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4722 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4723 [2/5] (6.50ns)   --->   "%r6inv_7 = dmul i64 %mul23_7, i64 %r2inv_7" [md.c:44]   --->   Operation 4723 'dmul' 'r6inv_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4724 [3/5] (6.50ns)   --->   "%r6inv_8 = dmul i64 %mul23_8, i64 %r2inv_8" [md.c:44]   --->   Operation 4724 'dmul' 'r6inv_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4725 [4/5] (6.50ns)   --->   "%r6inv_9 = dmul i64 %mul23_9, i64 %r2inv_9" [md.c:44]   --->   Operation 4725 'dmul' 'r6inv_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4726 [5/5] (6.50ns)   --->   "%r6inv_10 = dmul i64 %mul23_10, i64 %r2inv_10" [md.c:44]   --->   Operation 4726 'dmul' 'r6inv_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4727 [1/5] (6.50ns)   --->   "%mul23_11 = dmul i64 %r2inv_11, i64 %r2inv_11" [md.c:44]   --->   Operation 4727 'dmul' 'mul23_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4728 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_11, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4728 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4729 [2/5] (6.50ns)   --->   "%mul23_12 = dmul i64 %r2inv_12, i64 %r2inv_12" [md.c:44]   --->   Operation 4729 'dmul' 'mul23_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4730 [3/5] (6.50ns)   --->   "%mul23_13 = dmul i64 %r2inv_13, i64 %r2inv_13" [md.c:44]   --->   Operation 4730 'dmul' 'mul23_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4731 [4/5] (6.50ns)   --->   "%mul23_14 = dmul i64 %r2inv_14, i64 %r2inv_14" [md.c:44]   --->   Operation 4731 'dmul' 'mul23_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4732 [1/22] (6.28ns)   --->   "%r2inv_15 = ddiv i64 1, i64 %add22_15" [md.c:42]   --->   Operation 4732 'ddiv' 'r2inv_15' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4733 [4/5] (5.86ns)   --->   "%sub26_1 = dadd i64 %mul25_1, i64 -2" [md.c:45]   --->   Operation 4733 'dadd' 'sub26_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4734 [5/5] (5.86ns)   --->   "%sub26_1_1 = dadd i64 %mul25_1_1, i64 -2" [md.c:45]   --->   Operation 4734 'dadd' 'sub26_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4735 [1/4] (6.58ns)   --->   "%mul25_1_2 = dmul i64 %r6inv_18, i64 1.5" [md.c:45]   --->   Operation 4735 'dmul' 'mul25_1_2' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4736 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_2, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4736 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4737 [2/4] (6.58ns)   --->   "%mul25_1_3 = dmul i64 %r6inv_19, i64 1.5" [md.c:45]   --->   Operation 4737 'dmul' 'mul25_1_3' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4738 [3/4] (6.58ns)   --->   "%mul25_1_4 = dmul i64 %r6inv_20, i64 1.5" [md.c:45]   --->   Operation 4738 'dmul' 'mul25_1_4' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4739 [4/4] (6.58ns)   --->   "%mul25_1_5 = dmul i64 %r6inv_21, i64 1.5" [md.c:45]   --->   Operation 4739 'dmul' 'mul25_1_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4740 [1/5] (6.50ns)   --->   "%r6inv_22 = dmul i64 %mul23_1_6, i64 %r2inv_22" [md.c:44]   --->   Operation 4740 'dmul' 'r6inv_22' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4741 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_22, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4741 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4742 [2/5] (6.50ns)   --->   "%r6inv_23 = dmul i64 %mul23_1_7, i64 %r2inv_23" [md.c:44]   --->   Operation 4742 'dmul' 'r6inv_23' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4743 [3/5] (6.50ns)   --->   "%r6inv_24 = dmul i64 %mul23_1_8, i64 %r2inv_24" [md.c:44]   --->   Operation 4743 'dmul' 'r6inv_24' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4744 [4/5] (6.50ns)   --->   "%r6inv_25 = dmul i64 %mul23_1_9, i64 %r2inv_25" [md.c:44]   --->   Operation 4744 'dmul' 'r6inv_25' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4745 [5/5] (6.50ns)   --->   "%r6inv_26 = dmul i64 %mul23_1_s, i64 %r2inv_26" [md.c:44]   --->   Operation 4745 'dmul' 'r6inv_26' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4746 [1/5] (6.50ns)   --->   "%mul23_1_10 = dmul i64 %r2inv_27, i64 %r2inv_27" [md.c:44]   --->   Operation 4746 'dmul' 'mul23_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4747 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_10, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4747 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4748 [2/5] (6.50ns)   --->   "%mul23_1_11 = dmul i64 %r2inv_28, i64 %r2inv_28" [md.c:44]   --->   Operation 4748 'dmul' 'mul23_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4749 [3/5] (6.50ns)   --->   "%mul23_1_12 = dmul i64 %r2inv_29, i64 %r2inv_29" [md.c:44]   --->   Operation 4749 'dmul' 'mul23_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4750 [4/5] (6.50ns)   --->   "%mul23_1_13 = dmul i64 %r2inv_30, i64 %r2inv_30" [md.c:44]   --->   Operation 4750 'dmul' 'mul23_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4751 [1/22] (6.28ns)   --->   "%r2inv_31 = ddiv i64 1, i64 %add22_1_14" [md.c:42]   --->   Operation 4751 'ddiv' 'r2inv_31' <Predicate = true> <Delay = 6.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.58>
ST_62 : Operation 4752 [3/5] (5.86ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [md.c:45]   --->   Operation 4752 'dadd' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4753 [4/5] (5.86ns)   --->   "%sub26_s = dadd i64 %mul25_s, i64 -2" [md.c:45]   --->   Operation 4753 'dadd' 'sub26_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4754 [5/5] (5.86ns)   --->   "%sub26_2 = dadd i64 %mul25_2, i64 -2" [md.c:45]   --->   Operation 4754 'dadd' 'sub26_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4755 [1/4] (6.58ns)   --->   "%mul25_3 = dmul i64 %r6inv_3, i64 1.5" [md.c:45]   --->   Operation 4755 'dmul' 'mul25_3' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4756 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_3, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4756 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4757 [2/4] (6.58ns)   --->   "%mul25_4 = dmul i64 %r6inv_4, i64 1.5" [md.c:45]   --->   Operation 4757 'dmul' 'mul25_4' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4758 [3/4] (6.58ns)   --->   "%mul25_5 = dmul i64 %r6inv_5, i64 1.5" [md.c:45]   --->   Operation 4758 'dmul' 'mul25_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4759 [4/4] (6.58ns)   --->   "%mul25_6 = dmul i64 %r6inv_6, i64 1.5" [md.c:45]   --->   Operation 4759 'dmul' 'mul25_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4760 [1/5] (6.50ns)   --->   "%r6inv_7 = dmul i64 %mul23_7, i64 %r2inv_7" [md.c:44]   --->   Operation 4760 'dmul' 'r6inv_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4761 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_7, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4761 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4762 [2/5] (6.50ns)   --->   "%r6inv_8 = dmul i64 %mul23_8, i64 %r2inv_8" [md.c:44]   --->   Operation 4762 'dmul' 'r6inv_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4763 [3/5] (6.50ns)   --->   "%r6inv_9 = dmul i64 %mul23_9, i64 %r2inv_9" [md.c:44]   --->   Operation 4763 'dmul' 'r6inv_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4764 [4/5] (6.50ns)   --->   "%r6inv_10 = dmul i64 %mul23_10, i64 %r2inv_10" [md.c:44]   --->   Operation 4764 'dmul' 'r6inv_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4765 [5/5] (6.50ns)   --->   "%r6inv_11 = dmul i64 %mul23_11, i64 %r2inv_11" [md.c:44]   --->   Operation 4765 'dmul' 'r6inv_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4766 [1/5] (6.50ns)   --->   "%mul23_12 = dmul i64 %r2inv_12, i64 %r2inv_12" [md.c:44]   --->   Operation 4766 'dmul' 'mul23_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4767 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_12, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4767 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4768 [2/5] (6.50ns)   --->   "%mul23_13 = dmul i64 %r2inv_13, i64 %r2inv_13" [md.c:44]   --->   Operation 4768 'dmul' 'mul23_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4769 [3/5] (6.50ns)   --->   "%mul23_14 = dmul i64 %r2inv_14, i64 %r2inv_14" [md.c:44]   --->   Operation 4769 'dmul' 'mul23_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4770 [5/5] (6.50ns)   --->   "%mul23_15 = dmul i64 %r2inv_15, i64 %r2inv_15" [md.c:44]   --->   Operation 4770 'dmul' 'mul23_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4771 [3/5] (5.86ns)   --->   "%sub26_1 = dadd i64 %mul25_1, i64 -2" [md.c:45]   --->   Operation 4771 'dadd' 'sub26_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4772 [4/5] (5.86ns)   --->   "%sub26_1_1 = dadd i64 %mul25_1_1, i64 -2" [md.c:45]   --->   Operation 4772 'dadd' 'sub26_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4773 [5/5] (5.86ns)   --->   "%sub26_1_2 = dadd i64 %mul25_1_2, i64 -2" [md.c:45]   --->   Operation 4773 'dadd' 'sub26_1_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4774 [1/4] (6.58ns)   --->   "%mul25_1_3 = dmul i64 %r6inv_19, i64 1.5" [md.c:45]   --->   Operation 4774 'dmul' 'mul25_1_3' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4775 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_3, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4775 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4776 [2/4] (6.58ns)   --->   "%mul25_1_4 = dmul i64 %r6inv_20, i64 1.5" [md.c:45]   --->   Operation 4776 'dmul' 'mul25_1_4' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4777 [3/4] (6.58ns)   --->   "%mul25_1_5 = dmul i64 %r6inv_21, i64 1.5" [md.c:45]   --->   Operation 4777 'dmul' 'mul25_1_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4778 [4/4] (6.58ns)   --->   "%mul25_1_6 = dmul i64 %r6inv_22, i64 1.5" [md.c:45]   --->   Operation 4778 'dmul' 'mul25_1_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4779 [1/5] (6.50ns)   --->   "%r6inv_23 = dmul i64 %mul23_1_7, i64 %r2inv_23" [md.c:44]   --->   Operation 4779 'dmul' 'r6inv_23' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4780 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_23, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4780 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4781 [2/5] (6.50ns)   --->   "%r6inv_24 = dmul i64 %mul23_1_8, i64 %r2inv_24" [md.c:44]   --->   Operation 4781 'dmul' 'r6inv_24' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4782 [3/5] (6.50ns)   --->   "%r6inv_25 = dmul i64 %mul23_1_9, i64 %r2inv_25" [md.c:44]   --->   Operation 4782 'dmul' 'r6inv_25' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4783 [4/5] (6.50ns)   --->   "%r6inv_26 = dmul i64 %mul23_1_s, i64 %r2inv_26" [md.c:44]   --->   Operation 4783 'dmul' 'r6inv_26' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4784 [5/5] (6.50ns)   --->   "%r6inv_27 = dmul i64 %mul23_1_10, i64 %r2inv_27" [md.c:44]   --->   Operation 4784 'dmul' 'r6inv_27' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4785 [1/5] (6.50ns)   --->   "%mul23_1_11 = dmul i64 %r2inv_28, i64 %r2inv_28" [md.c:44]   --->   Operation 4785 'dmul' 'mul23_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4786 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_11, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4786 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4787 [2/5] (6.50ns)   --->   "%mul23_1_12 = dmul i64 %r2inv_29, i64 %r2inv_29" [md.c:44]   --->   Operation 4787 'dmul' 'mul23_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4788 [3/5] (6.50ns)   --->   "%mul23_1_13 = dmul i64 %r2inv_30, i64 %r2inv_30" [md.c:44]   --->   Operation 4788 'dmul' 'mul23_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4789 [5/5] (6.50ns)   --->   "%mul23_1_14 = dmul i64 %r2inv_31, i64 %r2inv_31" [md.c:44]   --->   Operation 4789 'dmul' 'mul23_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.58>
ST_63 : Operation 4790 [2/5] (5.86ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [md.c:45]   --->   Operation 4790 'dadd' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4791 [3/5] (5.86ns)   --->   "%sub26_s = dadd i64 %mul25_s, i64 -2" [md.c:45]   --->   Operation 4791 'dadd' 'sub26_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4792 [4/5] (5.86ns)   --->   "%sub26_2 = dadd i64 %mul25_2, i64 -2" [md.c:45]   --->   Operation 4792 'dadd' 'sub26_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4793 [5/5] (5.86ns)   --->   "%sub26_3 = dadd i64 %mul25_3, i64 -2" [md.c:45]   --->   Operation 4793 'dadd' 'sub26_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4794 [1/4] (6.58ns)   --->   "%mul25_4 = dmul i64 %r6inv_4, i64 1.5" [md.c:45]   --->   Operation 4794 'dmul' 'mul25_4' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4795 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_4, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4795 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4796 [2/4] (6.58ns)   --->   "%mul25_5 = dmul i64 %r6inv_5, i64 1.5" [md.c:45]   --->   Operation 4796 'dmul' 'mul25_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4797 [3/4] (6.58ns)   --->   "%mul25_6 = dmul i64 %r6inv_6, i64 1.5" [md.c:45]   --->   Operation 4797 'dmul' 'mul25_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4798 [4/4] (6.58ns)   --->   "%mul25_7 = dmul i64 %r6inv_7, i64 1.5" [md.c:45]   --->   Operation 4798 'dmul' 'mul25_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4799 [1/5] (6.50ns)   --->   "%r6inv_8 = dmul i64 %mul23_8, i64 %r2inv_8" [md.c:44]   --->   Operation 4799 'dmul' 'r6inv_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4800 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_8, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4800 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4801 [2/5] (6.50ns)   --->   "%r6inv_9 = dmul i64 %mul23_9, i64 %r2inv_9" [md.c:44]   --->   Operation 4801 'dmul' 'r6inv_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4802 [3/5] (6.50ns)   --->   "%r6inv_10 = dmul i64 %mul23_10, i64 %r2inv_10" [md.c:44]   --->   Operation 4802 'dmul' 'r6inv_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4803 [4/5] (6.50ns)   --->   "%r6inv_11 = dmul i64 %mul23_11, i64 %r2inv_11" [md.c:44]   --->   Operation 4803 'dmul' 'r6inv_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4804 [5/5] (6.50ns)   --->   "%r6inv_12 = dmul i64 %mul23_12, i64 %r2inv_12" [md.c:44]   --->   Operation 4804 'dmul' 'r6inv_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4805 [1/5] (6.50ns)   --->   "%mul23_13 = dmul i64 %r2inv_13, i64 %r2inv_13" [md.c:44]   --->   Operation 4805 'dmul' 'mul23_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4806 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_13, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4806 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4807 [2/5] (6.50ns)   --->   "%mul23_14 = dmul i64 %r2inv_14, i64 %r2inv_14" [md.c:44]   --->   Operation 4807 'dmul' 'mul23_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4808 [4/5] (6.50ns)   --->   "%mul23_15 = dmul i64 %r2inv_15, i64 %r2inv_15" [md.c:44]   --->   Operation 4808 'dmul' 'mul23_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4809 [2/5] (5.86ns)   --->   "%sub26_1 = dadd i64 %mul25_1, i64 -2" [md.c:45]   --->   Operation 4809 'dadd' 'sub26_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4810 [3/5] (5.86ns)   --->   "%sub26_1_1 = dadd i64 %mul25_1_1, i64 -2" [md.c:45]   --->   Operation 4810 'dadd' 'sub26_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4811 [4/5] (5.86ns)   --->   "%sub26_1_2 = dadd i64 %mul25_1_2, i64 -2" [md.c:45]   --->   Operation 4811 'dadd' 'sub26_1_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4812 [5/5] (5.86ns)   --->   "%sub26_1_3 = dadd i64 %mul25_1_3, i64 -2" [md.c:45]   --->   Operation 4812 'dadd' 'sub26_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4813 [1/4] (6.58ns)   --->   "%mul25_1_4 = dmul i64 %r6inv_20, i64 1.5" [md.c:45]   --->   Operation 4813 'dmul' 'mul25_1_4' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4814 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_4, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4814 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4815 [2/4] (6.58ns)   --->   "%mul25_1_5 = dmul i64 %r6inv_21, i64 1.5" [md.c:45]   --->   Operation 4815 'dmul' 'mul25_1_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4816 [3/4] (6.58ns)   --->   "%mul25_1_6 = dmul i64 %r6inv_22, i64 1.5" [md.c:45]   --->   Operation 4816 'dmul' 'mul25_1_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4817 [4/4] (6.58ns)   --->   "%mul25_1_7 = dmul i64 %r6inv_23, i64 1.5" [md.c:45]   --->   Operation 4817 'dmul' 'mul25_1_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4818 [1/5] (6.50ns)   --->   "%r6inv_24 = dmul i64 %mul23_1_8, i64 %r2inv_24" [md.c:44]   --->   Operation 4818 'dmul' 'r6inv_24' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4819 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_24, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4819 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4820 [2/5] (6.50ns)   --->   "%r6inv_25 = dmul i64 %mul23_1_9, i64 %r2inv_25" [md.c:44]   --->   Operation 4820 'dmul' 'r6inv_25' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4821 [3/5] (6.50ns)   --->   "%r6inv_26 = dmul i64 %mul23_1_s, i64 %r2inv_26" [md.c:44]   --->   Operation 4821 'dmul' 'r6inv_26' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4822 [4/5] (6.50ns)   --->   "%r6inv_27 = dmul i64 %mul23_1_10, i64 %r2inv_27" [md.c:44]   --->   Operation 4822 'dmul' 'r6inv_27' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4823 [5/5] (6.50ns)   --->   "%r6inv_28 = dmul i64 %mul23_1_11, i64 %r2inv_28" [md.c:44]   --->   Operation 4823 'dmul' 'r6inv_28' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4824 [1/5] (6.50ns)   --->   "%mul23_1_12 = dmul i64 %r2inv_29, i64 %r2inv_29" [md.c:44]   --->   Operation 4824 'dmul' 'mul23_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4825 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_12, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4825 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4826 [2/5] (6.50ns)   --->   "%mul23_1_13 = dmul i64 %r2inv_30, i64 %r2inv_30" [md.c:44]   --->   Operation 4826 'dmul' 'mul23_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4827 [4/5] (6.50ns)   --->   "%mul23_1_14 = dmul i64 %r2inv_31, i64 %r2inv_31" [md.c:44]   --->   Operation 4827 'dmul' 'mul23_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.58>
ST_64 : Operation 4828 [1/5] (5.86ns)   --->   "%sub = dadd i64 %mul5, i64 -2" [md.c:45]   --->   Operation 4828 'dadd' 'sub' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4829 [2/5] (5.86ns)   --->   "%sub26_s = dadd i64 %mul25_s, i64 -2" [md.c:45]   --->   Operation 4829 'dadd' 'sub26_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4830 [3/5] (5.86ns)   --->   "%sub26_2 = dadd i64 %mul25_2, i64 -2" [md.c:45]   --->   Operation 4830 'dadd' 'sub26_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4831 [4/5] (5.86ns)   --->   "%sub26_3 = dadd i64 %mul25_3, i64 -2" [md.c:45]   --->   Operation 4831 'dadd' 'sub26_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4832 [5/5] (5.86ns)   --->   "%sub26_4 = dadd i64 %mul25_4, i64 -2" [md.c:45]   --->   Operation 4832 'dadd' 'sub26_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4833 [1/4] (6.58ns)   --->   "%mul25_5 = dmul i64 %r6inv_5, i64 1.5" [md.c:45]   --->   Operation 4833 'dmul' 'mul25_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4834 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_5, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4834 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4835 [2/4] (6.58ns)   --->   "%mul25_6 = dmul i64 %r6inv_6, i64 1.5" [md.c:45]   --->   Operation 4835 'dmul' 'mul25_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4836 [3/4] (6.58ns)   --->   "%mul25_7 = dmul i64 %r6inv_7, i64 1.5" [md.c:45]   --->   Operation 4836 'dmul' 'mul25_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4837 [4/4] (6.58ns)   --->   "%mul25_8 = dmul i64 %r6inv_8, i64 1.5" [md.c:45]   --->   Operation 4837 'dmul' 'mul25_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4838 [1/5] (6.50ns)   --->   "%r6inv_9 = dmul i64 %mul23_9, i64 %r2inv_9" [md.c:44]   --->   Operation 4838 'dmul' 'r6inv_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4839 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_9, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4839 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4840 [2/5] (6.50ns)   --->   "%r6inv_10 = dmul i64 %mul23_10, i64 %r2inv_10" [md.c:44]   --->   Operation 4840 'dmul' 'r6inv_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4841 [3/5] (6.50ns)   --->   "%r6inv_11 = dmul i64 %mul23_11, i64 %r2inv_11" [md.c:44]   --->   Operation 4841 'dmul' 'r6inv_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4842 [4/5] (6.50ns)   --->   "%r6inv_12 = dmul i64 %mul23_12, i64 %r2inv_12" [md.c:44]   --->   Operation 4842 'dmul' 'r6inv_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4843 [5/5] (6.50ns)   --->   "%r6inv_13 = dmul i64 %mul23_13, i64 %r2inv_13" [md.c:44]   --->   Operation 4843 'dmul' 'r6inv_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4844 [1/5] (6.50ns)   --->   "%mul23_14 = dmul i64 %r2inv_14, i64 %r2inv_14" [md.c:44]   --->   Operation 4844 'dmul' 'mul23_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4845 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_14, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4845 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4846 [3/5] (6.50ns)   --->   "%mul23_15 = dmul i64 %r2inv_15, i64 %r2inv_15" [md.c:44]   --->   Operation 4846 'dmul' 'mul23_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4847 [1/5] (5.86ns)   --->   "%sub26_1 = dadd i64 %mul25_1, i64 -2" [md.c:45]   --->   Operation 4847 'dadd' 'sub26_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4848 [2/5] (5.86ns)   --->   "%sub26_1_1 = dadd i64 %mul25_1_1, i64 -2" [md.c:45]   --->   Operation 4848 'dadd' 'sub26_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4849 [3/5] (5.86ns)   --->   "%sub26_1_2 = dadd i64 %mul25_1_2, i64 -2" [md.c:45]   --->   Operation 4849 'dadd' 'sub26_1_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4850 [4/5] (5.86ns)   --->   "%sub26_1_3 = dadd i64 %mul25_1_3, i64 -2" [md.c:45]   --->   Operation 4850 'dadd' 'sub26_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4851 [5/5] (5.86ns)   --->   "%sub26_1_4 = dadd i64 %mul25_1_4, i64 -2" [md.c:45]   --->   Operation 4851 'dadd' 'sub26_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4852 [1/4] (6.58ns)   --->   "%mul25_1_5 = dmul i64 %r6inv_21, i64 1.5" [md.c:45]   --->   Operation 4852 'dmul' 'mul25_1_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4853 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_5, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4853 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4854 [2/4] (6.58ns)   --->   "%mul25_1_6 = dmul i64 %r6inv_22, i64 1.5" [md.c:45]   --->   Operation 4854 'dmul' 'mul25_1_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4855 [3/4] (6.58ns)   --->   "%mul25_1_7 = dmul i64 %r6inv_23, i64 1.5" [md.c:45]   --->   Operation 4855 'dmul' 'mul25_1_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4856 [4/4] (6.58ns)   --->   "%mul25_1_8 = dmul i64 %r6inv_24, i64 1.5" [md.c:45]   --->   Operation 4856 'dmul' 'mul25_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4857 [1/5] (6.50ns)   --->   "%r6inv_25 = dmul i64 %mul23_1_9, i64 %r2inv_25" [md.c:44]   --->   Operation 4857 'dmul' 'r6inv_25' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4858 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_25, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4858 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4859 [2/5] (6.50ns)   --->   "%r6inv_26 = dmul i64 %mul23_1_s, i64 %r2inv_26" [md.c:44]   --->   Operation 4859 'dmul' 'r6inv_26' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4860 [3/5] (6.50ns)   --->   "%r6inv_27 = dmul i64 %mul23_1_10, i64 %r2inv_27" [md.c:44]   --->   Operation 4860 'dmul' 'r6inv_27' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4861 [4/5] (6.50ns)   --->   "%r6inv_28 = dmul i64 %mul23_1_11, i64 %r2inv_28" [md.c:44]   --->   Operation 4861 'dmul' 'r6inv_28' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4862 [5/5] (6.50ns)   --->   "%r6inv_29 = dmul i64 %mul23_1_12, i64 %r2inv_29" [md.c:44]   --->   Operation 4862 'dmul' 'r6inv_29' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4863 [1/5] (6.50ns)   --->   "%mul23_1_13 = dmul i64 %r2inv_30, i64 %r2inv_30" [md.c:44]   --->   Operation 4863 'dmul' 'mul23_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4864 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_13, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4864 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 4865 [3/5] (6.50ns)   --->   "%mul23_1_14 = dmul i64 %r2inv_31, i64 %r2inv_31" [md.c:44]   --->   Operation 4865 'dmul' 'mul23_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.58>
ST_65 : Operation 4866 [4/4] (6.58ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [md.c:45]   --->   Operation 4866 'dmul' 'potential' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4867 [1/5] (5.86ns)   --->   "%sub26_s = dadd i64 %mul25_s, i64 -2" [md.c:45]   --->   Operation 4867 'dadd' 'sub26_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4868 [2/5] (5.86ns)   --->   "%sub26_2 = dadd i64 %mul25_2, i64 -2" [md.c:45]   --->   Operation 4868 'dadd' 'sub26_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4869 [3/5] (5.86ns)   --->   "%sub26_3 = dadd i64 %mul25_3, i64 -2" [md.c:45]   --->   Operation 4869 'dadd' 'sub26_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4870 [4/5] (5.86ns)   --->   "%sub26_4 = dadd i64 %mul25_4, i64 -2" [md.c:45]   --->   Operation 4870 'dadd' 'sub26_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4871 [5/5] (5.86ns)   --->   "%sub26_5 = dadd i64 %mul25_5, i64 -2" [md.c:45]   --->   Operation 4871 'dadd' 'sub26_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4872 [1/4] (6.58ns)   --->   "%mul25_6 = dmul i64 %r6inv_6, i64 1.5" [md.c:45]   --->   Operation 4872 'dmul' 'mul25_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4873 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_6, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4873 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4874 [2/4] (6.58ns)   --->   "%mul25_7 = dmul i64 %r6inv_7, i64 1.5" [md.c:45]   --->   Operation 4874 'dmul' 'mul25_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4875 [3/4] (6.58ns)   --->   "%mul25_8 = dmul i64 %r6inv_8, i64 1.5" [md.c:45]   --->   Operation 4875 'dmul' 'mul25_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4876 [4/4] (6.58ns)   --->   "%mul25_9 = dmul i64 %r6inv_9, i64 1.5" [md.c:45]   --->   Operation 4876 'dmul' 'mul25_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4877 [1/5] (6.50ns)   --->   "%r6inv_10 = dmul i64 %mul23_10, i64 %r2inv_10" [md.c:44]   --->   Operation 4877 'dmul' 'r6inv_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4878 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_10, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4878 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4879 [2/5] (6.50ns)   --->   "%r6inv_11 = dmul i64 %mul23_11, i64 %r2inv_11" [md.c:44]   --->   Operation 4879 'dmul' 'r6inv_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4880 [3/5] (6.50ns)   --->   "%r6inv_12 = dmul i64 %mul23_12, i64 %r2inv_12" [md.c:44]   --->   Operation 4880 'dmul' 'r6inv_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4881 [4/5] (6.50ns)   --->   "%r6inv_13 = dmul i64 %mul23_13, i64 %r2inv_13" [md.c:44]   --->   Operation 4881 'dmul' 'r6inv_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4882 [5/5] (6.50ns)   --->   "%r6inv_14 = dmul i64 %mul23_14, i64 %r2inv_14" [md.c:44]   --->   Operation 4882 'dmul' 'r6inv_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4883 [2/5] (6.50ns)   --->   "%mul23_15 = dmul i64 %r2inv_15, i64 %r2inv_15" [md.c:44]   --->   Operation 4883 'dmul' 'mul23_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4884 [4/4] (6.58ns)   --->   "%potential_16 = dmul i64 %r6inv_16, i64 %sub26_1" [md.c:45]   --->   Operation 4884 'dmul' 'potential_16' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4885 [1/5] (5.86ns)   --->   "%sub26_1_1 = dadd i64 %mul25_1_1, i64 -2" [md.c:45]   --->   Operation 4885 'dadd' 'sub26_1_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4886 [2/5] (5.86ns)   --->   "%sub26_1_2 = dadd i64 %mul25_1_2, i64 -2" [md.c:45]   --->   Operation 4886 'dadd' 'sub26_1_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4887 [3/5] (5.86ns)   --->   "%sub26_1_3 = dadd i64 %mul25_1_3, i64 -2" [md.c:45]   --->   Operation 4887 'dadd' 'sub26_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4888 [4/5] (5.86ns)   --->   "%sub26_1_4 = dadd i64 %mul25_1_4, i64 -2" [md.c:45]   --->   Operation 4888 'dadd' 'sub26_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4889 [5/5] (5.86ns)   --->   "%sub26_1_5 = dadd i64 %mul25_1_5, i64 -2" [md.c:45]   --->   Operation 4889 'dadd' 'sub26_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4890 [1/4] (6.58ns)   --->   "%mul25_1_6 = dmul i64 %r6inv_22, i64 1.5" [md.c:45]   --->   Operation 4890 'dmul' 'mul25_1_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4891 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_6, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4891 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4892 [2/4] (6.58ns)   --->   "%mul25_1_7 = dmul i64 %r6inv_23, i64 1.5" [md.c:45]   --->   Operation 4892 'dmul' 'mul25_1_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4893 [3/4] (6.58ns)   --->   "%mul25_1_8 = dmul i64 %r6inv_24, i64 1.5" [md.c:45]   --->   Operation 4893 'dmul' 'mul25_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4894 [4/4] (6.58ns)   --->   "%mul25_1_9 = dmul i64 %r6inv_25, i64 1.5" [md.c:45]   --->   Operation 4894 'dmul' 'mul25_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4895 [1/5] (6.50ns)   --->   "%r6inv_26 = dmul i64 %mul23_1_s, i64 %r2inv_26" [md.c:44]   --->   Operation 4895 'dmul' 'r6inv_26' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4896 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_26, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4896 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 4897 [2/5] (6.50ns)   --->   "%r6inv_27 = dmul i64 %mul23_1_10, i64 %r2inv_27" [md.c:44]   --->   Operation 4897 'dmul' 'r6inv_27' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4898 [3/5] (6.50ns)   --->   "%r6inv_28 = dmul i64 %mul23_1_11, i64 %r2inv_28" [md.c:44]   --->   Operation 4898 'dmul' 'r6inv_28' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4899 [4/5] (6.50ns)   --->   "%r6inv_29 = dmul i64 %mul23_1_12, i64 %r2inv_29" [md.c:44]   --->   Operation 4899 'dmul' 'r6inv_29' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4900 [5/5] (6.50ns)   --->   "%r6inv_30 = dmul i64 %mul23_1_13, i64 %r2inv_30" [md.c:44]   --->   Operation 4900 'dmul' 'r6inv_30' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4901 [2/5] (6.50ns)   --->   "%mul23_1_14 = dmul i64 %r2inv_31, i64 %r2inv_31" [md.c:44]   --->   Operation 4901 'dmul' 'mul23_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.58>
ST_66 : Operation 4902 [3/4] (6.58ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [md.c:45]   --->   Operation 4902 'dmul' 'potential' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4903 [4/4] (6.58ns)   --->   "%potential_1 = dmul i64 %r6inv_1, i64 %sub26_s" [md.c:45]   --->   Operation 4903 'dmul' 'potential_1' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4904 [1/5] (5.86ns)   --->   "%sub26_2 = dadd i64 %mul25_2, i64 -2" [md.c:45]   --->   Operation 4904 'dadd' 'sub26_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4905 [2/5] (5.86ns)   --->   "%sub26_3 = dadd i64 %mul25_3, i64 -2" [md.c:45]   --->   Operation 4905 'dadd' 'sub26_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4906 [3/5] (5.86ns)   --->   "%sub26_4 = dadd i64 %mul25_4, i64 -2" [md.c:45]   --->   Operation 4906 'dadd' 'sub26_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4907 [4/5] (5.86ns)   --->   "%sub26_5 = dadd i64 %mul25_5, i64 -2" [md.c:45]   --->   Operation 4907 'dadd' 'sub26_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4908 [5/5] (5.86ns)   --->   "%sub26_6 = dadd i64 %mul25_6, i64 -2" [md.c:45]   --->   Operation 4908 'dadd' 'sub26_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4909 [1/4] (6.58ns)   --->   "%mul25_7 = dmul i64 %r6inv_7, i64 1.5" [md.c:45]   --->   Operation 4909 'dmul' 'mul25_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4910 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_7, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4910 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4911 [2/4] (6.58ns)   --->   "%mul25_8 = dmul i64 %r6inv_8, i64 1.5" [md.c:45]   --->   Operation 4911 'dmul' 'mul25_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4912 [3/4] (6.58ns)   --->   "%mul25_9 = dmul i64 %r6inv_9, i64 1.5" [md.c:45]   --->   Operation 4912 'dmul' 'mul25_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4913 [4/4] (6.58ns)   --->   "%mul25_10 = dmul i64 %r6inv_10, i64 1.5" [md.c:45]   --->   Operation 4913 'dmul' 'mul25_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4914 [1/5] (6.50ns)   --->   "%r6inv_11 = dmul i64 %mul23_11, i64 %r2inv_11" [md.c:44]   --->   Operation 4914 'dmul' 'r6inv_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4915 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_11, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4915 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4916 [2/5] (6.50ns)   --->   "%r6inv_12 = dmul i64 %mul23_12, i64 %r2inv_12" [md.c:44]   --->   Operation 4916 'dmul' 'r6inv_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4917 [3/5] (6.50ns)   --->   "%r6inv_13 = dmul i64 %mul23_13, i64 %r2inv_13" [md.c:44]   --->   Operation 4917 'dmul' 'r6inv_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4918 [4/5] (6.50ns)   --->   "%r6inv_14 = dmul i64 %mul23_14, i64 %r2inv_14" [md.c:44]   --->   Operation 4918 'dmul' 'r6inv_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4919 [1/5] (6.50ns)   --->   "%mul23_15 = dmul i64 %r2inv_15, i64 %r2inv_15" [md.c:44]   --->   Operation 4919 'dmul' 'mul23_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4920 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_15, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4920 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4921 [3/4] (6.58ns)   --->   "%potential_16 = dmul i64 %r6inv_16, i64 %sub26_1" [md.c:45]   --->   Operation 4921 'dmul' 'potential_16' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4922 [4/4] (6.58ns)   --->   "%potential_17 = dmul i64 %r6inv_17, i64 %sub26_1_1" [md.c:45]   --->   Operation 4922 'dmul' 'potential_17' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4923 [1/5] (5.86ns)   --->   "%sub26_1_2 = dadd i64 %mul25_1_2, i64 -2" [md.c:45]   --->   Operation 4923 'dadd' 'sub26_1_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4924 [2/5] (5.86ns)   --->   "%sub26_1_3 = dadd i64 %mul25_1_3, i64 -2" [md.c:45]   --->   Operation 4924 'dadd' 'sub26_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4925 [3/5] (5.86ns)   --->   "%sub26_1_4 = dadd i64 %mul25_1_4, i64 -2" [md.c:45]   --->   Operation 4925 'dadd' 'sub26_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4926 [4/5] (5.86ns)   --->   "%sub26_1_5 = dadd i64 %mul25_1_5, i64 -2" [md.c:45]   --->   Operation 4926 'dadd' 'sub26_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4927 [5/5] (5.86ns)   --->   "%sub26_1_6 = dadd i64 %mul25_1_6, i64 -2" [md.c:45]   --->   Operation 4927 'dadd' 'sub26_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4928 [1/4] (6.58ns)   --->   "%mul25_1_7 = dmul i64 %r6inv_23, i64 1.5" [md.c:45]   --->   Operation 4928 'dmul' 'mul25_1_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4929 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_7, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4929 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4930 [2/4] (6.58ns)   --->   "%mul25_1_8 = dmul i64 %r6inv_24, i64 1.5" [md.c:45]   --->   Operation 4930 'dmul' 'mul25_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4931 [3/4] (6.58ns)   --->   "%mul25_1_9 = dmul i64 %r6inv_25, i64 1.5" [md.c:45]   --->   Operation 4931 'dmul' 'mul25_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4932 [4/4] (6.58ns)   --->   "%mul25_1_s = dmul i64 %r6inv_26, i64 1.5" [md.c:45]   --->   Operation 4932 'dmul' 'mul25_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4933 [1/5] (6.50ns)   --->   "%r6inv_27 = dmul i64 %mul23_1_10, i64 %r2inv_27" [md.c:44]   --->   Operation 4933 'dmul' 'r6inv_27' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4934 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_27, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4934 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 4935 [2/5] (6.50ns)   --->   "%r6inv_28 = dmul i64 %mul23_1_11, i64 %r2inv_28" [md.c:44]   --->   Operation 4935 'dmul' 'r6inv_28' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4936 [3/5] (6.50ns)   --->   "%r6inv_29 = dmul i64 %mul23_1_12, i64 %r2inv_29" [md.c:44]   --->   Operation 4936 'dmul' 'r6inv_29' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4937 [4/5] (6.50ns)   --->   "%r6inv_30 = dmul i64 %mul23_1_13, i64 %r2inv_30" [md.c:44]   --->   Operation 4937 'dmul' 'r6inv_30' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4938 [1/5] (6.50ns)   --->   "%mul23_1_14 = dmul i64 %r2inv_31, i64 %r2inv_31" [md.c:44]   --->   Operation 4938 'dmul' 'mul23_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4939 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul23_1_14, i64 510, i64 12, i64 18446744073709551615" [md.c:44]   --->   Operation 4939 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>

State 67 <SV = 66> <Delay = 6.58>
ST_67 : Operation 4940 [2/4] (6.58ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [md.c:45]   --->   Operation 4940 'dmul' 'potential' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4941 [3/4] (6.58ns)   --->   "%potential_1 = dmul i64 %r6inv_1, i64 %sub26_s" [md.c:45]   --->   Operation 4941 'dmul' 'potential_1' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4942 [4/4] (6.58ns)   --->   "%potential_2 = dmul i64 %r6inv_2, i64 %sub26_2" [md.c:45]   --->   Operation 4942 'dmul' 'potential_2' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4943 [1/5] (5.86ns)   --->   "%sub26_3 = dadd i64 %mul25_3, i64 -2" [md.c:45]   --->   Operation 4943 'dadd' 'sub26_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4944 [2/5] (5.86ns)   --->   "%sub26_4 = dadd i64 %mul25_4, i64 -2" [md.c:45]   --->   Operation 4944 'dadd' 'sub26_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4945 [3/5] (5.86ns)   --->   "%sub26_5 = dadd i64 %mul25_5, i64 -2" [md.c:45]   --->   Operation 4945 'dadd' 'sub26_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4946 [4/5] (5.86ns)   --->   "%sub26_6 = dadd i64 %mul25_6, i64 -2" [md.c:45]   --->   Operation 4946 'dadd' 'sub26_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4947 [5/5] (5.86ns)   --->   "%sub26_7 = dadd i64 %mul25_7, i64 -2" [md.c:45]   --->   Operation 4947 'dadd' 'sub26_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4948 [1/4] (6.58ns)   --->   "%mul25_8 = dmul i64 %r6inv_8, i64 1.5" [md.c:45]   --->   Operation 4948 'dmul' 'mul25_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4949 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_8, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4949 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4950 [2/4] (6.58ns)   --->   "%mul25_9 = dmul i64 %r6inv_9, i64 1.5" [md.c:45]   --->   Operation 4950 'dmul' 'mul25_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4951 [3/4] (6.58ns)   --->   "%mul25_10 = dmul i64 %r6inv_10, i64 1.5" [md.c:45]   --->   Operation 4951 'dmul' 'mul25_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4952 [4/4] (6.58ns)   --->   "%mul25_11 = dmul i64 %r6inv_11, i64 1.5" [md.c:45]   --->   Operation 4952 'dmul' 'mul25_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4953 [1/5] (6.50ns)   --->   "%r6inv_12 = dmul i64 %mul23_12, i64 %r2inv_12" [md.c:44]   --->   Operation 4953 'dmul' 'r6inv_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4954 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_12, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4954 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4955 [2/5] (6.50ns)   --->   "%r6inv_13 = dmul i64 %mul23_13, i64 %r2inv_13" [md.c:44]   --->   Operation 4955 'dmul' 'r6inv_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4956 [3/5] (6.50ns)   --->   "%r6inv_14 = dmul i64 %mul23_14, i64 %r2inv_14" [md.c:44]   --->   Operation 4956 'dmul' 'r6inv_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4957 [5/5] (6.50ns)   --->   "%r6inv_15 = dmul i64 %mul23_15, i64 %r2inv_15" [md.c:44]   --->   Operation 4957 'dmul' 'r6inv_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4958 [2/4] (6.58ns)   --->   "%potential_16 = dmul i64 %r6inv_16, i64 %sub26_1" [md.c:45]   --->   Operation 4958 'dmul' 'potential_16' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4959 [3/4] (6.58ns)   --->   "%potential_17 = dmul i64 %r6inv_17, i64 %sub26_1_1" [md.c:45]   --->   Operation 4959 'dmul' 'potential_17' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4960 [4/4] (6.58ns)   --->   "%potential_18 = dmul i64 %r6inv_18, i64 %sub26_1_2" [md.c:45]   --->   Operation 4960 'dmul' 'potential_18' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4961 [1/5] (5.86ns)   --->   "%sub26_1_3 = dadd i64 %mul25_1_3, i64 -2" [md.c:45]   --->   Operation 4961 'dadd' 'sub26_1_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4962 [2/5] (5.86ns)   --->   "%sub26_1_4 = dadd i64 %mul25_1_4, i64 -2" [md.c:45]   --->   Operation 4962 'dadd' 'sub26_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4963 [3/5] (5.86ns)   --->   "%sub26_1_5 = dadd i64 %mul25_1_5, i64 -2" [md.c:45]   --->   Operation 4963 'dadd' 'sub26_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4964 [4/5] (5.86ns)   --->   "%sub26_1_6 = dadd i64 %mul25_1_6, i64 -2" [md.c:45]   --->   Operation 4964 'dadd' 'sub26_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4965 [5/5] (5.86ns)   --->   "%sub26_1_7 = dadd i64 %mul25_1_7, i64 -2" [md.c:45]   --->   Operation 4965 'dadd' 'sub26_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4966 [1/4] (6.58ns)   --->   "%mul25_1_8 = dmul i64 %r6inv_24, i64 1.5" [md.c:45]   --->   Operation 4966 'dmul' 'mul25_1_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4967 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_8, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4967 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4968 [2/4] (6.58ns)   --->   "%mul25_1_9 = dmul i64 %r6inv_25, i64 1.5" [md.c:45]   --->   Operation 4968 'dmul' 'mul25_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4969 [3/4] (6.58ns)   --->   "%mul25_1_s = dmul i64 %r6inv_26, i64 1.5" [md.c:45]   --->   Operation 4969 'dmul' 'mul25_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4970 [4/4] (6.58ns)   --->   "%mul25_1_10 = dmul i64 %r6inv_27, i64 1.5" [md.c:45]   --->   Operation 4970 'dmul' 'mul25_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4971 [1/5] (6.50ns)   --->   "%r6inv_28 = dmul i64 %mul23_1_11, i64 %r2inv_28" [md.c:44]   --->   Operation 4971 'dmul' 'r6inv_28' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4972 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_28, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4972 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 4973 [2/5] (6.50ns)   --->   "%r6inv_29 = dmul i64 %mul23_1_12, i64 %r2inv_29" [md.c:44]   --->   Operation 4973 'dmul' 'r6inv_29' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4974 [3/5] (6.50ns)   --->   "%r6inv_30 = dmul i64 %mul23_1_13, i64 %r2inv_30" [md.c:44]   --->   Operation 4974 'dmul' 'r6inv_30' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4975 [5/5] (6.50ns)   --->   "%r6inv_31 = dmul i64 %mul23_1_14, i64 %r2inv_31" [md.c:44]   --->   Operation 4975 'dmul' 'r6inv_31' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.58>
ST_68 : Operation 4976 [1/4] (6.58ns)   --->   "%potential = dmul i64 %r6inv, i64 %sub" [md.c:45]   --->   Operation 4976 'dmul' 'potential' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4977 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 4977 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 4978 [2/4] (6.58ns)   --->   "%potential_1 = dmul i64 %r6inv_1, i64 %sub26_s" [md.c:45]   --->   Operation 4978 'dmul' 'potential_1' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4979 [3/4] (6.58ns)   --->   "%potential_2 = dmul i64 %r6inv_2, i64 %sub26_2" [md.c:45]   --->   Operation 4979 'dmul' 'potential_2' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4980 [4/4] (6.58ns)   --->   "%potential_3 = dmul i64 %r6inv_3, i64 %sub26_3" [md.c:45]   --->   Operation 4980 'dmul' 'potential_3' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4981 [1/5] (5.86ns)   --->   "%sub26_4 = dadd i64 %mul25_4, i64 -2" [md.c:45]   --->   Operation 4981 'dadd' 'sub26_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4982 [2/5] (5.86ns)   --->   "%sub26_5 = dadd i64 %mul25_5, i64 -2" [md.c:45]   --->   Operation 4982 'dadd' 'sub26_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4983 [3/5] (5.86ns)   --->   "%sub26_6 = dadd i64 %mul25_6, i64 -2" [md.c:45]   --->   Operation 4983 'dadd' 'sub26_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4984 [4/5] (5.86ns)   --->   "%sub26_7 = dadd i64 %mul25_7, i64 -2" [md.c:45]   --->   Operation 4984 'dadd' 'sub26_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4985 [5/5] (5.86ns)   --->   "%sub26_8 = dadd i64 %mul25_8, i64 -2" [md.c:45]   --->   Operation 4985 'dadd' 'sub26_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4986 [1/4] (6.58ns)   --->   "%mul25_9 = dmul i64 %r6inv_9, i64 1.5" [md.c:45]   --->   Operation 4986 'dmul' 'mul25_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4987 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_9, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 4987 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 4988 [2/4] (6.58ns)   --->   "%mul25_10 = dmul i64 %r6inv_10, i64 1.5" [md.c:45]   --->   Operation 4988 'dmul' 'mul25_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4989 [3/4] (6.58ns)   --->   "%mul25_11 = dmul i64 %r6inv_11, i64 1.5" [md.c:45]   --->   Operation 4989 'dmul' 'mul25_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4990 [4/4] (6.58ns)   --->   "%mul25_12 = dmul i64 %r6inv_12, i64 1.5" [md.c:45]   --->   Operation 4990 'dmul' 'mul25_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4991 [1/5] (6.50ns)   --->   "%r6inv_13 = dmul i64 %mul23_13, i64 %r2inv_13" [md.c:44]   --->   Operation 4991 'dmul' 'r6inv_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4992 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_13, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 4992 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 4993 [2/5] (6.50ns)   --->   "%r6inv_14 = dmul i64 %mul23_14, i64 %r2inv_14" [md.c:44]   --->   Operation 4993 'dmul' 'r6inv_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4994 [4/5] (6.50ns)   --->   "%r6inv_15 = dmul i64 %mul23_15, i64 %r2inv_15" [md.c:44]   --->   Operation 4994 'dmul' 'r6inv_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4995 [1/4] (6.58ns)   --->   "%potential_16 = dmul i64 %r6inv_16, i64 %sub26_1" [md.c:45]   --->   Operation 4995 'dmul' 'potential_16' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4996 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_16, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 4996 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 4997 [2/4] (6.58ns)   --->   "%potential_17 = dmul i64 %r6inv_17, i64 %sub26_1_1" [md.c:45]   --->   Operation 4997 'dmul' 'potential_17' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4998 [3/4] (6.58ns)   --->   "%potential_18 = dmul i64 %r6inv_18, i64 %sub26_1_2" [md.c:45]   --->   Operation 4998 'dmul' 'potential_18' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4999 [4/4] (6.58ns)   --->   "%potential_19 = dmul i64 %r6inv_19, i64 %sub26_1_3" [md.c:45]   --->   Operation 4999 'dmul' 'potential_19' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5000 [1/5] (5.86ns)   --->   "%sub26_1_4 = dadd i64 %mul25_1_4, i64 -2" [md.c:45]   --->   Operation 5000 'dadd' 'sub26_1_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5001 [2/5] (5.86ns)   --->   "%sub26_1_5 = dadd i64 %mul25_1_5, i64 -2" [md.c:45]   --->   Operation 5001 'dadd' 'sub26_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5002 [3/5] (5.86ns)   --->   "%sub26_1_6 = dadd i64 %mul25_1_6, i64 -2" [md.c:45]   --->   Operation 5002 'dadd' 'sub26_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5003 [4/5] (5.86ns)   --->   "%sub26_1_7 = dadd i64 %mul25_1_7, i64 -2" [md.c:45]   --->   Operation 5003 'dadd' 'sub26_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5004 [5/5] (5.86ns)   --->   "%sub26_1_8 = dadd i64 %mul25_1_8, i64 -2" [md.c:45]   --->   Operation 5004 'dadd' 'sub26_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5005 [1/4] (6.58ns)   --->   "%mul25_1_9 = dmul i64 %r6inv_25, i64 1.5" [md.c:45]   --->   Operation 5005 'dmul' 'mul25_1_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5006 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_9, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 5006 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 5007 [2/4] (6.58ns)   --->   "%mul25_1_s = dmul i64 %r6inv_26, i64 1.5" [md.c:45]   --->   Operation 5007 'dmul' 'mul25_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5008 [3/4] (6.58ns)   --->   "%mul25_1_10 = dmul i64 %r6inv_27, i64 1.5" [md.c:45]   --->   Operation 5008 'dmul' 'mul25_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5009 [4/4] (6.58ns)   --->   "%mul25_1_11 = dmul i64 %r6inv_28, i64 1.5" [md.c:45]   --->   Operation 5009 'dmul' 'mul25_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5010 [1/5] (6.50ns)   --->   "%r6inv_29 = dmul i64 %mul23_1_12, i64 %r2inv_29" [md.c:44]   --->   Operation 5010 'dmul' 'r6inv_29' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5011 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_29, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 5011 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 5012 [2/5] (6.50ns)   --->   "%r6inv_30 = dmul i64 %mul23_1_13, i64 %r2inv_30" [md.c:44]   --->   Operation 5012 'dmul' 'r6inv_30' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 5013 [4/5] (6.50ns)   --->   "%r6inv_31 = dmul i64 %mul23_1_14, i64 %r2inv_31" [md.c:44]   --->   Operation 5013 'dmul' 'r6inv_31' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.14>
ST_69 : Operation 5014 [5/5] (7.14ns)   --->   "%force = dmul i64 %r2inv, i64 %potential" [md.c:47]   --->   Operation 5014 'dmul' 'force' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5015 [1/4] (6.58ns)   --->   "%potential_1 = dmul i64 %r6inv_1, i64 %sub26_s" [md.c:45]   --->   Operation 5015 'dmul' 'potential_1' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5016 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_1, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5016 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 5017 [2/4] (6.58ns)   --->   "%potential_2 = dmul i64 %r6inv_2, i64 %sub26_2" [md.c:45]   --->   Operation 5017 'dmul' 'potential_2' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5018 [3/4] (6.58ns)   --->   "%potential_3 = dmul i64 %r6inv_3, i64 %sub26_3" [md.c:45]   --->   Operation 5018 'dmul' 'potential_3' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5019 [4/4] (6.58ns)   --->   "%potential_4 = dmul i64 %r6inv_4, i64 %sub26_4" [md.c:45]   --->   Operation 5019 'dmul' 'potential_4' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5020 [1/5] (5.86ns)   --->   "%sub26_5 = dadd i64 %mul25_5, i64 -2" [md.c:45]   --->   Operation 5020 'dadd' 'sub26_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5021 [2/5] (5.86ns)   --->   "%sub26_6 = dadd i64 %mul25_6, i64 -2" [md.c:45]   --->   Operation 5021 'dadd' 'sub26_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5022 [3/5] (5.86ns)   --->   "%sub26_7 = dadd i64 %mul25_7, i64 -2" [md.c:45]   --->   Operation 5022 'dadd' 'sub26_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5023 [4/5] (5.86ns)   --->   "%sub26_8 = dadd i64 %mul25_8, i64 -2" [md.c:45]   --->   Operation 5023 'dadd' 'sub26_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5024 [5/5] (5.86ns)   --->   "%sub26_9 = dadd i64 %mul25_9, i64 -2" [md.c:45]   --->   Operation 5024 'dadd' 'sub26_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5025 [1/4] (6.58ns)   --->   "%mul25_10 = dmul i64 %r6inv_10, i64 1.5" [md.c:45]   --->   Operation 5025 'dmul' 'mul25_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5026 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_10, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 5026 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 5027 [2/4] (6.58ns)   --->   "%mul25_11 = dmul i64 %r6inv_11, i64 1.5" [md.c:45]   --->   Operation 5027 'dmul' 'mul25_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5028 [3/4] (6.58ns)   --->   "%mul25_12 = dmul i64 %r6inv_12, i64 1.5" [md.c:45]   --->   Operation 5028 'dmul' 'mul25_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5029 [4/4] (6.58ns)   --->   "%mul25_13 = dmul i64 %r6inv_13, i64 1.5" [md.c:45]   --->   Operation 5029 'dmul' 'mul25_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5030 [1/5] (6.50ns)   --->   "%r6inv_14 = dmul i64 %mul23_14, i64 %r2inv_14" [md.c:44]   --->   Operation 5030 'dmul' 'r6inv_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5031 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_14, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 5031 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 5032 [3/5] (6.50ns)   --->   "%r6inv_15 = dmul i64 %mul23_15, i64 %r2inv_15" [md.c:44]   --->   Operation 5032 'dmul' 'r6inv_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5033 [5/5] (7.14ns)   --->   "%force_16 = dmul i64 %r2inv_16, i64 %potential_16" [md.c:47]   --->   Operation 5033 'dmul' 'force_16' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5034 [1/4] (6.58ns)   --->   "%potential_17 = dmul i64 %r6inv_17, i64 %sub26_1_1" [md.c:45]   --->   Operation 5034 'dmul' 'potential_17' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5035 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_17, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5035 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 5036 [2/4] (6.58ns)   --->   "%potential_18 = dmul i64 %r6inv_18, i64 %sub26_1_2" [md.c:45]   --->   Operation 5036 'dmul' 'potential_18' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5037 [3/4] (6.58ns)   --->   "%potential_19 = dmul i64 %r6inv_19, i64 %sub26_1_3" [md.c:45]   --->   Operation 5037 'dmul' 'potential_19' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5038 [4/4] (6.58ns)   --->   "%potential_20 = dmul i64 %r6inv_20, i64 %sub26_1_4" [md.c:45]   --->   Operation 5038 'dmul' 'potential_20' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5039 [1/5] (5.86ns)   --->   "%sub26_1_5 = dadd i64 %mul25_1_5, i64 -2" [md.c:45]   --->   Operation 5039 'dadd' 'sub26_1_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5040 [2/5] (5.86ns)   --->   "%sub26_1_6 = dadd i64 %mul25_1_6, i64 -2" [md.c:45]   --->   Operation 5040 'dadd' 'sub26_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5041 [3/5] (5.86ns)   --->   "%sub26_1_7 = dadd i64 %mul25_1_7, i64 -2" [md.c:45]   --->   Operation 5041 'dadd' 'sub26_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5042 [4/5] (5.86ns)   --->   "%sub26_1_8 = dadd i64 %mul25_1_8, i64 -2" [md.c:45]   --->   Operation 5042 'dadd' 'sub26_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5043 [5/5] (5.86ns)   --->   "%sub26_1_9 = dadd i64 %mul25_1_9, i64 -2" [md.c:45]   --->   Operation 5043 'dadd' 'sub26_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5044 [1/4] (6.58ns)   --->   "%mul25_1_s = dmul i64 %r6inv_26, i64 1.5" [md.c:45]   --->   Operation 5044 'dmul' 'mul25_1_s' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5045 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_s, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 5045 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 5046 [2/4] (6.58ns)   --->   "%mul25_1_10 = dmul i64 %r6inv_27, i64 1.5" [md.c:45]   --->   Operation 5046 'dmul' 'mul25_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5047 [3/4] (6.58ns)   --->   "%mul25_1_11 = dmul i64 %r6inv_28, i64 1.5" [md.c:45]   --->   Operation 5047 'dmul' 'mul25_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5048 [4/4] (6.58ns)   --->   "%mul25_1_12 = dmul i64 %r6inv_29, i64 1.5" [md.c:45]   --->   Operation 5048 'dmul' 'mul25_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5049 [1/5] (6.50ns)   --->   "%r6inv_30 = dmul i64 %mul23_1_13, i64 %r2inv_30" [md.c:44]   --->   Operation 5049 'dmul' 'r6inv_30' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 5050 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_30, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 5050 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 5051 [3/5] (6.50ns)   --->   "%r6inv_31 = dmul i64 %mul23_1_14, i64 %r2inv_31" [md.c:44]   --->   Operation 5051 'dmul' 'r6inv_31' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.14>
ST_70 : Operation 5052 [4/5] (7.14ns)   --->   "%force = dmul i64 %r2inv, i64 %potential" [md.c:47]   --->   Operation 5052 'dmul' 'force' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5053 [5/5] (7.14ns)   --->   "%force_1 = dmul i64 %r2inv_1, i64 %potential_1" [md.c:47]   --->   Operation 5053 'dmul' 'force_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5054 [1/4] (6.58ns)   --->   "%potential_2 = dmul i64 %r6inv_2, i64 %sub26_2" [md.c:45]   --->   Operation 5054 'dmul' 'potential_2' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5055 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_2, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5055 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 5056 [2/4] (6.58ns)   --->   "%potential_3 = dmul i64 %r6inv_3, i64 %sub26_3" [md.c:45]   --->   Operation 5056 'dmul' 'potential_3' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5057 [3/4] (6.58ns)   --->   "%potential_4 = dmul i64 %r6inv_4, i64 %sub26_4" [md.c:45]   --->   Operation 5057 'dmul' 'potential_4' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5058 [4/4] (6.58ns)   --->   "%potential_5 = dmul i64 %r6inv_5, i64 %sub26_5" [md.c:45]   --->   Operation 5058 'dmul' 'potential_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5059 [1/5] (5.86ns)   --->   "%sub26_6 = dadd i64 %mul25_6, i64 -2" [md.c:45]   --->   Operation 5059 'dadd' 'sub26_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5060 [2/5] (5.86ns)   --->   "%sub26_7 = dadd i64 %mul25_7, i64 -2" [md.c:45]   --->   Operation 5060 'dadd' 'sub26_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5061 [3/5] (5.86ns)   --->   "%sub26_8 = dadd i64 %mul25_8, i64 -2" [md.c:45]   --->   Operation 5061 'dadd' 'sub26_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5062 [4/5] (5.86ns)   --->   "%sub26_9 = dadd i64 %mul25_9, i64 -2" [md.c:45]   --->   Operation 5062 'dadd' 'sub26_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5063 [5/5] (5.86ns)   --->   "%sub26_10 = dadd i64 %mul25_10, i64 -2" [md.c:45]   --->   Operation 5063 'dadd' 'sub26_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5064 [1/4] (6.58ns)   --->   "%mul25_11 = dmul i64 %r6inv_11, i64 1.5" [md.c:45]   --->   Operation 5064 'dmul' 'mul25_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5065 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_11, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 5065 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 5066 [2/4] (6.58ns)   --->   "%mul25_12 = dmul i64 %r6inv_12, i64 1.5" [md.c:45]   --->   Operation 5066 'dmul' 'mul25_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5067 [3/4] (6.58ns)   --->   "%mul25_13 = dmul i64 %r6inv_13, i64 1.5" [md.c:45]   --->   Operation 5067 'dmul' 'mul25_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5068 [4/4] (6.58ns)   --->   "%mul25_14 = dmul i64 %r6inv_14, i64 1.5" [md.c:45]   --->   Operation 5068 'dmul' 'mul25_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5069 [2/5] (6.50ns)   --->   "%r6inv_15 = dmul i64 %mul23_15, i64 %r2inv_15" [md.c:44]   --->   Operation 5069 'dmul' 'r6inv_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5070 [4/5] (7.14ns)   --->   "%force_16 = dmul i64 %r2inv_16, i64 %potential_16" [md.c:47]   --->   Operation 5070 'dmul' 'force_16' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5071 [5/5] (7.14ns)   --->   "%force_17 = dmul i64 %r2inv_17, i64 %potential_17" [md.c:47]   --->   Operation 5071 'dmul' 'force_17' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5072 [1/4] (6.58ns)   --->   "%potential_18 = dmul i64 %r6inv_18, i64 %sub26_1_2" [md.c:45]   --->   Operation 5072 'dmul' 'potential_18' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5073 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_18, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5073 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 5074 [2/4] (6.58ns)   --->   "%potential_19 = dmul i64 %r6inv_19, i64 %sub26_1_3" [md.c:45]   --->   Operation 5074 'dmul' 'potential_19' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5075 [3/4] (6.58ns)   --->   "%potential_20 = dmul i64 %r6inv_20, i64 %sub26_1_4" [md.c:45]   --->   Operation 5075 'dmul' 'potential_20' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5076 [4/4] (6.58ns)   --->   "%potential_21 = dmul i64 %r6inv_21, i64 %sub26_1_5" [md.c:45]   --->   Operation 5076 'dmul' 'potential_21' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5077 [1/5] (5.86ns)   --->   "%sub26_1_6 = dadd i64 %mul25_1_6, i64 -2" [md.c:45]   --->   Operation 5077 'dadd' 'sub26_1_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5078 [2/5] (5.86ns)   --->   "%sub26_1_7 = dadd i64 %mul25_1_7, i64 -2" [md.c:45]   --->   Operation 5078 'dadd' 'sub26_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5079 [3/5] (5.86ns)   --->   "%sub26_1_8 = dadd i64 %mul25_1_8, i64 -2" [md.c:45]   --->   Operation 5079 'dadd' 'sub26_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5080 [4/5] (5.86ns)   --->   "%sub26_1_9 = dadd i64 %mul25_1_9, i64 -2" [md.c:45]   --->   Operation 5080 'dadd' 'sub26_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5081 [5/5] (5.86ns)   --->   "%sub26_1_s = dadd i64 %mul25_1_s, i64 -2" [md.c:45]   --->   Operation 5081 'dadd' 'sub26_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5082 [1/4] (6.58ns)   --->   "%mul25_1_10 = dmul i64 %r6inv_27, i64 1.5" [md.c:45]   --->   Operation 5082 'dmul' 'mul25_1_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5083 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_10, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 5083 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 5084 [2/4] (6.58ns)   --->   "%mul25_1_11 = dmul i64 %r6inv_28, i64 1.5" [md.c:45]   --->   Operation 5084 'dmul' 'mul25_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5085 [3/4] (6.58ns)   --->   "%mul25_1_12 = dmul i64 %r6inv_29, i64 1.5" [md.c:45]   --->   Operation 5085 'dmul' 'mul25_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5086 [4/4] (6.58ns)   --->   "%mul25_1_13 = dmul i64 %r6inv_30, i64 1.5" [md.c:45]   --->   Operation 5086 'dmul' 'mul25_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 5087 [2/5] (6.50ns)   --->   "%r6inv_31 = dmul i64 %mul23_1_14, i64 %r2inv_31" [md.c:44]   --->   Operation 5087 'dmul' 'r6inv_31' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.14>
ST_71 : Operation 5088 [3/5] (7.14ns)   --->   "%force = dmul i64 %r2inv, i64 %potential" [md.c:47]   --->   Operation 5088 'dmul' 'force' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5089 [4/5] (7.14ns)   --->   "%force_1 = dmul i64 %r2inv_1, i64 %potential_1" [md.c:47]   --->   Operation 5089 'dmul' 'force_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5090 [5/5] (7.14ns)   --->   "%force_2 = dmul i64 %r2inv_2, i64 %potential_2" [md.c:47]   --->   Operation 5090 'dmul' 'force_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5091 [1/4] (6.58ns)   --->   "%potential_3 = dmul i64 %r6inv_3, i64 %sub26_3" [md.c:45]   --->   Operation 5091 'dmul' 'potential_3' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5092 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_3, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5092 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 5093 [2/4] (6.58ns)   --->   "%potential_4 = dmul i64 %r6inv_4, i64 %sub26_4" [md.c:45]   --->   Operation 5093 'dmul' 'potential_4' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5094 [3/4] (6.58ns)   --->   "%potential_5 = dmul i64 %r6inv_5, i64 %sub26_5" [md.c:45]   --->   Operation 5094 'dmul' 'potential_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5095 [4/4] (6.58ns)   --->   "%potential_6 = dmul i64 %r6inv_6, i64 %sub26_6" [md.c:45]   --->   Operation 5095 'dmul' 'potential_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5096 [1/5] (5.86ns)   --->   "%sub26_7 = dadd i64 %mul25_7, i64 -2" [md.c:45]   --->   Operation 5096 'dadd' 'sub26_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5097 [2/5] (5.86ns)   --->   "%sub26_8 = dadd i64 %mul25_8, i64 -2" [md.c:45]   --->   Operation 5097 'dadd' 'sub26_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5098 [3/5] (5.86ns)   --->   "%sub26_9 = dadd i64 %mul25_9, i64 -2" [md.c:45]   --->   Operation 5098 'dadd' 'sub26_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5099 [4/5] (5.86ns)   --->   "%sub26_10 = dadd i64 %mul25_10, i64 -2" [md.c:45]   --->   Operation 5099 'dadd' 'sub26_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5100 [5/5] (5.86ns)   --->   "%sub26_11 = dadd i64 %mul25_11, i64 -2" [md.c:45]   --->   Operation 5100 'dadd' 'sub26_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5101 [1/4] (6.58ns)   --->   "%mul25_12 = dmul i64 %r6inv_12, i64 1.5" [md.c:45]   --->   Operation 5101 'dmul' 'mul25_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5102 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_12, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 5102 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 5103 [2/4] (6.58ns)   --->   "%mul25_13 = dmul i64 %r6inv_13, i64 1.5" [md.c:45]   --->   Operation 5103 'dmul' 'mul25_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5104 [3/4] (6.58ns)   --->   "%mul25_14 = dmul i64 %r6inv_14, i64 1.5" [md.c:45]   --->   Operation 5104 'dmul' 'mul25_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5105 [1/5] (6.50ns)   --->   "%r6inv_15 = dmul i64 %mul23_15, i64 %r2inv_15" [md.c:44]   --->   Operation 5105 'dmul' 'r6inv_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5106 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_15, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 5106 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 5107 [3/5] (7.14ns)   --->   "%force_16 = dmul i64 %r2inv_16, i64 %potential_16" [md.c:47]   --->   Operation 5107 'dmul' 'force_16' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5108 [4/5] (7.14ns)   --->   "%force_17 = dmul i64 %r2inv_17, i64 %potential_17" [md.c:47]   --->   Operation 5108 'dmul' 'force_17' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5109 [5/5] (7.14ns)   --->   "%force_18 = dmul i64 %r2inv_18, i64 %potential_18" [md.c:47]   --->   Operation 5109 'dmul' 'force_18' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5110 [1/4] (6.58ns)   --->   "%potential_19 = dmul i64 %r6inv_19, i64 %sub26_1_3" [md.c:45]   --->   Operation 5110 'dmul' 'potential_19' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5111 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_19, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5111 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 5112 [2/4] (6.58ns)   --->   "%potential_20 = dmul i64 %r6inv_20, i64 %sub26_1_4" [md.c:45]   --->   Operation 5112 'dmul' 'potential_20' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5113 [3/4] (6.58ns)   --->   "%potential_21 = dmul i64 %r6inv_21, i64 %sub26_1_5" [md.c:45]   --->   Operation 5113 'dmul' 'potential_21' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5114 [4/4] (6.58ns)   --->   "%potential_22 = dmul i64 %r6inv_22, i64 %sub26_1_6" [md.c:45]   --->   Operation 5114 'dmul' 'potential_22' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5115 [1/5] (5.86ns)   --->   "%sub26_1_7 = dadd i64 %mul25_1_7, i64 -2" [md.c:45]   --->   Operation 5115 'dadd' 'sub26_1_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5116 [2/5] (5.86ns)   --->   "%sub26_1_8 = dadd i64 %mul25_1_8, i64 -2" [md.c:45]   --->   Operation 5116 'dadd' 'sub26_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5117 [3/5] (5.86ns)   --->   "%sub26_1_9 = dadd i64 %mul25_1_9, i64 -2" [md.c:45]   --->   Operation 5117 'dadd' 'sub26_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5118 [4/5] (5.86ns)   --->   "%sub26_1_s = dadd i64 %mul25_1_s, i64 -2" [md.c:45]   --->   Operation 5118 'dadd' 'sub26_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5119 [5/5] (5.86ns)   --->   "%sub26_1_10 = dadd i64 %mul25_1_10, i64 -2" [md.c:45]   --->   Operation 5119 'dadd' 'sub26_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5120 [1/4] (6.58ns)   --->   "%mul25_1_11 = dmul i64 %r6inv_28, i64 1.5" [md.c:45]   --->   Operation 5120 'dmul' 'mul25_1_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5121 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_11, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 5121 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 5122 [2/4] (6.58ns)   --->   "%mul25_1_12 = dmul i64 %r6inv_29, i64 1.5" [md.c:45]   --->   Operation 5122 'dmul' 'mul25_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5123 [3/4] (6.58ns)   --->   "%mul25_1_13 = dmul i64 %r6inv_30, i64 1.5" [md.c:45]   --->   Operation 5123 'dmul' 'mul25_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5124 [1/5] (6.50ns)   --->   "%r6inv_31 = dmul i64 %mul23_1_14, i64 %r2inv_31" [md.c:44]   --->   Operation 5124 'dmul' 'r6inv_31' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 5125 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %r6inv_31, i64 510, i64 12, i64 18446744073709551615" [md.c:19]   --->   Operation 5125 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>

State 72 <SV = 71> <Delay = 7.14>
ST_72 : Operation 5126 [2/5] (7.14ns)   --->   "%force = dmul i64 %r2inv, i64 %potential" [md.c:47]   --->   Operation 5126 'dmul' 'force' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5127 [3/5] (7.14ns)   --->   "%force_1 = dmul i64 %r2inv_1, i64 %potential_1" [md.c:47]   --->   Operation 5127 'dmul' 'force_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5128 [4/5] (7.14ns)   --->   "%force_2 = dmul i64 %r2inv_2, i64 %potential_2" [md.c:47]   --->   Operation 5128 'dmul' 'force_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5129 [5/5] (7.14ns)   --->   "%force_3 = dmul i64 %r2inv_3, i64 %potential_3" [md.c:47]   --->   Operation 5129 'dmul' 'force_3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5130 [1/4] (6.58ns)   --->   "%potential_4 = dmul i64 %r6inv_4, i64 %sub26_4" [md.c:45]   --->   Operation 5130 'dmul' 'potential_4' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5131 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_4, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5131 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 5132 [2/4] (6.58ns)   --->   "%potential_5 = dmul i64 %r6inv_5, i64 %sub26_5" [md.c:45]   --->   Operation 5132 'dmul' 'potential_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5133 [3/4] (6.58ns)   --->   "%potential_6 = dmul i64 %r6inv_6, i64 %sub26_6" [md.c:45]   --->   Operation 5133 'dmul' 'potential_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5134 [4/4] (6.58ns)   --->   "%potential_7 = dmul i64 %r6inv_7, i64 %sub26_7" [md.c:45]   --->   Operation 5134 'dmul' 'potential_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5135 [1/5] (5.86ns)   --->   "%sub26_8 = dadd i64 %mul25_8, i64 -2" [md.c:45]   --->   Operation 5135 'dadd' 'sub26_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5136 [2/5] (5.86ns)   --->   "%sub26_9 = dadd i64 %mul25_9, i64 -2" [md.c:45]   --->   Operation 5136 'dadd' 'sub26_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5137 [3/5] (5.86ns)   --->   "%sub26_10 = dadd i64 %mul25_10, i64 -2" [md.c:45]   --->   Operation 5137 'dadd' 'sub26_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5138 [4/5] (5.86ns)   --->   "%sub26_11 = dadd i64 %mul25_11, i64 -2" [md.c:45]   --->   Operation 5138 'dadd' 'sub26_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5139 [5/5] (5.86ns)   --->   "%sub26_12 = dadd i64 %mul25_12, i64 -2" [md.c:45]   --->   Operation 5139 'dadd' 'sub26_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5140 [1/4] (6.58ns)   --->   "%mul25_13 = dmul i64 %r6inv_13, i64 1.5" [md.c:45]   --->   Operation 5140 'dmul' 'mul25_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5141 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_13, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 5141 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 5142 [2/4] (6.58ns)   --->   "%mul25_14 = dmul i64 %r6inv_14, i64 1.5" [md.c:45]   --->   Operation 5142 'dmul' 'mul25_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5143 [4/4] (6.58ns)   --->   "%mul25_15 = dmul i64 %r6inv_15, i64 1.5" [md.c:45]   --->   Operation 5143 'dmul' 'mul25_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5144 [2/5] (7.14ns)   --->   "%force_16 = dmul i64 %r2inv_16, i64 %potential_16" [md.c:47]   --->   Operation 5144 'dmul' 'force_16' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5145 [3/5] (7.14ns)   --->   "%force_17 = dmul i64 %r2inv_17, i64 %potential_17" [md.c:47]   --->   Operation 5145 'dmul' 'force_17' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5146 [4/5] (7.14ns)   --->   "%force_18 = dmul i64 %r2inv_18, i64 %potential_18" [md.c:47]   --->   Operation 5146 'dmul' 'force_18' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5147 [5/5] (7.14ns)   --->   "%force_19 = dmul i64 %r2inv_19, i64 %potential_19" [md.c:47]   --->   Operation 5147 'dmul' 'force_19' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5148 [1/4] (6.58ns)   --->   "%potential_20 = dmul i64 %r6inv_20, i64 %sub26_1_4" [md.c:45]   --->   Operation 5148 'dmul' 'potential_20' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5149 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_20, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5149 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 5150 [2/4] (6.58ns)   --->   "%potential_21 = dmul i64 %r6inv_21, i64 %sub26_1_5" [md.c:45]   --->   Operation 5150 'dmul' 'potential_21' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5151 [3/4] (6.58ns)   --->   "%potential_22 = dmul i64 %r6inv_22, i64 %sub26_1_6" [md.c:45]   --->   Operation 5151 'dmul' 'potential_22' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5152 [4/4] (6.58ns)   --->   "%potential_23 = dmul i64 %r6inv_23, i64 %sub26_1_7" [md.c:45]   --->   Operation 5152 'dmul' 'potential_23' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5153 [1/5] (5.86ns)   --->   "%sub26_1_8 = dadd i64 %mul25_1_8, i64 -2" [md.c:45]   --->   Operation 5153 'dadd' 'sub26_1_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5154 [2/5] (5.86ns)   --->   "%sub26_1_9 = dadd i64 %mul25_1_9, i64 -2" [md.c:45]   --->   Operation 5154 'dadd' 'sub26_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5155 [3/5] (5.86ns)   --->   "%sub26_1_s = dadd i64 %mul25_1_s, i64 -2" [md.c:45]   --->   Operation 5155 'dadd' 'sub26_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5156 [4/5] (5.86ns)   --->   "%sub26_1_10 = dadd i64 %mul25_1_10, i64 -2" [md.c:45]   --->   Operation 5156 'dadd' 'sub26_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5157 [5/5] (5.86ns)   --->   "%sub26_1_11 = dadd i64 %mul25_1_11, i64 -2" [md.c:45]   --->   Operation 5157 'dadd' 'sub26_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5158 [1/4] (6.58ns)   --->   "%mul25_1_12 = dmul i64 %r6inv_29, i64 1.5" [md.c:45]   --->   Operation 5158 'dmul' 'mul25_1_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5159 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_12, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 5159 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 5160 [2/4] (6.58ns)   --->   "%mul25_1_13 = dmul i64 %r6inv_30, i64 1.5" [md.c:45]   --->   Operation 5160 'dmul' 'mul25_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 5161 [4/4] (6.58ns)   --->   "%mul25_1_14 = dmul i64 %r6inv_31, i64 1.5" [md.c:45]   --->   Operation 5161 'dmul' 'mul25_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.14>
ST_73 : Operation 5162 [1/5] (7.14ns)   --->   "%force = dmul i64 %r2inv, i64 %potential" [md.c:47]   --->   Operation 5162 'dmul' 'force' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5163 [2/5] (7.14ns)   --->   "%force_1 = dmul i64 %r2inv_1, i64 %potential_1" [md.c:47]   --->   Operation 5163 'dmul' 'force_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5164 [3/5] (7.14ns)   --->   "%force_2 = dmul i64 %r2inv_2, i64 %potential_2" [md.c:47]   --->   Operation 5164 'dmul' 'force_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5165 [4/5] (7.14ns)   --->   "%force_3 = dmul i64 %r2inv_3, i64 %potential_3" [md.c:47]   --->   Operation 5165 'dmul' 'force_3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5166 [5/5] (7.14ns)   --->   "%force_4 = dmul i64 %r2inv_4, i64 %potential_4" [md.c:47]   --->   Operation 5166 'dmul' 'force_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5167 [1/4] (6.58ns)   --->   "%potential_5 = dmul i64 %r6inv_5, i64 %sub26_5" [md.c:45]   --->   Operation 5167 'dmul' 'potential_5' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5168 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_5, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5168 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 5169 [2/4] (6.58ns)   --->   "%potential_6 = dmul i64 %r6inv_6, i64 %sub26_6" [md.c:45]   --->   Operation 5169 'dmul' 'potential_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5170 [3/4] (6.58ns)   --->   "%potential_7 = dmul i64 %r6inv_7, i64 %sub26_7" [md.c:45]   --->   Operation 5170 'dmul' 'potential_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5171 [4/4] (6.58ns)   --->   "%potential_8 = dmul i64 %r6inv_8, i64 %sub26_8" [md.c:45]   --->   Operation 5171 'dmul' 'potential_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5172 [1/5] (5.86ns)   --->   "%sub26_9 = dadd i64 %mul25_9, i64 -2" [md.c:45]   --->   Operation 5172 'dadd' 'sub26_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5173 [2/5] (5.86ns)   --->   "%sub26_10 = dadd i64 %mul25_10, i64 -2" [md.c:45]   --->   Operation 5173 'dadd' 'sub26_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5174 [3/5] (5.86ns)   --->   "%sub26_11 = dadd i64 %mul25_11, i64 -2" [md.c:45]   --->   Operation 5174 'dadd' 'sub26_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5175 [4/5] (5.86ns)   --->   "%sub26_12 = dadd i64 %mul25_12, i64 -2" [md.c:45]   --->   Operation 5175 'dadd' 'sub26_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5176 [5/5] (5.86ns)   --->   "%sub26_13 = dadd i64 %mul25_13, i64 -2" [md.c:45]   --->   Operation 5176 'dadd' 'sub26_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5177 [1/4] (6.58ns)   --->   "%mul25_14 = dmul i64 %r6inv_14, i64 1.5" [md.c:45]   --->   Operation 5177 'dmul' 'mul25_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5178 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_14, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 5178 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 5179 [3/4] (6.58ns)   --->   "%mul25_15 = dmul i64 %r6inv_15, i64 1.5" [md.c:45]   --->   Operation 5179 'dmul' 'mul25_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5180 [1/5] (7.14ns)   --->   "%force_16 = dmul i64 %r2inv_16, i64 %potential_16" [md.c:47]   --->   Operation 5180 'dmul' 'force_16' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5181 [2/5] (7.14ns)   --->   "%force_17 = dmul i64 %r2inv_17, i64 %potential_17" [md.c:47]   --->   Operation 5181 'dmul' 'force_17' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5182 [3/5] (7.14ns)   --->   "%force_18 = dmul i64 %r2inv_18, i64 %potential_18" [md.c:47]   --->   Operation 5182 'dmul' 'force_18' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5183 [4/5] (7.14ns)   --->   "%force_19 = dmul i64 %r2inv_19, i64 %potential_19" [md.c:47]   --->   Operation 5183 'dmul' 'force_19' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5184 [5/5] (7.14ns)   --->   "%force_20 = dmul i64 %r2inv_20, i64 %potential_20" [md.c:47]   --->   Operation 5184 'dmul' 'force_20' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5185 [1/4] (6.58ns)   --->   "%potential_21 = dmul i64 %r6inv_21, i64 %sub26_1_5" [md.c:45]   --->   Operation 5185 'dmul' 'potential_21' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5186 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_21, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5186 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 5187 [2/4] (6.58ns)   --->   "%potential_22 = dmul i64 %r6inv_22, i64 %sub26_1_6" [md.c:45]   --->   Operation 5187 'dmul' 'potential_22' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5188 [3/4] (6.58ns)   --->   "%potential_23 = dmul i64 %r6inv_23, i64 %sub26_1_7" [md.c:45]   --->   Operation 5188 'dmul' 'potential_23' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5189 [4/4] (6.58ns)   --->   "%potential_24 = dmul i64 %r6inv_24, i64 %sub26_1_8" [md.c:45]   --->   Operation 5189 'dmul' 'potential_24' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5190 [1/5] (5.86ns)   --->   "%sub26_1_9 = dadd i64 %mul25_1_9, i64 -2" [md.c:45]   --->   Operation 5190 'dadd' 'sub26_1_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5191 [2/5] (5.86ns)   --->   "%sub26_1_s = dadd i64 %mul25_1_s, i64 -2" [md.c:45]   --->   Operation 5191 'dadd' 'sub26_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5192 [3/5] (5.86ns)   --->   "%sub26_1_10 = dadd i64 %mul25_1_10, i64 -2" [md.c:45]   --->   Operation 5192 'dadd' 'sub26_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5193 [4/5] (5.86ns)   --->   "%sub26_1_11 = dadd i64 %mul25_1_11, i64 -2" [md.c:45]   --->   Operation 5193 'dadd' 'sub26_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5194 [5/5] (5.86ns)   --->   "%sub26_1_12 = dadd i64 %mul25_1_12, i64 -2" [md.c:45]   --->   Operation 5194 'dadd' 'sub26_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5195 [1/4] (6.58ns)   --->   "%mul25_1_13 = dmul i64 %r6inv_30, i64 1.5" [md.c:45]   --->   Operation 5195 'dmul' 'mul25_1_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 5196 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_13, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 5196 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 5197 [3/4] (6.58ns)   --->   "%mul25_1_14 = dmul i64 %r6inv_31, i64 1.5" [md.c:45]   --->   Operation 5197 'dmul' 'mul25_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.14>
ST_74 : Operation 5198 [5/5] (6.50ns)   --->   "%mul8 = dmul i64 %delx, i64 %force" [md.c:48]   --->   Operation 5198 'dmul' 'mul8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5199 [5/5] (6.50ns)   --->   "%mul9 = dmul i64 %dely, i64 %force" [md.c:49]   --->   Operation 5199 'dmul' 'mul9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5200 [5/5] (6.50ns)   --->   "%mul4 = dmul i64 %delz, i64 %force" [md.c:50]   --->   Operation 5200 'dmul' 'mul4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5201 [1/5] (7.14ns)   --->   "%force_1 = dmul i64 %r2inv_1, i64 %potential_1" [md.c:47]   --->   Operation 5201 'dmul' 'force_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5202 [2/5] (7.14ns)   --->   "%force_2 = dmul i64 %r2inv_2, i64 %potential_2" [md.c:47]   --->   Operation 5202 'dmul' 'force_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5203 [3/5] (7.14ns)   --->   "%force_3 = dmul i64 %r2inv_3, i64 %potential_3" [md.c:47]   --->   Operation 5203 'dmul' 'force_3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5204 [4/5] (7.14ns)   --->   "%force_4 = dmul i64 %r2inv_4, i64 %potential_4" [md.c:47]   --->   Operation 5204 'dmul' 'force_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5205 [5/5] (7.14ns)   --->   "%force_5 = dmul i64 %r2inv_5, i64 %potential_5" [md.c:47]   --->   Operation 5205 'dmul' 'force_5' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5206 [1/4] (6.58ns)   --->   "%potential_6 = dmul i64 %r6inv_6, i64 %sub26_6" [md.c:45]   --->   Operation 5206 'dmul' 'potential_6' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5207 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_6, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5207 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 5208 [2/4] (6.58ns)   --->   "%potential_7 = dmul i64 %r6inv_7, i64 %sub26_7" [md.c:45]   --->   Operation 5208 'dmul' 'potential_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5209 [3/4] (6.58ns)   --->   "%potential_8 = dmul i64 %r6inv_8, i64 %sub26_8" [md.c:45]   --->   Operation 5209 'dmul' 'potential_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5210 [4/4] (6.58ns)   --->   "%potential_9 = dmul i64 %r6inv_9, i64 %sub26_9" [md.c:45]   --->   Operation 5210 'dmul' 'potential_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5211 [1/5] (5.86ns)   --->   "%sub26_10 = dadd i64 %mul25_10, i64 -2" [md.c:45]   --->   Operation 5211 'dadd' 'sub26_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5212 [2/5] (5.86ns)   --->   "%sub26_11 = dadd i64 %mul25_11, i64 -2" [md.c:45]   --->   Operation 5212 'dadd' 'sub26_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5213 [3/5] (5.86ns)   --->   "%sub26_12 = dadd i64 %mul25_12, i64 -2" [md.c:45]   --->   Operation 5213 'dadd' 'sub26_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5214 [4/5] (5.86ns)   --->   "%sub26_13 = dadd i64 %mul25_13, i64 -2" [md.c:45]   --->   Operation 5214 'dadd' 'sub26_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5215 [5/5] (5.86ns)   --->   "%sub26_14 = dadd i64 %mul25_14, i64 -2" [md.c:45]   --->   Operation 5215 'dadd' 'sub26_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5216 [2/4] (6.58ns)   --->   "%mul25_15 = dmul i64 %r6inv_15, i64 1.5" [md.c:45]   --->   Operation 5216 'dmul' 'mul25_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5217 [5/5] (6.50ns)   --->   "%mul29_1 = dmul i64 %delx_16, i64 %force_16" [md.c:48]   --->   Operation 5217 'dmul' 'mul29_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5218 [5/5] (6.50ns)   --->   "%mul31_1 = dmul i64 %dely_16, i64 %force_16" [md.c:49]   --->   Operation 5218 'dmul' 'mul31_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5219 [5/5] (6.50ns)   --->   "%mul33_1 = dmul i64 %delz_16, i64 %force_16" [md.c:50]   --->   Operation 5219 'dmul' 'mul33_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5220 [1/5] (7.14ns)   --->   "%force_17 = dmul i64 %r2inv_17, i64 %potential_17" [md.c:47]   --->   Operation 5220 'dmul' 'force_17' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5221 [2/5] (7.14ns)   --->   "%force_18 = dmul i64 %r2inv_18, i64 %potential_18" [md.c:47]   --->   Operation 5221 'dmul' 'force_18' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5222 [3/5] (7.14ns)   --->   "%force_19 = dmul i64 %r2inv_19, i64 %potential_19" [md.c:47]   --->   Operation 5222 'dmul' 'force_19' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5223 [4/5] (7.14ns)   --->   "%force_20 = dmul i64 %r2inv_20, i64 %potential_20" [md.c:47]   --->   Operation 5223 'dmul' 'force_20' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5224 [5/5] (7.14ns)   --->   "%force_21 = dmul i64 %r2inv_21, i64 %potential_21" [md.c:47]   --->   Operation 5224 'dmul' 'force_21' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5225 [1/4] (6.58ns)   --->   "%potential_22 = dmul i64 %r6inv_22, i64 %sub26_1_6" [md.c:45]   --->   Operation 5225 'dmul' 'potential_22' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5226 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_22, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5226 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 5227 [2/4] (6.58ns)   --->   "%potential_23 = dmul i64 %r6inv_23, i64 %sub26_1_7" [md.c:45]   --->   Operation 5227 'dmul' 'potential_23' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5228 [3/4] (6.58ns)   --->   "%potential_24 = dmul i64 %r6inv_24, i64 %sub26_1_8" [md.c:45]   --->   Operation 5228 'dmul' 'potential_24' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5229 [4/4] (6.58ns)   --->   "%potential_25 = dmul i64 %r6inv_25, i64 %sub26_1_9" [md.c:45]   --->   Operation 5229 'dmul' 'potential_25' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5230 [1/5] (5.86ns)   --->   "%sub26_1_s = dadd i64 %mul25_1_s, i64 -2" [md.c:45]   --->   Operation 5230 'dadd' 'sub26_1_s' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5231 [2/5] (5.86ns)   --->   "%sub26_1_10 = dadd i64 %mul25_1_10, i64 -2" [md.c:45]   --->   Operation 5231 'dadd' 'sub26_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5232 [3/5] (5.86ns)   --->   "%sub26_1_11 = dadd i64 %mul25_1_11, i64 -2" [md.c:45]   --->   Operation 5232 'dadd' 'sub26_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5233 [4/5] (5.86ns)   --->   "%sub26_1_12 = dadd i64 %mul25_1_12, i64 -2" [md.c:45]   --->   Operation 5233 'dadd' 'sub26_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5234 [5/5] (5.86ns)   --->   "%sub26_1_13 = dadd i64 %mul25_1_13, i64 -2" [md.c:45]   --->   Operation 5234 'dadd' 'sub26_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 5235 [2/4] (6.58ns)   --->   "%mul25_1_14 = dmul i64 %r6inv_31, i64 1.5" [md.c:45]   --->   Operation 5235 'dmul' 'mul25_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.14>
ST_75 : Operation 5236 [4/5] (6.50ns)   --->   "%mul8 = dmul i64 %delx, i64 %force" [md.c:48]   --->   Operation 5236 'dmul' 'mul8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5237 [4/5] (6.50ns)   --->   "%mul9 = dmul i64 %dely, i64 %force" [md.c:49]   --->   Operation 5237 'dmul' 'mul9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5238 [4/5] (6.50ns)   --->   "%mul4 = dmul i64 %delz, i64 %force" [md.c:50]   --->   Operation 5238 'dmul' 'mul4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5239 [5/5] (6.50ns)   --->   "%mul29_s = dmul i64 %delx_1, i64 %force_1" [md.c:48]   --->   Operation 5239 'dmul' 'mul29_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5240 [5/5] (6.50ns)   --->   "%mul31_s = dmul i64 %dely_1, i64 %force_1" [md.c:49]   --->   Operation 5240 'dmul' 'mul31_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5241 [5/5] (6.50ns)   --->   "%mul33_s = dmul i64 %delz_1, i64 %force_1" [md.c:50]   --->   Operation 5241 'dmul' 'mul33_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5242 [1/5] (7.14ns)   --->   "%force_2 = dmul i64 %r2inv_2, i64 %potential_2" [md.c:47]   --->   Operation 5242 'dmul' 'force_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5243 [2/5] (7.14ns)   --->   "%force_3 = dmul i64 %r2inv_3, i64 %potential_3" [md.c:47]   --->   Operation 5243 'dmul' 'force_3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5244 [3/5] (7.14ns)   --->   "%force_4 = dmul i64 %r2inv_4, i64 %potential_4" [md.c:47]   --->   Operation 5244 'dmul' 'force_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5245 [4/5] (7.14ns)   --->   "%force_5 = dmul i64 %r2inv_5, i64 %potential_5" [md.c:47]   --->   Operation 5245 'dmul' 'force_5' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5246 [5/5] (7.14ns)   --->   "%force_6 = dmul i64 %r2inv_6, i64 %potential_6" [md.c:47]   --->   Operation 5246 'dmul' 'force_6' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5247 [1/4] (6.58ns)   --->   "%potential_7 = dmul i64 %r6inv_7, i64 %sub26_7" [md.c:45]   --->   Operation 5247 'dmul' 'potential_7' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5248 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_7, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5248 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 5249 [2/4] (6.58ns)   --->   "%potential_8 = dmul i64 %r6inv_8, i64 %sub26_8" [md.c:45]   --->   Operation 5249 'dmul' 'potential_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5250 [3/4] (6.58ns)   --->   "%potential_9 = dmul i64 %r6inv_9, i64 %sub26_9" [md.c:45]   --->   Operation 5250 'dmul' 'potential_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5251 [4/4] (6.58ns)   --->   "%potential_10 = dmul i64 %r6inv_10, i64 %sub26_10" [md.c:45]   --->   Operation 5251 'dmul' 'potential_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5252 [1/5] (5.86ns)   --->   "%sub26_11 = dadd i64 %mul25_11, i64 -2" [md.c:45]   --->   Operation 5252 'dadd' 'sub26_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5253 [2/5] (5.86ns)   --->   "%sub26_12 = dadd i64 %mul25_12, i64 -2" [md.c:45]   --->   Operation 5253 'dadd' 'sub26_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5254 [3/5] (5.86ns)   --->   "%sub26_13 = dadd i64 %mul25_13, i64 -2" [md.c:45]   --->   Operation 5254 'dadd' 'sub26_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5255 [4/5] (5.86ns)   --->   "%sub26_14 = dadd i64 %mul25_14, i64 -2" [md.c:45]   --->   Operation 5255 'dadd' 'sub26_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5256 [1/4] (6.58ns)   --->   "%mul25_15 = dmul i64 %r6inv_15, i64 1.5" [md.c:45]   --->   Operation 5256 'dmul' 'mul25_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5257 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_15, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 5257 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 5258 [4/5] (6.50ns)   --->   "%mul29_1 = dmul i64 %delx_16, i64 %force_16" [md.c:48]   --->   Operation 5258 'dmul' 'mul29_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5259 [4/5] (6.50ns)   --->   "%mul31_1 = dmul i64 %dely_16, i64 %force_16" [md.c:49]   --->   Operation 5259 'dmul' 'mul31_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5260 [4/5] (6.50ns)   --->   "%mul33_1 = dmul i64 %delz_16, i64 %force_16" [md.c:50]   --->   Operation 5260 'dmul' 'mul33_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5261 [5/5] (6.50ns)   --->   "%mul29_1_1 = dmul i64 %delx_17, i64 %force_17" [md.c:48]   --->   Operation 5261 'dmul' 'mul29_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5262 [5/5] (6.50ns)   --->   "%mul31_1_1 = dmul i64 %dely_17, i64 %force_17" [md.c:49]   --->   Operation 5262 'dmul' 'mul31_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5263 [5/5] (6.50ns)   --->   "%mul33_1_1 = dmul i64 %delz_17, i64 %force_17" [md.c:50]   --->   Operation 5263 'dmul' 'mul33_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5264 [1/5] (7.14ns)   --->   "%force_18 = dmul i64 %r2inv_18, i64 %potential_18" [md.c:47]   --->   Operation 5264 'dmul' 'force_18' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5265 [2/5] (7.14ns)   --->   "%force_19 = dmul i64 %r2inv_19, i64 %potential_19" [md.c:47]   --->   Operation 5265 'dmul' 'force_19' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5266 [3/5] (7.14ns)   --->   "%force_20 = dmul i64 %r2inv_20, i64 %potential_20" [md.c:47]   --->   Operation 5266 'dmul' 'force_20' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5267 [4/5] (7.14ns)   --->   "%force_21 = dmul i64 %r2inv_21, i64 %potential_21" [md.c:47]   --->   Operation 5267 'dmul' 'force_21' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5268 [5/5] (7.14ns)   --->   "%force_22 = dmul i64 %r2inv_22, i64 %potential_22" [md.c:47]   --->   Operation 5268 'dmul' 'force_22' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5269 [1/4] (6.58ns)   --->   "%potential_23 = dmul i64 %r6inv_23, i64 %sub26_1_7" [md.c:45]   --->   Operation 5269 'dmul' 'potential_23' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5270 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_23, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5270 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 5271 [2/4] (6.58ns)   --->   "%potential_24 = dmul i64 %r6inv_24, i64 %sub26_1_8" [md.c:45]   --->   Operation 5271 'dmul' 'potential_24' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5272 [3/4] (6.58ns)   --->   "%potential_25 = dmul i64 %r6inv_25, i64 %sub26_1_9" [md.c:45]   --->   Operation 5272 'dmul' 'potential_25' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5273 [4/4] (6.58ns)   --->   "%potential_26 = dmul i64 %r6inv_26, i64 %sub26_1_s" [md.c:45]   --->   Operation 5273 'dmul' 'potential_26' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5274 [1/5] (5.86ns)   --->   "%sub26_1_10 = dadd i64 %mul25_1_10, i64 -2" [md.c:45]   --->   Operation 5274 'dadd' 'sub26_1_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5275 [2/5] (5.86ns)   --->   "%sub26_1_11 = dadd i64 %mul25_1_11, i64 -2" [md.c:45]   --->   Operation 5275 'dadd' 'sub26_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5276 [3/5] (5.86ns)   --->   "%sub26_1_12 = dadd i64 %mul25_1_12, i64 -2" [md.c:45]   --->   Operation 5276 'dadd' 'sub26_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5277 [4/5] (5.86ns)   --->   "%sub26_1_13 = dadd i64 %mul25_1_13, i64 -2" [md.c:45]   --->   Operation 5277 'dadd' 'sub26_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5278 [1/4] (6.58ns)   --->   "%mul25_1_14 = dmul i64 %r6inv_31, i64 1.5" [md.c:45]   --->   Operation 5278 'dmul' 'mul25_1_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 5279 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul25_1_14, i64 510, i64 4, i64 18446744073709551615" [md.c:45]   --->   Operation 5279 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>

State 76 <SV = 75> <Delay = 7.14>
ST_76 : Operation 5280 [3/5] (6.50ns)   --->   "%mul8 = dmul i64 %delx, i64 %force" [md.c:48]   --->   Operation 5280 'dmul' 'mul8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5281 [3/5] (6.50ns)   --->   "%mul9 = dmul i64 %dely, i64 %force" [md.c:49]   --->   Operation 5281 'dmul' 'mul9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5282 [3/5] (6.50ns)   --->   "%mul4 = dmul i64 %delz, i64 %force" [md.c:50]   --->   Operation 5282 'dmul' 'mul4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5283 [4/5] (6.50ns)   --->   "%mul29_s = dmul i64 %delx_1, i64 %force_1" [md.c:48]   --->   Operation 5283 'dmul' 'mul29_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5284 [4/5] (6.50ns)   --->   "%mul31_s = dmul i64 %dely_1, i64 %force_1" [md.c:49]   --->   Operation 5284 'dmul' 'mul31_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5285 [4/5] (6.50ns)   --->   "%mul33_s = dmul i64 %delz_1, i64 %force_1" [md.c:50]   --->   Operation 5285 'dmul' 'mul33_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5286 [5/5] (6.50ns)   --->   "%mul29_2 = dmul i64 %delx_2, i64 %force_2" [md.c:48]   --->   Operation 5286 'dmul' 'mul29_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5287 [5/5] (6.50ns)   --->   "%mul31_2 = dmul i64 %dely_2, i64 %force_2" [md.c:49]   --->   Operation 5287 'dmul' 'mul31_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5288 [5/5] (6.50ns)   --->   "%mul33_2 = dmul i64 %delz_2, i64 %force_2" [md.c:50]   --->   Operation 5288 'dmul' 'mul33_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5289 [1/5] (7.14ns)   --->   "%force_3 = dmul i64 %r2inv_3, i64 %potential_3" [md.c:47]   --->   Operation 5289 'dmul' 'force_3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5290 [2/5] (7.14ns)   --->   "%force_4 = dmul i64 %r2inv_4, i64 %potential_4" [md.c:47]   --->   Operation 5290 'dmul' 'force_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5291 [3/5] (7.14ns)   --->   "%force_5 = dmul i64 %r2inv_5, i64 %potential_5" [md.c:47]   --->   Operation 5291 'dmul' 'force_5' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5292 [4/5] (7.14ns)   --->   "%force_6 = dmul i64 %r2inv_6, i64 %potential_6" [md.c:47]   --->   Operation 5292 'dmul' 'force_6' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5293 [5/5] (7.14ns)   --->   "%force_7 = dmul i64 %r2inv_7, i64 %potential_7" [md.c:47]   --->   Operation 5293 'dmul' 'force_7' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5294 [1/4] (6.58ns)   --->   "%potential_8 = dmul i64 %r6inv_8, i64 %sub26_8" [md.c:45]   --->   Operation 5294 'dmul' 'potential_8' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5295 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_8, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5295 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 5296 [2/4] (6.58ns)   --->   "%potential_9 = dmul i64 %r6inv_9, i64 %sub26_9" [md.c:45]   --->   Operation 5296 'dmul' 'potential_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5297 [3/4] (6.58ns)   --->   "%potential_10 = dmul i64 %r6inv_10, i64 %sub26_10" [md.c:45]   --->   Operation 5297 'dmul' 'potential_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5298 [4/4] (6.58ns)   --->   "%potential_11 = dmul i64 %r6inv_11, i64 %sub26_11" [md.c:45]   --->   Operation 5298 'dmul' 'potential_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5299 [1/5] (5.86ns)   --->   "%sub26_12 = dadd i64 %mul25_12, i64 -2" [md.c:45]   --->   Operation 5299 'dadd' 'sub26_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5300 [2/5] (5.86ns)   --->   "%sub26_13 = dadd i64 %mul25_13, i64 -2" [md.c:45]   --->   Operation 5300 'dadd' 'sub26_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5301 [3/5] (5.86ns)   --->   "%sub26_14 = dadd i64 %mul25_14, i64 -2" [md.c:45]   --->   Operation 5301 'dadd' 'sub26_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5302 [5/5] (5.86ns)   --->   "%sub26_15 = dadd i64 %mul25_15, i64 -2" [md.c:45]   --->   Operation 5302 'dadd' 'sub26_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5303 [3/5] (6.50ns)   --->   "%mul29_1 = dmul i64 %delx_16, i64 %force_16" [md.c:48]   --->   Operation 5303 'dmul' 'mul29_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5304 [3/5] (6.50ns)   --->   "%mul31_1 = dmul i64 %dely_16, i64 %force_16" [md.c:49]   --->   Operation 5304 'dmul' 'mul31_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5305 [3/5] (6.50ns)   --->   "%mul33_1 = dmul i64 %delz_16, i64 %force_16" [md.c:50]   --->   Operation 5305 'dmul' 'mul33_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5306 [4/5] (6.50ns)   --->   "%mul29_1_1 = dmul i64 %delx_17, i64 %force_17" [md.c:48]   --->   Operation 5306 'dmul' 'mul29_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5307 [4/5] (6.50ns)   --->   "%mul31_1_1 = dmul i64 %dely_17, i64 %force_17" [md.c:49]   --->   Operation 5307 'dmul' 'mul31_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5308 [4/5] (6.50ns)   --->   "%mul33_1_1 = dmul i64 %delz_17, i64 %force_17" [md.c:50]   --->   Operation 5308 'dmul' 'mul33_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5309 [5/5] (6.50ns)   --->   "%mul29_1_2 = dmul i64 %delx_18, i64 %force_18" [md.c:48]   --->   Operation 5309 'dmul' 'mul29_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5310 [5/5] (6.50ns)   --->   "%mul31_1_2 = dmul i64 %dely_18, i64 %force_18" [md.c:49]   --->   Operation 5310 'dmul' 'mul31_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5311 [5/5] (6.50ns)   --->   "%mul33_1_2 = dmul i64 %delz_18, i64 %force_18" [md.c:50]   --->   Operation 5311 'dmul' 'mul33_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5312 [1/5] (7.14ns)   --->   "%force_19 = dmul i64 %r2inv_19, i64 %potential_19" [md.c:47]   --->   Operation 5312 'dmul' 'force_19' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5313 [2/5] (7.14ns)   --->   "%force_20 = dmul i64 %r2inv_20, i64 %potential_20" [md.c:47]   --->   Operation 5313 'dmul' 'force_20' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5314 [3/5] (7.14ns)   --->   "%force_21 = dmul i64 %r2inv_21, i64 %potential_21" [md.c:47]   --->   Operation 5314 'dmul' 'force_21' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5315 [4/5] (7.14ns)   --->   "%force_22 = dmul i64 %r2inv_22, i64 %potential_22" [md.c:47]   --->   Operation 5315 'dmul' 'force_22' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5316 [5/5] (7.14ns)   --->   "%force_23 = dmul i64 %r2inv_23, i64 %potential_23" [md.c:47]   --->   Operation 5316 'dmul' 'force_23' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5317 [1/4] (6.58ns)   --->   "%potential_24 = dmul i64 %r6inv_24, i64 %sub26_1_8" [md.c:45]   --->   Operation 5317 'dmul' 'potential_24' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5318 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_24, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5318 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 5319 [2/4] (6.58ns)   --->   "%potential_25 = dmul i64 %r6inv_25, i64 %sub26_1_9" [md.c:45]   --->   Operation 5319 'dmul' 'potential_25' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5320 [3/4] (6.58ns)   --->   "%potential_26 = dmul i64 %r6inv_26, i64 %sub26_1_s" [md.c:45]   --->   Operation 5320 'dmul' 'potential_26' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5321 [4/4] (6.58ns)   --->   "%potential_27 = dmul i64 %r6inv_27, i64 %sub26_1_10" [md.c:45]   --->   Operation 5321 'dmul' 'potential_27' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5322 [1/5] (5.86ns)   --->   "%sub26_1_11 = dadd i64 %mul25_1_11, i64 -2" [md.c:45]   --->   Operation 5322 'dadd' 'sub26_1_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5323 [2/5] (5.86ns)   --->   "%sub26_1_12 = dadd i64 %mul25_1_12, i64 -2" [md.c:45]   --->   Operation 5323 'dadd' 'sub26_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5324 [3/5] (5.86ns)   --->   "%sub26_1_13 = dadd i64 %mul25_1_13, i64 -2" [md.c:45]   --->   Operation 5324 'dadd' 'sub26_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 5325 [5/5] (5.86ns)   --->   "%sub26_1_14 = dadd i64 %mul25_1_14, i64 -2" [md.c:45]   --->   Operation 5325 'dadd' 'sub26_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.14>
ST_77 : Operation 5326 [2/5] (6.50ns)   --->   "%mul8 = dmul i64 %delx, i64 %force" [md.c:48]   --->   Operation 5326 'dmul' 'mul8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5327 [2/5] (6.50ns)   --->   "%mul9 = dmul i64 %dely, i64 %force" [md.c:49]   --->   Operation 5327 'dmul' 'mul9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5328 [2/5] (6.50ns)   --->   "%mul4 = dmul i64 %delz, i64 %force" [md.c:50]   --->   Operation 5328 'dmul' 'mul4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5329 [3/5] (6.50ns)   --->   "%mul29_s = dmul i64 %delx_1, i64 %force_1" [md.c:48]   --->   Operation 5329 'dmul' 'mul29_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5330 [3/5] (6.50ns)   --->   "%mul31_s = dmul i64 %dely_1, i64 %force_1" [md.c:49]   --->   Operation 5330 'dmul' 'mul31_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5331 [3/5] (6.50ns)   --->   "%mul33_s = dmul i64 %delz_1, i64 %force_1" [md.c:50]   --->   Operation 5331 'dmul' 'mul33_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5332 [4/5] (6.50ns)   --->   "%mul29_2 = dmul i64 %delx_2, i64 %force_2" [md.c:48]   --->   Operation 5332 'dmul' 'mul29_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5333 [4/5] (6.50ns)   --->   "%mul31_2 = dmul i64 %dely_2, i64 %force_2" [md.c:49]   --->   Operation 5333 'dmul' 'mul31_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5334 [4/5] (6.50ns)   --->   "%mul33_2 = dmul i64 %delz_2, i64 %force_2" [md.c:50]   --->   Operation 5334 'dmul' 'mul33_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5335 [5/5] (6.50ns)   --->   "%mul29_3 = dmul i64 %delx_3, i64 %force_3" [md.c:48]   --->   Operation 5335 'dmul' 'mul29_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5336 [5/5] (6.50ns)   --->   "%mul31_3 = dmul i64 %dely_3, i64 %force_3" [md.c:49]   --->   Operation 5336 'dmul' 'mul31_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5337 [5/5] (6.50ns)   --->   "%mul33_3 = dmul i64 %delz_3, i64 %force_3" [md.c:50]   --->   Operation 5337 'dmul' 'mul33_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5338 [1/5] (7.14ns)   --->   "%force_4 = dmul i64 %r2inv_4, i64 %potential_4" [md.c:47]   --->   Operation 5338 'dmul' 'force_4' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5339 [2/5] (7.14ns)   --->   "%force_5 = dmul i64 %r2inv_5, i64 %potential_5" [md.c:47]   --->   Operation 5339 'dmul' 'force_5' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5340 [3/5] (7.14ns)   --->   "%force_6 = dmul i64 %r2inv_6, i64 %potential_6" [md.c:47]   --->   Operation 5340 'dmul' 'force_6' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5341 [4/5] (7.14ns)   --->   "%force_7 = dmul i64 %r2inv_7, i64 %potential_7" [md.c:47]   --->   Operation 5341 'dmul' 'force_7' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5342 [5/5] (7.14ns)   --->   "%force_8 = dmul i64 %r2inv_8, i64 %potential_8" [md.c:47]   --->   Operation 5342 'dmul' 'force_8' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5343 [1/4] (6.58ns)   --->   "%potential_9 = dmul i64 %r6inv_9, i64 %sub26_9" [md.c:45]   --->   Operation 5343 'dmul' 'potential_9' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5344 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_9, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5344 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 5345 [2/4] (6.58ns)   --->   "%potential_10 = dmul i64 %r6inv_10, i64 %sub26_10" [md.c:45]   --->   Operation 5345 'dmul' 'potential_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5346 [3/4] (6.58ns)   --->   "%potential_11 = dmul i64 %r6inv_11, i64 %sub26_11" [md.c:45]   --->   Operation 5346 'dmul' 'potential_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5347 [4/4] (6.58ns)   --->   "%potential_12 = dmul i64 %r6inv_12, i64 %sub26_12" [md.c:45]   --->   Operation 5347 'dmul' 'potential_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5348 [1/5] (5.86ns)   --->   "%sub26_13 = dadd i64 %mul25_13, i64 -2" [md.c:45]   --->   Operation 5348 'dadd' 'sub26_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5349 [2/5] (5.86ns)   --->   "%sub26_14 = dadd i64 %mul25_14, i64 -2" [md.c:45]   --->   Operation 5349 'dadd' 'sub26_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5350 [4/5] (5.86ns)   --->   "%sub26_15 = dadd i64 %mul25_15, i64 -2" [md.c:45]   --->   Operation 5350 'dadd' 'sub26_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5351 [2/5] (6.50ns)   --->   "%mul29_1 = dmul i64 %delx_16, i64 %force_16" [md.c:48]   --->   Operation 5351 'dmul' 'mul29_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5352 [2/5] (6.50ns)   --->   "%mul31_1 = dmul i64 %dely_16, i64 %force_16" [md.c:49]   --->   Operation 5352 'dmul' 'mul31_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5353 [2/5] (6.50ns)   --->   "%mul33_1 = dmul i64 %delz_16, i64 %force_16" [md.c:50]   --->   Operation 5353 'dmul' 'mul33_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5354 [3/5] (6.50ns)   --->   "%mul29_1_1 = dmul i64 %delx_17, i64 %force_17" [md.c:48]   --->   Operation 5354 'dmul' 'mul29_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5355 [3/5] (6.50ns)   --->   "%mul31_1_1 = dmul i64 %dely_17, i64 %force_17" [md.c:49]   --->   Operation 5355 'dmul' 'mul31_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5356 [3/5] (6.50ns)   --->   "%mul33_1_1 = dmul i64 %delz_17, i64 %force_17" [md.c:50]   --->   Operation 5356 'dmul' 'mul33_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5357 [4/5] (6.50ns)   --->   "%mul29_1_2 = dmul i64 %delx_18, i64 %force_18" [md.c:48]   --->   Operation 5357 'dmul' 'mul29_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5358 [4/5] (6.50ns)   --->   "%mul31_1_2 = dmul i64 %dely_18, i64 %force_18" [md.c:49]   --->   Operation 5358 'dmul' 'mul31_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5359 [4/5] (6.50ns)   --->   "%mul33_1_2 = dmul i64 %delz_18, i64 %force_18" [md.c:50]   --->   Operation 5359 'dmul' 'mul33_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5360 [5/5] (6.50ns)   --->   "%mul29_1_3 = dmul i64 %delx_19, i64 %force_19" [md.c:48]   --->   Operation 5360 'dmul' 'mul29_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5361 [5/5] (6.50ns)   --->   "%mul31_1_3 = dmul i64 %dely_19, i64 %force_19" [md.c:49]   --->   Operation 5361 'dmul' 'mul31_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5362 [5/5] (6.50ns)   --->   "%mul33_1_3 = dmul i64 %delz_19, i64 %force_19" [md.c:50]   --->   Operation 5362 'dmul' 'mul33_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5363 [1/5] (7.14ns)   --->   "%force_20 = dmul i64 %r2inv_20, i64 %potential_20" [md.c:47]   --->   Operation 5363 'dmul' 'force_20' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5364 [2/5] (7.14ns)   --->   "%force_21 = dmul i64 %r2inv_21, i64 %potential_21" [md.c:47]   --->   Operation 5364 'dmul' 'force_21' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5365 [3/5] (7.14ns)   --->   "%force_22 = dmul i64 %r2inv_22, i64 %potential_22" [md.c:47]   --->   Operation 5365 'dmul' 'force_22' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5366 [4/5] (7.14ns)   --->   "%force_23 = dmul i64 %r2inv_23, i64 %potential_23" [md.c:47]   --->   Operation 5366 'dmul' 'force_23' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5367 [5/5] (7.14ns)   --->   "%force_24 = dmul i64 %r2inv_24, i64 %potential_24" [md.c:47]   --->   Operation 5367 'dmul' 'force_24' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5368 [1/4] (6.58ns)   --->   "%potential_25 = dmul i64 %r6inv_25, i64 %sub26_1_9" [md.c:45]   --->   Operation 5368 'dmul' 'potential_25' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5369 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_25, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5369 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 5370 [2/4] (6.58ns)   --->   "%potential_26 = dmul i64 %r6inv_26, i64 %sub26_1_s" [md.c:45]   --->   Operation 5370 'dmul' 'potential_26' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5371 [3/4] (6.58ns)   --->   "%potential_27 = dmul i64 %r6inv_27, i64 %sub26_1_10" [md.c:45]   --->   Operation 5371 'dmul' 'potential_27' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5372 [4/4] (6.58ns)   --->   "%potential_28 = dmul i64 %r6inv_28, i64 %sub26_1_11" [md.c:45]   --->   Operation 5372 'dmul' 'potential_28' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5373 [1/5] (5.86ns)   --->   "%sub26_1_12 = dadd i64 %mul25_1_12, i64 -2" [md.c:45]   --->   Operation 5373 'dadd' 'sub26_1_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5374 [2/5] (5.86ns)   --->   "%sub26_1_13 = dadd i64 %mul25_1_13, i64 -2" [md.c:45]   --->   Operation 5374 'dadd' 'sub26_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 5375 [4/5] (5.86ns)   --->   "%sub26_1_14 = dadd i64 %mul25_1_14, i64 -2" [md.c:45]   --->   Operation 5375 'dadd' 'sub26_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.14>
ST_78 : Operation 5376 [1/5] (6.50ns)   --->   "%mul8 = dmul i64 %delx, i64 %force" [md.c:48]   --->   Operation 5376 'dmul' 'mul8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5377 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul8, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5377 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 5378 [1/5] (6.50ns)   --->   "%mul9 = dmul i64 %dely, i64 %force" [md.c:49]   --->   Operation 5378 'dmul' 'mul9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5379 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul9, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5379 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 5380 [1/5] (6.50ns)   --->   "%mul4 = dmul i64 %delz, i64 %force" [md.c:50]   --->   Operation 5380 'dmul' 'mul4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5381 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul4, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5381 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 5382 [2/5] (6.50ns)   --->   "%mul29_s = dmul i64 %delx_1, i64 %force_1" [md.c:48]   --->   Operation 5382 'dmul' 'mul29_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5383 [2/5] (6.50ns)   --->   "%mul31_s = dmul i64 %dely_1, i64 %force_1" [md.c:49]   --->   Operation 5383 'dmul' 'mul31_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5384 [2/5] (6.50ns)   --->   "%mul33_s = dmul i64 %delz_1, i64 %force_1" [md.c:50]   --->   Operation 5384 'dmul' 'mul33_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5385 [3/5] (6.50ns)   --->   "%mul29_2 = dmul i64 %delx_2, i64 %force_2" [md.c:48]   --->   Operation 5385 'dmul' 'mul29_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5386 [3/5] (6.50ns)   --->   "%mul31_2 = dmul i64 %dely_2, i64 %force_2" [md.c:49]   --->   Operation 5386 'dmul' 'mul31_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5387 [3/5] (6.50ns)   --->   "%mul33_2 = dmul i64 %delz_2, i64 %force_2" [md.c:50]   --->   Operation 5387 'dmul' 'mul33_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5388 [4/5] (6.50ns)   --->   "%mul29_3 = dmul i64 %delx_3, i64 %force_3" [md.c:48]   --->   Operation 5388 'dmul' 'mul29_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5389 [4/5] (6.50ns)   --->   "%mul31_3 = dmul i64 %dely_3, i64 %force_3" [md.c:49]   --->   Operation 5389 'dmul' 'mul31_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5390 [4/5] (6.50ns)   --->   "%mul33_3 = dmul i64 %delz_3, i64 %force_3" [md.c:50]   --->   Operation 5390 'dmul' 'mul33_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5391 [5/5] (6.50ns)   --->   "%mul29_4 = dmul i64 %delx_4, i64 %force_4" [md.c:48]   --->   Operation 5391 'dmul' 'mul29_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5392 [5/5] (6.50ns)   --->   "%mul31_4 = dmul i64 %dely_4, i64 %force_4" [md.c:49]   --->   Operation 5392 'dmul' 'mul31_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5393 [5/5] (6.50ns)   --->   "%mul33_4 = dmul i64 %delz_4, i64 %force_4" [md.c:50]   --->   Operation 5393 'dmul' 'mul33_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5394 [1/5] (7.14ns)   --->   "%force_5 = dmul i64 %r2inv_5, i64 %potential_5" [md.c:47]   --->   Operation 5394 'dmul' 'force_5' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5395 [2/5] (7.14ns)   --->   "%force_6 = dmul i64 %r2inv_6, i64 %potential_6" [md.c:47]   --->   Operation 5395 'dmul' 'force_6' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5396 [3/5] (7.14ns)   --->   "%force_7 = dmul i64 %r2inv_7, i64 %potential_7" [md.c:47]   --->   Operation 5396 'dmul' 'force_7' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5397 [4/5] (7.14ns)   --->   "%force_8 = dmul i64 %r2inv_8, i64 %potential_8" [md.c:47]   --->   Operation 5397 'dmul' 'force_8' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5398 [5/5] (7.14ns)   --->   "%force_9 = dmul i64 %r2inv_9, i64 %potential_9" [md.c:47]   --->   Operation 5398 'dmul' 'force_9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5399 [1/4] (6.58ns)   --->   "%potential_10 = dmul i64 %r6inv_10, i64 %sub26_10" [md.c:45]   --->   Operation 5399 'dmul' 'potential_10' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5400 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_10, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5400 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 5401 [2/4] (6.58ns)   --->   "%potential_11 = dmul i64 %r6inv_11, i64 %sub26_11" [md.c:45]   --->   Operation 5401 'dmul' 'potential_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5402 [3/4] (6.58ns)   --->   "%potential_12 = dmul i64 %r6inv_12, i64 %sub26_12" [md.c:45]   --->   Operation 5402 'dmul' 'potential_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5403 [4/4] (6.58ns)   --->   "%potential_13 = dmul i64 %r6inv_13, i64 %sub26_13" [md.c:45]   --->   Operation 5403 'dmul' 'potential_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5404 [1/5] (5.86ns)   --->   "%sub26_14 = dadd i64 %mul25_14, i64 -2" [md.c:45]   --->   Operation 5404 'dadd' 'sub26_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5405 [3/5] (5.86ns)   --->   "%sub26_15 = dadd i64 %mul25_15, i64 -2" [md.c:45]   --->   Operation 5405 'dadd' 'sub26_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5406 [1/5] (6.50ns)   --->   "%mul29_1 = dmul i64 %delx_16, i64 %force_16" [md.c:48]   --->   Operation 5406 'dmul' 'mul29_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5407 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5407 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 5408 [1/5] (6.50ns)   --->   "%mul31_1 = dmul i64 %dely_16, i64 %force_16" [md.c:49]   --->   Operation 5408 'dmul' 'mul31_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5409 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5409 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 5410 [1/5] (6.50ns)   --->   "%mul33_1 = dmul i64 %delz_16, i64 %force_16" [md.c:50]   --->   Operation 5410 'dmul' 'mul33_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5411 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5411 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 5412 [2/5] (6.50ns)   --->   "%mul29_1_1 = dmul i64 %delx_17, i64 %force_17" [md.c:48]   --->   Operation 5412 'dmul' 'mul29_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5413 [2/5] (6.50ns)   --->   "%mul31_1_1 = dmul i64 %dely_17, i64 %force_17" [md.c:49]   --->   Operation 5413 'dmul' 'mul31_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5414 [2/5] (6.50ns)   --->   "%mul33_1_1 = dmul i64 %delz_17, i64 %force_17" [md.c:50]   --->   Operation 5414 'dmul' 'mul33_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5415 [3/5] (6.50ns)   --->   "%mul29_1_2 = dmul i64 %delx_18, i64 %force_18" [md.c:48]   --->   Operation 5415 'dmul' 'mul29_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5416 [3/5] (6.50ns)   --->   "%mul31_1_2 = dmul i64 %dely_18, i64 %force_18" [md.c:49]   --->   Operation 5416 'dmul' 'mul31_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5417 [3/5] (6.50ns)   --->   "%mul33_1_2 = dmul i64 %delz_18, i64 %force_18" [md.c:50]   --->   Operation 5417 'dmul' 'mul33_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5418 [4/5] (6.50ns)   --->   "%mul29_1_3 = dmul i64 %delx_19, i64 %force_19" [md.c:48]   --->   Operation 5418 'dmul' 'mul29_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5419 [4/5] (6.50ns)   --->   "%mul31_1_3 = dmul i64 %dely_19, i64 %force_19" [md.c:49]   --->   Operation 5419 'dmul' 'mul31_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5420 [4/5] (6.50ns)   --->   "%mul33_1_3 = dmul i64 %delz_19, i64 %force_19" [md.c:50]   --->   Operation 5420 'dmul' 'mul33_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5421 [5/5] (6.50ns)   --->   "%mul29_1_4 = dmul i64 %delx_20, i64 %force_20" [md.c:48]   --->   Operation 5421 'dmul' 'mul29_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5422 [5/5] (6.50ns)   --->   "%mul31_1_4 = dmul i64 %dely_20, i64 %force_20" [md.c:49]   --->   Operation 5422 'dmul' 'mul31_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5423 [5/5] (6.50ns)   --->   "%mul33_1_4 = dmul i64 %delz_20, i64 %force_20" [md.c:50]   --->   Operation 5423 'dmul' 'mul33_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5424 [1/5] (7.14ns)   --->   "%force_21 = dmul i64 %r2inv_21, i64 %potential_21" [md.c:47]   --->   Operation 5424 'dmul' 'force_21' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5425 [2/5] (7.14ns)   --->   "%force_22 = dmul i64 %r2inv_22, i64 %potential_22" [md.c:47]   --->   Operation 5425 'dmul' 'force_22' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5426 [3/5] (7.14ns)   --->   "%force_23 = dmul i64 %r2inv_23, i64 %potential_23" [md.c:47]   --->   Operation 5426 'dmul' 'force_23' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5427 [4/5] (7.14ns)   --->   "%force_24 = dmul i64 %r2inv_24, i64 %potential_24" [md.c:47]   --->   Operation 5427 'dmul' 'force_24' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5428 [5/5] (7.14ns)   --->   "%force_25 = dmul i64 %r2inv_25, i64 %potential_25" [md.c:47]   --->   Operation 5428 'dmul' 'force_25' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5429 [1/4] (6.58ns)   --->   "%potential_26 = dmul i64 %r6inv_26, i64 %sub26_1_s" [md.c:45]   --->   Operation 5429 'dmul' 'potential_26' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5430 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_26, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5430 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 5431 [2/4] (6.58ns)   --->   "%potential_27 = dmul i64 %r6inv_27, i64 %sub26_1_10" [md.c:45]   --->   Operation 5431 'dmul' 'potential_27' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5432 [3/4] (6.58ns)   --->   "%potential_28 = dmul i64 %r6inv_28, i64 %sub26_1_11" [md.c:45]   --->   Operation 5432 'dmul' 'potential_28' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5433 [4/4] (6.58ns)   --->   "%potential_29 = dmul i64 %r6inv_29, i64 %sub26_1_12" [md.c:45]   --->   Operation 5433 'dmul' 'potential_29' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5434 [1/5] (5.86ns)   --->   "%sub26_1_13 = dadd i64 %mul25_1_13, i64 -2" [md.c:45]   --->   Operation 5434 'dadd' 'sub26_1_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 5435 [3/5] (5.86ns)   --->   "%sub26_1_14 = dadd i64 %mul25_1_14, i64 -2" [md.c:45]   --->   Operation 5435 'dadd' 'sub26_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.14>
ST_79 : Operation 5436 [5/5] (5.86ns)   --->   "%fx = dadd i64 %mul8, i64 0" [md.c:48]   --->   Operation 5436 'dadd' 'fx' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5437 [5/5] (5.86ns)   --->   "%fy = dadd i64 %mul9, i64 0" [md.c:49]   --->   Operation 5437 'dadd' 'fy' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5438 [5/5] (5.86ns)   --->   "%fz = dadd i64 %mul4, i64 0" [md.c:50]   --->   Operation 5438 'dadd' 'fz' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5439 [1/5] (6.50ns)   --->   "%mul29_s = dmul i64 %delx_1, i64 %force_1" [md.c:48]   --->   Operation 5439 'dmul' 'mul29_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5440 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_s, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5440 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5441 [1/5] (6.50ns)   --->   "%mul31_s = dmul i64 %dely_1, i64 %force_1" [md.c:49]   --->   Operation 5441 'dmul' 'mul31_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5442 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_s, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5442 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5443 [1/5] (6.50ns)   --->   "%mul33_s = dmul i64 %delz_1, i64 %force_1" [md.c:50]   --->   Operation 5443 'dmul' 'mul33_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5444 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_s, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5444 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5445 [2/5] (6.50ns)   --->   "%mul29_2 = dmul i64 %delx_2, i64 %force_2" [md.c:48]   --->   Operation 5445 'dmul' 'mul29_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5446 [2/5] (6.50ns)   --->   "%mul31_2 = dmul i64 %dely_2, i64 %force_2" [md.c:49]   --->   Operation 5446 'dmul' 'mul31_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5447 [2/5] (6.50ns)   --->   "%mul33_2 = dmul i64 %delz_2, i64 %force_2" [md.c:50]   --->   Operation 5447 'dmul' 'mul33_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5448 [3/5] (6.50ns)   --->   "%mul29_3 = dmul i64 %delx_3, i64 %force_3" [md.c:48]   --->   Operation 5448 'dmul' 'mul29_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5449 [3/5] (6.50ns)   --->   "%mul31_3 = dmul i64 %dely_3, i64 %force_3" [md.c:49]   --->   Operation 5449 'dmul' 'mul31_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5450 [3/5] (6.50ns)   --->   "%mul33_3 = dmul i64 %delz_3, i64 %force_3" [md.c:50]   --->   Operation 5450 'dmul' 'mul33_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5451 [4/5] (6.50ns)   --->   "%mul29_4 = dmul i64 %delx_4, i64 %force_4" [md.c:48]   --->   Operation 5451 'dmul' 'mul29_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5452 [4/5] (6.50ns)   --->   "%mul31_4 = dmul i64 %dely_4, i64 %force_4" [md.c:49]   --->   Operation 5452 'dmul' 'mul31_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5453 [4/5] (6.50ns)   --->   "%mul33_4 = dmul i64 %delz_4, i64 %force_4" [md.c:50]   --->   Operation 5453 'dmul' 'mul33_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5454 [5/5] (6.50ns)   --->   "%mul29_5 = dmul i64 %delx_5, i64 %force_5" [md.c:48]   --->   Operation 5454 'dmul' 'mul29_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5455 [5/5] (6.50ns)   --->   "%mul31_5 = dmul i64 %dely_5, i64 %force_5" [md.c:49]   --->   Operation 5455 'dmul' 'mul31_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5456 [5/5] (6.50ns)   --->   "%mul33_5 = dmul i64 %delz_5, i64 %force_5" [md.c:50]   --->   Operation 5456 'dmul' 'mul33_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5457 [1/5] (7.14ns)   --->   "%force_6 = dmul i64 %r2inv_6, i64 %potential_6" [md.c:47]   --->   Operation 5457 'dmul' 'force_6' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5458 [2/5] (7.14ns)   --->   "%force_7 = dmul i64 %r2inv_7, i64 %potential_7" [md.c:47]   --->   Operation 5458 'dmul' 'force_7' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5459 [3/5] (7.14ns)   --->   "%force_8 = dmul i64 %r2inv_8, i64 %potential_8" [md.c:47]   --->   Operation 5459 'dmul' 'force_8' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5460 [4/5] (7.14ns)   --->   "%force_9 = dmul i64 %r2inv_9, i64 %potential_9" [md.c:47]   --->   Operation 5460 'dmul' 'force_9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5461 [5/5] (7.14ns)   --->   "%force_10 = dmul i64 %r2inv_10, i64 %potential_10" [md.c:47]   --->   Operation 5461 'dmul' 'force_10' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5462 [1/4] (6.58ns)   --->   "%potential_11 = dmul i64 %r6inv_11, i64 %sub26_11" [md.c:45]   --->   Operation 5462 'dmul' 'potential_11' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5463 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_11, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5463 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5464 [2/4] (6.58ns)   --->   "%potential_12 = dmul i64 %r6inv_12, i64 %sub26_12" [md.c:45]   --->   Operation 5464 'dmul' 'potential_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5465 [3/4] (6.58ns)   --->   "%potential_13 = dmul i64 %r6inv_13, i64 %sub26_13" [md.c:45]   --->   Operation 5465 'dmul' 'potential_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5466 [4/4] (6.58ns)   --->   "%potential_14 = dmul i64 %r6inv_14, i64 %sub26_14" [md.c:45]   --->   Operation 5466 'dmul' 'potential_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5467 [2/5] (5.86ns)   --->   "%sub26_15 = dadd i64 %mul25_15, i64 -2" [md.c:45]   --->   Operation 5467 'dadd' 'sub26_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5468 [5/5] (5.86ns)   --->   "%fx_16 = dadd i64 %mul29_1, i64 0" [md.c:48]   --->   Operation 5468 'dadd' 'fx_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5469 [5/5] (5.86ns)   --->   "%fy_16 = dadd i64 %mul31_1, i64 0" [md.c:49]   --->   Operation 5469 'dadd' 'fy_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5470 [5/5] (5.86ns)   --->   "%fz_16 = dadd i64 %mul33_1, i64 0" [md.c:50]   --->   Operation 5470 'dadd' 'fz_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5471 [1/5] (6.50ns)   --->   "%mul29_1_1 = dmul i64 %delx_17, i64 %force_17" [md.c:48]   --->   Operation 5471 'dmul' 'mul29_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5472 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_1, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5472 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5473 [1/5] (6.50ns)   --->   "%mul31_1_1 = dmul i64 %dely_17, i64 %force_17" [md.c:49]   --->   Operation 5473 'dmul' 'mul31_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5474 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_1, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5474 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5475 [1/5] (6.50ns)   --->   "%mul33_1_1 = dmul i64 %delz_17, i64 %force_17" [md.c:50]   --->   Operation 5475 'dmul' 'mul33_1_1' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5476 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_1, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5476 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5477 [2/5] (6.50ns)   --->   "%mul29_1_2 = dmul i64 %delx_18, i64 %force_18" [md.c:48]   --->   Operation 5477 'dmul' 'mul29_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5478 [2/5] (6.50ns)   --->   "%mul31_1_2 = dmul i64 %dely_18, i64 %force_18" [md.c:49]   --->   Operation 5478 'dmul' 'mul31_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5479 [2/5] (6.50ns)   --->   "%mul33_1_2 = dmul i64 %delz_18, i64 %force_18" [md.c:50]   --->   Operation 5479 'dmul' 'mul33_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5480 [3/5] (6.50ns)   --->   "%mul29_1_3 = dmul i64 %delx_19, i64 %force_19" [md.c:48]   --->   Operation 5480 'dmul' 'mul29_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5481 [3/5] (6.50ns)   --->   "%mul31_1_3 = dmul i64 %dely_19, i64 %force_19" [md.c:49]   --->   Operation 5481 'dmul' 'mul31_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5482 [3/5] (6.50ns)   --->   "%mul33_1_3 = dmul i64 %delz_19, i64 %force_19" [md.c:50]   --->   Operation 5482 'dmul' 'mul33_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5483 [4/5] (6.50ns)   --->   "%mul29_1_4 = dmul i64 %delx_20, i64 %force_20" [md.c:48]   --->   Operation 5483 'dmul' 'mul29_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5484 [4/5] (6.50ns)   --->   "%mul31_1_4 = dmul i64 %dely_20, i64 %force_20" [md.c:49]   --->   Operation 5484 'dmul' 'mul31_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5485 [4/5] (6.50ns)   --->   "%mul33_1_4 = dmul i64 %delz_20, i64 %force_20" [md.c:50]   --->   Operation 5485 'dmul' 'mul33_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5486 [5/5] (6.50ns)   --->   "%mul29_1_5 = dmul i64 %delx_21, i64 %force_21" [md.c:48]   --->   Operation 5486 'dmul' 'mul29_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5487 [5/5] (6.50ns)   --->   "%mul31_1_5 = dmul i64 %dely_21, i64 %force_21" [md.c:49]   --->   Operation 5487 'dmul' 'mul31_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5488 [5/5] (6.50ns)   --->   "%mul33_1_5 = dmul i64 %delz_21, i64 %force_21" [md.c:50]   --->   Operation 5488 'dmul' 'mul33_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5489 [1/5] (7.14ns)   --->   "%force_22 = dmul i64 %r2inv_22, i64 %potential_22" [md.c:47]   --->   Operation 5489 'dmul' 'force_22' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5490 [2/5] (7.14ns)   --->   "%force_23 = dmul i64 %r2inv_23, i64 %potential_23" [md.c:47]   --->   Operation 5490 'dmul' 'force_23' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5491 [3/5] (7.14ns)   --->   "%force_24 = dmul i64 %r2inv_24, i64 %potential_24" [md.c:47]   --->   Operation 5491 'dmul' 'force_24' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5492 [4/5] (7.14ns)   --->   "%force_25 = dmul i64 %r2inv_25, i64 %potential_25" [md.c:47]   --->   Operation 5492 'dmul' 'force_25' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5493 [5/5] (7.14ns)   --->   "%force_26 = dmul i64 %r2inv_26, i64 %potential_26" [md.c:47]   --->   Operation 5493 'dmul' 'force_26' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5494 [1/4] (6.58ns)   --->   "%potential_27 = dmul i64 %r6inv_27, i64 %sub26_1_10" [md.c:45]   --->   Operation 5494 'dmul' 'potential_27' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5495 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_27, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5495 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 5496 [2/4] (6.58ns)   --->   "%potential_28 = dmul i64 %r6inv_28, i64 %sub26_1_11" [md.c:45]   --->   Operation 5496 'dmul' 'potential_28' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5497 [3/4] (6.58ns)   --->   "%potential_29 = dmul i64 %r6inv_29, i64 %sub26_1_12" [md.c:45]   --->   Operation 5497 'dmul' 'potential_29' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5498 [4/4] (6.58ns)   --->   "%potential_30 = dmul i64 %r6inv_30, i64 %sub26_1_13" [md.c:45]   --->   Operation 5498 'dmul' 'potential_30' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 5499 [2/5] (5.86ns)   --->   "%sub26_1_14 = dadd i64 %mul25_1_14, i64 -2" [md.c:45]   --->   Operation 5499 'dadd' 'sub26_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.14>
ST_80 : Operation 5500 [4/5] (5.86ns)   --->   "%fx = dadd i64 %mul8, i64 0" [md.c:48]   --->   Operation 5500 'dadd' 'fx' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5501 [4/5] (5.86ns)   --->   "%fy = dadd i64 %mul9, i64 0" [md.c:49]   --->   Operation 5501 'dadd' 'fy' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5502 [4/5] (5.86ns)   --->   "%fz = dadd i64 %mul4, i64 0" [md.c:50]   --->   Operation 5502 'dadd' 'fz' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5503 [1/5] (6.50ns)   --->   "%mul29_2 = dmul i64 %delx_2, i64 %force_2" [md.c:48]   --->   Operation 5503 'dmul' 'mul29_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5504 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_2, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5504 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5505 [1/5] (6.50ns)   --->   "%mul31_2 = dmul i64 %dely_2, i64 %force_2" [md.c:49]   --->   Operation 5505 'dmul' 'mul31_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5506 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_2, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5506 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5507 [1/5] (6.50ns)   --->   "%mul33_2 = dmul i64 %delz_2, i64 %force_2" [md.c:50]   --->   Operation 5507 'dmul' 'mul33_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5508 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_2, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5508 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5509 [2/5] (6.50ns)   --->   "%mul29_3 = dmul i64 %delx_3, i64 %force_3" [md.c:48]   --->   Operation 5509 'dmul' 'mul29_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5510 [2/5] (6.50ns)   --->   "%mul31_3 = dmul i64 %dely_3, i64 %force_3" [md.c:49]   --->   Operation 5510 'dmul' 'mul31_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5511 [2/5] (6.50ns)   --->   "%mul33_3 = dmul i64 %delz_3, i64 %force_3" [md.c:50]   --->   Operation 5511 'dmul' 'mul33_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5512 [3/5] (6.50ns)   --->   "%mul29_4 = dmul i64 %delx_4, i64 %force_4" [md.c:48]   --->   Operation 5512 'dmul' 'mul29_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5513 [3/5] (6.50ns)   --->   "%mul31_4 = dmul i64 %dely_4, i64 %force_4" [md.c:49]   --->   Operation 5513 'dmul' 'mul31_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5514 [3/5] (6.50ns)   --->   "%mul33_4 = dmul i64 %delz_4, i64 %force_4" [md.c:50]   --->   Operation 5514 'dmul' 'mul33_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5515 [4/5] (6.50ns)   --->   "%mul29_5 = dmul i64 %delx_5, i64 %force_5" [md.c:48]   --->   Operation 5515 'dmul' 'mul29_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5516 [4/5] (6.50ns)   --->   "%mul31_5 = dmul i64 %dely_5, i64 %force_5" [md.c:49]   --->   Operation 5516 'dmul' 'mul31_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5517 [4/5] (6.50ns)   --->   "%mul33_5 = dmul i64 %delz_5, i64 %force_5" [md.c:50]   --->   Operation 5517 'dmul' 'mul33_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5518 [5/5] (6.50ns)   --->   "%mul29_6 = dmul i64 %delx_6, i64 %force_6" [md.c:48]   --->   Operation 5518 'dmul' 'mul29_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5519 [5/5] (6.50ns)   --->   "%mul31_6 = dmul i64 %dely_6, i64 %force_6" [md.c:49]   --->   Operation 5519 'dmul' 'mul31_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5520 [5/5] (6.50ns)   --->   "%mul33_6 = dmul i64 %delz_6, i64 %force_6" [md.c:50]   --->   Operation 5520 'dmul' 'mul33_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5521 [1/5] (7.14ns)   --->   "%force_7 = dmul i64 %r2inv_7, i64 %potential_7" [md.c:47]   --->   Operation 5521 'dmul' 'force_7' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5522 [2/5] (7.14ns)   --->   "%force_8 = dmul i64 %r2inv_8, i64 %potential_8" [md.c:47]   --->   Operation 5522 'dmul' 'force_8' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5523 [3/5] (7.14ns)   --->   "%force_9 = dmul i64 %r2inv_9, i64 %potential_9" [md.c:47]   --->   Operation 5523 'dmul' 'force_9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5524 [4/5] (7.14ns)   --->   "%force_10 = dmul i64 %r2inv_10, i64 %potential_10" [md.c:47]   --->   Operation 5524 'dmul' 'force_10' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5525 [5/5] (7.14ns)   --->   "%force_11 = dmul i64 %r2inv_11, i64 %potential_11" [md.c:47]   --->   Operation 5525 'dmul' 'force_11' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5526 [1/4] (6.58ns)   --->   "%potential_12 = dmul i64 %r6inv_12, i64 %sub26_12" [md.c:45]   --->   Operation 5526 'dmul' 'potential_12' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5527 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_12, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5527 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5528 [2/4] (6.58ns)   --->   "%potential_13 = dmul i64 %r6inv_13, i64 %sub26_13" [md.c:45]   --->   Operation 5528 'dmul' 'potential_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5529 [3/4] (6.58ns)   --->   "%potential_14 = dmul i64 %r6inv_14, i64 %sub26_14" [md.c:45]   --->   Operation 5529 'dmul' 'potential_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5530 [1/5] (5.86ns)   --->   "%sub26_15 = dadd i64 %mul25_15, i64 -2" [md.c:45]   --->   Operation 5530 'dadd' 'sub26_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5531 [4/5] (5.86ns)   --->   "%fx_16 = dadd i64 %mul29_1, i64 0" [md.c:48]   --->   Operation 5531 'dadd' 'fx_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5532 [4/5] (5.86ns)   --->   "%fy_16 = dadd i64 %mul31_1, i64 0" [md.c:49]   --->   Operation 5532 'dadd' 'fy_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5533 [4/5] (5.86ns)   --->   "%fz_16 = dadd i64 %mul33_1, i64 0" [md.c:50]   --->   Operation 5533 'dadd' 'fz_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5534 [1/5] (6.50ns)   --->   "%mul29_1_2 = dmul i64 %delx_18, i64 %force_18" [md.c:48]   --->   Operation 5534 'dmul' 'mul29_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5535 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_2, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5535 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5536 [1/5] (6.50ns)   --->   "%mul31_1_2 = dmul i64 %dely_18, i64 %force_18" [md.c:49]   --->   Operation 5536 'dmul' 'mul31_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5537 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_2, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5537 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5538 [1/5] (6.50ns)   --->   "%mul33_1_2 = dmul i64 %delz_18, i64 %force_18" [md.c:50]   --->   Operation 5538 'dmul' 'mul33_1_2' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5539 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_2, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5539 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5540 [2/5] (6.50ns)   --->   "%mul29_1_3 = dmul i64 %delx_19, i64 %force_19" [md.c:48]   --->   Operation 5540 'dmul' 'mul29_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5541 [2/5] (6.50ns)   --->   "%mul31_1_3 = dmul i64 %dely_19, i64 %force_19" [md.c:49]   --->   Operation 5541 'dmul' 'mul31_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5542 [2/5] (6.50ns)   --->   "%mul33_1_3 = dmul i64 %delz_19, i64 %force_19" [md.c:50]   --->   Operation 5542 'dmul' 'mul33_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5543 [3/5] (6.50ns)   --->   "%mul29_1_4 = dmul i64 %delx_20, i64 %force_20" [md.c:48]   --->   Operation 5543 'dmul' 'mul29_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5544 [3/5] (6.50ns)   --->   "%mul31_1_4 = dmul i64 %dely_20, i64 %force_20" [md.c:49]   --->   Operation 5544 'dmul' 'mul31_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5545 [3/5] (6.50ns)   --->   "%mul33_1_4 = dmul i64 %delz_20, i64 %force_20" [md.c:50]   --->   Operation 5545 'dmul' 'mul33_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5546 [4/5] (6.50ns)   --->   "%mul29_1_5 = dmul i64 %delx_21, i64 %force_21" [md.c:48]   --->   Operation 5546 'dmul' 'mul29_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5547 [4/5] (6.50ns)   --->   "%mul31_1_5 = dmul i64 %dely_21, i64 %force_21" [md.c:49]   --->   Operation 5547 'dmul' 'mul31_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5548 [4/5] (6.50ns)   --->   "%mul33_1_5 = dmul i64 %delz_21, i64 %force_21" [md.c:50]   --->   Operation 5548 'dmul' 'mul33_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5549 [5/5] (6.50ns)   --->   "%mul29_1_6 = dmul i64 %delx_22, i64 %force_22" [md.c:48]   --->   Operation 5549 'dmul' 'mul29_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5550 [5/5] (6.50ns)   --->   "%mul31_1_6 = dmul i64 %dely_22, i64 %force_22" [md.c:49]   --->   Operation 5550 'dmul' 'mul31_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5551 [5/5] (6.50ns)   --->   "%mul33_1_6 = dmul i64 %delz_22, i64 %force_22" [md.c:50]   --->   Operation 5551 'dmul' 'mul33_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5552 [1/5] (7.14ns)   --->   "%force_23 = dmul i64 %r2inv_23, i64 %potential_23" [md.c:47]   --->   Operation 5552 'dmul' 'force_23' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5553 [2/5] (7.14ns)   --->   "%force_24 = dmul i64 %r2inv_24, i64 %potential_24" [md.c:47]   --->   Operation 5553 'dmul' 'force_24' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5554 [3/5] (7.14ns)   --->   "%force_25 = dmul i64 %r2inv_25, i64 %potential_25" [md.c:47]   --->   Operation 5554 'dmul' 'force_25' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5555 [4/5] (7.14ns)   --->   "%force_26 = dmul i64 %r2inv_26, i64 %potential_26" [md.c:47]   --->   Operation 5555 'dmul' 'force_26' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5556 [5/5] (7.14ns)   --->   "%force_27 = dmul i64 %r2inv_27, i64 %potential_27" [md.c:47]   --->   Operation 5556 'dmul' 'force_27' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5557 [1/4] (6.58ns)   --->   "%potential_28 = dmul i64 %r6inv_28, i64 %sub26_1_11" [md.c:45]   --->   Operation 5557 'dmul' 'potential_28' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5558 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_28, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5558 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 5559 [2/4] (6.58ns)   --->   "%potential_29 = dmul i64 %r6inv_29, i64 %sub26_1_12" [md.c:45]   --->   Operation 5559 'dmul' 'potential_29' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5560 [3/4] (6.58ns)   --->   "%potential_30 = dmul i64 %r6inv_30, i64 %sub26_1_13" [md.c:45]   --->   Operation 5560 'dmul' 'potential_30' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 5561 [1/5] (5.86ns)   --->   "%sub26_1_14 = dadd i64 %mul25_1_14, i64 -2" [md.c:45]   --->   Operation 5561 'dadd' 'sub26_1_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.14>
ST_81 : Operation 5562 [3/5] (5.86ns)   --->   "%fx = dadd i64 %mul8, i64 0" [md.c:48]   --->   Operation 5562 'dadd' 'fx' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5563 [3/5] (5.86ns)   --->   "%fy = dadd i64 %mul9, i64 0" [md.c:49]   --->   Operation 5563 'dadd' 'fy' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5564 [3/5] (5.86ns)   --->   "%fz = dadd i64 %mul4, i64 0" [md.c:50]   --->   Operation 5564 'dadd' 'fz' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5565 [1/5] (6.50ns)   --->   "%mul29_3 = dmul i64 %delx_3, i64 %force_3" [md.c:48]   --->   Operation 5565 'dmul' 'mul29_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5566 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_3, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5566 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 5567 [1/5] (6.50ns)   --->   "%mul31_3 = dmul i64 %dely_3, i64 %force_3" [md.c:49]   --->   Operation 5567 'dmul' 'mul31_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5568 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_3, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5568 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 5569 [1/5] (6.50ns)   --->   "%mul33_3 = dmul i64 %delz_3, i64 %force_3" [md.c:50]   --->   Operation 5569 'dmul' 'mul33_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5570 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_3, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5570 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 5571 [2/5] (6.50ns)   --->   "%mul29_4 = dmul i64 %delx_4, i64 %force_4" [md.c:48]   --->   Operation 5571 'dmul' 'mul29_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5572 [2/5] (6.50ns)   --->   "%mul31_4 = dmul i64 %dely_4, i64 %force_4" [md.c:49]   --->   Operation 5572 'dmul' 'mul31_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5573 [2/5] (6.50ns)   --->   "%mul33_4 = dmul i64 %delz_4, i64 %force_4" [md.c:50]   --->   Operation 5573 'dmul' 'mul33_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5574 [3/5] (6.50ns)   --->   "%mul29_5 = dmul i64 %delx_5, i64 %force_5" [md.c:48]   --->   Operation 5574 'dmul' 'mul29_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5575 [3/5] (6.50ns)   --->   "%mul31_5 = dmul i64 %dely_5, i64 %force_5" [md.c:49]   --->   Operation 5575 'dmul' 'mul31_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5576 [3/5] (6.50ns)   --->   "%mul33_5 = dmul i64 %delz_5, i64 %force_5" [md.c:50]   --->   Operation 5576 'dmul' 'mul33_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5577 [4/5] (6.50ns)   --->   "%mul29_6 = dmul i64 %delx_6, i64 %force_6" [md.c:48]   --->   Operation 5577 'dmul' 'mul29_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5578 [4/5] (6.50ns)   --->   "%mul31_6 = dmul i64 %dely_6, i64 %force_6" [md.c:49]   --->   Operation 5578 'dmul' 'mul31_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5579 [4/5] (6.50ns)   --->   "%mul33_6 = dmul i64 %delz_6, i64 %force_6" [md.c:50]   --->   Operation 5579 'dmul' 'mul33_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5580 [5/5] (6.50ns)   --->   "%mul29_7 = dmul i64 %delx_7, i64 %force_7" [md.c:48]   --->   Operation 5580 'dmul' 'mul29_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5581 [5/5] (6.50ns)   --->   "%mul31_7 = dmul i64 %dely_7, i64 %force_7" [md.c:49]   --->   Operation 5581 'dmul' 'mul31_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5582 [5/5] (6.50ns)   --->   "%mul33_7 = dmul i64 %delz_7, i64 %force_7" [md.c:50]   --->   Operation 5582 'dmul' 'mul33_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5583 [1/5] (7.14ns)   --->   "%force_8 = dmul i64 %r2inv_8, i64 %potential_8" [md.c:47]   --->   Operation 5583 'dmul' 'force_8' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5584 [2/5] (7.14ns)   --->   "%force_9 = dmul i64 %r2inv_9, i64 %potential_9" [md.c:47]   --->   Operation 5584 'dmul' 'force_9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5585 [3/5] (7.14ns)   --->   "%force_10 = dmul i64 %r2inv_10, i64 %potential_10" [md.c:47]   --->   Operation 5585 'dmul' 'force_10' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5586 [4/5] (7.14ns)   --->   "%force_11 = dmul i64 %r2inv_11, i64 %potential_11" [md.c:47]   --->   Operation 5586 'dmul' 'force_11' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5587 [5/5] (7.14ns)   --->   "%force_12 = dmul i64 %r2inv_12, i64 %potential_12" [md.c:47]   --->   Operation 5587 'dmul' 'force_12' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5588 [1/4] (6.58ns)   --->   "%potential_13 = dmul i64 %r6inv_13, i64 %sub26_13" [md.c:45]   --->   Operation 5588 'dmul' 'potential_13' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5589 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_13, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5589 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 5590 [2/4] (6.58ns)   --->   "%potential_14 = dmul i64 %r6inv_14, i64 %sub26_14" [md.c:45]   --->   Operation 5590 'dmul' 'potential_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5591 [4/4] (6.58ns)   --->   "%potential_15 = dmul i64 %r6inv_15, i64 %sub26_15" [md.c:45]   --->   Operation 5591 'dmul' 'potential_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5592 [3/5] (5.86ns)   --->   "%fx_16 = dadd i64 %mul29_1, i64 0" [md.c:48]   --->   Operation 5592 'dadd' 'fx_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5593 [3/5] (5.86ns)   --->   "%fy_16 = dadd i64 %mul31_1, i64 0" [md.c:49]   --->   Operation 5593 'dadd' 'fy_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5594 [3/5] (5.86ns)   --->   "%fz_16 = dadd i64 %mul33_1, i64 0" [md.c:50]   --->   Operation 5594 'dadd' 'fz_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5595 [1/5] (6.50ns)   --->   "%mul29_1_3 = dmul i64 %delx_19, i64 %force_19" [md.c:48]   --->   Operation 5595 'dmul' 'mul29_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5596 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_3, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5596 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 5597 [1/5] (6.50ns)   --->   "%mul31_1_3 = dmul i64 %dely_19, i64 %force_19" [md.c:49]   --->   Operation 5597 'dmul' 'mul31_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5598 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_3, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5598 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 5599 [1/5] (6.50ns)   --->   "%mul33_1_3 = dmul i64 %delz_19, i64 %force_19" [md.c:50]   --->   Operation 5599 'dmul' 'mul33_1_3' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5600 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_3, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5600 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 5601 [2/5] (6.50ns)   --->   "%mul29_1_4 = dmul i64 %delx_20, i64 %force_20" [md.c:48]   --->   Operation 5601 'dmul' 'mul29_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5602 [2/5] (6.50ns)   --->   "%mul31_1_4 = dmul i64 %dely_20, i64 %force_20" [md.c:49]   --->   Operation 5602 'dmul' 'mul31_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5603 [2/5] (6.50ns)   --->   "%mul33_1_4 = dmul i64 %delz_20, i64 %force_20" [md.c:50]   --->   Operation 5603 'dmul' 'mul33_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5604 [3/5] (6.50ns)   --->   "%mul29_1_5 = dmul i64 %delx_21, i64 %force_21" [md.c:48]   --->   Operation 5604 'dmul' 'mul29_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5605 [3/5] (6.50ns)   --->   "%mul31_1_5 = dmul i64 %dely_21, i64 %force_21" [md.c:49]   --->   Operation 5605 'dmul' 'mul31_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5606 [3/5] (6.50ns)   --->   "%mul33_1_5 = dmul i64 %delz_21, i64 %force_21" [md.c:50]   --->   Operation 5606 'dmul' 'mul33_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5607 [4/5] (6.50ns)   --->   "%mul29_1_6 = dmul i64 %delx_22, i64 %force_22" [md.c:48]   --->   Operation 5607 'dmul' 'mul29_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5608 [4/5] (6.50ns)   --->   "%mul31_1_6 = dmul i64 %dely_22, i64 %force_22" [md.c:49]   --->   Operation 5608 'dmul' 'mul31_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5609 [4/5] (6.50ns)   --->   "%mul33_1_6 = dmul i64 %delz_22, i64 %force_22" [md.c:50]   --->   Operation 5609 'dmul' 'mul33_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5610 [5/5] (6.50ns)   --->   "%mul29_1_7 = dmul i64 %delx_23, i64 %force_23" [md.c:48]   --->   Operation 5610 'dmul' 'mul29_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5611 [5/5] (6.50ns)   --->   "%mul31_1_7 = dmul i64 %dely_23, i64 %force_23" [md.c:49]   --->   Operation 5611 'dmul' 'mul31_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5612 [5/5] (6.50ns)   --->   "%mul33_1_7 = dmul i64 %delz_23, i64 %force_23" [md.c:50]   --->   Operation 5612 'dmul' 'mul33_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5613 [1/5] (7.14ns)   --->   "%force_24 = dmul i64 %r2inv_24, i64 %potential_24" [md.c:47]   --->   Operation 5613 'dmul' 'force_24' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5614 [2/5] (7.14ns)   --->   "%force_25 = dmul i64 %r2inv_25, i64 %potential_25" [md.c:47]   --->   Operation 5614 'dmul' 'force_25' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5615 [3/5] (7.14ns)   --->   "%force_26 = dmul i64 %r2inv_26, i64 %potential_26" [md.c:47]   --->   Operation 5615 'dmul' 'force_26' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5616 [4/5] (7.14ns)   --->   "%force_27 = dmul i64 %r2inv_27, i64 %potential_27" [md.c:47]   --->   Operation 5616 'dmul' 'force_27' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5617 [5/5] (7.14ns)   --->   "%force_28 = dmul i64 %r2inv_28, i64 %potential_28" [md.c:47]   --->   Operation 5617 'dmul' 'force_28' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5618 [1/4] (6.58ns)   --->   "%potential_29 = dmul i64 %r6inv_29, i64 %sub26_1_12" [md.c:45]   --->   Operation 5618 'dmul' 'potential_29' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5619 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_29, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5619 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 5620 [2/4] (6.58ns)   --->   "%potential_30 = dmul i64 %r6inv_30, i64 %sub26_1_13" [md.c:45]   --->   Operation 5620 'dmul' 'potential_30' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 5621 [4/4] (6.58ns)   --->   "%potential_31 = dmul i64 %r6inv_31, i64 %sub26_1_14" [md.c:45]   --->   Operation 5621 'dmul' 'potential_31' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.14>
ST_82 : Operation 5622 [2/5] (5.86ns)   --->   "%fx = dadd i64 %mul8, i64 0" [md.c:48]   --->   Operation 5622 'dadd' 'fx' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5623 [2/5] (5.86ns)   --->   "%fy = dadd i64 %mul9, i64 0" [md.c:49]   --->   Operation 5623 'dadd' 'fy' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5624 [2/5] (5.86ns)   --->   "%fz = dadd i64 %mul4, i64 0" [md.c:50]   --->   Operation 5624 'dadd' 'fz' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5625 [1/5] (6.50ns)   --->   "%mul29_4 = dmul i64 %delx_4, i64 %force_4" [md.c:48]   --->   Operation 5625 'dmul' 'mul29_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5626 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_4, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5626 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 5627 [1/5] (6.50ns)   --->   "%mul31_4 = dmul i64 %dely_4, i64 %force_4" [md.c:49]   --->   Operation 5627 'dmul' 'mul31_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5628 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_4, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5628 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 5629 [1/5] (6.50ns)   --->   "%mul33_4 = dmul i64 %delz_4, i64 %force_4" [md.c:50]   --->   Operation 5629 'dmul' 'mul33_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5630 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_4, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5630 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 5631 [2/5] (6.50ns)   --->   "%mul29_5 = dmul i64 %delx_5, i64 %force_5" [md.c:48]   --->   Operation 5631 'dmul' 'mul29_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5632 [2/5] (6.50ns)   --->   "%mul31_5 = dmul i64 %dely_5, i64 %force_5" [md.c:49]   --->   Operation 5632 'dmul' 'mul31_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5633 [2/5] (6.50ns)   --->   "%mul33_5 = dmul i64 %delz_5, i64 %force_5" [md.c:50]   --->   Operation 5633 'dmul' 'mul33_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5634 [3/5] (6.50ns)   --->   "%mul29_6 = dmul i64 %delx_6, i64 %force_6" [md.c:48]   --->   Operation 5634 'dmul' 'mul29_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5635 [3/5] (6.50ns)   --->   "%mul31_6 = dmul i64 %dely_6, i64 %force_6" [md.c:49]   --->   Operation 5635 'dmul' 'mul31_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5636 [3/5] (6.50ns)   --->   "%mul33_6 = dmul i64 %delz_6, i64 %force_6" [md.c:50]   --->   Operation 5636 'dmul' 'mul33_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5637 [4/5] (6.50ns)   --->   "%mul29_7 = dmul i64 %delx_7, i64 %force_7" [md.c:48]   --->   Operation 5637 'dmul' 'mul29_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5638 [4/5] (6.50ns)   --->   "%mul31_7 = dmul i64 %dely_7, i64 %force_7" [md.c:49]   --->   Operation 5638 'dmul' 'mul31_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5639 [4/5] (6.50ns)   --->   "%mul33_7 = dmul i64 %delz_7, i64 %force_7" [md.c:50]   --->   Operation 5639 'dmul' 'mul33_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5640 [5/5] (6.50ns)   --->   "%mul29_8 = dmul i64 %delx_8, i64 %force_8" [md.c:48]   --->   Operation 5640 'dmul' 'mul29_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5641 [5/5] (6.50ns)   --->   "%mul31_8 = dmul i64 %dely_8, i64 %force_8" [md.c:49]   --->   Operation 5641 'dmul' 'mul31_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5642 [5/5] (6.50ns)   --->   "%mul33_8 = dmul i64 %delz_8, i64 %force_8" [md.c:50]   --->   Operation 5642 'dmul' 'mul33_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5643 [1/5] (7.14ns)   --->   "%force_9 = dmul i64 %r2inv_9, i64 %potential_9" [md.c:47]   --->   Operation 5643 'dmul' 'force_9' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5644 [2/5] (7.14ns)   --->   "%force_10 = dmul i64 %r2inv_10, i64 %potential_10" [md.c:47]   --->   Operation 5644 'dmul' 'force_10' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5645 [3/5] (7.14ns)   --->   "%force_11 = dmul i64 %r2inv_11, i64 %potential_11" [md.c:47]   --->   Operation 5645 'dmul' 'force_11' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5646 [4/5] (7.14ns)   --->   "%force_12 = dmul i64 %r2inv_12, i64 %potential_12" [md.c:47]   --->   Operation 5646 'dmul' 'force_12' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5647 [5/5] (7.14ns)   --->   "%force_13 = dmul i64 %r2inv_13, i64 %potential_13" [md.c:47]   --->   Operation 5647 'dmul' 'force_13' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5648 [1/4] (6.58ns)   --->   "%potential_14 = dmul i64 %r6inv_14, i64 %sub26_14" [md.c:45]   --->   Operation 5648 'dmul' 'potential_14' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5649 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_14, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5649 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 5650 [3/4] (6.58ns)   --->   "%potential_15 = dmul i64 %r6inv_15, i64 %sub26_15" [md.c:45]   --->   Operation 5650 'dmul' 'potential_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5651 [2/5] (5.86ns)   --->   "%fx_16 = dadd i64 %mul29_1, i64 0" [md.c:48]   --->   Operation 5651 'dadd' 'fx_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5652 [2/5] (5.86ns)   --->   "%fy_16 = dadd i64 %mul31_1, i64 0" [md.c:49]   --->   Operation 5652 'dadd' 'fy_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5653 [2/5] (5.86ns)   --->   "%fz_16 = dadd i64 %mul33_1, i64 0" [md.c:50]   --->   Operation 5653 'dadd' 'fz_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5654 [1/5] (6.50ns)   --->   "%mul29_1_4 = dmul i64 %delx_20, i64 %force_20" [md.c:48]   --->   Operation 5654 'dmul' 'mul29_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5655 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_4, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5655 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 5656 [1/5] (6.50ns)   --->   "%mul31_1_4 = dmul i64 %dely_20, i64 %force_20" [md.c:49]   --->   Operation 5656 'dmul' 'mul31_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5657 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_4, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5657 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 5658 [1/5] (6.50ns)   --->   "%mul33_1_4 = dmul i64 %delz_20, i64 %force_20" [md.c:50]   --->   Operation 5658 'dmul' 'mul33_1_4' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5659 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_4, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5659 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 5660 [2/5] (6.50ns)   --->   "%mul29_1_5 = dmul i64 %delx_21, i64 %force_21" [md.c:48]   --->   Operation 5660 'dmul' 'mul29_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5661 [2/5] (6.50ns)   --->   "%mul31_1_5 = dmul i64 %dely_21, i64 %force_21" [md.c:49]   --->   Operation 5661 'dmul' 'mul31_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5662 [2/5] (6.50ns)   --->   "%mul33_1_5 = dmul i64 %delz_21, i64 %force_21" [md.c:50]   --->   Operation 5662 'dmul' 'mul33_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5663 [3/5] (6.50ns)   --->   "%mul29_1_6 = dmul i64 %delx_22, i64 %force_22" [md.c:48]   --->   Operation 5663 'dmul' 'mul29_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5664 [3/5] (6.50ns)   --->   "%mul31_1_6 = dmul i64 %dely_22, i64 %force_22" [md.c:49]   --->   Operation 5664 'dmul' 'mul31_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5665 [3/5] (6.50ns)   --->   "%mul33_1_6 = dmul i64 %delz_22, i64 %force_22" [md.c:50]   --->   Operation 5665 'dmul' 'mul33_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5666 [4/5] (6.50ns)   --->   "%mul29_1_7 = dmul i64 %delx_23, i64 %force_23" [md.c:48]   --->   Operation 5666 'dmul' 'mul29_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5667 [4/5] (6.50ns)   --->   "%mul31_1_7 = dmul i64 %dely_23, i64 %force_23" [md.c:49]   --->   Operation 5667 'dmul' 'mul31_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5668 [4/5] (6.50ns)   --->   "%mul33_1_7 = dmul i64 %delz_23, i64 %force_23" [md.c:50]   --->   Operation 5668 'dmul' 'mul33_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5669 [5/5] (6.50ns)   --->   "%mul29_1_8 = dmul i64 %delx_24, i64 %force_24" [md.c:48]   --->   Operation 5669 'dmul' 'mul29_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5670 [5/5] (6.50ns)   --->   "%mul31_1_8 = dmul i64 %dely_24, i64 %force_24" [md.c:49]   --->   Operation 5670 'dmul' 'mul31_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5671 [5/5] (6.50ns)   --->   "%mul33_1_8 = dmul i64 %delz_24, i64 %force_24" [md.c:50]   --->   Operation 5671 'dmul' 'mul33_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5672 [1/5] (7.14ns)   --->   "%force_25 = dmul i64 %r2inv_25, i64 %potential_25" [md.c:47]   --->   Operation 5672 'dmul' 'force_25' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5673 [2/5] (7.14ns)   --->   "%force_26 = dmul i64 %r2inv_26, i64 %potential_26" [md.c:47]   --->   Operation 5673 'dmul' 'force_26' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5674 [3/5] (7.14ns)   --->   "%force_27 = dmul i64 %r2inv_27, i64 %potential_27" [md.c:47]   --->   Operation 5674 'dmul' 'force_27' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5675 [4/5] (7.14ns)   --->   "%force_28 = dmul i64 %r2inv_28, i64 %potential_28" [md.c:47]   --->   Operation 5675 'dmul' 'force_28' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5676 [5/5] (7.14ns)   --->   "%force_29 = dmul i64 %r2inv_29, i64 %potential_29" [md.c:47]   --->   Operation 5676 'dmul' 'force_29' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5677 [1/4] (6.58ns)   --->   "%potential_30 = dmul i64 %r6inv_30, i64 %sub26_1_13" [md.c:45]   --->   Operation 5677 'dmul' 'potential_30' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 5678 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_30, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5678 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 5679 [3/4] (6.58ns)   --->   "%potential_31 = dmul i64 %r6inv_31, i64 %sub26_1_14" [md.c:45]   --->   Operation 5679 'dmul' 'potential_31' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.14>
ST_83 : Operation 5680 [1/5] (5.86ns)   --->   "%fx = dadd i64 %mul8, i64 0" [md.c:48]   --->   Operation 5680 'dadd' 'fx' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5681 [1/5] (5.86ns)   --->   "%fy = dadd i64 %mul9, i64 0" [md.c:49]   --->   Operation 5681 'dadd' 'fy' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5682 [1/5] (5.86ns)   --->   "%fz = dadd i64 %mul4, i64 0" [md.c:50]   --->   Operation 5682 'dadd' 'fz' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5683 [1/5] (6.50ns)   --->   "%mul29_5 = dmul i64 %delx_5, i64 %force_5" [md.c:48]   --->   Operation 5683 'dmul' 'mul29_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5684 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_5, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5684 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 5685 [1/5] (6.50ns)   --->   "%mul31_5 = dmul i64 %dely_5, i64 %force_5" [md.c:49]   --->   Operation 5685 'dmul' 'mul31_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5686 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_5, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5686 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 5687 [1/5] (6.50ns)   --->   "%mul33_5 = dmul i64 %delz_5, i64 %force_5" [md.c:50]   --->   Operation 5687 'dmul' 'mul33_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5688 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_5, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5688 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 5689 [2/5] (6.50ns)   --->   "%mul29_6 = dmul i64 %delx_6, i64 %force_6" [md.c:48]   --->   Operation 5689 'dmul' 'mul29_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5690 [2/5] (6.50ns)   --->   "%mul31_6 = dmul i64 %dely_6, i64 %force_6" [md.c:49]   --->   Operation 5690 'dmul' 'mul31_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5691 [2/5] (6.50ns)   --->   "%mul33_6 = dmul i64 %delz_6, i64 %force_6" [md.c:50]   --->   Operation 5691 'dmul' 'mul33_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5692 [3/5] (6.50ns)   --->   "%mul29_7 = dmul i64 %delx_7, i64 %force_7" [md.c:48]   --->   Operation 5692 'dmul' 'mul29_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5693 [3/5] (6.50ns)   --->   "%mul31_7 = dmul i64 %dely_7, i64 %force_7" [md.c:49]   --->   Operation 5693 'dmul' 'mul31_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5694 [3/5] (6.50ns)   --->   "%mul33_7 = dmul i64 %delz_7, i64 %force_7" [md.c:50]   --->   Operation 5694 'dmul' 'mul33_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5695 [4/5] (6.50ns)   --->   "%mul29_8 = dmul i64 %delx_8, i64 %force_8" [md.c:48]   --->   Operation 5695 'dmul' 'mul29_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5696 [4/5] (6.50ns)   --->   "%mul31_8 = dmul i64 %dely_8, i64 %force_8" [md.c:49]   --->   Operation 5696 'dmul' 'mul31_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5697 [4/5] (6.50ns)   --->   "%mul33_8 = dmul i64 %delz_8, i64 %force_8" [md.c:50]   --->   Operation 5697 'dmul' 'mul33_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5698 [5/5] (6.50ns)   --->   "%mul29_9 = dmul i64 %delx_9, i64 %force_9" [md.c:48]   --->   Operation 5698 'dmul' 'mul29_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5699 [5/5] (6.50ns)   --->   "%mul31_9 = dmul i64 %dely_9, i64 %force_9" [md.c:49]   --->   Operation 5699 'dmul' 'mul31_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5700 [5/5] (6.50ns)   --->   "%mul33_9 = dmul i64 %delz_9, i64 %force_9" [md.c:50]   --->   Operation 5700 'dmul' 'mul33_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5701 [1/5] (7.14ns)   --->   "%force_10 = dmul i64 %r2inv_10, i64 %potential_10" [md.c:47]   --->   Operation 5701 'dmul' 'force_10' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5702 [2/5] (7.14ns)   --->   "%force_11 = dmul i64 %r2inv_11, i64 %potential_11" [md.c:47]   --->   Operation 5702 'dmul' 'force_11' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5703 [3/5] (7.14ns)   --->   "%force_12 = dmul i64 %r2inv_12, i64 %potential_12" [md.c:47]   --->   Operation 5703 'dmul' 'force_12' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5704 [4/5] (7.14ns)   --->   "%force_13 = dmul i64 %r2inv_13, i64 %potential_13" [md.c:47]   --->   Operation 5704 'dmul' 'force_13' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5705 [5/5] (7.14ns)   --->   "%force_14 = dmul i64 %r2inv_14, i64 %potential_14" [md.c:47]   --->   Operation 5705 'dmul' 'force_14' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5706 [2/4] (6.58ns)   --->   "%potential_15 = dmul i64 %r6inv_15, i64 %sub26_15" [md.c:45]   --->   Operation 5706 'dmul' 'potential_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5707 [1/5] (5.86ns)   --->   "%fx_16 = dadd i64 %mul29_1, i64 0" [md.c:48]   --->   Operation 5707 'dadd' 'fx_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5708 [1/5] (5.86ns)   --->   "%fy_16 = dadd i64 %mul31_1, i64 0" [md.c:49]   --->   Operation 5708 'dadd' 'fy_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5709 [1/5] (5.86ns)   --->   "%fz_16 = dadd i64 %mul33_1, i64 0" [md.c:50]   --->   Operation 5709 'dadd' 'fz_16' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5710 [1/5] (6.50ns)   --->   "%mul29_1_5 = dmul i64 %delx_21, i64 %force_21" [md.c:48]   --->   Operation 5710 'dmul' 'mul29_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5711 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_5, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5711 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 5712 [1/5] (6.50ns)   --->   "%mul31_1_5 = dmul i64 %dely_21, i64 %force_21" [md.c:49]   --->   Operation 5712 'dmul' 'mul31_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5713 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_5, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5713 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 5714 [1/5] (6.50ns)   --->   "%mul33_1_5 = dmul i64 %delz_21, i64 %force_21" [md.c:50]   --->   Operation 5714 'dmul' 'mul33_1_5' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5715 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_5, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5715 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 5716 [2/5] (6.50ns)   --->   "%mul29_1_6 = dmul i64 %delx_22, i64 %force_22" [md.c:48]   --->   Operation 5716 'dmul' 'mul29_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5717 [2/5] (6.50ns)   --->   "%mul31_1_6 = dmul i64 %dely_22, i64 %force_22" [md.c:49]   --->   Operation 5717 'dmul' 'mul31_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5718 [2/5] (6.50ns)   --->   "%mul33_1_6 = dmul i64 %delz_22, i64 %force_22" [md.c:50]   --->   Operation 5718 'dmul' 'mul33_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5719 [3/5] (6.50ns)   --->   "%mul29_1_7 = dmul i64 %delx_23, i64 %force_23" [md.c:48]   --->   Operation 5719 'dmul' 'mul29_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5720 [3/5] (6.50ns)   --->   "%mul31_1_7 = dmul i64 %dely_23, i64 %force_23" [md.c:49]   --->   Operation 5720 'dmul' 'mul31_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5721 [3/5] (6.50ns)   --->   "%mul33_1_7 = dmul i64 %delz_23, i64 %force_23" [md.c:50]   --->   Operation 5721 'dmul' 'mul33_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5722 [4/5] (6.50ns)   --->   "%mul29_1_8 = dmul i64 %delx_24, i64 %force_24" [md.c:48]   --->   Operation 5722 'dmul' 'mul29_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5723 [4/5] (6.50ns)   --->   "%mul31_1_8 = dmul i64 %dely_24, i64 %force_24" [md.c:49]   --->   Operation 5723 'dmul' 'mul31_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5724 [4/5] (6.50ns)   --->   "%mul33_1_8 = dmul i64 %delz_24, i64 %force_24" [md.c:50]   --->   Operation 5724 'dmul' 'mul33_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5725 [5/5] (6.50ns)   --->   "%mul29_1_9 = dmul i64 %delx_25, i64 %force_25" [md.c:48]   --->   Operation 5725 'dmul' 'mul29_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5726 [5/5] (6.50ns)   --->   "%mul31_1_9 = dmul i64 %dely_25, i64 %force_25" [md.c:49]   --->   Operation 5726 'dmul' 'mul31_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5727 [5/5] (6.50ns)   --->   "%mul33_1_9 = dmul i64 %delz_25, i64 %force_25" [md.c:50]   --->   Operation 5727 'dmul' 'mul33_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5728 [1/5] (7.14ns)   --->   "%force_26 = dmul i64 %r2inv_26, i64 %potential_26" [md.c:47]   --->   Operation 5728 'dmul' 'force_26' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5729 [2/5] (7.14ns)   --->   "%force_27 = dmul i64 %r2inv_27, i64 %potential_27" [md.c:47]   --->   Operation 5729 'dmul' 'force_27' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5730 [3/5] (7.14ns)   --->   "%force_28 = dmul i64 %r2inv_28, i64 %potential_28" [md.c:47]   --->   Operation 5730 'dmul' 'force_28' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5731 [4/5] (7.14ns)   --->   "%force_29 = dmul i64 %r2inv_29, i64 %potential_29" [md.c:47]   --->   Operation 5731 'dmul' 'force_29' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5732 [5/5] (7.14ns)   --->   "%force_30 = dmul i64 %r2inv_30, i64 %potential_30" [md.c:47]   --->   Operation 5732 'dmul' 'force_30' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 5733 [2/4] (6.58ns)   --->   "%potential_31 = dmul i64 %r6inv_31, i64 %sub26_1_14" [md.c:45]   --->   Operation 5733 'dmul' 'potential_31' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.14>
ST_84 : Operation 5734 [5/5] (5.86ns)   --->   "%fx_1 = dadd i64 %fx, i64 %mul29_s" [md.c:48]   --->   Operation 5734 'dadd' 'fx_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5735 [5/5] (5.86ns)   --->   "%fy_1 = dadd i64 %fy, i64 %mul31_s" [md.c:49]   --->   Operation 5735 'dadd' 'fy_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5736 [5/5] (5.86ns)   --->   "%fz_1 = dadd i64 %fz, i64 %mul33_s" [md.c:50]   --->   Operation 5736 'dadd' 'fz_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5737 [1/5] (6.50ns)   --->   "%mul29_6 = dmul i64 %delx_6, i64 %force_6" [md.c:48]   --->   Operation 5737 'dmul' 'mul29_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5738 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_6, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5738 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 5739 [1/5] (6.50ns)   --->   "%mul31_6 = dmul i64 %dely_6, i64 %force_6" [md.c:49]   --->   Operation 5739 'dmul' 'mul31_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5740 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_6, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5740 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 5741 [1/5] (6.50ns)   --->   "%mul33_6 = dmul i64 %delz_6, i64 %force_6" [md.c:50]   --->   Operation 5741 'dmul' 'mul33_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5742 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_6, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5742 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 5743 [2/5] (6.50ns)   --->   "%mul29_7 = dmul i64 %delx_7, i64 %force_7" [md.c:48]   --->   Operation 5743 'dmul' 'mul29_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5744 [2/5] (6.50ns)   --->   "%mul31_7 = dmul i64 %dely_7, i64 %force_7" [md.c:49]   --->   Operation 5744 'dmul' 'mul31_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5745 [2/5] (6.50ns)   --->   "%mul33_7 = dmul i64 %delz_7, i64 %force_7" [md.c:50]   --->   Operation 5745 'dmul' 'mul33_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5746 [3/5] (6.50ns)   --->   "%mul29_8 = dmul i64 %delx_8, i64 %force_8" [md.c:48]   --->   Operation 5746 'dmul' 'mul29_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5747 [3/5] (6.50ns)   --->   "%mul31_8 = dmul i64 %dely_8, i64 %force_8" [md.c:49]   --->   Operation 5747 'dmul' 'mul31_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5748 [3/5] (6.50ns)   --->   "%mul33_8 = dmul i64 %delz_8, i64 %force_8" [md.c:50]   --->   Operation 5748 'dmul' 'mul33_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5749 [4/5] (6.50ns)   --->   "%mul29_9 = dmul i64 %delx_9, i64 %force_9" [md.c:48]   --->   Operation 5749 'dmul' 'mul29_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5750 [4/5] (6.50ns)   --->   "%mul31_9 = dmul i64 %dely_9, i64 %force_9" [md.c:49]   --->   Operation 5750 'dmul' 'mul31_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5751 [4/5] (6.50ns)   --->   "%mul33_9 = dmul i64 %delz_9, i64 %force_9" [md.c:50]   --->   Operation 5751 'dmul' 'mul33_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5752 [5/5] (6.50ns)   --->   "%mul29_10 = dmul i64 %delx_10, i64 %force_10" [md.c:48]   --->   Operation 5752 'dmul' 'mul29_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5753 [5/5] (6.50ns)   --->   "%mul31_10 = dmul i64 %dely_10, i64 %force_10" [md.c:49]   --->   Operation 5753 'dmul' 'mul31_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5754 [5/5] (6.50ns)   --->   "%mul33_10 = dmul i64 %delz_10, i64 %force_10" [md.c:50]   --->   Operation 5754 'dmul' 'mul33_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5755 [1/5] (7.14ns)   --->   "%force_11 = dmul i64 %r2inv_11, i64 %potential_11" [md.c:47]   --->   Operation 5755 'dmul' 'force_11' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5756 [2/5] (7.14ns)   --->   "%force_12 = dmul i64 %r2inv_12, i64 %potential_12" [md.c:47]   --->   Operation 5756 'dmul' 'force_12' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5757 [3/5] (7.14ns)   --->   "%force_13 = dmul i64 %r2inv_13, i64 %potential_13" [md.c:47]   --->   Operation 5757 'dmul' 'force_13' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5758 [4/5] (7.14ns)   --->   "%force_14 = dmul i64 %r2inv_14, i64 %potential_14" [md.c:47]   --->   Operation 5758 'dmul' 'force_14' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5759 [1/4] (6.58ns)   --->   "%potential_15 = dmul i64 %r6inv_15, i64 %sub26_15" [md.c:45]   --->   Operation 5759 'dmul' 'potential_15' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5760 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_15, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5760 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 5761 [5/5] (5.86ns)   --->   "%fx_17 = dadd i64 %fx_16, i64 %mul29_1_1" [md.c:48]   --->   Operation 5761 'dadd' 'fx_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5762 [5/5] (5.86ns)   --->   "%fy_17 = dadd i64 %fy_16, i64 %mul31_1_1" [md.c:49]   --->   Operation 5762 'dadd' 'fy_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5763 [5/5] (5.86ns)   --->   "%fz_17 = dadd i64 %fz_16, i64 %mul33_1_1" [md.c:50]   --->   Operation 5763 'dadd' 'fz_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5764 [1/5] (6.50ns)   --->   "%mul29_1_6 = dmul i64 %delx_22, i64 %force_22" [md.c:48]   --->   Operation 5764 'dmul' 'mul29_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5765 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_6, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5765 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 5766 [1/5] (6.50ns)   --->   "%mul31_1_6 = dmul i64 %dely_22, i64 %force_22" [md.c:49]   --->   Operation 5766 'dmul' 'mul31_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5767 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_6, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5767 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 5768 [1/5] (6.50ns)   --->   "%mul33_1_6 = dmul i64 %delz_22, i64 %force_22" [md.c:50]   --->   Operation 5768 'dmul' 'mul33_1_6' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5769 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_6, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5769 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 5770 [2/5] (6.50ns)   --->   "%mul29_1_7 = dmul i64 %delx_23, i64 %force_23" [md.c:48]   --->   Operation 5770 'dmul' 'mul29_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5771 [2/5] (6.50ns)   --->   "%mul31_1_7 = dmul i64 %dely_23, i64 %force_23" [md.c:49]   --->   Operation 5771 'dmul' 'mul31_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5772 [2/5] (6.50ns)   --->   "%mul33_1_7 = dmul i64 %delz_23, i64 %force_23" [md.c:50]   --->   Operation 5772 'dmul' 'mul33_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5773 [3/5] (6.50ns)   --->   "%mul29_1_8 = dmul i64 %delx_24, i64 %force_24" [md.c:48]   --->   Operation 5773 'dmul' 'mul29_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5774 [3/5] (6.50ns)   --->   "%mul31_1_8 = dmul i64 %dely_24, i64 %force_24" [md.c:49]   --->   Operation 5774 'dmul' 'mul31_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5775 [3/5] (6.50ns)   --->   "%mul33_1_8 = dmul i64 %delz_24, i64 %force_24" [md.c:50]   --->   Operation 5775 'dmul' 'mul33_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5776 [4/5] (6.50ns)   --->   "%mul29_1_9 = dmul i64 %delx_25, i64 %force_25" [md.c:48]   --->   Operation 5776 'dmul' 'mul29_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5777 [4/5] (6.50ns)   --->   "%mul31_1_9 = dmul i64 %dely_25, i64 %force_25" [md.c:49]   --->   Operation 5777 'dmul' 'mul31_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5778 [4/5] (6.50ns)   --->   "%mul33_1_9 = dmul i64 %delz_25, i64 %force_25" [md.c:50]   --->   Operation 5778 'dmul' 'mul33_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5779 [5/5] (6.50ns)   --->   "%mul29_1_s = dmul i64 %delx_26, i64 %force_26" [md.c:48]   --->   Operation 5779 'dmul' 'mul29_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5780 [5/5] (6.50ns)   --->   "%mul31_1_s = dmul i64 %dely_26, i64 %force_26" [md.c:49]   --->   Operation 5780 'dmul' 'mul31_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5781 [5/5] (6.50ns)   --->   "%mul33_1_s = dmul i64 %delz_26, i64 %force_26" [md.c:50]   --->   Operation 5781 'dmul' 'mul33_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5782 [1/5] (7.14ns)   --->   "%force_27 = dmul i64 %r2inv_27, i64 %potential_27" [md.c:47]   --->   Operation 5782 'dmul' 'force_27' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5783 [2/5] (7.14ns)   --->   "%force_28 = dmul i64 %r2inv_28, i64 %potential_28" [md.c:47]   --->   Operation 5783 'dmul' 'force_28' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5784 [3/5] (7.14ns)   --->   "%force_29 = dmul i64 %r2inv_29, i64 %potential_29" [md.c:47]   --->   Operation 5784 'dmul' 'force_29' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5785 [4/5] (7.14ns)   --->   "%force_30 = dmul i64 %r2inv_30, i64 %potential_30" [md.c:47]   --->   Operation 5785 'dmul' 'force_30' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5786 [1/4] (6.58ns)   --->   "%potential_31 = dmul i64 %r6inv_31, i64 %sub26_1_14" [md.c:45]   --->   Operation 5786 'dmul' 'potential_31' <Predicate = true> <Delay = 6.58> <CoreInst = "DMul_nodsp">   --->   Core 46 'DMul_nodsp' <Latency = 3> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 5787 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i64 %potential_31, i64 510, i64 4, i64 18446744073709551615" [md.c:19]   --->   Operation 5787 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>

State 85 <SV = 84> <Delay = 7.14>
ST_85 : Operation 5788 [4/5] (5.86ns)   --->   "%fx_1 = dadd i64 %fx, i64 %mul29_s" [md.c:48]   --->   Operation 5788 'dadd' 'fx_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5789 [4/5] (5.86ns)   --->   "%fy_1 = dadd i64 %fy, i64 %mul31_s" [md.c:49]   --->   Operation 5789 'dadd' 'fy_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5790 [4/5] (5.86ns)   --->   "%fz_1 = dadd i64 %fz, i64 %mul33_s" [md.c:50]   --->   Operation 5790 'dadd' 'fz_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5791 [1/5] (6.50ns)   --->   "%mul29_7 = dmul i64 %delx_7, i64 %force_7" [md.c:48]   --->   Operation 5791 'dmul' 'mul29_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5792 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_7, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5792 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 5793 [1/5] (6.50ns)   --->   "%mul31_7 = dmul i64 %dely_7, i64 %force_7" [md.c:49]   --->   Operation 5793 'dmul' 'mul31_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5794 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_7, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5794 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 5795 [1/5] (6.50ns)   --->   "%mul33_7 = dmul i64 %delz_7, i64 %force_7" [md.c:50]   --->   Operation 5795 'dmul' 'mul33_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5796 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_7, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5796 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 5797 [2/5] (6.50ns)   --->   "%mul29_8 = dmul i64 %delx_8, i64 %force_8" [md.c:48]   --->   Operation 5797 'dmul' 'mul29_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5798 [2/5] (6.50ns)   --->   "%mul31_8 = dmul i64 %dely_8, i64 %force_8" [md.c:49]   --->   Operation 5798 'dmul' 'mul31_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5799 [2/5] (6.50ns)   --->   "%mul33_8 = dmul i64 %delz_8, i64 %force_8" [md.c:50]   --->   Operation 5799 'dmul' 'mul33_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5800 [3/5] (6.50ns)   --->   "%mul29_9 = dmul i64 %delx_9, i64 %force_9" [md.c:48]   --->   Operation 5800 'dmul' 'mul29_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5801 [3/5] (6.50ns)   --->   "%mul31_9 = dmul i64 %dely_9, i64 %force_9" [md.c:49]   --->   Operation 5801 'dmul' 'mul31_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5802 [3/5] (6.50ns)   --->   "%mul33_9 = dmul i64 %delz_9, i64 %force_9" [md.c:50]   --->   Operation 5802 'dmul' 'mul33_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5803 [4/5] (6.50ns)   --->   "%mul29_10 = dmul i64 %delx_10, i64 %force_10" [md.c:48]   --->   Operation 5803 'dmul' 'mul29_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5804 [4/5] (6.50ns)   --->   "%mul31_10 = dmul i64 %dely_10, i64 %force_10" [md.c:49]   --->   Operation 5804 'dmul' 'mul31_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5805 [4/5] (6.50ns)   --->   "%mul33_10 = dmul i64 %delz_10, i64 %force_10" [md.c:50]   --->   Operation 5805 'dmul' 'mul33_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5806 [5/5] (6.50ns)   --->   "%mul29_11 = dmul i64 %delx_11, i64 %force_11" [md.c:48]   --->   Operation 5806 'dmul' 'mul29_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5807 [5/5] (6.50ns)   --->   "%mul31_11 = dmul i64 %dely_11, i64 %force_11" [md.c:49]   --->   Operation 5807 'dmul' 'mul31_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5808 [5/5] (6.50ns)   --->   "%mul33_11 = dmul i64 %delz_11, i64 %force_11" [md.c:50]   --->   Operation 5808 'dmul' 'mul33_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5809 [1/5] (7.14ns)   --->   "%force_12 = dmul i64 %r2inv_12, i64 %potential_12" [md.c:47]   --->   Operation 5809 'dmul' 'force_12' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5810 [2/5] (7.14ns)   --->   "%force_13 = dmul i64 %r2inv_13, i64 %potential_13" [md.c:47]   --->   Operation 5810 'dmul' 'force_13' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5811 [3/5] (7.14ns)   --->   "%force_14 = dmul i64 %r2inv_14, i64 %potential_14" [md.c:47]   --->   Operation 5811 'dmul' 'force_14' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5812 [5/5] (7.14ns)   --->   "%force_15 = dmul i64 %r2inv_15, i64 %potential_15" [md.c:47]   --->   Operation 5812 'dmul' 'force_15' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5813 [4/5] (5.86ns)   --->   "%fx_17 = dadd i64 %fx_16, i64 %mul29_1_1" [md.c:48]   --->   Operation 5813 'dadd' 'fx_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5814 [4/5] (5.86ns)   --->   "%fy_17 = dadd i64 %fy_16, i64 %mul31_1_1" [md.c:49]   --->   Operation 5814 'dadd' 'fy_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5815 [4/5] (5.86ns)   --->   "%fz_17 = dadd i64 %fz_16, i64 %mul33_1_1" [md.c:50]   --->   Operation 5815 'dadd' 'fz_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5816 [1/5] (6.50ns)   --->   "%mul29_1_7 = dmul i64 %delx_23, i64 %force_23" [md.c:48]   --->   Operation 5816 'dmul' 'mul29_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5817 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_7, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5817 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 5818 [1/5] (6.50ns)   --->   "%mul31_1_7 = dmul i64 %dely_23, i64 %force_23" [md.c:49]   --->   Operation 5818 'dmul' 'mul31_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5819 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_7, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5819 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 5820 [1/5] (6.50ns)   --->   "%mul33_1_7 = dmul i64 %delz_23, i64 %force_23" [md.c:50]   --->   Operation 5820 'dmul' 'mul33_1_7' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5821 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_7, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5821 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 5822 [2/5] (6.50ns)   --->   "%mul29_1_8 = dmul i64 %delx_24, i64 %force_24" [md.c:48]   --->   Operation 5822 'dmul' 'mul29_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5823 [2/5] (6.50ns)   --->   "%mul31_1_8 = dmul i64 %dely_24, i64 %force_24" [md.c:49]   --->   Operation 5823 'dmul' 'mul31_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5824 [2/5] (6.50ns)   --->   "%mul33_1_8 = dmul i64 %delz_24, i64 %force_24" [md.c:50]   --->   Operation 5824 'dmul' 'mul33_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5825 [3/5] (6.50ns)   --->   "%mul29_1_9 = dmul i64 %delx_25, i64 %force_25" [md.c:48]   --->   Operation 5825 'dmul' 'mul29_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5826 [3/5] (6.50ns)   --->   "%mul31_1_9 = dmul i64 %dely_25, i64 %force_25" [md.c:49]   --->   Operation 5826 'dmul' 'mul31_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5827 [3/5] (6.50ns)   --->   "%mul33_1_9 = dmul i64 %delz_25, i64 %force_25" [md.c:50]   --->   Operation 5827 'dmul' 'mul33_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5828 [4/5] (6.50ns)   --->   "%mul29_1_s = dmul i64 %delx_26, i64 %force_26" [md.c:48]   --->   Operation 5828 'dmul' 'mul29_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5829 [4/5] (6.50ns)   --->   "%mul31_1_s = dmul i64 %dely_26, i64 %force_26" [md.c:49]   --->   Operation 5829 'dmul' 'mul31_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5830 [4/5] (6.50ns)   --->   "%mul33_1_s = dmul i64 %delz_26, i64 %force_26" [md.c:50]   --->   Operation 5830 'dmul' 'mul33_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5831 [5/5] (6.50ns)   --->   "%mul29_1_10 = dmul i64 %delx_27, i64 %force_27" [md.c:48]   --->   Operation 5831 'dmul' 'mul29_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5832 [5/5] (6.50ns)   --->   "%mul31_1_10 = dmul i64 %dely_27, i64 %force_27" [md.c:49]   --->   Operation 5832 'dmul' 'mul31_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5833 [5/5] (6.50ns)   --->   "%mul33_1_10 = dmul i64 %delz_27, i64 %force_27" [md.c:50]   --->   Operation 5833 'dmul' 'mul33_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5834 [1/5] (7.14ns)   --->   "%force_28 = dmul i64 %r2inv_28, i64 %potential_28" [md.c:47]   --->   Operation 5834 'dmul' 'force_28' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5835 [2/5] (7.14ns)   --->   "%force_29 = dmul i64 %r2inv_29, i64 %potential_29" [md.c:47]   --->   Operation 5835 'dmul' 'force_29' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5836 [3/5] (7.14ns)   --->   "%force_30 = dmul i64 %r2inv_30, i64 %potential_30" [md.c:47]   --->   Operation 5836 'dmul' 'force_30' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 5837 [5/5] (7.14ns)   --->   "%force_31 = dmul i64 %r2inv_31, i64 %potential_31" [md.c:47]   --->   Operation 5837 'dmul' 'force_31' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.14>
ST_86 : Operation 5838 [3/5] (5.86ns)   --->   "%fx_1 = dadd i64 %fx, i64 %mul29_s" [md.c:48]   --->   Operation 5838 'dadd' 'fx_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5839 [3/5] (5.86ns)   --->   "%fy_1 = dadd i64 %fy, i64 %mul31_s" [md.c:49]   --->   Operation 5839 'dadd' 'fy_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5840 [3/5] (5.86ns)   --->   "%fz_1 = dadd i64 %fz, i64 %mul33_s" [md.c:50]   --->   Operation 5840 'dadd' 'fz_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5841 [1/5] (6.50ns)   --->   "%mul29_8 = dmul i64 %delx_8, i64 %force_8" [md.c:48]   --->   Operation 5841 'dmul' 'mul29_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5842 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_8, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5842 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 5843 [1/5] (6.50ns)   --->   "%mul31_8 = dmul i64 %dely_8, i64 %force_8" [md.c:49]   --->   Operation 5843 'dmul' 'mul31_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5844 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_8, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5844 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 5845 [1/5] (6.50ns)   --->   "%mul33_8 = dmul i64 %delz_8, i64 %force_8" [md.c:50]   --->   Operation 5845 'dmul' 'mul33_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5846 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_8, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5846 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 5847 [2/5] (6.50ns)   --->   "%mul29_9 = dmul i64 %delx_9, i64 %force_9" [md.c:48]   --->   Operation 5847 'dmul' 'mul29_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5848 [2/5] (6.50ns)   --->   "%mul31_9 = dmul i64 %dely_9, i64 %force_9" [md.c:49]   --->   Operation 5848 'dmul' 'mul31_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5849 [2/5] (6.50ns)   --->   "%mul33_9 = dmul i64 %delz_9, i64 %force_9" [md.c:50]   --->   Operation 5849 'dmul' 'mul33_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5850 [3/5] (6.50ns)   --->   "%mul29_10 = dmul i64 %delx_10, i64 %force_10" [md.c:48]   --->   Operation 5850 'dmul' 'mul29_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5851 [3/5] (6.50ns)   --->   "%mul31_10 = dmul i64 %dely_10, i64 %force_10" [md.c:49]   --->   Operation 5851 'dmul' 'mul31_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5852 [3/5] (6.50ns)   --->   "%mul33_10 = dmul i64 %delz_10, i64 %force_10" [md.c:50]   --->   Operation 5852 'dmul' 'mul33_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5853 [4/5] (6.50ns)   --->   "%mul29_11 = dmul i64 %delx_11, i64 %force_11" [md.c:48]   --->   Operation 5853 'dmul' 'mul29_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5854 [4/5] (6.50ns)   --->   "%mul31_11 = dmul i64 %dely_11, i64 %force_11" [md.c:49]   --->   Operation 5854 'dmul' 'mul31_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5855 [4/5] (6.50ns)   --->   "%mul33_11 = dmul i64 %delz_11, i64 %force_11" [md.c:50]   --->   Operation 5855 'dmul' 'mul33_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5856 [5/5] (6.50ns)   --->   "%mul29_12 = dmul i64 %delx_12, i64 %force_12" [md.c:48]   --->   Operation 5856 'dmul' 'mul29_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5857 [5/5] (6.50ns)   --->   "%mul31_12 = dmul i64 %dely_12, i64 %force_12" [md.c:49]   --->   Operation 5857 'dmul' 'mul31_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5858 [5/5] (6.50ns)   --->   "%mul33_12 = dmul i64 %delz_12, i64 %force_12" [md.c:50]   --->   Operation 5858 'dmul' 'mul33_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5859 [1/5] (7.14ns)   --->   "%force_13 = dmul i64 %r2inv_13, i64 %potential_13" [md.c:47]   --->   Operation 5859 'dmul' 'force_13' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5860 [2/5] (7.14ns)   --->   "%force_14 = dmul i64 %r2inv_14, i64 %potential_14" [md.c:47]   --->   Operation 5860 'dmul' 'force_14' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5861 [4/5] (7.14ns)   --->   "%force_15 = dmul i64 %r2inv_15, i64 %potential_15" [md.c:47]   --->   Operation 5861 'dmul' 'force_15' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5862 [3/5] (5.86ns)   --->   "%fx_17 = dadd i64 %fx_16, i64 %mul29_1_1" [md.c:48]   --->   Operation 5862 'dadd' 'fx_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5863 [3/5] (5.86ns)   --->   "%fy_17 = dadd i64 %fy_16, i64 %mul31_1_1" [md.c:49]   --->   Operation 5863 'dadd' 'fy_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5864 [3/5] (5.86ns)   --->   "%fz_17 = dadd i64 %fz_16, i64 %mul33_1_1" [md.c:50]   --->   Operation 5864 'dadd' 'fz_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5865 [1/5] (6.50ns)   --->   "%mul29_1_8 = dmul i64 %delx_24, i64 %force_24" [md.c:48]   --->   Operation 5865 'dmul' 'mul29_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5866 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_8, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5866 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 5867 [1/5] (6.50ns)   --->   "%mul31_1_8 = dmul i64 %dely_24, i64 %force_24" [md.c:49]   --->   Operation 5867 'dmul' 'mul31_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5868 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_8, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5868 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 5869 [1/5] (6.50ns)   --->   "%mul33_1_8 = dmul i64 %delz_24, i64 %force_24" [md.c:50]   --->   Operation 5869 'dmul' 'mul33_1_8' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5870 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_8, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5870 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 5871 [2/5] (6.50ns)   --->   "%mul29_1_9 = dmul i64 %delx_25, i64 %force_25" [md.c:48]   --->   Operation 5871 'dmul' 'mul29_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5872 [2/5] (6.50ns)   --->   "%mul31_1_9 = dmul i64 %dely_25, i64 %force_25" [md.c:49]   --->   Operation 5872 'dmul' 'mul31_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5873 [2/5] (6.50ns)   --->   "%mul33_1_9 = dmul i64 %delz_25, i64 %force_25" [md.c:50]   --->   Operation 5873 'dmul' 'mul33_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5874 [3/5] (6.50ns)   --->   "%mul29_1_s = dmul i64 %delx_26, i64 %force_26" [md.c:48]   --->   Operation 5874 'dmul' 'mul29_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5875 [3/5] (6.50ns)   --->   "%mul31_1_s = dmul i64 %dely_26, i64 %force_26" [md.c:49]   --->   Operation 5875 'dmul' 'mul31_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5876 [3/5] (6.50ns)   --->   "%mul33_1_s = dmul i64 %delz_26, i64 %force_26" [md.c:50]   --->   Operation 5876 'dmul' 'mul33_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5877 [4/5] (6.50ns)   --->   "%mul29_1_10 = dmul i64 %delx_27, i64 %force_27" [md.c:48]   --->   Operation 5877 'dmul' 'mul29_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5878 [4/5] (6.50ns)   --->   "%mul31_1_10 = dmul i64 %dely_27, i64 %force_27" [md.c:49]   --->   Operation 5878 'dmul' 'mul31_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5879 [4/5] (6.50ns)   --->   "%mul33_1_10 = dmul i64 %delz_27, i64 %force_27" [md.c:50]   --->   Operation 5879 'dmul' 'mul33_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5880 [5/5] (6.50ns)   --->   "%mul29_1_11 = dmul i64 %delx_28, i64 %force_28" [md.c:48]   --->   Operation 5880 'dmul' 'mul29_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5881 [5/5] (6.50ns)   --->   "%mul31_1_11 = dmul i64 %dely_28, i64 %force_28" [md.c:49]   --->   Operation 5881 'dmul' 'mul31_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5882 [5/5] (6.50ns)   --->   "%mul33_1_11 = dmul i64 %delz_28, i64 %force_28" [md.c:50]   --->   Operation 5882 'dmul' 'mul33_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5883 [1/5] (7.14ns)   --->   "%force_29 = dmul i64 %r2inv_29, i64 %potential_29" [md.c:47]   --->   Operation 5883 'dmul' 'force_29' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5884 [2/5] (7.14ns)   --->   "%force_30 = dmul i64 %r2inv_30, i64 %potential_30" [md.c:47]   --->   Operation 5884 'dmul' 'force_30' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 5885 [4/5] (7.14ns)   --->   "%force_31 = dmul i64 %r2inv_31, i64 %potential_31" [md.c:47]   --->   Operation 5885 'dmul' 'force_31' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.14>
ST_87 : Operation 5886 [2/5] (5.86ns)   --->   "%fx_1 = dadd i64 %fx, i64 %mul29_s" [md.c:48]   --->   Operation 5886 'dadd' 'fx_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5887 [2/5] (5.86ns)   --->   "%fy_1 = dadd i64 %fy, i64 %mul31_s" [md.c:49]   --->   Operation 5887 'dadd' 'fy_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5888 [2/5] (5.86ns)   --->   "%fz_1 = dadd i64 %fz, i64 %mul33_s" [md.c:50]   --->   Operation 5888 'dadd' 'fz_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5889 [1/5] (6.50ns)   --->   "%mul29_9 = dmul i64 %delx_9, i64 %force_9" [md.c:48]   --->   Operation 5889 'dmul' 'mul29_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5890 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_9, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5890 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 5891 [1/5] (6.50ns)   --->   "%mul31_9 = dmul i64 %dely_9, i64 %force_9" [md.c:49]   --->   Operation 5891 'dmul' 'mul31_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5892 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_9, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5892 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 5893 [1/5] (6.50ns)   --->   "%mul33_9 = dmul i64 %delz_9, i64 %force_9" [md.c:50]   --->   Operation 5893 'dmul' 'mul33_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5894 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_9, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5894 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 5895 [2/5] (6.50ns)   --->   "%mul29_10 = dmul i64 %delx_10, i64 %force_10" [md.c:48]   --->   Operation 5895 'dmul' 'mul29_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5896 [2/5] (6.50ns)   --->   "%mul31_10 = dmul i64 %dely_10, i64 %force_10" [md.c:49]   --->   Operation 5896 'dmul' 'mul31_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5897 [2/5] (6.50ns)   --->   "%mul33_10 = dmul i64 %delz_10, i64 %force_10" [md.c:50]   --->   Operation 5897 'dmul' 'mul33_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5898 [3/5] (6.50ns)   --->   "%mul29_11 = dmul i64 %delx_11, i64 %force_11" [md.c:48]   --->   Operation 5898 'dmul' 'mul29_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5899 [3/5] (6.50ns)   --->   "%mul31_11 = dmul i64 %dely_11, i64 %force_11" [md.c:49]   --->   Operation 5899 'dmul' 'mul31_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5900 [3/5] (6.50ns)   --->   "%mul33_11 = dmul i64 %delz_11, i64 %force_11" [md.c:50]   --->   Operation 5900 'dmul' 'mul33_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5901 [4/5] (6.50ns)   --->   "%mul29_12 = dmul i64 %delx_12, i64 %force_12" [md.c:48]   --->   Operation 5901 'dmul' 'mul29_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5902 [4/5] (6.50ns)   --->   "%mul31_12 = dmul i64 %dely_12, i64 %force_12" [md.c:49]   --->   Operation 5902 'dmul' 'mul31_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5903 [4/5] (6.50ns)   --->   "%mul33_12 = dmul i64 %delz_12, i64 %force_12" [md.c:50]   --->   Operation 5903 'dmul' 'mul33_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5904 [5/5] (6.50ns)   --->   "%mul29_13 = dmul i64 %delx_13, i64 %force_13" [md.c:48]   --->   Operation 5904 'dmul' 'mul29_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5905 [5/5] (6.50ns)   --->   "%mul31_13 = dmul i64 %dely_13, i64 %force_13" [md.c:49]   --->   Operation 5905 'dmul' 'mul31_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5906 [5/5] (6.50ns)   --->   "%mul33_13 = dmul i64 %delz_13, i64 %force_13" [md.c:50]   --->   Operation 5906 'dmul' 'mul33_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5907 [1/5] (7.14ns)   --->   "%force_14 = dmul i64 %r2inv_14, i64 %potential_14" [md.c:47]   --->   Operation 5907 'dmul' 'force_14' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5908 [3/5] (7.14ns)   --->   "%force_15 = dmul i64 %r2inv_15, i64 %potential_15" [md.c:47]   --->   Operation 5908 'dmul' 'force_15' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5909 [2/5] (5.86ns)   --->   "%fx_17 = dadd i64 %fx_16, i64 %mul29_1_1" [md.c:48]   --->   Operation 5909 'dadd' 'fx_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5910 [2/5] (5.86ns)   --->   "%fy_17 = dadd i64 %fy_16, i64 %mul31_1_1" [md.c:49]   --->   Operation 5910 'dadd' 'fy_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5911 [2/5] (5.86ns)   --->   "%fz_17 = dadd i64 %fz_16, i64 %mul33_1_1" [md.c:50]   --->   Operation 5911 'dadd' 'fz_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5912 [1/5] (6.50ns)   --->   "%mul29_1_9 = dmul i64 %delx_25, i64 %force_25" [md.c:48]   --->   Operation 5912 'dmul' 'mul29_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5913 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_9, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5913 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 5914 [1/5] (6.50ns)   --->   "%mul31_1_9 = dmul i64 %dely_25, i64 %force_25" [md.c:49]   --->   Operation 5914 'dmul' 'mul31_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5915 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_9, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5915 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 5916 [1/5] (6.50ns)   --->   "%mul33_1_9 = dmul i64 %delz_25, i64 %force_25" [md.c:50]   --->   Operation 5916 'dmul' 'mul33_1_9' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5917 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_9, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5917 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 5918 [2/5] (6.50ns)   --->   "%mul29_1_s = dmul i64 %delx_26, i64 %force_26" [md.c:48]   --->   Operation 5918 'dmul' 'mul29_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5919 [2/5] (6.50ns)   --->   "%mul31_1_s = dmul i64 %dely_26, i64 %force_26" [md.c:49]   --->   Operation 5919 'dmul' 'mul31_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5920 [2/5] (6.50ns)   --->   "%mul33_1_s = dmul i64 %delz_26, i64 %force_26" [md.c:50]   --->   Operation 5920 'dmul' 'mul33_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5921 [3/5] (6.50ns)   --->   "%mul29_1_10 = dmul i64 %delx_27, i64 %force_27" [md.c:48]   --->   Operation 5921 'dmul' 'mul29_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5922 [3/5] (6.50ns)   --->   "%mul31_1_10 = dmul i64 %dely_27, i64 %force_27" [md.c:49]   --->   Operation 5922 'dmul' 'mul31_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5923 [3/5] (6.50ns)   --->   "%mul33_1_10 = dmul i64 %delz_27, i64 %force_27" [md.c:50]   --->   Operation 5923 'dmul' 'mul33_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5924 [4/5] (6.50ns)   --->   "%mul29_1_11 = dmul i64 %delx_28, i64 %force_28" [md.c:48]   --->   Operation 5924 'dmul' 'mul29_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5925 [4/5] (6.50ns)   --->   "%mul31_1_11 = dmul i64 %dely_28, i64 %force_28" [md.c:49]   --->   Operation 5925 'dmul' 'mul31_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5926 [4/5] (6.50ns)   --->   "%mul33_1_11 = dmul i64 %delz_28, i64 %force_28" [md.c:50]   --->   Operation 5926 'dmul' 'mul33_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5927 [5/5] (6.50ns)   --->   "%mul29_1_12 = dmul i64 %delx_29, i64 %force_29" [md.c:48]   --->   Operation 5927 'dmul' 'mul29_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5928 [5/5] (6.50ns)   --->   "%mul31_1_12 = dmul i64 %dely_29, i64 %force_29" [md.c:49]   --->   Operation 5928 'dmul' 'mul31_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5929 [5/5] (6.50ns)   --->   "%mul33_1_12 = dmul i64 %delz_29, i64 %force_29" [md.c:50]   --->   Operation 5929 'dmul' 'mul33_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5930 [1/5] (7.14ns)   --->   "%force_30 = dmul i64 %r2inv_30, i64 %potential_30" [md.c:47]   --->   Operation 5930 'dmul' 'force_30' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 5931 [3/5] (7.14ns)   --->   "%force_31 = dmul i64 %r2inv_31, i64 %potential_31" [md.c:47]   --->   Operation 5931 'dmul' 'force_31' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.14>
ST_88 : Operation 5932 [1/5] (5.86ns)   --->   "%fx_1 = dadd i64 %fx, i64 %mul29_s" [md.c:48]   --->   Operation 5932 'dadd' 'fx_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5933 [1/5] (5.86ns)   --->   "%fy_1 = dadd i64 %fy, i64 %mul31_s" [md.c:49]   --->   Operation 5933 'dadd' 'fy_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5934 [1/5] (5.86ns)   --->   "%fz_1 = dadd i64 %fz, i64 %mul33_s" [md.c:50]   --->   Operation 5934 'dadd' 'fz_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5935 [1/5] (6.50ns)   --->   "%mul29_10 = dmul i64 %delx_10, i64 %force_10" [md.c:48]   --->   Operation 5935 'dmul' 'mul29_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5936 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_10, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5936 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 5937 [1/5] (6.50ns)   --->   "%mul31_10 = dmul i64 %dely_10, i64 %force_10" [md.c:49]   --->   Operation 5937 'dmul' 'mul31_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5938 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_10, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5938 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 5939 [1/5] (6.50ns)   --->   "%mul33_10 = dmul i64 %delz_10, i64 %force_10" [md.c:50]   --->   Operation 5939 'dmul' 'mul33_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5940 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_10, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5940 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 5941 [2/5] (6.50ns)   --->   "%mul29_11 = dmul i64 %delx_11, i64 %force_11" [md.c:48]   --->   Operation 5941 'dmul' 'mul29_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5942 [2/5] (6.50ns)   --->   "%mul31_11 = dmul i64 %dely_11, i64 %force_11" [md.c:49]   --->   Operation 5942 'dmul' 'mul31_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5943 [2/5] (6.50ns)   --->   "%mul33_11 = dmul i64 %delz_11, i64 %force_11" [md.c:50]   --->   Operation 5943 'dmul' 'mul33_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5944 [3/5] (6.50ns)   --->   "%mul29_12 = dmul i64 %delx_12, i64 %force_12" [md.c:48]   --->   Operation 5944 'dmul' 'mul29_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5945 [3/5] (6.50ns)   --->   "%mul31_12 = dmul i64 %dely_12, i64 %force_12" [md.c:49]   --->   Operation 5945 'dmul' 'mul31_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5946 [3/5] (6.50ns)   --->   "%mul33_12 = dmul i64 %delz_12, i64 %force_12" [md.c:50]   --->   Operation 5946 'dmul' 'mul33_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5947 [4/5] (6.50ns)   --->   "%mul29_13 = dmul i64 %delx_13, i64 %force_13" [md.c:48]   --->   Operation 5947 'dmul' 'mul29_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5948 [4/5] (6.50ns)   --->   "%mul31_13 = dmul i64 %dely_13, i64 %force_13" [md.c:49]   --->   Operation 5948 'dmul' 'mul31_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5949 [4/5] (6.50ns)   --->   "%mul33_13 = dmul i64 %delz_13, i64 %force_13" [md.c:50]   --->   Operation 5949 'dmul' 'mul33_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5950 [5/5] (6.50ns)   --->   "%mul29_14 = dmul i64 %delx_14, i64 %force_14" [md.c:48]   --->   Operation 5950 'dmul' 'mul29_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5951 [5/5] (6.50ns)   --->   "%mul31_14 = dmul i64 %dely_14, i64 %force_14" [md.c:49]   --->   Operation 5951 'dmul' 'mul31_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5952 [5/5] (6.50ns)   --->   "%mul33_14 = dmul i64 %delz_14, i64 %force_14" [md.c:50]   --->   Operation 5952 'dmul' 'mul33_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5953 [2/5] (7.14ns)   --->   "%force_15 = dmul i64 %r2inv_15, i64 %potential_15" [md.c:47]   --->   Operation 5953 'dmul' 'force_15' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5954 [1/5] (5.86ns)   --->   "%fx_17 = dadd i64 %fx_16, i64 %mul29_1_1" [md.c:48]   --->   Operation 5954 'dadd' 'fx_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5955 [1/5] (5.86ns)   --->   "%fy_17 = dadd i64 %fy_16, i64 %mul31_1_1" [md.c:49]   --->   Operation 5955 'dadd' 'fy_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5956 [1/5] (5.86ns)   --->   "%fz_17 = dadd i64 %fz_16, i64 %mul33_1_1" [md.c:50]   --->   Operation 5956 'dadd' 'fz_17' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5957 [1/5] (6.50ns)   --->   "%mul29_1_s = dmul i64 %delx_26, i64 %force_26" [md.c:48]   --->   Operation 5957 'dmul' 'mul29_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5958 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_s, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5958 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 5959 [1/5] (6.50ns)   --->   "%mul31_1_s = dmul i64 %dely_26, i64 %force_26" [md.c:49]   --->   Operation 5959 'dmul' 'mul31_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5960 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_s, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5960 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 5961 [1/5] (6.50ns)   --->   "%mul33_1_s = dmul i64 %delz_26, i64 %force_26" [md.c:50]   --->   Operation 5961 'dmul' 'mul33_1_s' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5962 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_s, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5962 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 5963 [2/5] (6.50ns)   --->   "%mul29_1_10 = dmul i64 %delx_27, i64 %force_27" [md.c:48]   --->   Operation 5963 'dmul' 'mul29_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5964 [2/5] (6.50ns)   --->   "%mul31_1_10 = dmul i64 %dely_27, i64 %force_27" [md.c:49]   --->   Operation 5964 'dmul' 'mul31_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5965 [2/5] (6.50ns)   --->   "%mul33_1_10 = dmul i64 %delz_27, i64 %force_27" [md.c:50]   --->   Operation 5965 'dmul' 'mul33_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5966 [3/5] (6.50ns)   --->   "%mul29_1_11 = dmul i64 %delx_28, i64 %force_28" [md.c:48]   --->   Operation 5966 'dmul' 'mul29_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5967 [3/5] (6.50ns)   --->   "%mul31_1_11 = dmul i64 %dely_28, i64 %force_28" [md.c:49]   --->   Operation 5967 'dmul' 'mul31_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5968 [3/5] (6.50ns)   --->   "%mul33_1_11 = dmul i64 %delz_28, i64 %force_28" [md.c:50]   --->   Operation 5968 'dmul' 'mul33_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5969 [4/5] (6.50ns)   --->   "%mul29_1_12 = dmul i64 %delx_29, i64 %force_29" [md.c:48]   --->   Operation 5969 'dmul' 'mul29_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5970 [4/5] (6.50ns)   --->   "%mul31_1_12 = dmul i64 %dely_29, i64 %force_29" [md.c:49]   --->   Operation 5970 'dmul' 'mul31_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5971 [4/5] (6.50ns)   --->   "%mul33_1_12 = dmul i64 %delz_29, i64 %force_29" [md.c:50]   --->   Operation 5971 'dmul' 'mul33_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5972 [5/5] (6.50ns)   --->   "%mul29_1_13 = dmul i64 %delx_30, i64 %force_30" [md.c:48]   --->   Operation 5972 'dmul' 'mul29_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5973 [5/5] (6.50ns)   --->   "%mul31_1_13 = dmul i64 %dely_30, i64 %force_30" [md.c:49]   --->   Operation 5973 'dmul' 'mul31_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5974 [5/5] (6.50ns)   --->   "%mul33_1_13 = dmul i64 %delz_30, i64 %force_30" [md.c:50]   --->   Operation 5974 'dmul' 'mul33_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 5975 [2/5] (7.14ns)   --->   "%force_31 = dmul i64 %r2inv_31, i64 %potential_31" [md.c:47]   --->   Operation 5975 'dmul' 'force_31' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.14>
ST_89 : Operation 5976 [5/5] (5.86ns)   --->   "%fx_2 = dadd i64 %fx_1, i64 %mul29_2" [md.c:48]   --->   Operation 5976 'dadd' 'fx_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5977 [5/5] (5.86ns)   --->   "%fy_2 = dadd i64 %fy_1, i64 %mul31_2" [md.c:49]   --->   Operation 5977 'dadd' 'fy_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5978 [5/5] (5.86ns)   --->   "%fz_2 = dadd i64 %fz_1, i64 %mul33_2" [md.c:50]   --->   Operation 5978 'dadd' 'fz_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5979 [1/5] (6.50ns)   --->   "%mul29_11 = dmul i64 %delx_11, i64 %force_11" [md.c:48]   --->   Operation 5979 'dmul' 'mul29_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5980 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_11, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5980 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 5981 [1/5] (6.50ns)   --->   "%mul31_11 = dmul i64 %dely_11, i64 %force_11" [md.c:49]   --->   Operation 5981 'dmul' 'mul31_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5982 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_11, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 5982 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 5983 [1/5] (6.50ns)   --->   "%mul33_11 = dmul i64 %delz_11, i64 %force_11" [md.c:50]   --->   Operation 5983 'dmul' 'mul33_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5984 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_11, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 5984 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 5985 [2/5] (6.50ns)   --->   "%mul29_12 = dmul i64 %delx_12, i64 %force_12" [md.c:48]   --->   Operation 5985 'dmul' 'mul29_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5986 [2/5] (6.50ns)   --->   "%mul31_12 = dmul i64 %dely_12, i64 %force_12" [md.c:49]   --->   Operation 5986 'dmul' 'mul31_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5987 [2/5] (6.50ns)   --->   "%mul33_12 = dmul i64 %delz_12, i64 %force_12" [md.c:50]   --->   Operation 5987 'dmul' 'mul33_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5988 [3/5] (6.50ns)   --->   "%mul29_13 = dmul i64 %delx_13, i64 %force_13" [md.c:48]   --->   Operation 5988 'dmul' 'mul29_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5989 [3/5] (6.50ns)   --->   "%mul31_13 = dmul i64 %dely_13, i64 %force_13" [md.c:49]   --->   Operation 5989 'dmul' 'mul31_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5990 [3/5] (6.50ns)   --->   "%mul33_13 = dmul i64 %delz_13, i64 %force_13" [md.c:50]   --->   Operation 5990 'dmul' 'mul33_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5991 [4/5] (6.50ns)   --->   "%mul29_14 = dmul i64 %delx_14, i64 %force_14" [md.c:48]   --->   Operation 5991 'dmul' 'mul29_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5992 [4/5] (6.50ns)   --->   "%mul31_14 = dmul i64 %dely_14, i64 %force_14" [md.c:49]   --->   Operation 5992 'dmul' 'mul31_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5993 [4/5] (6.50ns)   --->   "%mul33_14 = dmul i64 %delz_14, i64 %force_14" [md.c:50]   --->   Operation 5993 'dmul' 'mul33_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5994 [1/5] (7.14ns)   --->   "%force_15 = dmul i64 %r2inv_15, i64 %potential_15" [md.c:47]   --->   Operation 5994 'dmul' 'force_15' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5995 [5/5] (5.86ns)   --->   "%fx_18 = dadd i64 %fx_17, i64 %mul29_1_2" [md.c:48]   --->   Operation 5995 'dadd' 'fx_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5996 [5/5] (5.86ns)   --->   "%fy_18 = dadd i64 %fy_17, i64 %mul31_1_2" [md.c:49]   --->   Operation 5996 'dadd' 'fy_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5997 [5/5] (5.86ns)   --->   "%fz_18 = dadd i64 %fz_17, i64 %mul33_1_2" [md.c:50]   --->   Operation 5997 'dadd' 'fz_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5998 [1/5] (6.50ns)   --->   "%mul29_1_10 = dmul i64 %delx_27, i64 %force_27" [md.c:48]   --->   Operation 5998 'dmul' 'mul29_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 5999 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_10, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 5999 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 6000 [1/5] (6.50ns)   --->   "%mul31_1_10 = dmul i64 %dely_27, i64 %force_27" [md.c:49]   --->   Operation 6000 'dmul' 'mul31_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 6001 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_10, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 6001 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 6002 [1/5] (6.50ns)   --->   "%mul33_1_10 = dmul i64 %delz_27, i64 %force_27" [md.c:50]   --->   Operation 6002 'dmul' 'mul33_1_10' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 6003 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_10, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 6003 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 6004 [2/5] (6.50ns)   --->   "%mul29_1_11 = dmul i64 %delx_28, i64 %force_28" [md.c:48]   --->   Operation 6004 'dmul' 'mul29_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 6005 [2/5] (6.50ns)   --->   "%mul31_1_11 = dmul i64 %dely_28, i64 %force_28" [md.c:49]   --->   Operation 6005 'dmul' 'mul31_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 6006 [2/5] (6.50ns)   --->   "%mul33_1_11 = dmul i64 %delz_28, i64 %force_28" [md.c:50]   --->   Operation 6006 'dmul' 'mul33_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 6007 [3/5] (6.50ns)   --->   "%mul29_1_12 = dmul i64 %delx_29, i64 %force_29" [md.c:48]   --->   Operation 6007 'dmul' 'mul29_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 6008 [3/5] (6.50ns)   --->   "%mul31_1_12 = dmul i64 %dely_29, i64 %force_29" [md.c:49]   --->   Operation 6008 'dmul' 'mul31_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 6009 [3/5] (6.50ns)   --->   "%mul33_1_12 = dmul i64 %delz_29, i64 %force_29" [md.c:50]   --->   Operation 6009 'dmul' 'mul33_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 6010 [4/5] (6.50ns)   --->   "%mul29_1_13 = dmul i64 %delx_30, i64 %force_30" [md.c:48]   --->   Operation 6010 'dmul' 'mul29_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 6011 [4/5] (6.50ns)   --->   "%mul31_1_13 = dmul i64 %dely_30, i64 %force_30" [md.c:49]   --->   Operation 6011 'dmul' 'mul31_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 6012 [4/5] (6.50ns)   --->   "%mul33_1_13 = dmul i64 %delz_30, i64 %force_30" [md.c:50]   --->   Operation 6012 'dmul' 'mul33_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 6013 [1/5] (7.14ns)   --->   "%force_31 = dmul i64 %r2inv_31, i64 %potential_31" [md.c:47]   --->   Operation 6013 'dmul' 'force_31' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.50>
ST_90 : Operation 6014 [4/5] (5.86ns)   --->   "%fx_2 = dadd i64 %fx_1, i64 %mul29_2" [md.c:48]   --->   Operation 6014 'dadd' 'fx_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6015 [4/5] (5.86ns)   --->   "%fy_2 = dadd i64 %fy_1, i64 %mul31_2" [md.c:49]   --->   Operation 6015 'dadd' 'fy_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6016 [4/5] (5.86ns)   --->   "%fz_2 = dadd i64 %fz_1, i64 %mul33_2" [md.c:50]   --->   Operation 6016 'dadd' 'fz_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6017 [1/5] (6.50ns)   --->   "%mul29_12 = dmul i64 %delx_12, i64 %force_12" [md.c:48]   --->   Operation 6017 'dmul' 'mul29_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6018 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_12, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 6018 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 6019 [1/5] (6.50ns)   --->   "%mul31_12 = dmul i64 %dely_12, i64 %force_12" [md.c:49]   --->   Operation 6019 'dmul' 'mul31_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6020 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_12, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 6020 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 6021 [1/5] (6.50ns)   --->   "%mul33_12 = dmul i64 %delz_12, i64 %force_12" [md.c:50]   --->   Operation 6021 'dmul' 'mul33_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6022 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_12, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 6022 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 6023 [2/5] (6.50ns)   --->   "%mul29_13 = dmul i64 %delx_13, i64 %force_13" [md.c:48]   --->   Operation 6023 'dmul' 'mul29_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6024 [2/5] (6.50ns)   --->   "%mul31_13 = dmul i64 %dely_13, i64 %force_13" [md.c:49]   --->   Operation 6024 'dmul' 'mul31_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6025 [2/5] (6.50ns)   --->   "%mul33_13 = dmul i64 %delz_13, i64 %force_13" [md.c:50]   --->   Operation 6025 'dmul' 'mul33_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6026 [3/5] (6.50ns)   --->   "%mul29_14 = dmul i64 %delx_14, i64 %force_14" [md.c:48]   --->   Operation 6026 'dmul' 'mul29_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6027 [3/5] (6.50ns)   --->   "%mul31_14 = dmul i64 %dely_14, i64 %force_14" [md.c:49]   --->   Operation 6027 'dmul' 'mul31_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6028 [3/5] (6.50ns)   --->   "%mul33_14 = dmul i64 %delz_14, i64 %force_14" [md.c:50]   --->   Operation 6028 'dmul' 'mul33_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6029 [5/5] (6.50ns)   --->   "%mul29_15 = dmul i64 %delx_15, i64 %force_15" [md.c:48]   --->   Operation 6029 'dmul' 'mul29_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6030 [5/5] (6.50ns)   --->   "%mul31_15 = dmul i64 %dely_15, i64 %force_15" [md.c:49]   --->   Operation 6030 'dmul' 'mul31_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6031 [5/5] (6.50ns)   --->   "%mul33_15 = dmul i64 %delz_15, i64 %force_15" [md.c:50]   --->   Operation 6031 'dmul' 'mul33_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6032 [4/5] (5.86ns)   --->   "%fx_18 = dadd i64 %fx_17, i64 %mul29_1_2" [md.c:48]   --->   Operation 6032 'dadd' 'fx_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6033 [4/5] (5.86ns)   --->   "%fy_18 = dadd i64 %fy_17, i64 %mul31_1_2" [md.c:49]   --->   Operation 6033 'dadd' 'fy_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6034 [4/5] (5.86ns)   --->   "%fz_18 = dadd i64 %fz_17, i64 %mul33_1_2" [md.c:50]   --->   Operation 6034 'dadd' 'fz_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6035 [1/5] (6.50ns)   --->   "%mul29_1_11 = dmul i64 %delx_28, i64 %force_28" [md.c:48]   --->   Operation 6035 'dmul' 'mul29_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6036 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_11, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 6036 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 6037 [1/5] (6.50ns)   --->   "%mul31_1_11 = dmul i64 %dely_28, i64 %force_28" [md.c:49]   --->   Operation 6037 'dmul' 'mul31_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6038 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_11, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 6038 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 6039 [1/5] (6.50ns)   --->   "%mul33_1_11 = dmul i64 %delz_28, i64 %force_28" [md.c:50]   --->   Operation 6039 'dmul' 'mul33_1_11' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6040 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_11, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 6040 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 6041 [2/5] (6.50ns)   --->   "%mul29_1_12 = dmul i64 %delx_29, i64 %force_29" [md.c:48]   --->   Operation 6041 'dmul' 'mul29_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6042 [2/5] (6.50ns)   --->   "%mul31_1_12 = dmul i64 %dely_29, i64 %force_29" [md.c:49]   --->   Operation 6042 'dmul' 'mul31_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6043 [2/5] (6.50ns)   --->   "%mul33_1_12 = dmul i64 %delz_29, i64 %force_29" [md.c:50]   --->   Operation 6043 'dmul' 'mul33_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6044 [3/5] (6.50ns)   --->   "%mul29_1_13 = dmul i64 %delx_30, i64 %force_30" [md.c:48]   --->   Operation 6044 'dmul' 'mul29_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6045 [3/5] (6.50ns)   --->   "%mul31_1_13 = dmul i64 %dely_30, i64 %force_30" [md.c:49]   --->   Operation 6045 'dmul' 'mul31_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6046 [3/5] (6.50ns)   --->   "%mul33_1_13 = dmul i64 %delz_30, i64 %force_30" [md.c:50]   --->   Operation 6046 'dmul' 'mul33_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6047 [5/5] (6.50ns)   --->   "%mul29_1_14 = dmul i64 %delx_31, i64 %force_31" [md.c:48]   --->   Operation 6047 'dmul' 'mul29_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6048 [5/5] (6.50ns)   --->   "%mul31_1_14 = dmul i64 %dely_31, i64 %force_31" [md.c:49]   --->   Operation 6048 'dmul' 'mul31_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 6049 [5/5] (6.50ns)   --->   "%mul33_1_14 = dmul i64 %delz_31, i64 %force_31" [md.c:50]   --->   Operation 6049 'dmul' 'mul33_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.50>
ST_91 : Operation 6050 [3/5] (5.86ns)   --->   "%fx_2 = dadd i64 %fx_1, i64 %mul29_2" [md.c:48]   --->   Operation 6050 'dadd' 'fx_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6051 [3/5] (5.86ns)   --->   "%fy_2 = dadd i64 %fy_1, i64 %mul31_2" [md.c:49]   --->   Operation 6051 'dadd' 'fy_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6052 [3/5] (5.86ns)   --->   "%fz_2 = dadd i64 %fz_1, i64 %mul33_2" [md.c:50]   --->   Operation 6052 'dadd' 'fz_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6053 [1/5] (6.50ns)   --->   "%mul29_13 = dmul i64 %delx_13, i64 %force_13" [md.c:48]   --->   Operation 6053 'dmul' 'mul29_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6054 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_13, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 6054 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 6055 [1/5] (6.50ns)   --->   "%mul31_13 = dmul i64 %dely_13, i64 %force_13" [md.c:49]   --->   Operation 6055 'dmul' 'mul31_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6056 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_13, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 6056 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 6057 [1/5] (6.50ns)   --->   "%mul33_13 = dmul i64 %delz_13, i64 %force_13" [md.c:50]   --->   Operation 6057 'dmul' 'mul33_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6058 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_13, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 6058 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 6059 [2/5] (6.50ns)   --->   "%mul29_14 = dmul i64 %delx_14, i64 %force_14" [md.c:48]   --->   Operation 6059 'dmul' 'mul29_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6060 [2/5] (6.50ns)   --->   "%mul31_14 = dmul i64 %dely_14, i64 %force_14" [md.c:49]   --->   Operation 6060 'dmul' 'mul31_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6061 [2/5] (6.50ns)   --->   "%mul33_14 = dmul i64 %delz_14, i64 %force_14" [md.c:50]   --->   Operation 6061 'dmul' 'mul33_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6062 [4/5] (6.50ns)   --->   "%mul29_15 = dmul i64 %delx_15, i64 %force_15" [md.c:48]   --->   Operation 6062 'dmul' 'mul29_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6063 [4/5] (6.50ns)   --->   "%mul31_15 = dmul i64 %dely_15, i64 %force_15" [md.c:49]   --->   Operation 6063 'dmul' 'mul31_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6064 [4/5] (6.50ns)   --->   "%mul33_15 = dmul i64 %delz_15, i64 %force_15" [md.c:50]   --->   Operation 6064 'dmul' 'mul33_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6065 [3/5] (5.86ns)   --->   "%fx_18 = dadd i64 %fx_17, i64 %mul29_1_2" [md.c:48]   --->   Operation 6065 'dadd' 'fx_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6066 [3/5] (5.86ns)   --->   "%fy_18 = dadd i64 %fy_17, i64 %mul31_1_2" [md.c:49]   --->   Operation 6066 'dadd' 'fy_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6067 [3/5] (5.86ns)   --->   "%fz_18 = dadd i64 %fz_17, i64 %mul33_1_2" [md.c:50]   --->   Operation 6067 'dadd' 'fz_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6068 [1/5] (6.50ns)   --->   "%mul29_1_12 = dmul i64 %delx_29, i64 %force_29" [md.c:48]   --->   Operation 6068 'dmul' 'mul29_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6069 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_12, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 6069 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 6070 [1/5] (6.50ns)   --->   "%mul31_1_12 = dmul i64 %dely_29, i64 %force_29" [md.c:49]   --->   Operation 6070 'dmul' 'mul31_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6071 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_12, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 6071 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 6072 [1/5] (6.50ns)   --->   "%mul33_1_12 = dmul i64 %delz_29, i64 %force_29" [md.c:50]   --->   Operation 6072 'dmul' 'mul33_1_12' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6073 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_12, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 6073 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 6074 [2/5] (6.50ns)   --->   "%mul29_1_13 = dmul i64 %delx_30, i64 %force_30" [md.c:48]   --->   Operation 6074 'dmul' 'mul29_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6075 [2/5] (6.50ns)   --->   "%mul31_1_13 = dmul i64 %dely_30, i64 %force_30" [md.c:49]   --->   Operation 6075 'dmul' 'mul31_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6076 [2/5] (6.50ns)   --->   "%mul33_1_13 = dmul i64 %delz_30, i64 %force_30" [md.c:50]   --->   Operation 6076 'dmul' 'mul33_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6077 [4/5] (6.50ns)   --->   "%mul29_1_14 = dmul i64 %delx_31, i64 %force_31" [md.c:48]   --->   Operation 6077 'dmul' 'mul29_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6078 [4/5] (6.50ns)   --->   "%mul31_1_14 = dmul i64 %dely_31, i64 %force_31" [md.c:49]   --->   Operation 6078 'dmul' 'mul31_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 6079 [4/5] (6.50ns)   --->   "%mul33_1_14 = dmul i64 %delz_31, i64 %force_31" [md.c:50]   --->   Operation 6079 'dmul' 'mul33_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.50>
ST_92 : Operation 6080 [2/5] (5.86ns)   --->   "%fx_2 = dadd i64 %fx_1, i64 %mul29_2" [md.c:48]   --->   Operation 6080 'dadd' 'fx_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6081 [2/5] (5.86ns)   --->   "%fy_2 = dadd i64 %fy_1, i64 %mul31_2" [md.c:49]   --->   Operation 6081 'dadd' 'fy_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6082 [2/5] (5.86ns)   --->   "%fz_2 = dadd i64 %fz_1, i64 %mul33_2" [md.c:50]   --->   Operation 6082 'dadd' 'fz_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6083 [1/5] (6.50ns)   --->   "%mul29_14 = dmul i64 %delx_14, i64 %force_14" [md.c:48]   --->   Operation 6083 'dmul' 'mul29_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6084 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_14, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 6084 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 6085 [1/5] (6.50ns)   --->   "%mul31_14 = dmul i64 %dely_14, i64 %force_14" [md.c:49]   --->   Operation 6085 'dmul' 'mul31_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6086 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_14, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 6086 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 6087 [1/5] (6.50ns)   --->   "%mul33_14 = dmul i64 %delz_14, i64 %force_14" [md.c:50]   --->   Operation 6087 'dmul' 'mul33_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6088 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_14, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 6088 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 6089 [3/5] (6.50ns)   --->   "%mul29_15 = dmul i64 %delx_15, i64 %force_15" [md.c:48]   --->   Operation 6089 'dmul' 'mul29_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6090 [3/5] (6.50ns)   --->   "%mul31_15 = dmul i64 %dely_15, i64 %force_15" [md.c:49]   --->   Operation 6090 'dmul' 'mul31_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6091 [3/5] (6.50ns)   --->   "%mul33_15 = dmul i64 %delz_15, i64 %force_15" [md.c:50]   --->   Operation 6091 'dmul' 'mul33_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6092 [2/5] (5.86ns)   --->   "%fx_18 = dadd i64 %fx_17, i64 %mul29_1_2" [md.c:48]   --->   Operation 6092 'dadd' 'fx_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6093 [2/5] (5.86ns)   --->   "%fy_18 = dadd i64 %fy_17, i64 %mul31_1_2" [md.c:49]   --->   Operation 6093 'dadd' 'fy_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6094 [2/5] (5.86ns)   --->   "%fz_18 = dadd i64 %fz_17, i64 %mul33_1_2" [md.c:50]   --->   Operation 6094 'dadd' 'fz_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6095 [1/5] (6.50ns)   --->   "%mul29_1_13 = dmul i64 %delx_30, i64 %force_30" [md.c:48]   --->   Operation 6095 'dmul' 'mul29_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6096 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_13, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 6096 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 6097 [1/5] (6.50ns)   --->   "%mul31_1_13 = dmul i64 %dely_30, i64 %force_30" [md.c:49]   --->   Operation 6097 'dmul' 'mul31_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6098 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_13, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 6098 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 6099 [1/5] (6.50ns)   --->   "%mul33_1_13 = dmul i64 %delz_30, i64 %force_30" [md.c:50]   --->   Operation 6099 'dmul' 'mul33_1_13' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6100 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_13, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 6100 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 6101 [3/5] (6.50ns)   --->   "%mul29_1_14 = dmul i64 %delx_31, i64 %force_31" [md.c:48]   --->   Operation 6101 'dmul' 'mul29_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6102 [3/5] (6.50ns)   --->   "%mul31_1_14 = dmul i64 %dely_31, i64 %force_31" [md.c:49]   --->   Operation 6102 'dmul' 'mul31_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 6103 [3/5] (6.50ns)   --->   "%mul33_1_14 = dmul i64 %delz_31, i64 %force_31" [md.c:50]   --->   Operation 6103 'dmul' 'mul33_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.50>
ST_93 : Operation 6104 [1/5] (5.86ns)   --->   "%fx_2 = dadd i64 %fx_1, i64 %mul29_2" [md.c:48]   --->   Operation 6104 'dadd' 'fx_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 6105 [1/5] (5.86ns)   --->   "%fy_2 = dadd i64 %fy_1, i64 %mul31_2" [md.c:49]   --->   Operation 6105 'dadd' 'fy_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 6106 [1/5] (5.86ns)   --->   "%fz_2 = dadd i64 %fz_1, i64 %mul33_2" [md.c:50]   --->   Operation 6106 'dadd' 'fz_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 6107 [2/5] (6.50ns)   --->   "%mul29_15 = dmul i64 %delx_15, i64 %force_15" [md.c:48]   --->   Operation 6107 'dmul' 'mul29_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 6108 [2/5] (6.50ns)   --->   "%mul31_15 = dmul i64 %dely_15, i64 %force_15" [md.c:49]   --->   Operation 6108 'dmul' 'mul31_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 6109 [2/5] (6.50ns)   --->   "%mul33_15 = dmul i64 %delz_15, i64 %force_15" [md.c:50]   --->   Operation 6109 'dmul' 'mul33_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 6110 [1/5] (5.86ns)   --->   "%fx_18 = dadd i64 %fx_17, i64 %mul29_1_2" [md.c:48]   --->   Operation 6110 'dadd' 'fx_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 6111 [1/5] (5.86ns)   --->   "%fy_18 = dadd i64 %fy_17, i64 %mul31_1_2" [md.c:49]   --->   Operation 6111 'dadd' 'fy_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 6112 [1/5] (5.86ns)   --->   "%fz_18 = dadd i64 %fz_17, i64 %mul33_1_2" [md.c:50]   --->   Operation 6112 'dadd' 'fz_18' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 6113 [2/5] (6.50ns)   --->   "%mul29_1_14 = dmul i64 %delx_31, i64 %force_31" [md.c:48]   --->   Operation 6113 'dmul' 'mul29_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 6114 [2/5] (6.50ns)   --->   "%mul31_1_14 = dmul i64 %dely_31, i64 %force_31" [md.c:49]   --->   Operation 6114 'dmul' 'mul31_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 6115 [2/5] (6.50ns)   --->   "%mul33_1_14 = dmul i64 %delz_31, i64 %force_31" [md.c:50]   --->   Operation 6115 'dmul' 'mul33_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.50>
ST_94 : Operation 6116 [5/5] (5.86ns)   --->   "%fx_3 = dadd i64 %fx_2, i64 %mul29_3" [md.c:48]   --->   Operation 6116 'dadd' 'fx_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 6117 [5/5] (5.86ns)   --->   "%fy_3 = dadd i64 %fy_2, i64 %mul31_3" [md.c:49]   --->   Operation 6117 'dadd' 'fy_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 6118 [5/5] (5.86ns)   --->   "%fz_3 = dadd i64 %fz_2, i64 %mul33_3" [md.c:50]   --->   Operation 6118 'dadd' 'fz_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 6119 [1/5] (6.50ns)   --->   "%mul29_15 = dmul i64 %delx_15, i64 %force_15" [md.c:48]   --->   Operation 6119 'dmul' 'mul29_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 6120 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_15, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 6120 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 6121 [1/5] (6.50ns)   --->   "%mul31_15 = dmul i64 %dely_15, i64 %force_15" [md.c:49]   --->   Operation 6121 'dmul' 'mul31_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 6122 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_15, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 6122 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 6123 [1/5] (6.50ns)   --->   "%mul33_15 = dmul i64 %delz_15, i64 %force_15" [md.c:50]   --->   Operation 6123 'dmul' 'mul33_15' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 6124 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_15, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 6124 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 6125 [5/5] (5.86ns)   --->   "%fx_19 = dadd i64 %fx_18, i64 %mul29_1_3" [md.c:48]   --->   Operation 6125 'dadd' 'fx_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 6126 [5/5] (5.86ns)   --->   "%fy_19 = dadd i64 %fy_18, i64 %mul31_1_3" [md.c:49]   --->   Operation 6126 'dadd' 'fy_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 6127 [5/5] (5.86ns)   --->   "%fz_19 = dadd i64 %fz_18, i64 %mul33_1_3" [md.c:50]   --->   Operation 6127 'dadd' 'fz_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 6128 [1/5] (6.50ns)   --->   "%mul29_1_14 = dmul i64 %delx_31, i64 %force_31" [md.c:48]   --->   Operation 6128 'dmul' 'mul29_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 6129 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul29_1_14, i64 510, i64 12, i64 18446744073709551615" [md.c:48]   --->   Operation 6129 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 6130 [1/5] (6.50ns)   --->   "%mul31_1_14 = dmul i64 %dely_31, i64 %force_31" [md.c:49]   --->   Operation 6130 'dmul' 'mul31_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 6131 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul31_1_14, i64 510, i64 12, i64 18446744073709551615" [md.c:49]   --->   Operation 6131 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 6132 [1/5] (6.50ns)   --->   "%mul33_1_14 = dmul i64 %delz_31, i64 %force_31" [md.c:50]   --->   Operation 6132 'dmul' 'mul33_1_14' <Predicate = true> <Delay = 6.50> <CoreInst = "DMul_fulldsp">   --->   Core 48 'DMul_fulldsp' <Latency = 4> <II = 1> <Delay = 6.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 6133 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i64 %mul33_1_14, i64 510, i64 12, i64 18446744073709551615" [md.c:50]   --->   Operation 6133 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>

State 95 <SV = 94> <Delay = 5.86>
ST_95 : Operation 6134 [4/5] (5.86ns)   --->   "%fx_3 = dadd i64 %fx_2, i64 %mul29_3" [md.c:48]   --->   Operation 6134 'dadd' 'fx_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 6135 [4/5] (5.86ns)   --->   "%fy_3 = dadd i64 %fy_2, i64 %mul31_3" [md.c:49]   --->   Operation 6135 'dadd' 'fy_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 6136 [4/5] (5.86ns)   --->   "%fz_3 = dadd i64 %fz_2, i64 %mul33_3" [md.c:50]   --->   Operation 6136 'dadd' 'fz_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 6137 [4/5] (5.86ns)   --->   "%fx_19 = dadd i64 %fx_18, i64 %mul29_1_3" [md.c:48]   --->   Operation 6137 'dadd' 'fx_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 6138 [4/5] (5.86ns)   --->   "%fy_19 = dadd i64 %fy_18, i64 %mul31_1_3" [md.c:49]   --->   Operation 6138 'dadd' 'fy_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 6139 [4/5] (5.86ns)   --->   "%fz_19 = dadd i64 %fz_18, i64 %mul33_1_3" [md.c:50]   --->   Operation 6139 'dadd' 'fz_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 5.86>
ST_96 : Operation 6140 [3/5] (5.86ns)   --->   "%fx_3 = dadd i64 %fx_2, i64 %mul29_3" [md.c:48]   --->   Operation 6140 'dadd' 'fx_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 6141 [3/5] (5.86ns)   --->   "%fy_3 = dadd i64 %fy_2, i64 %mul31_3" [md.c:49]   --->   Operation 6141 'dadd' 'fy_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 6142 [3/5] (5.86ns)   --->   "%fz_3 = dadd i64 %fz_2, i64 %mul33_3" [md.c:50]   --->   Operation 6142 'dadd' 'fz_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 6143 [3/5] (5.86ns)   --->   "%fx_19 = dadd i64 %fx_18, i64 %mul29_1_3" [md.c:48]   --->   Operation 6143 'dadd' 'fx_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 6144 [3/5] (5.86ns)   --->   "%fy_19 = dadd i64 %fy_18, i64 %mul31_1_3" [md.c:49]   --->   Operation 6144 'dadd' 'fy_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 6145 [3/5] (5.86ns)   --->   "%fz_19 = dadd i64 %fz_18, i64 %mul33_1_3" [md.c:50]   --->   Operation 6145 'dadd' 'fz_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 5.86>
ST_97 : Operation 6146 [2/5] (5.86ns)   --->   "%fx_3 = dadd i64 %fx_2, i64 %mul29_3" [md.c:48]   --->   Operation 6146 'dadd' 'fx_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 6147 [2/5] (5.86ns)   --->   "%fy_3 = dadd i64 %fy_2, i64 %mul31_3" [md.c:49]   --->   Operation 6147 'dadd' 'fy_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 6148 [2/5] (5.86ns)   --->   "%fz_3 = dadd i64 %fz_2, i64 %mul33_3" [md.c:50]   --->   Operation 6148 'dadd' 'fz_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 6149 [2/5] (5.86ns)   --->   "%fx_19 = dadd i64 %fx_18, i64 %mul29_1_3" [md.c:48]   --->   Operation 6149 'dadd' 'fx_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 6150 [2/5] (5.86ns)   --->   "%fy_19 = dadd i64 %fy_18, i64 %mul31_1_3" [md.c:49]   --->   Operation 6150 'dadd' 'fy_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 6151 [2/5] (5.86ns)   --->   "%fz_19 = dadd i64 %fz_18, i64 %mul33_1_3" [md.c:50]   --->   Operation 6151 'dadd' 'fz_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 5.86>
ST_98 : Operation 6152 [1/5] (5.86ns)   --->   "%fx_3 = dadd i64 %fx_2, i64 %mul29_3" [md.c:48]   --->   Operation 6152 'dadd' 'fx_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 6153 [1/5] (5.86ns)   --->   "%fy_3 = dadd i64 %fy_2, i64 %mul31_3" [md.c:49]   --->   Operation 6153 'dadd' 'fy_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 6154 [1/5] (5.86ns)   --->   "%fz_3 = dadd i64 %fz_2, i64 %mul33_3" [md.c:50]   --->   Operation 6154 'dadd' 'fz_3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 6155 [1/5] (5.86ns)   --->   "%fx_19 = dadd i64 %fx_18, i64 %mul29_1_3" [md.c:48]   --->   Operation 6155 'dadd' 'fx_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 6156 [1/5] (5.86ns)   --->   "%fy_19 = dadd i64 %fy_18, i64 %mul31_1_3" [md.c:49]   --->   Operation 6156 'dadd' 'fy_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 6157 [1/5] (5.86ns)   --->   "%fz_19 = dadd i64 %fz_18, i64 %mul33_1_3" [md.c:50]   --->   Operation 6157 'dadd' 'fz_19' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 5.86>
ST_99 : Operation 6158 [5/5] (5.86ns)   --->   "%fx_4 = dadd i64 %fx_3, i64 %mul29_4" [md.c:48]   --->   Operation 6158 'dadd' 'fx_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 6159 [5/5] (5.86ns)   --->   "%fy_4 = dadd i64 %fy_3, i64 %mul31_4" [md.c:49]   --->   Operation 6159 'dadd' 'fy_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 6160 [5/5] (5.86ns)   --->   "%fz_4 = dadd i64 %fz_3, i64 %mul33_4" [md.c:50]   --->   Operation 6160 'dadd' 'fz_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 6161 [5/5] (5.86ns)   --->   "%fx_20 = dadd i64 %fx_19, i64 %mul29_1_4" [md.c:48]   --->   Operation 6161 'dadd' 'fx_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 6162 [5/5] (5.86ns)   --->   "%fy_20 = dadd i64 %fy_19, i64 %mul31_1_4" [md.c:49]   --->   Operation 6162 'dadd' 'fy_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 6163 [5/5] (5.86ns)   --->   "%fz_20 = dadd i64 %fz_19, i64 %mul33_1_4" [md.c:50]   --->   Operation 6163 'dadd' 'fz_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 5.86>
ST_100 : Operation 6164 [4/5] (5.86ns)   --->   "%fx_4 = dadd i64 %fx_3, i64 %mul29_4" [md.c:48]   --->   Operation 6164 'dadd' 'fx_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 6165 [4/5] (5.86ns)   --->   "%fy_4 = dadd i64 %fy_3, i64 %mul31_4" [md.c:49]   --->   Operation 6165 'dadd' 'fy_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 6166 [4/5] (5.86ns)   --->   "%fz_4 = dadd i64 %fz_3, i64 %mul33_4" [md.c:50]   --->   Operation 6166 'dadd' 'fz_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 6167 [4/5] (5.86ns)   --->   "%fx_20 = dadd i64 %fx_19, i64 %mul29_1_4" [md.c:48]   --->   Operation 6167 'dadd' 'fx_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 6168 [4/5] (5.86ns)   --->   "%fy_20 = dadd i64 %fy_19, i64 %mul31_1_4" [md.c:49]   --->   Operation 6168 'dadd' 'fy_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 6169 [4/5] (5.86ns)   --->   "%fz_20 = dadd i64 %fz_19, i64 %mul33_1_4" [md.c:50]   --->   Operation 6169 'dadd' 'fz_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 5.86>
ST_101 : Operation 6170 [3/5] (5.86ns)   --->   "%fx_4 = dadd i64 %fx_3, i64 %mul29_4" [md.c:48]   --->   Operation 6170 'dadd' 'fx_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 6171 [3/5] (5.86ns)   --->   "%fy_4 = dadd i64 %fy_3, i64 %mul31_4" [md.c:49]   --->   Operation 6171 'dadd' 'fy_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 6172 [3/5] (5.86ns)   --->   "%fz_4 = dadd i64 %fz_3, i64 %mul33_4" [md.c:50]   --->   Operation 6172 'dadd' 'fz_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 6173 [3/5] (5.86ns)   --->   "%fx_20 = dadd i64 %fx_19, i64 %mul29_1_4" [md.c:48]   --->   Operation 6173 'dadd' 'fx_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 6174 [3/5] (5.86ns)   --->   "%fy_20 = dadd i64 %fy_19, i64 %mul31_1_4" [md.c:49]   --->   Operation 6174 'dadd' 'fy_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 6175 [3/5] (5.86ns)   --->   "%fz_20 = dadd i64 %fz_19, i64 %mul33_1_4" [md.c:50]   --->   Operation 6175 'dadd' 'fz_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 5.86>
ST_102 : Operation 6176 [2/5] (5.86ns)   --->   "%fx_4 = dadd i64 %fx_3, i64 %mul29_4" [md.c:48]   --->   Operation 6176 'dadd' 'fx_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 6177 [2/5] (5.86ns)   --->   "%fy_4 = dadd i64 %fy_3, i64 %mul31_4" [md.c:49]   --->   Operation 6177 'dadd' 'fy_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 6178 [2/5] (5.86ns)   --->   "%fz_4 = dadd i64 %fz_3, i64 %mul33_4" [md.c:50]   --->   Operation 6178 'dadd' 'fz_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 6179 [2/5] (5.86ns)   --->   "%fx_20 = dadd i64 %fx_19, i64 %mul29_1_4" [md.c:48]   --->   Operation 6179 'dadd' 'fx_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 6180 [2/5] (5.86ns)   --->   "%fy_20 = dadd i64 %fy_19, i64 %mul31_1_4" [md.c:49]   --->   Operation 6180 'dadd' 'fy_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 6181 [2/5] (5.86ns)   --->   "%fz_20 = dadd i64 %fz_19, i64 %mul33_1_4" [md.c:50]   --->   Operation 6181 'dadd' 'fz_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 5.86>
ST_103 : Operation 6182 [1/5] (5.86ns)   --->   "%fx_4 = dadd i64 %fx_3, i64 %mul29_4" [md.c:48]   --->   Operation 6182 'dadd' 'fx_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 6183 [1/5] (5.86ns)   --->   "%fy_4 = dadd i64 %fy_3, i64 %mul31_4" [md.c:49]   --->   Operation 6183 'dadd' 'fy_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 6184 [1/5] (5.86ns)   --->   "%fz_4 = dadd i64 %fz_3, i64 %mul33_4" [md.c:50]   --->   Operation 6184 'dadd' 'fz_4' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 6185 [1/5] (5.86ns)   --->   "%fx_20 = dadd i64 %fx_19, i64 %mul29_1_4" [md.c:48]   --->   Operation 6185 'dadd' 'fx_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 6186 [1/5] (5.86ns)   --->   "%fy_20 = dadd i64 %fy_19, i64 %mul31_1_4" [md.c:49]   --->   Operation 6186 'dadd' 'fy_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 6187 [1/5] (5.86ns)   --->   "%fz_20 = dadd i64 %fz_19, i64 %mul33_1_4" [md.c:50]   --->   Operation 6187 'dadd' 'fz_20' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 5.86>
ST_104 : Operation 6188 [5/5] (5.86ns)   --->   "%fx_5 = dadd i64 %fx_4, i64 %mul29_5" [md.c:48]   --->   Operation 6188 'dadd' 'fx_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 6189 [5/5] (5.86ns)   --->   "%fy_5 = dadd i64 %fy_4, i64 %mul31_5" [md.c:49]   --->   Operation 6189 'dadd' 'fy_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 6190 [5/5] (5.86ns)   --->   "%fz_5 = dadd i64 %fz_4, i64 %mul33_5" [md.c:50]   --->   Operation 6190 'dadd' 'fz_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 6191 [5/5] (5.86ns)   --->   "%fx_21 = dadd i64 %fx_20, i64 %mul29_1_5" [md.c:48]   --->   Operation 6191 'dadd' 'fx_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 6192 [5/5] (5.86ns)   --->   "%fy_21 = dadd i64 %fy_20, i64 %mul31_1_5" [md.c:49]   --->   Operation 6192 'dadd' 'fy_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 6193 [5/5] (5.86ns)   --->   "%fz_21 = dadd i64 %fz_20, i64 %mul33_1_5" [md.c:50]   --->   Operation 6193 'dadd' 'fz_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 5.86>
ST_105 : Operation 6194 [4/5] (5.86ns)   --->   "%fx_5 = dadd i64 %fx_4, i64 %mul29_5" [md.c:48]   --->   Operation 6194 'dadd' 'fx_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 6195 [4/5] (5.86ns)   --->   "%fy_5 = dadd i64 %fy_4, i64 %mul31_5" [md.c:49]   --->   Operation 6195 'dadd' 'fy_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 6196 [4/5] (5.86ns)   --->   "%fz_5 = dadd i64 %fz_4, i64 %mul33_5" [md.c:50]   --->   Operation 6196 'dadd' 'fz_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 6197 [4/5] (5.86ns)   --->   "%fx_21 = dadd i64 %fx_20, i64 %mul29_1_5" [md.c:48]   --->   Operation 6197 'dadd' 'fx_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 6198 [4/5] (5.86ns)   --->   "%fy_21 = dadd i64 %fy_20, i64 %mul31_1_5" [md.c:49]   --->   Operation 6198 'dadd' 'fy_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 6199 [4/5] (5.86ns)   --->   "%fz_21 = dadd i64 %fz_20, i64 %mul33_1_5" [md.c:50]   --->   Operation 6199 'dadd' 'fz_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 5.86>
ST_106 : Operation 6200 [3/5] (5.86ns)   --->   "%fx_5 = dadd i64 %fx_4, i64 %mul29_5" [md.c:48]   --->   Operation 6200 'dadd' 'fx_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 6201 [3/5] (5.86ns)   --->   "%fy_5 = dadd i64 %fy_4, i64 %mul31_5" [md.c:49]   --->   Operation 6201 'dadd' 'fy_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 6202 [3/5] (5.86ns)   --->   "%fz_5 = dadd i64 %fz_4, i64 %mul33_5" [md.c:50]   --->   Operation 6202 'dadd' 'fz_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 6203 [3/5] (5.86ns)   --->   "%fx_21 = dadd i64 %fx_20, i64 %mul29_1_5" [md.c:48]   --->   Operation 6203 'dadd' 'fx_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 6204 [3/5] (5.86ns)   --->   "%fy_21 = dadd i64 %fy_20, i64 %mul31_1_5" [md.c:49]   --->   Operation 6204 'dadd' 'fy_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 6205 [3/5] (5.86ns)   --->   "%fz_21 = dadd i64 %fz_20, i64 %mul33_1_5" [md.c:50]   --->   Operation 6205 'dadd' 'fz_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 5.86>
ST_107 : Operation 6206 [2/5] (5.86ns)   --->   "%fx_5 = dadd i64 %fx_4, i64 %mul29_5" [md.c:48]   --->   Operation 6206 'dadd' 'fx_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 6207 [2/5] (5.86ns)   --->   "%fy_5 = dadd i64 %fy_4, i64 %mul31_5" [md.c:49]   --->   Operation 6207 'dadd' 'fy_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 6208 [2/5] (5.86ns)   --->   "%fz_5 = dadd i64 %fz_4, i64 %mul33_5" [md.c:50]   --->   Operation 6208 'dadd' 'fz_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 6209 [2/5] (5.86ns)   --->   "%fx_21 = dadd i64 %fx_20, i64 %mul29_1_5" [md.c:48]   --->   Operation 6209 'dadd' 'fx_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 6210 [2/5] (5.86ns)   --->   "%fy_21 = dadd i64 %fy_20, i64 %mul31_1_5" [md.c:49]   --->   Operation 6210 'dadd' 'fy_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 6211 [2/5] (5.86ns)   --->   "%fz_21 = dadd i64 %fz_20, i64 %mul33_1_5" [md.c:50]   --->   Operation 6211 'dadd' 'fz_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 5.86>
ST_108 : Operation 6212 [1/5] (5.86ns)   --->   "%fx_5 = dadd i64 %fx_4, i64 %mul29_5" [md.c:48]   --->   Operation 6212 'dadd' 'fx_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 6213 [1/5] (5.86ns)   --->   "%fy_5 = dadd i64 %fy_4, i64 %mul31_5" [md.c:49]   --->   Operation 6213 'dadd' 'fy_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 6214 [1/5] (5.86ns)   --->   "%fz_5 = dadd i64 %fz_4, i64 %mul33_5" [md.c:50]   --->   Operation 6214 'dadd' 'fz_5' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 6215 [1/5] (5.86ns)   --->   "%fx_21 = dadd i64 %fx_20, i64 %mul29_1_5" [md.c:48]   --->   Operation 6215 'dadd' 'fx_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 6216 [1/5] (5.86ns)   --->   "%fy_21 = dadd i64 %fy_20, i64 %mul31_1_5" [md.c:49]   --->   Operation 6216 'dadd' 'fy_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 6217 [1/5] (5.86ns)   --->   "%fz_21 = dadd i64 %fz_20, i64 %mul33_1_5" [md.c:50]   --->   Operation 6217 'dadd' 'fz_21' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 5.86>
ST_109 : Operation 6218 [5/5] (5.86ns)   --->   "%fx_6 = dadd i64 %fx_5, i64 %mul29_6" [md.c:48]   --->   Operation 6218 'dadd' 'fx_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 6219 [5/5] (5.86ns)   --->   "%fy_6 = dadd i64 %fy_5, i64 %mul31_6" [md.c:49]   --->   Operation 6219 'dadd' 'fy_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 6220 [5/5] (5.86ns)   --->   "%fz_6 = dadd i64 %fz_5, i64 %mul33_6" [md.c:50]   --->   Operation 6220 'dadd' 'fz_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 6221 [5/5] (5.86ns)   --->   "%fx_22 = dadd i64 %fx_21, i64 %mul29_1_6" [md.c:48]   --->   Operation 6221 'dadd' 'fx_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 6222 [5/5] (5.86ns)   --->   "%fy_22 = dadd i64 %fy_21, i64 %mul31_1_6" [md.c:49]   --->   Operation 6222 'dadd' 'fy_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 6223 [5/5] (5.86ns)   --->   "%fz_22 = dadd i64 %fz_21, i64 %mul33_1_6" [md.c:50]   --->   Operation 6223 'dadd' 'fz_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 5.86>
ST_110 : Operation 6224 [4/5] (5.86ns)   --->   "%fx_6 = dadd i64 %fx_5, i64 %mul29_6" [md.c:48]   --->   Operation 6224 'dadd' 'fx_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 6225 [4/5] (5.86ns)   --->   "%fy_6 = dadd i64 %fy_5, i64 %mul31_6" [md.c:49]   --->   Operation 6225 'dadd' 'fy_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 6226 [4/5] (5.86ns)   --->   "%fz_6 = dadd i64 %fz_5, i64 %mul33_6" [md.c:50]   --->   Operation 6226 'dadd' 'fz_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 6227 [4/5] (5.86ns)   --->   "%fx_22 = dadd i64 %fx_21, i64 %mul29_1_6" [md.c:48]   --->   Operation 6227 'dadd' 'fx_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 6228 [4/5] (5.86ns)   --->   "%fy_22 = dadd i64 %fy_21, i64 %mul31_1_6" [md.c:49]   --->   Operation 6228 'dadd' 'fy_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 6229 [4/5] (5.86ns)   --->   "%fz_22 = dadd i64 %fz_21, i64 %mul33_1_6" [md.c:50]   --->   Operation 6229 'dadd' 'fz_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 5.86>
ST_111 : Operation 6230 [3/5] (5.86ns)   --->   "%fx_6 = dadd i64 %fx_5, i64 %mul29_6" [md.c:48]   --->   Operation 6230 'dadd' 'fx_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 6231 [3/5] (5.86ns)   --->   "%fy_6 = dadd i64 %fy_5, i64 %mul31_6" [md.c:49]   --->   Operation 6231 'dadd' 'fy_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 6232 [3/5] (5.86ns)   --->   "%fz_6 = dadd i64 %fz_5, i64 %mul33_6" [md.c:50]   --->   Operation 6232 'dadd' 'fz_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 6233 [3/5] (5.86ns)   --->   "%fx_22 = dadd i64 %fx_21, i64 %mul29_1_6" [md.c:48]   --->   Operation 6233 'dadd' 'fx_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 6234 [3/5] (5.86ns)   --->   "%fy_22 = dadd i64 %fy_21, i64 %mul31_1_6" [md.c:49]   --->   Operation 6234 'dadd' 'fy_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 6235 [3/5] (5.86ns)   --->   "%fz_22 = dadd i64 %fz_21, i64 %mul33_1_6" [md.c:50]   --->   Operation 6235 'dadd' 'fz_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 5.86>
ST_112 : Operation 6236 [2/5] (5.86ns)   --->   "%fx_6 = dadd i64 %fx_5, i64 %mul29_6" [md.c:48]   --->   Operation 6236 'dadd' 'fx_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 6237 [2/5] (5.86ns)   --->   "%fy_6 = dadd i64 %fy_5, i64 %mul31_6" [md.c:49]   --->   Operation 6237 'dadd' 'fy_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 6238 [2/5] (5.86ns)   --->   "%fz_6 = dadd i64 %fz_5, i64 %mul33_6" [md.c:50]   --->   Operation 6238 'dadd' 'fz_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 6239 [2/5] (5.86ns)   --->   "%fx_22 = dadd i64 %fx_21, i64 %mul29_1_6" [md.c:48]   --->   Operation 6239 'dadd' 'fx_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 6240 [2/5] (5.86ns)   --->   "%fy_22 = dadd i64 %fy_21, i64 %mul31_1_6" [md.c:49]   --->   Operation 6240 'dadd' 'fy_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 6241 [2/5] (5.86ns)   --->   "%fz_22 = dadd i64 %fz_21, i64 %mul33_1_6" [md.c:50]   --->   Operation 6241 'dadd' 'fz_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 5.86>
ST_113 : Operation 6242 [1/5] (5.86ns)   --->   "%fx_6 = dadd i64 %fx_5, i64 %mul29_6" [md.c:48]   --->   Operation 6242 'dadd' 'fx_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 6243 [1/5] (5.86ns)   --->   "%fy_6 = dadd i64 %fy_5, i64 %mul31_6" [md.c:49]   --->   Operation 6243 'dadd' 'fy_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 6244 [1/5] (5.86ns)   --->   "%fz_6 = dadd i64 %fz_5, i64 %mul33_6" [md.c:50]   --->   Operation 6244 'dadd' 'fz_6' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 6245 [1/5] (5.86ns)   --->   "%fx_22 = dadd i64 %fx_21, i64 %mul29_1_6" [md.c:48]   --->   Operation 6245 'dadd' 'fx_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 6246 [1/5] (5.86ns)   --->   "%fy_22 = dadd i64 %fy_21, i64 %mul31_1_6" [md.c:49]   --->   Operation 6246 'dadd' 'fy_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 6247 [1/5] (5.86ns)   --->   "%fz_22 = dadd i64 %fz_21, i64 %mul33_1_6" [md.c:50]   --->   Operation 6247 'dadd' 'fz_22' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 5.86>
ST_114 : Operation 6248 [5/5] (5.86ns)   --->   "%fx_7 = dadd i64 %fx_6, i64 %mul29_7" [md.c:48]   --->   Operation 6248 'dadd' 'fx_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 6249 [5/5] (5.86ns)   --->   "%fy_7 = dadd i64 %fy_6, i64 %mul31_7" [md.c:49]   --->   Operation 6249 'dadd' 'fy_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 6250 [5/5] (5.86ns)   --->   "%fz_7 = dadd i64 %fz_6, i64 %mul33_7" [md.c:50]   --->   Operation 6250 'dadd' 'fz_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 6251 [5/5] (5.86ns)   --->   "%fx_23 = dadd i64 %fx_22, i64 %mul29_1_7" [md.c:48]   --->   Operation 6251 'dadd' 'fx_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 6252 [5/5] (5.86ns)   --->   "%fy_23 = dadd i64 %fy_22, i64 %mul31_1_7" [md.c:49]   --->   Operation 6252 'dadd' 'fy_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 6253 [5/5] (5.86ns)   --->   "%fz_23 = dadd i64 %fz_22, i64 %mul33_1_7" [md.c:50]   --->   Operation 6253 'dadd' 'fz_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 5.86>
ST_115 : Operation 6254 [4/5] (5.86ns)   --->   "%fx_7 = dadd i64 %fx_6, i64 %mul29_7" [md.c:48]   --->   Operation 6254 'dadd' 'fx_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 6255 [4/5] (5.86ns)   --->   "%fy_7 = dadd i64 %fy_6, i64 %mul31_7" [md.c:49]   --->   Operation 6255 'dadd' 'fy_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 6256 [4/5] (5.86ns)   --->   "%fz_7 = dadd i64 %fz_6, i64 %mul33_7" [md.c:50]   --->   Operation 6256 'dadd' 'fz_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 6257 [4/5] (5.86ns)   --->   "%fx_23 = dadd i64 %fx_22, i64 %mul29_1_7" [md.c:48]   --->   Operation 6257 'dadd' 'fx_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 6258 [4/5] (5.86ns)   --->   "%fy_23 = dadd i64 %fy_22, i64 %mul31_1_7" [md.c:49]   --->   Operation 6258 'dadd' 'fy_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 6259 [4/5] (5.86ns)   --->   "%fz_23 = dadd i64 %fz_22, i64 %mul33_1_7" [md.c:50]   --->   Operation 6259 'dadd' 'fz_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 5.86>
ST_116 : Operation 6260 [3/5] (5.86ns)   --->   "%fx_7 = dadd i64 %fx_6, i64 %mul29_7" [md.c:48]   --->   Operation 6260 'dadd' 'fx_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 6261 [3/5] (5.86ns)   --->   "%fy_7 = dadd i64 %fy_6, i64 %mul31_7" [md.c:49]   --->   Operation 6261 'dadd' 'fy_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 6262 [3/5] (5.86ns)   --->   "%fz_7 = dadd i64 %fz_6, i64 %mul33_7" [md.c:50]   --->   Operation 6262 'dadd' 'fz_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 6263 [3/5] (5.86ns)   --->   "%fx_23 = dadd i64 %fx_22, i64 %mul29_1_7" [md.c:48]   --->   Operation 6263 'dadd' 'fx_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 6264 [3/5] (5.86ns)   --->   "%fy_23 = dadd i64 %fy_22, i64 %mul31_1_7" [md.c:49]   --->   Operation 6264 'dadd' 'fy_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 6265 [3/5] (5.86ns)   --->   "%fz_23 = dadd i64 %fz_22, i64 %mul33_1_7" [md.c:50]   --->   Operation 6265 'dadd' 'fz_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 5.86>
ST_117 : Operation 6266 [2/5] (5.86ns)   --->   "%fx_7 = dadd i64 %fx_6, i64 %mul29_7" [md.c:48]   --->   Operation 6266 'dadd' 'fx_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 6267 [2/5] (5.86ns)   --->   "%fy_7 = dadd i64 %fy_6, i64 %mul31_7" [md.c:49]   --->   Operation 6267 'dadd' 'fy_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 6268 [2/5] (5.86ns)   --->   "%fz_7 = dadd i64 %fz_6, i64 %mul33_7" [md.c:50]   --->   Operation 6268 'dadd' 'fz_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 6269 [2/5] (5.86ns)   --->   "%fx_23 = dadd i64 %fx_22, i64 %mul29_1_7" [md.c:48]   --->   Operation 6269 'dadd' 'fx_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 6270 [2/5] (5.86ns)   --->   "%fy_23 = dadd i64 %fy_22, i64 %mul31_1_7" [md.c:49]   --->   Operation 6270 'dadd' 'fy_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 6271 [2/5] (5.86ns)   --->   "%fz_23 = dadd i64 %fz_22, i64 %mul33_1_7" [md.c:50]   --->   Operation 6271 'dadd' 'fz_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 5.86>
ST_118 : Operation 6272 [1/5] (5.86ns)   --->   "%fx_7 = dadd i64 %fx_6, i64 %mul29_7" [md.c:48]   --->   Operation 6272 'dadd' 'fx_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 6273 [1/5] (5.86ns)   --->   "%fy_7 = dadd i64 %fy_6, i64 %mul31_7" [md.c:49]   --->   Operation 6273 'dadd' 'fy_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 6274 [1/5] (5.86ns)   --->   "%fz_7 = dadd i64 %fz_6, i64 %mul33_7" [md.c:50]   --->   Operation 6274 'dadd' 'fz_7' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 6275 [1/5] (5.86ns)   --->   "%fx_23 = dadd i64 %fx_22, i64 %mul29_1_7" [md.c:48]   --->   Operation 6275 'dadd' 'fx_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 6276 [1/5] (5.86ns)   --->   "%fy_23 = dadd i64 %fy_22, i64 %mul31_1_7" [md.c:49]   --->   Operation 6276 'dadd' 'fy_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 6277 [1/5] (5.86ns)   --->   "%fz_23 = dadd i64 %fz_22, i64 %mul33_1_7" [md.c:50]   --->   Operation 6277 'dadd' 'fz_23' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 5.86>
ST_119 : Operation 6278 [5/5] (5.86ns)   --->   "%fx_8 = dadd i64 %fx_7, i64 %mul29_8" [md.c:48]   --->   Operation 6278 'dadd' 'fx_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 6279 [5/5] (5.86ns)   --->   "%fy_8 = dadd i64 %fy_7, i64 %mul31_8" [md.c:49]   --->   Operation 6279 'dadd' 'fy_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 6280 [5/5] (5.86ns)   --->   "%fz_8 = dadd i64 %fz_7, i64 %mul33_8" [md.c:50]   --->   Operation 6280 'dadd' 'fz_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 6281 [5/5] (5.86ns)   --->   "%fx_24 = dadd i64 %fx_23, i64 %mul29_1_8" [md.c:48]   --->   Operation 6281 'dadd' 'fx_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 6282 [5/5] (5.86ns)   --->   "%fy_24 = dadd i64 %fy_23, i64 %mul31_1_8" [md.c:49]   --->   Operation 6282 'dadd' 'fy_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 6283 [5/5] (5.86ns)   --->   "%fz_24 = dadd i64 %fz_23, i64 %mul33_1_8" [md.c:50]   --->   Operation 6283 'dadd' 'fz_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 5.86>
ST_120 : Operation 6284 [4/5] (5.86ns)   --->   "%fx_8 = dadd i64 %fx_7, i64 %mul29_8" [md.c:48]   --->   Operation 6284 'dadd' 'fx_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 6285 [4/5] (5.86ns)   --->   "%fy_8 = dadd i64 %fy_7, i64 %mul31_8" [md.c:49]   --->   Operation 6285 'dadd' 'fy_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 6286 [4/5] (5.86ns)   --->   "%fz_8 = dadd i64 %fz_7, i64 %mul33_8" [md.c:50]   --->   Operation 6286 'dadd' 'fz_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 6287 [4/5] (5.86ns)   --->   "%fx_24 = dadd i64 %fx_23, i64 %mul29_1_8" [md.c:48]   --->   Operation 6287 'dadd' 'fx_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 6288 [4/5] (5.86ns)   --->   "%fy_24 = dadd i64 %fy_23, i64 %mul31_1_8" [md.c:49]   --->   Operation 6288 'dadd' 'fy_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 6289 [4/5] (5.86ns)   --->   "%fz_24 = dadd i64 %fz_23, i64 %mul33_1_8" [md.c:50]   --->   Operation 6289 'dadd' 'fz_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 5.86>
ST_121 : Operation 6290 [3/5] (5.86ns)   --->   "%fx_8 = dadd i64 %fx_7, i64 %mul29_8" [md.c:48]   --->   Operation 6290 'dadd' 'fx_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6291 [3/5] (5.86ns)   --->   "%fy_8 = dadd i64 %fy_7, i64 %mul31_8" [md.c:49]   --->   Operation 6291 'dadd' 'fy_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6292 [3/5] (5.86ns)   --->   "%fz_8 = dadd i64 %fz_7, i64 %mul33_8" [md.c:50]   --->   Operation 6292 'dadd' 'fz_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6293 [3/5] (5.86ns)   --->   "%fx_24 = dadd i64 %fx_23, i64 %mul29_1_8" [md.c:48]   --->   Operation 6293 'dadd' 'fx_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6294 [3/5] (5.86ns)   --->   "%fy_24 = dadd i64 %fy_23, i64 %mul31_1_8" [md.c:49]   --->   Operation 6294 'dadd' 'fy_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6295 [3/5] (5.86ns)   --->   "%fz_24 = dadd i64 %fz_23, i64 %mul33_1_8" [md.c:50]   --->   Operation 6295 'dadd' 'fz_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 5.86>
ST_122 : Operation 6296 [2/5] (5.86ns)   --->   "%fx_8 = dadd i64 %fx_7, i64 %mul29_8" [md.c:48]   --->   Operation 6296 'dadd' 'fx_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6297 [2/5] (5.86ns)   --->   "%fy_8 = dadd i64 %fy_7, i64 %mul31_8" [md.c:49]   --->   Operation 6297 'dadd' 'fy_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6298 [2/5] (5.86ns)   --->   "%fz_8 = dadd i64 %fz_7, i64 %mul33_8" [md.c:50]   --->   Operation 6298 'dadd' 'fz_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6299 [2/5] (5.86ns)   --->   "%fx_24 = dadd i64 %fx_23, i64 %mul29_1_8" [md.c:48]   --->   Operation 6299 'dadd' 'fx_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6300 [2/5] (5.86ns)   --->   "%fy_24 = dadd i64 %fy_23, i64 %mul31_1_8" [md.c:49]   --->   Operation 6300 'dadd' 'fy_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6301 [2/5] (5.86ns)   --->   "%fz_24 = dadd i64 %fz_23, i64 %mul33_1_8" [md.c:50]   --->   Operation 6301 'dadd' 'fz_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 5.86>
ST_123 : Operation 6302 [1/5] (5.86ns)   --->   "%fx_8 = dadd i64 %fx_7, i64 %mul29_8" [md.c:48]   --->   Operation 6302 'dadd' 'fx_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6303 [1/5] (5.86ns)   --->   "%fy_8 = dadd i64 %fy_7, i64 %mul31_8" [md.c:49]   --->   Operation 6303 'dadd' 'fy_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6304 [1/5] (5.86ns)   --->   "%fz_8 = dadd i64 %fz_7, i64 %mul33_8" [md.c:50]   --->   Operation 6304 'dadd' 'fz_8' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6305 [1/5] (5.86ns)   --->   "%fx_24 = dadd i64 %fx_23, i64 %mul29_1_8" [md.c:48]   --->   Operation 6305 'dadd' 'fx_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6306 [1/5] (5.86ns)   --->   "%fy_24 = dadd i64 %fy_23, i64 %mul31_1_8" [md.c:49]   --->   Operation 6306 'dadd' 'fy_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6307 [1/5] (5.86ns)   --->   "%fz_24 = dadd i64 %fz_23, i64 %mul33_1_8" [md.c:50]   --->   Operation 6307 'dadd' 'fz_24' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 5.86>
ST_124 : Operation 6308 [5/5] (5.86ns)   --->   "%fx_9 = dadd i64 %fx_8, i64 %mul29_9" [md.c:48]   --->   Operation 6308 'dadd' 'fx_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6309 [5/5] (5.86ns)   --->   "%fy_9 = dadd i64 %fy_8, i64 %mul31_9" [md.c:49]   --->   Operation 6309 'dadd' 'fy_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6310 [5/5] (5.86ns)   --->   "%fz_9 = dadd i64 %fz_8, i64 %mul33_9" [md.c:50]   --->   Operation 6310 'dadd' 'fz_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6311 [5/5] (5.86ns)   --->   "%fx_25 = dadd i64 %fx_24, i64 %mul29_1_9" [md.c:48]   --->   Operation 6311 'dadd' 'fx_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6312 [5/5] (5.86ns)   --->   "%fy_25 = dadd i64 %fy_24, i64 %mul31_1_9" [md.c:49]   --->   Operation 6312 'dadd' 'fy_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6313 [5/5] (5.86ns)   --->   "%fz_25 = dadd i64 %fz_24, i64 %mul33_1_9" [md.c:50]   --->   Operation 6313 'dadd' 'fz_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 5.86>
ST_125 : Operation 6314 [4/5] (5.86ns)   --->   "%fx_9 = dadd i64 %fx_8, i64 %mul29_9" [md.c:48]   --->   Operation 6314 'dadd' 'fx_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6315 [4/5] (5.86ns)   --->   "%fy_9 = dadd i64 %fy_8, i64 %mul31_9" [md.c:49]   --->   Operation 6315 'dadd' 'fy_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6316 [4/5] (5.86ns)   --->   "%fz_9 = dadd i64 %fz_8, i64 %mul33_9" [md.c:50]   --->   Operation 6316 'dadd' 'fz_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6317 [4/5] (5.86ns)   --->   "%fx_25 = dadd i64 %fx_24, i64 %mul29_1_9" [md.c:48]   --->   Operation 6317 'dadd' 'fx_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6318 [4/5] (5.86ns)   --->   "%fy_25 = dadd i64 %fy_24, i64 %mul31_1_9" [md.c:49]   --->   Operation 6318 'dadd' 'fy_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6319 [4/5] (5.86ns)   --->   "%fz_25 = dadd i64 %fz_24, i64 %mul33_1_9" [md.c:50]   --->   Operation 6319 'dadd' 'fz_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 5.86>
ST_126 : Operation 6320 [3/5] (5.86ns)   --->   "%fx_9 = dadd i64 %fx_8, i64 %mul29_9" [md.c:48]   --->   Operation 6320 'dadd' 'fx_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6321 [3/5] (5.86ns)   --->   "%fy_9 = dadd i64 %fy_8, i64 %mul31_9" [md.c:49]   --->   Operation 6321 'dadd' 'fy_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6322 [3/5] (5.86ns)   --->   "%fz_9 = dadd i64 %fz_8, i64 %mul33_9" [md.c:50]   --->   Operation 6322 'dadd' 'fz_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6323 [3/5] (5.86ns)   --->   "%fx_25 = dadd i64 %fx_24, i64 %mul29_1_9" [md.c:48]   --->   Operation 6323 'dadd' 'fx_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6324 [3/5] (5.86ns)   --->   "%fy_25 = dadd i64 %fy_24, i64 %mul31_1_9" [md.c:49]   --->   Operation 6324 'dadd' 'fy_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6325 [3/5] (5.86ns)   --->   "%fz_25 = dadd i64 %fz_24, i64 %mul33_1_9" [md.c:50]   --->   Operation 6325 'dadd' 'fz_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 5.86>
ST_127 : Operation 6326 [2/5] (5.86ns)   --->   "%fx_9 = dadd i64 %fx_8, i64 %mul29_9" [md.c:48]   --->   Operation 6326 'dadd' 'fx_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6327 [2/5] (5.86ns)   --->   "%fy_9 = dadd i64 %fy_8, i64 %mul31_9" [md.c:49]   --->   Operation 6327 'dadd' 'fy_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6328 [2/5] (5.86ns)   --->   "%fz_9 = dadd i64 %fz_8, i64 %mul33_9" [md.c:50]   --->   Operation 6328 'dadd' 'fz_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6329 [2/5] (5.86ns)   --->   "%fx_25 = dadd i64 %fx_24, i64 %mul29_1_9" [md.c:48]   --->   Operation 6329 'dadd' 'fx_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6330 [2/5] (5.86ns)   --->   "%fy_25 = dadd i64 %fy_24, i64 %mul31_1_9" [md.c:49]   --->   Operation 6330 'dadd' 'fy_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6331 [2/5] (5.86ns)   --->   "%fz_25 = dadd i64 %fz_24, i64 %mul33_1_9" [md.c:50]   --->   Operation 6331 'dadd' 'fz_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 5.86>
ST_128 : Operation 6332 [1/5] (5.86ns)   --->   "%fx_9 = dadd i64 %fx_8, i64 %mul29_9" [md.c:48]   --->   Operation 6332 'dadd' 'fx_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6333 [1/5] (5.86ns)   --->   "%fy_9 = dadd i64 %fy_8, i64 %mul31_9" [md.c:49]   --->   Operation 6333 'dadd' 'fy_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6334 [1/5] (5.86ns)   --->   "%fz_9 = dadd i64 %fz_8, i64 %mul33_9" [md.c:50]   --->   Operation 6334 'dadd' 'fz_9' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6335 [1/5] (5.86ns)   --->   "%fx_25 = dadd i64 %fx_24, i64 %mul29_1_9" [md.c:48]   --->   Operation 6335 'dadd' 'fx_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6336 [1/5] (5.86ns)   --->   "%fy_25 = dadd i64 %fy_24, i64 %mul31_1_9" [md.c:49]   --->   Operation 6336 'dadd' 'fy_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6337 [1/5] (5.86ns)   --->   "%fz_25 = dadd i64 %fz_24, i64 %mul33_1_9" [md.c:50]   --->   Operation 6337 'dadd' 'fz_25' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 5.86>
ST_129 : Operation 6338 [5/5] (5.86ns)   --->   "%fx_10 = dadd i64 %fx_9, i64 %mul29_10" [md.c:48]   --->   Operation 6338 'dadd' 'fx_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6339 [5/5] (5.86ns)   --->   "%fy_10 = dadd i64 %fy_9, i64 %mul31_10" [md.c:49]   --->   Operation 6339 'dadd' 'fy_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6340 [5/5] (5.86ns)   --->   "%fz_10 = dadd i64 %fz_9, i64 %mul33_10" [md.c:50]   --->   Operation 6340 'dadd' 'fz_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6341 [5/5] (5.86ns)   --->   "%fx_26 = dadd i64 %fx_25, i64 %mul29_1_s" [md.c:48]   --->   Operation 6341 'dadd' 'fx_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6342 [5/5] (5.86ns)   --->   "%fy_26 = dadd i64 %fy_25, i64 %mul31_1_s" [md.c:49]   --->   Operation 6342 'dadd' 'fy_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6343 [5/5] (5.86ns)   --->   "%fz_26 = dadd i64 %fz_25, i64 %mul33_1_s" [md.c:50]   --->   Operation 6343 'dadd' 'fz_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 5.86>
ST_130 : Operation 6344 [4/5] (5.86ns)   --->   "%fx_10 = dadd i64 %fx_9, i64 %mul29_10" [md.c:48]   --->   Operation 6344 'dadd' 'fx_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6345 [4/5] (5.86ns)   --->   "%fy_10 = dadd i64 %fy_9, i64 %mul31_10" [md.c:49]   --->   Operation 6345 'dadd' 'fy_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6346 [4/5] (5.86ns)   --->   "%fz_10 = dadd i64 %fz_9, i64 %mul33_10" [md.c:50]   --->   Operation 6346 'dadd' 'fz_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6347 [4/5] (5.86ns)   --->   "%fx_26 = dadd i64 %fx_25, i64 %mul29_1_s" [md.c:48]   --->   Operation 6347 'dadd' 'fx_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6348 [4/5] (5.86ns)   --->   "%fy_26 = dadd i64 %fy_25, i64 %mul31_1_s" [md.c:49]   --->   Operation 6348 'dadd' 'fy_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6349 [4/5] (5.86ns)   --->   "%fz_26 = dadd i64 %fz_25, i64 %mul33_1_s" [md.c:50]   --->   Operation 6349 'dadd' 'fz_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 5.86>
ST_131 : Operation 6350 [3/5] (5.86ns)   --->   "%fx_10 = dadd i64 %fx_9, i64 %mul29_10" [md.c:48]   --->   Operation 6350 'dadd' 'fx_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6351 [3/5] (5.86ns)   --->   "%fy_10 = dadd i64 %fy_9, i64 %mul31_10" [md.c:49]   --->   Operation 6351 'dadd' 'fy_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6352 [3/5] (5.86ns)   --->   "%fz_10 = dadd i64 %fz_9, i64 %mul33_10" [md.c:50]   --->   Operation 6352 'dadd' 'fz_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6353 [3/5] (5.86ns)   --->   "%fx_26 = dadd i64 %fx_25, i64 %mul29_1_s" [md.c:48]   --->   Operation 6353 'dadd' 'fx_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6354 [3/5] (5.86ns)   --->   "%fy_26 = dadd i64 %fy_25, i64 %mul31_1_s" [md.c:49]   --->   Operation 6354 'dadd' 'fy_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6355 [3/5] (5.86ns)   --->   "%fz_26 = dadd i64 %fz_25, i64 %mul33_1_s" [md.c:50]   --->   Operation 6355 'dadd' 'fz_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 5.86>
ST_132 : Operation 6356 [2/5] (5.86ns)   --->   "%fx_10 = dadd i64 %fx_9, i64 %mul29_10" [md.c:48]   --->   Operation 6356 'dadd' 'fx_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 6357 [2/5] (5.86ns)   --->   "%fy_10 = dadd i64 %fy_9, i64 %mul31_10" [md.c:49]   --->   Operation 6357 'dadd' 'fy_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 6358 [2/5] (5.86ns)   --->   "%fz_10 = dadd i64 %fz_9, i64 %mul33_10" [md.c:50]   --->   Operation 6358 'dadd' 'fz_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 6359 [2/5] (5.86ns)   --->   "%fx_26 = dadd i64 %fx_25, i64 %mul29_1_s" [md.c:48]   --->   Operation 6359 'dadd' 'fx_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 6360 [2/5] (5.86ns)   --->   "%fy_26 = dadd i64 %fy_25, i64 %mul31_1_s" [md.c:49]   --->   Operation 6360 'dadd' 'fy_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 6361 [2/5] (5.86ns)   --->   "%fz_26 = dadd i64 %fz_25, i64 %mul33_1_s" [md.c:50]   --->   Operation 6361 'dadd' 'fz_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 5.86>
ST_133 : Operation 6362 [1/5] (5.86ns)   --->   "%fx_10 = dadd i64 %fx_9, i64 %mul29_10" [md.c:48]   --->   Operation 6362 'dadd' 'fx_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 6363 [1/5] (5.86ns)   --->   "%fy_10 = dadd i64 %fy_9, i64 %mul31_10" [md.c:49]   --->   Operation 6363 'dadd' 'fy_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 6364 [1/5] (5.86ns)   --->   "%fz_10 = dadd i64 %fz_9, i64 %mul33_10" [md.c:50]   --->   Operation 6364 'dadd' 'fz_10' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 6365 [1/5] (5.86ns)   --->   "%fx_26 = dadd i64 %fx_25, i64 %mul29_1_s" [md.c:48]   --->   Operation 6365 'dadd' 'fx_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 6366 [1/5] (5.86ns)   --->   "%fy_26 = dadd i64 %fy_25, i64 %mul31_1_s" [md.c:49]   --->   Operation 6366 'dadd' 'fy_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 6367 [1/5] (5.86ns)   --->   "%fz_26 = dadd i64 %fz_25, i64 %mul33_1_s" [md.c:50]   --->   Operation 6367 'dadd' 'fz_26' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 5.86>
ST_134 : Operation 6368 [5/5] (5.86ns)   --->   "%fx_11 = dadd i64 %fx_10, i64 %mul29_11" [md.c:48]   --->   Operation 6368 'dadd' 'fx_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 6369 [5/5] (5.86ns)   --->   "%fy_11 = dadd i64 %fy_10, i64 %mul31_11" [md.c:49]   --->   Operation 6369 'dadd' 'fy_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 6370 [5/5] (5.86ns)   --->   "%fz_11 = dadd i64 %fz_10, i64 %mul33_11" [md.c:50]   --->   Operation 6370 'dadd' 'fz_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 6371 [5/5] (5.86ns)   --->   "%fx_27 = dadd i64 %fx_26, i64 %mul29_1_10" [md.c:48]   --->   Operation 6371 'dadd' 'fx_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 6372 [5/5] (5.86ns)   --->   "%fy_27 = dadd i64 %fy_26, i64 %mul31_1_10" [md.c:49]   --->   Operation 6372 'dadd' 'fy_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 6373 [5/5] (5.86ns)   --->   "%fz_27 = dadd i64 %fz_26, i64 %mul33_1_10" [md.c:50]   --->   Operation 6373 'dadd' 'fz_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 5.86>
ST_135 : Operation 6374 [4/5] (5.86ns)   --->   "%fx_11 = dadd i64 %fx_10, i64 %mul29_11" [md.c:48]   --->   Operation 6374 'dadd' 'fx_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 6375 [4/5] (5.86ns)   --->   "%fy_11 = dadd i64 %fy_10, i64 %mul31_11" [md.c:49]   --->   Operation 6375 'dadd' 'fy_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 6376 [4/5] (5.86ns)   --->   "%fz_11 = dadd i64 %fz_10, i64 %mul33_11" [md.c:50]   --->   Operation 6376 'dadd' 'fz_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 6377 [4/5] (5.86ns)   --->   "%fx_27 = dadd i64 %fx_26, i64 %mul29_1_10" [md.c:48]   --->   Operation 6377 'dadd' 'fx_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 6378 [4/5] (5.86ns)   --->   "%fy_27 = dadd i64 %fy_26, i64 %mul31_1_10" [md.c:49]   --->   Operation 6378 'dadd' 'fy_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 6379 [4/5] (5.86ns)   --->   "%fz_27 = dadd i64 %fz_26, i64 %mul33_1_10" [md.c:50]   --->   Operation 6379 'dadd' 'fz_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 5.86>
ST_136 : Operation 6380 [3/5] (5.86ns)   --->   "%fx_11 = dadd i64 %fx_10, i64 %mul29_11" [md.c:48]   --->   Operation 6380 'dadd' 'fx_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 6381 [3/5] (5.86ns)   --->   "%fy_11 = dadd i64 %fy_10, i64 %mul31_11" [md.c:49]   --->   Operation 6381 'dadd' 'fy_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 6382 [3/5] (5.86ns)   --->   "%fz_11 = dadd i64 %fz_10, i64 %mul33_11" [md.c:50]   --->   Operation 6382 'dadd' 'fz_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 6383 [3/5] (5.86ns)   --->   "%fx_27 = dadd i64 %fx_26, i64 %mul29_1_10" [md.c:48]   --->   Operation 6383 'dadd' 'fx_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 6384 [3/5] (5.86ns)   --->   "%fy_27 = dadd i64 %fy_26, i64 %mul31_1_10" [md.c:49]   --->   Operation 6384 'dadd' 'fy_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 6385 [3/5] (5.86ns)   --->   "%fz_27 = dadd i64 %fz_26, i64 %mul33_1_10" [md.c:50]   --->   Operation 6385 'dadd' 'fz_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 5.86>
ST_137 : Operation 6386 [2/5] (5.86ns)   --->   "%fx_11 = dadd i64 %fx_10, i64 %mul29_11" [md.c:48]   --->   Operation 6386 'dadd' 'fx_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6387 [2/5] (5.86ns)   --->   "%fy_11 = dadd i64 %fy_10, i64 %mul31_11" [md.c:49]   --->   Operation 6387 'dadd' 'fy_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6388 [2/5] (5.86ns)   --->   "%fz_11 = dadd i64 %fz_10, i64 %mul33_11" [md.c:50]   --->   Operation 6388 'dadd' 'fz_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6389 [2/5] (5.86ns)   --->   "%fx_27 = dadd i64 %fx_26, i64 %mul29_1_10" [md.c:48]   --->   Operation 6389 'dadd' 'fx_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6390 [2/5] (5.86ns)   --->   "%fy_27 = dadd i64 %fy_26, i64 %mul31_1_10" [md.c:49]   --->   Operation 6390 'dadd' 'fy_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6391 [2/5] (5.86ns)   --->   "%fz_27 = dadd i64 %fz_26, i64 %mul33_1_10" [md.c:50]   --->   Operation 6391 'dadd' 'fz_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 5.86>
ST_138 : Operation 6392 [1/5] (5.86ns)   --->   "%fx_11 = dadd i64 %fx_10, i64 %mul29_11" [md.c:48]   --->   Operation 6392 'dadd' 'fx_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 6393 [1/5] (5.86ns)   --->   "%fy_11 = dadd i64 %fy_10, i64 %mul31_11" [md.c:49]   --->   Operation 6393 'dadd' 'fy_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 6394 [1/5] (5.86ns)   --->   "%fz_11 = dadd i64 %fz_10, i64 %mul33_11" [md.c:50]   --->   Operation 6394 'dadd' 'fz_11' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 6395 [1/5] (5.86ns)   --->   "%fx_27 = dadd i64 %fx_26, i64 %mul29_1_10" [md.c:48]   --->   Operation 6395 'dadd' 'fx_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 6396 [1/5] (5.86ns)   --->   "%fy_27 = dadd i64 %fy_26, i64 %mul31_1_10" [md.c:49]   --->   Operation 6396 'dadd' 'fy_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 6397 [1/5] (5.86ns)   --->   "%fz_27 = dadd i64 %fz_26, i64 %mul33_1_10" [md.c:50]   --->   Operation 6397 'dadd' 'fz_27' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 5.86>
ST_139 : Operation 6398 [5/5] (5.86ns)   --->   "%fx_12 = dadd i64 %fx_11, i64 %mul29_12" [md.c:48]   --->   Operation 6398 'dadd' 'fx_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 6399 [5/5] (5.86ns)   --->   "%fy_12 = dadd i64 %fy_11, i64 %mul31_12" [md.c:49]   --->   Operation 6399 'dadd' 'fy_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 6400 [5/5] (5.86ns)   --->   "%fz_12 = dadd i64 %fz_11, i64 %mul33_12" [md.c:50]   --->   Operation 6400 'dadd' 'fz_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 6401 [5/5] (5.86ns)   --->   "%fx_28 = dadd i64 %fx_27, i64 %mul29_1_11" [md.c:48]   --->   Operation 6401 'dadd' 'fx_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 6402 [5/5] (5.86ns)   --->   "%fy_28 = dadd i64 %fy_27, i64 %mul31_1_11" [md.c:49]   --->   Operation 6402 'dadd' 'fy_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 6403 [5/5] (5.86ns)   --->   "%fz_28 = dadd i64 %fz_27, i64 %mul33_1_11" [md.c:50]   --->   Operation 6403 'dadd' 'fz_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 5.86>
ST_140 : Operation 6404 [4/5] (5.86ns)   --->   "%fx_12 = dadd i64 %fx_11, i64 %mul29_12" [md.c:48]   --->   Operation 6404 'dadd' 'fx_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 6405 [4/5] (5.86ns)   --->   "%fy_12 = dadd i64 %fy_11, i64 %mul31_12" [md.c:49]   --->   Operation 6405 'dadd' 'fy_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 6406 [4/5] (5.86ns)   --->   "%fz_12 = dadd i64 %fz_11, i64 %mul33_12" [md.c:50]   --->   Operation 6406 'dadd' 'fz_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 6407 [4/5] (5.86ns)   --->   "%fx_28 = dadd i64 %fx_27, i64 %mul29_1_11" [md.c:48]   --->   Operation 6407 'dadd' 'fx_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 6408 [4/5] (5.86ns)   --->   "%fy_28 = dadd i64 %fy_27, i64 %mul31_1_11" [md.c:49]   --->   Operation 6408 'dadd' 'fy_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 6409 [4/5] (5.86ns)   --->   "%fz_28 = dadd i64 %fz_27, i64 %mul33_1_11" [md.c:50]   --->   Operation 6409 'dadd' 'fz_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 5.86>
ST_141 : Operation 6410 [3/5] (5.86ns)   --->   "%fx_12 = dadd i64 %fx_11, i64 %mul29_12" [md.c:48]   --->   Operation 6410 'dadd' 'fx_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 6411 [3/5] (5.86ns)   --->   "%fy_12 = dadd i64 %fy_11, i64 %mul31_12" [md.c:49]   --->   Operation 6411 'dadd' 'fy_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 6412 [3/5] (5.86ns)   --->   "%fz_12 = dadd i64 %fz_11, i64 %mul33_12" [md.c:50]   --->   Operation 6412 'dadd' 'fz_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 6413 [3/5] (5.86ns)   --->   "%fx_28 = dadd i64 %fx_27, i64 %mul29_1_11" [md.c:48]   --->   Operation 6413 'dadd' 'fx_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 6414 [3/5] (5.86ns)   --->   "%fy_28 = dadd i64 %fy_27, i64 %mul31_1_11" [md.c:49]   --->   Operation 6414 'dadd' 'fy_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 6415 [3/5] (5.86ns)   --->   "%fz_28 = dadd i64 %fz_27, i64 %mul33_1_11" [md.c:50]   --->   Operation 6415 'dadd' 'fz_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 5.86>
ST_142 : Operation 6416 [2/5] (5.86ns)   --->   "%fx_12 = dadd i64 %fx_11, i64 %mul29_12" [md.c:48]   --->   Operation 6416 'dadd' 'fx_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 6417 [2/5] (5.86ns)   --->   "%fy_12 = dadd i64 %fy_11, i64 %mul31_12" [md.c:49]   --->   Operation 6417 'dadd' 'fy_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 6418 [2/5] (5.86ns)   --->   "%fz_12 = dadd i64 %fz_11, i64 %mul33_12" [md.c:50]   --->   Operation 6418 'dadd' 'fz_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 6419 [2/5] (5.86ns)   --->   "%fx_28 = dadd i64 %fx_27, i64 %mul29_1_11" [md.c:48]   --->   Operation 6419 'dadd' 'fx_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 6420 [2/5] (5.86ns)   --->   "%fy_28 = dadd i64 %fy_27, i64 %mul31_1_11" [md.c:49]   --->   Operation 6420 'dadd' 'fy_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 6421 [2/5] (5.86ns)   --->   "%fz_28 = dadd i64 %fz_27, i64 %mul33_1_11" [md.c:50]   --->   Operation 6421 'dadd' 'fz_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 5.86>
ST_143 : Operation 6422 [1/5] (5.86ns)   --->   "%fx_12 = dadd i64 %fx_11, i64 %mul29_12" [md.c:48]   --->   Operation 6422 'dadd' 'fx_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 6423 [1/5] (5.86ns)   --->   "%fy_12 = dadd i64 %fy_11, i64 %mul31_12" [md.c:49]   --->   Operation 6423 'dadd' 'fy_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 6424 [1/5] (5.86ns)   --->   "%fz_12 = dadd i64 %fz_11, i64 %mul33_12" [md.c:50]   --->   Operation 6424 'dadd' 'fz_12' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 6425 [1/5] (5.86ns)   --->   "%fx_28 = dadd i64 %fx_27, i64 %mul29_1_11" [md.c:48]   --->   Operation 6425 'dadd' 'fx_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 6426 [1/5] (5.86ns)   --->   "%fy_28 = dadd i64 %fy_27, i64 %mul31_1_11" [md.c:49]   --->   Operation 6426 'dadd' 'fy_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 6427 [1/5] (5.86ns)   --->   "%fz_28 = dadd i64 %fz_27, i64 %mul33_1_11" [md.c:50]   --->   Operation 6427 'dadd' 'fz_28' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 5.86>
ST_144 : Operation 6428 [5/5] (5.86ns)   --->   "%fx_13 = dadd i64 %fx_12, i64 %mul29_13" [md.c:48]   --->   Operation 6428 'dadd' 'fx_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 6429 [5/5] (5.86ns)   --->   "%fy_13 = dadd i64 %fy_12, i64 %mul31_13" [md.c:49]   --->   Operation 6429 'dadd' 'fy_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 6430 [5/5] (5.86ns)   --->   "%fz_13 = dadd i64 %fz_12, i64 %mul33_13" [md.c:50]   --->   Operation 6430 'dadd' 'fz_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 6431 [5/5] (5.86ns)   --->   "%fx_29 = dadd i64 %fx_28, i64 %mul29_1_12" [md.c:48]   --->   Operation 6431 'dadd' 'fx_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 6432 [5/5] (5.86ns)   --->   "%fy_29 = dadd i64 %fy_28, i64 %mul31_1_12" [md.c:49]   --->   Operation 6432 'dadd' 'fy_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 6433 [5/5] (5.86ns)   --->   "%fz_29 = dadd i64 %fz_28, i64 %mul33_1_12" [md.c:50]   --->   Operation 6433 'dadd' 'fz_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 5.86>
ST_145 : Operation 6434 [4/5] (5.86ns)   --->   "%fx_13 = dadd i64 %fx_12, i64 %mul29_13" [md.c:48]   --->   Operation 6434 'dadd' 'fx_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 6435 [4/5] (5.86ns)   --->   "%fy_13 = dadd i64 %fy_12, i64 %mul31_13" [md.c:49]   --->   Operation 6435 'dadd' 'fy_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 6436 [4/5] (5.86ns)   --->   "%fz_13 = dadd i64 %fz_12, i64 %mul33_13" [md.c:50]   --->   Operation 6436 'dadd' 'fz_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 6437 [4/5] (5.86ns)   --->   "%fx_29 = dadd i64 %fx_28, i64 %mul29_1_12" [md.c:48]   --->   Operation 6437 'dadd' 'fx_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 6438 [4/5] (5.86ns)   --->   "%fy_29 = dadd i64 %fy_28, i64 %mul31_1_12" [md.c:49]   --->   Operation 6438 'dadd' 'fy_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 6439 [4/5] (5.86ns)   --->   "%fz_29 = dadd i64 %fz_28, i64 %mul33_1_12" [md.c:50]   --->   Operation 6439 'dadd' 'fz_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 5.86>
ST_146 : Operation 6440 [3/5] (5.86ns)   --->   "%fx_13 = dadd i64 %fx_12, i64 %mul29_13" [md.c:48]   --->   Operation 6440 'dadd' 'fx_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 6441 [3/5] (5.86ns)   --->   "%fy_13 = dadd i64 %fy_12, i64 %mul31_13" [md.c:49]   --->   Operation 6441 'dadd' 'fy_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 6442 [3/5] (5.86ns)   --->   "%fz_13 = dadd i64 %fz_12, i64 %mul33_13" [md.c:50]   --->   Operation 6442 'dadd' 'fz_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 6443 [3/5] (5.86ns)   --->   "%fx_29 = dadd i64 %fx_28, i64 %mul29_1_12" [md.c:48]   --->   Operation 6443 'dadd' 'fx_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 6444 [3/5] (5.86ns)   --->   "%fy_29 = dadd i64 %fy_28, i64 %mul31_1_12" [md.c:49]   --->   Operation 6444 'dadd' 'fy_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 6445 [3/5] (5.86ns)   --->   "%fz_29 = dadd i64 %fz_28, i64 %mul33_1_12" [md.c:50]   --->   Operation 6445 'dadd' 'fz_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 5.86>
ST_147 : Operation 6446 [2/5] (5.86ns)   --->   "%fx_13 = dadd i64 %fx_12, i64 %mul29_13" [md.c:48]   --->   Operation 6446 'dadd' 'fx_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 6447 [2/5] (5.86ns)   --->   "%fy_13 = dadd i64 %fy_12, i64 %mul31_13" [md.c:49]   --->   Operation 6447 'dadd' 'fy_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 6448 [2/5] (5.86ns)   --->   "%fz_13 = dadd i64 %fz_12, i64 %mul33_13" [md.c:50]   --->   Operation 6448 'dadd' 'fz_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 6449 [2/5] (5.86ns)   --->   "%fx_29 = dadd i64 %fx_28, i64 %mul29_1_12" [md.c:48]   --->   Operation 6449 'dadd' 'fx_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 6450 [2/5] (5.86ns)   --->   "%fy_29 = dadd i64 %fy_28, i64 %mul31_1_12" [md.c:49]   --->   Operation 6450 'dadd' 'fy_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 6451 [2/5] (5.86ns)   --->   "%fz_29 = dadd i64 %fz_28, i64 %mul33_1_12" [md.c:50]   --->   Operation 6451 'dadd' 'fz_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 7202 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [md.c:58]   --->   Operation 7202 'ret' 'ret_ln58' <Predicate = (tmp)> <Delay = 0.00>

State 148 <SV = 147> <Delay = 5.86>
ST_148 : Operation 6452 [1/5] (5.86ns)   --->   "%fx_13 = dadd i64 %fx_12, i64 %mul29_13" [md.c:48]   --->   Operation 6452 'dadd' 'fx_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 6453 [1/5] (5.86ns)   --->   "%fy_13 = dadd i64 %fy_12, i64 %mul31_13" [md.c:49]   --->   Operation 6453 'dadd' 'fy_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 6454 [1/5] (5.86ns)   --->   "%fz_13 = dadd i64 %fz_12, i64 %mul33_13" [md.c:50]   --->   Operation 6454 'dadd' 'fz_13' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 6455 [1/5] (5.86ns)   --->   "%fx_29 = dadd i64 %fx_28, i64 %mul29_1_12" [md.c:48]   --->   Operation 6455 'dadd' 'fx_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 6456 [1/5] (5.86ns)   --->   "%fy_29 = dadd i64 %fy_28, i64 %mul31_1_12" [md.c:49]   --->   Operation 6456 'dadd' 'fy_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 6457 [1/5] (5.86ns)   --->   "%fz_29 = dadd i64 %fz_28, i64 %mul33_1_12" [md.c:50]   --->   Operation 6457 'dadd' 'fz_29' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 5.86>
ST_149 : Operation 6458 [5/5] (5.86ns)   --->   "%fx_14 = dadd i64 %fx_13, i64 %mul29_14" [md.c:48]   --->   Operation 6458 'dadd' 'fx_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 6459 [5/5] (5.86ns)   --->   "%fy_14 = dadd i64 %fy_13, i64 %mul31_14" [md.c:49]   --->   Operation 6459 'dadd' 'fy_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 6460 [5/5] (5.86ns)   --->   "%fz_14 = dadd i64 %fz_13, i64 %mul33_14" [md.c:50]   --->   Operation 6460 'dadd' 'fz_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 6461 [5/5] (5.86ns)   --->   "%fx_30 = dadd i64 %fx_29, i64 %mul29_1_13" [md.c:48]   --->   Operation 6461 'dadd' 'fx_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 6462 [5/5] (5.86ns)   --->   "%fy_30 = dadd i64 %fy_29, i64 %mul31_1_13" [md.c:49]   --->   Operation 6462 'dadd' 'fy_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 6463 [5/5] (5.86ns)   --->   "%fz_30 = dadd i64 %fz_29, i64 %mul33_1_13" [md.c:50]   --->   Operation 6463 'dadd' 'fz_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 5.86>
ST_150 : Operation 6464 [4/5] (5.86ns)   --->   "%fx_14 = dadd i64 %fx_13, i64 %mul29_14" [md.c:48]   --->   Operation 6464 'dadd' 'fx_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 6465 [4/5] (5.86ns)   --->   "%fy_14 = dadd i64 %fy_13, i64 %mul31_14" [md.c:49]   --->   Operation 6465 'dadd' 'fy_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 6466 [4/5] (5.86ns)   --->   "%fz_14 = dadd i64 %fz_13, i64 %mul33_14" [md.c:50]   --->   Operation 6466 'dadd' 'fz_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 6467 [4/5] (5.86ns)   --->   "%fx_30 = dadd i64 %fx_29, i64 %mul29_1_13" [md.c:48]   --->   Operation 6467 'dadd' 'fx_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 6468 [4/5] (5.86ns)   --->   "%fy_30 = dadd i64 %fy_29, i64 %mul31_1_13" [md.c:49]   --->   Operation 6468 'dadd' 'fy_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 6469 [4/5] (5.86ns)   --->   "%fz_30 = dadd i64 %fz_29, i64 %mul33_1_13" [md.c:50]   --->   Operation 6469 'dadd' 'fz_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 5.86>
ST_151 : Operation 6470 [3/5] (5.86ns)   --->   "%fx_14 = dadd i64 %fx_13, i64 %mul29_14" [md.c:48]   --->   Operation 6470 'dadd' 'fx_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 6471 [3/5] (5.86ns)   --->   "%fy_14 = dadd i64 %fy_13, i64 %mul31_14" [md.c:49]   --->   Operation 6471 'dadd' 'fy_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 6472 [3/5] (5.86ns)   --->   "%fz_14 = dadd i64 %fz_13, i64 %mul33_14" [md.c:50]   --->   Operation 6472 'dadd' 'fz_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 6473 [3/5] (5.86ns)   --->   "%fx_30 = dadd i64 %fx_29, i64 %mul29_1_13" [md.c:48]   --->   Operation 6473 'dadd' 'fx_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 6474 [3/5] (5.86ns)   --->   "%fy_30 = dadd i64 %fy_29, i64 %mul31_1_13" [md.c:49]   --->   Operation 6474 'dadd' 'fy_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 6475 [3/5] (5.86ns)   --->   "%fz_30 = dadd i64 %fz_29, i64 %mul33_1_13" [md.c:50]   --->   Operation 6475 'dadd' 'fz_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 5.86>
ST_152 : Operation 6476 [2/5] (5.86ns)   --->   "%fx_14 = dadd i64 %fx_13, i64 %mul29_14" [md.c:48]   --->   Operation 6476 'dadd' 'fx_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 6477 [2/5] (5.86ns)   --->   "%fy_14 = dadd i64 %fy_13, i64 %mul31_14" [md.c:49]   --->   Operation 6477 'dadd' 'fy_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 6478 [2/5] (5.86ns)   --->   "%fz_14 = dadd i64 %fz_13, i64 %mul33_14" [md.c:50]   --->   Operation 6478 'dadd' 'fz_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 6479 [2/5] (5.86ns)   --->   "%fx_30 = dadd i64 %fx_29, i64 %mul29_1_13" [md.c:48]   --->   Operation 6479 'dadd' 'fx_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 6480 [2/5] (5.86ns)   --->   "%fy_30 = dadd i64 %fy_29, i64 %mul31_1_13" [md.c:49]   --->   Operation 6480 'dadd' 'fy_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 6481 [2/5] (5.86ns)   --->   "%fz_30 = dadd i64 %fz_29, i64 %mul33_1_13" [md.c:50]   --->   Operation 6481 'dadd' 'fz_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 5.86>
ST_153 : Operation 6482 [1/5] (5.86ns)   --->   "%fx_14 = dadd i64 %fx_13, i64 %mul29_14" [md.c:48]   --->   Operation 6482 'dadd' 'fx_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 6483 [1/5] (5.86ns)   --->   "%fy_14 = dadd i64 %fy_13, i64 %mul31_14" [md.c:49]   --->   Operation 6483 'dadd' 'fy_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 6484 [1/5] (5.86ns)   --->   "%fz_14 = dadd i64 %fz_13, i64 %mul33_14" [md.c:50]   --->   Operation 6484 'dadd' 'fz_14' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 6485 [1/5] (5.86ns)   --->   "%fx_30 = dadd i64 %fx_29, i64 %mul29_1_13" [md.c:48]   --->   Operation 6485 'dadd' 'fx_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 6486 [1/5] (5.86ns)   --->   "%fy_30 = dadd i64 %fy_29, i64 %mul31_1_13" [md.c:49]   --->   Operation 6486 'dadd' 'fy_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 6487 [1/5] (5.86ns)   --->   "%fz_30 = dadd i64 %fz_29, i64 %mul33_1_13" [md.c:50]   --->   Operation 6487 'dadd' 'fz_30' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 5.86>
ST_154 : Operation 6488 [5/5] (5.86ns)   --->   "%fx_15 = dadd i64 %fx_14, i64 %mul29_15" [md.c:48]   --->   Operation 6488 'dadd' 'fx_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 6489 [5/5] (5.86ns)   --->   "%fy_15 = dadd i64 %fy_14, i64 %mul31_15" [md.c:49]   --->   Operation 6489 'dadd' 'fy_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 6490 [5/5] (5.86ns)   --->   "%fz_15 = dadd i64 %fz_14, i64 %mul33_15" [md.c:50]   --->   Operation 6490 'dadd' 'fz_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 6491 [5/5] (5.86ns)   --->   "%fx_31 = dadd i64 %fx_30, i64 %mul29_1_14" [md.c:48]   --->   Operation 6491 'dadd' 'fx_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 6492 [5/5] (5.86ns)   --->   "%fy_31 = dadd i64 %fy_30, i64 %mul31_1_14" [md.c:49]   --->   Operation 6492 'dadd' 'fy_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 6493 [5/5] (5.86ns)   --->   "%fz_31 = dadd i64 %fz_30, i64 %mul33_1_14" [md.c:50]   --->   Operation 6493 'dadd' 'fz_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 5.86>
ST_155 : Operation 6494 [4/5] (5.86ns)   --->   "%fx_15 = dadd i64 %fx_14, i64 %mul29_15" [md.c:48]   --->   Operation 6494 'dadd' 'fx_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 6495 [4/5] (5.86ns)   --->   "%fy_15 = dadd i64 %fy_14, i64 %mul31_15" [md.c:49]   --->   Operation 6495 'dadd' 'fy_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 6496 [4/5] (5.86ns)   --->   "%fz_15 = dadd i64 %fz_14, i64 %mul33_15" [md.c:50]   --->   Operation 6496 'dadd' 'fz_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 6497 [4/5] (5.86ns)   --->   "%fx_31 = dadd i64 %fx_30, i64 %mul29_1_14" [md.c:48]   --->   Operation 6497 'dadd' 'fx_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 6498 [4/5] (5.86ns)   --->   "%fy_31 = dadd i64 %fy_30, i64 %mul31_1_14" [md.c:49]   --->   Operation 6498 'dadd' 'fy_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 6499 [4/5] (5.86ns)   --->   "%fz_31 = dadd i64 %fz_30, i64 %mul33_1_14" [md.c:50]   --->   Operation 6499 'dadd' 'fz_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 5.86>
ST_156 : Operation 6500 [3/5] (5.86ns)   --->   "%fx_15 = dadd i64 %fx_14, i64 %mul29_15" [md.c:48]   --->   Operation 6500 'dadd' 'fx_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 6501 [3/5] (5.86ns)   --->   "%fy_15 = dadd i64 %fy_14, i64 %mul31_15" [md.c:49]   --->   Operation 6501 'dadd' 'fy_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 6502 [3/5] (5.86ns)   --->   "%fz_15 = dadd i64 %fz_14, i64 %mul33_15" [md.c:50]   --->   Operation 6502 'dadd' 'fz_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 6503 [3/5] (5.86ns)   --->   "%fx_31 = dadd i64 %fx_30, i64 %mul29_1_14" [md.c:48]   --->   Operation 6503 'dadd' 'fx_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 6504 [3/5] (5.86ns)   --->   "%fy_31 = dadd i64 %fy_30, i64 %mul31_1_14" [md.c:49]   --->   Operation 6504 'dadd' 'fy_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 6505 [3/5] (5.86ns)   --->   "%fz_31 = dadd i64 %fz_30, i64 %mul33_1_14" [md.c:50]   --->   Operation 6505 'dadd' 'fz_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 5.86>
ST_157 : Operation 6506 [2/5] (5.86ns)   --->   "%fx_15 = dadd i64 %fx_14, i64 %mul29_15" [md.c:48]   --->   Operation 6506 'dadd' 'fx_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 6507 [2/5] (5.86ns)   --->   "%fy_15 = dadd i64 %fy_14, i64 %mul31_15" [md.c:49]   --->   Operation 6507 'dadd' 'fy_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 6508 [2/5] (5.86ns)   --->   "%fz_15 = dadd i64 %fz_14, i64 %mul33_15" [md.c:50]   --->   Operation 6508 'dadd' 'fz_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 6509 [2/5] (5.86ns)   --->   "%fx_31 = dadd i64 %fx_30, i64 %mul29_1_14" [md.c:48]   --->   Operation 6509 'dadd' 'fx_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 6510 [2/5] (5.86ns)   --->   "%fy_31 = dadd i64 %fy_30, i64 %mul31_1_14" [md.c:49]   --->   Operation 6510 'dadd' 'fy_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 6511 [2/5] (5.86ns)   --->   "%fz_31 = dadd i64 %fz_30, i64 %mul33_1_14" [md.c:50]   --->   Operation 6511 'dadd' 'fz_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 5.86>
ST_158 : Operation 6512 [1/1] (0.00ns)   --->   "%specpipeline_ln2 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_285" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/dir_test.tcl:2]   --->   Operation 6512 'specpipeline' 'specpipeline_ln2' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6513 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_269" [md.c:22]   --->   Operation 6513 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6514 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_275" [md.c:37]   --->   Operation 6514 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6515 [1/1] (0.00ns)   --->   "%rend574 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_275, i32 %rbegin2" [md.c:39]   --->   Operation 6515 'specregionend' 'rend574' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6516 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_282" [md.c:39]   --->   Operation 6516 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6517 [1/1] (0.00ns)   --->   "%rend572 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_282, i32 %rbegin4" [md.c:40]   --->   Operation 6517 'specregionend' 'rend572' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6518 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_263" [md.c:40]   --->   Operation 6518 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6519 [1/1] (0.00ns)   --->   "%rend570 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_263, i32 %rbegin6" [md.c:41]   --->   Operation 6519 'specregionend' 'rend570' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6520 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_272" [md.c:41]   --->   Operation 6520 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6521 [1/1] (0.00ns)   --->   "%rend568 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_272, i32 %rbegin8" [md.c:42]   --->   Operation 6521 'specregionend' 'rend568' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6522 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_288" [md.c:42]   --->   Operation 6522 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6523 [1/1] (0.00ns)   --->   "%rend566 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_288, i32 %rbegin10" [md.c:44]   --->   Operation 6523 'specregionend' 'rend566' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6524 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_270" [md.c:44]   --->   Operation 6524 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6525 [1/1] (0.00ns)   --->   "%rend564 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_270, i32 %rbegin12" [md.c:45]   --->   Operation 6525 'specregionend' 'rend564' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6526 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_277" [md.c:47]   --->   Operation 6526 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6527 [1/1] (0.00ns)   --->   "%rend562 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_277, i32 %rbegin14" [md.c:48]   --->   Operation 6527 'specregionend' 'rend562' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6528 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_276" [md.c:48]   --->   Operation 6528 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6529 [1/1] (0.00ns)   --->   "%rend560 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_276, i32 %rbegin16" [md.c:49]   --->   Operation 6529 'specregionend' 'rend560' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6530 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_267" [md.c:49]   --->   Operation 6530 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6531 [1/1] (0.00ns)   --->   "%rend558 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_267, i32 %rbegin18" [md.c:50]   --->   Operation 6531 'specregionend' 'rend558' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6532 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_274" [md.c:37]   --->   Operation 6532 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6533 [1/1] (0.00ns)   --->   "%rend556 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_274, i32 %rbegin20" [md.c:39]   --->   Operation 6533 'specregionend' 'rend556' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6534 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_273" [md.c:39]   --->   Operation 6534 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6535 [1/1] (0.00ns)   --->   "%rend554 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_273, i32 %rbegin22" [md.c:40]   --->   Operation 6535 'specregionend' 'rend554' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6536 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_264" [md.c:40]   --->   Operation 6536 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6537 [1/1] (0.00ns)   --->   "%rend552 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_264, i32 %rbegin24" [md.c:41]   --->   Operation 6537 'specregionend' 'rend552' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6538 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_262" [md.c:41]   --->   Operation 6538 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6539 [1/1] (0.00ns)   --->   "%rend550 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_262, i32 %rbegin26" [md.c:42]   --->   Operation 6539 'specregionend' 'rend550' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6540 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_260" [md.c:42]   --->   Operation 6540 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6541 [1/1] (0.00ns)   --->   "%rend548 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_260, i32 %rbegin28" [md.c:44]   --->   Operation 6541 'specregionend' 'rend548' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6542 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_261" [md.c:44]   --->   Operation 6542 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6543 [1/1] (0.00ns)   --->   "%rend546 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_261, i32 %rbegin30" [md.c:45]   --->   Operation 6543 'specregionend' 'rend546' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6544 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_268" [md.c:47]   --->   Operation 6544 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6545 [1/1] (0.00ns)   --->   "%rend544 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_268, i32 %rbegin32" [md.c:48]   --->   Operation 6545 'specregionend' 'rend544' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6546 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_286" [md.c:48]   --->   Operation 6546 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6547 [1/1] (0.00ns)   --->   "%rend542 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_286, i32 %rbegin34" [md.c:49]   --->   Operation 6547 'specregionend' 'rend542' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6548 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_258" [md.c:49]   --->   Operation 6548 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6549 [1/1] (0.00ns)   --->   "%rend540 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_258, i32 %rbegin36" [md.c:50]   --->   Operation 6549 'specregionend' 'rend540' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6550 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_265" [md.c:37]   --->   Operation 6550 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6551 [1/1] (0.00ns)   --->   "%rend538 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_265, i32 %rbegin38" [md.c:39]   --->   Operation 6551 'specregionend' 'rend538' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6552 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_283" [md.c:39]   --->   Operation 6552 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6553 [1/1] (0.00ns)   --->   "%rend536 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_283, i32 %rbegin40" [md.c:40]   --->   Operation 6553 'specregionend' 'rend536' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6554 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_255" [md.c:40]   --->   Operation 6554 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6555 [1/1] (0.00ns)   --->   "%rend534 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_255, i32 %rbegin42" [md.c:41]   --->   Operation 6555 'specregionend' 'rend534' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6556 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_271" [md.c:41]   --->   Operation 6556 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6557 [1/1] (0.00ns)   --->   "%rend532 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_271, i32 %rbegin44" [md.c:42]   --->   Operation 6557 'specregionend' 'rend532' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6558 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_290" [md.c:42]   --->   Operation 6558 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6559 [1/1] (0.00ns)   --->   "%rend530 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_290, i32 %rbegin46" [md.c:44]   --->   Operation 6559 'specregionend' 'rend530' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6560 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_289" [md.c:44]   --->   Operation 6560 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6561 [1/1] (0.00ns)   --->   "%rend528 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_289, i32 %rbegin48" [md.c:45]   --->   Operation 6561 'specregionend' 'rend528' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6562 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_259" [md.c:47]   --->   Operation 6562 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6563 [1/1] (0.00ns)   --->   "%rend526 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_259, i32 %rbegin50" [md.c:48]   --->   Operation 6563 'specregionend' 'rend526' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6564 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_287" [md.c:48]   --->   Operation 6564 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6565 [1/1] (0.00ns)   --->   "%rend524 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_287, i32 %rbegin52" [md.c:49]   --->   Operation 6565 'specregionend' 'rend524' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6566 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_257" [md.c:49]   --->   Operation 6566 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6567 [1/1] (0.00ns)   --->   "%rend522 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_257, i32 %rbegin54" [md.c:50]   --->   Operation 6567 'specregionend' 'rend522' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6568 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_256" [md.c:37]   --->   Operation 6568 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6569 [1/1] (0.00ns)   --->   "%rend520 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_256, i32 %rbegin56" [md.c:39]   --->   Operation 6569 'specregionend' 'rend520' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6570 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_284" [md.c:39]   --->   Operation 6570 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6571 [1/1] (0.00ns)   --->   "%rend518 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_284, i32 %rbegin58" [md.c:40]   --->   Operation 6571 'specregionend' 'rend518' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6572 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_254" [md.c:40]   --->   Operation 6572 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6573 [1/1] (0.00ns)   --->   "%rend516 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_254, i32 %rbegin60" [md.c:41]   --->   Operation 6573 'specregionend' 'rend516' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6574 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_280" [md.c:41]   --->   Operation 6574 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6575 [1/1] (0.00ns)   --->   "%rend514 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_280, i32 %rbegin62" [md.c:42]   --->   Operation 6575 'specregionend' 'rend514' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6576 [1/1] (0.00ns)   --->   "%rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_281" [md.c:42]   --->   Operation 6576 'specregionbegin' 'rbegin64' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6577 [1/1] (0.00ns)   --->   "%rend512 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_281, i32 %rbegin64" [md.c:44]   --->   Operation 6577 'specregionend' 'rend512' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6578 [1/1] (0.00ns)   --->   "%rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_279" [md.c:44]   --->   Operation 6578 'specregionbegin' 'rbegin66' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6579 [1/1] (0.00ns)   --->   "%rend510 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_279, i32 %rbegin66" [md.c:45]   --->   Operation 6579 'specregionend' 'rend510' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6580 [1/1] (0.00ns)   --->   "%rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_248" [md.c:47]   --->   Operation 6580 'specregionbegin' 'rbegin68' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6581 [1/1] (0.00ns)   --->   "%rend508 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_248, i32 %rbegin68" [md.c:48]   --->   Operation 6581 'specregionend' 'rend508' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6582 [1/1] (0.00ns)   --->   "%rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_238" [md.c:48]   --->   Operation 6582 'specregionbegin' 'rbegin70' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6583 [1/1] (0.00ns)   --->   "%rend506 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_238, i32 %rbegin70" [md.c:49]   --->   Operation 6583 'specregionend' 'rend506' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6584 [1/1] (0.00ns)   --->   "%rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_246" [md.c:49]   --->   Operation 6584 'specregionbegin' 'rbegin72' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6585 [1/1] (0.00ns)   --->   "%rend504 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_246, i32 %rbegin72" [md.c:50]   --->   Operation 6585 'specregionend' 'rend504' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6586 [1/1] (0.00ns)   --->   "%rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_245" [md.c:37]   --->   Operation 6586 'specregionbegin' 'rbegin74' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6587 [1/1] (0.00ns)   --->   "%rend502 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_245, i32 %rbegin74" [md.c:39]   --->   Operation 6587 'specregionend' 'rend502' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6588 [1/1] (0.00ns)   --->   "%rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_253" [md.c:39]   --->   Operation 6588 'specregionbegin' 'rbegin76' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6589 [1/1] (0.00ns)   --->   "%rend500 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_253, i32 %rbegin76" [md.c:40]   --->   Operation 6589 'specregionend' 'rend500' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6590 [1/1] (0.00ns)   --->   "%rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_252" [md.c:40]   --->   Operation 6590 'specregionbegin' 'rbegin78' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6591 [1/1] (0.00ns)   --->   "%rend498 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_252, i32 %rbegin78" [md.c:41]   --->   Operation 6591 'specregionend' 'rend498' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6592 [1/1] (0.00ns)   --->   "%rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_251" [md.c:41]   --->   Operation 6592 'specregionbegin' 'rbegin80' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6593 [1/1] (0.00ns)   --->   "%rend496 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_251, i32 %rbegin80" [md.c:42]   --->   Operation 6593 'specregionend' 'rend496' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6594 [1/1] (0.00ns)   --->   "%rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_250" [md.c:42]   --->   Operation 6594 'specregionbegin' 'rbegin82' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6595 [1/1] (0.00ns)   --->   "%rend494 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_250, i32 %rbegin82" [md.c:44]   --->   Operation 6595 'specregionend' 'rend494' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6596 [1/1] (0.00ns)   --->   "%rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_249" [md.c:44]   --->   Operation 6596 'specregionbegin' 'rbegin84' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6597 [1/1] (0.00ns)   --->   "%rend492 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_249, i32 %rbegin84" [md.c:45]   --->   Operation 6597 'specregionend' 'rend492' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6598 [1/1] (0.00ns)   --->   "%rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_221" [md.c:47]   --->   Operation 6598 'specregionbegin' 'rbegin86' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6599 [1/1] (0.00ns)   --->   "%rend490 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_221, i32 %rbegin86" [md.c:48]   --->   Operation 6599 'specregionend' 'rend490' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6600 [1/1] (0.00ns)   --->   "%rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_229" [md.c:48]   --->   Operation 6600 'specregionbegin' 'rbegin88' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6601 [1/1] (0.00ns)   --->   "%rend488 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_229, i32 %rbegin88" [md.c:49]   --->   Operation 6601 'specregionend' 'rend488' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6602 [1/1] (0.00ns)   --->   "%rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_218" [md.c:49]   --->   Operation 6602 'specregionbegin' 'rbegin90' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6603 [1/1] (0.00ns)   --->   "%rend486 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_218, i32 %rbegin90" [md.c:50]   --->   Operation 6603 'specregionend' 'rend486' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6604 [1/1] (0.00ns)   --->   "%rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_171" [md.c:37]   --->   Operation 6604 'specregionbegin' 'rbegin92' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6605 [1/1] (0.00ns)   --->   "%rend484 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_171, i32 %rbegin92" [md.c:39]   --->   Operation 6605 'specregionend' 'rend484' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6606 [1/1] (0.00ns)   --->   "%rbegin94 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_170" [md.c:39]   --->   Operation 6606 'specregionbegin' 'rbegin94' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6607 [1/1] (0.00ns)   --->   "%rend482 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_170, i32 %rbegin94" [md.c:40]   --->   Operation 6607 'specregionend' 'rend482' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6608 [1/1] (0.00ns)   --->   "%rbegin96 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_169" [md.c:40]   --->   Operation 6608 'specregionbegin' 'rbegin96' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6609 [1/1] (0.00ns)   --->   "%rend480 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_169, i32 %rbegin96" [md.c:41]   --->   Operation 6609 'specregionend' 'rend480' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6610 [1/1] (0.00ns)   --->   "%rbegin98 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_168" [md.c:41]   --->   Operation 6610 'specregionbegin' 'rbegin98' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6611 [1/1] (0.00ns)   --->   "%rend478 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_168, i32 %rbegin98" [md.c:42]   --->   Operation 6611 'specregionend' 'rend478' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6612 [1/1] (0.00ns)   --->   "%rbegin100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_167" [md.c:42]   --->   Operation 6612 'specregionbegin' 'rbegin100' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6613 [1/1] (0.00ns)   --->   "%rend476 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_167, i32 %rbegin100" [md.c:44]   --->   Operation 6613 'specregionend' 'rend476' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6614 [1/1] (0.00ns)   --->   "%rbegin102 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_166" [md.c:44]   --->   Operation 6614 'specregionbegin' 'rbegin102' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6615 [1/1] (0.00ns)   --->   "%rend474 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_166, i32 %rbegin102" [md.c:45]   --->   Operation 6615 'specregionend' 'rend474' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6616 [1/1] (0.00ns)   --->   "%rbegin104 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_220" [md.c:47]   --->   Operation 6616 'specregionbegin' 'rbegin104' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6617 [1/1] (0.00ns)   --->   "%rend472 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_220, i32 %rbegin104" [md.c:48]   --->   Operation 6617 'specregionend' 'rend472' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6618 [1/1] (0.00ns)   --->   "%rbegin106 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_228" [md.c:48]   --->   Operation 6618 'specregionbegin' 'rbegin106' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6619 [1/1] (0.00ns)   --->   "%rend470 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_228, i32 %rbegin106" [md.c:49]   --->   Operation 6619 'specregionend' 'rend470' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6620 [1/1] (0.00ns)   --->   "%rbegin108 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_227" [md.c:49]   --->   Operation 6620 'specregionbegin' 'rbegin108' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6621 [1/1] (0.00ns)   --->   "%rend468 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_227, i32 %rbegin108" [md.c:50]   --->   Operation 6621 'specregionend' 'rend468' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6622 [1/1] (0.00ns)   --->   "%rbegin110 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_235" [md.c:37]   --->   Operation 6622 'specregionbegin' 'rbegin110' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6623 [1/1] (0.00ns)   --->   "%rend466 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_235, i32 %rbegin110" [md.c:39]   --->   Operation 6623 'specregionend' 'rend466' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6624 [1/1] (0.00ns)   --->   "%rbegin112 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_234" [md.c:39]   --->   Operation 6624 'specregionbegin' 'rbegin112' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6625 [1/1] (0.00ns)   --->   "%rend464 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_234, i32 %rbegin112" [md.c:40]   --->   Operation 6625 'specregionend' 'rend464' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6626 [1/1] (0.00ns)   --->   "%rbegin114 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_233" [md.c:40]   --->   Operation 6626 'specregionbegin' 'rbegin114' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6627 [1/1] (0.00ns)   --->   "%rend462 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_233, i32 %rbegin114" [md.c:41]   --->   Operation 6627 'specregionend' 'rend462' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6628 [1/1] (0.00ns)   --->   "%rbegin116 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_232" [md.c:41]   --->   Operation 6628 'specregionbegin' 'rbegin116' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6629 [1/1] (0.00ns)   --->   "%rend460 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_232, i32 %rbegin116" [md.c:42]   --->   Operation 6629 'specregionend' 'rend460' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6630 [1/1] (0.00ns)   --->   "%rbegin118 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_231" [md.c:42]   --->   Operation 6630 'specregionbegin' 'rbegin118' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6631 [1/1] (0.00ns)   --->   "%rend458 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_231, i32 %rbegin118" [md.c:44]   --->   Operation 6631 'specregionend' 'rend458' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6632 [1/1] (0.00ns)   --->   "%rbegin120 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_230" [md.c:44]   --->   Operation 6632 'specregionbegin' 'rbegin120' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6633 [1/1] (0.00ns)   --->   "%rend456 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_230, i32 %rbegin120" [md.c:45]   --->   Operation 6633 'specregionend' 'rend456' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6634 [1/1] (0.00ns)   --->   "%rbegin122 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_208" [md.c:47]   --->   Operation 6634 'specregionbegin' 'rbegin122' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6635 [1/1] (0.00ns)   --->   "%rend454 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_208, i32 %rbegin122" [md.c:48]   --->   Operation 6635 'specregionend' 'rend454' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6636 [1/1] (0.00ns)   --->   "%rbegin124 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_237" [md.c:48]   --->   Operation 6636 'specregionbegin' 'rbegin124' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6637 [1/1] (0.00ns)   --->   "%rend452 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_237, i32 %rbegin124" [md.c:49]   --->   Operation 6637 'specregionend' 'rend452' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6638 [1/1] (0.00ns)   --->   "%rbegin126 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_163" [md.c:49]   --->   Operation 6638 'specregionbegin' 'rbegin126' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6639 [1/1] (0.00ns)   --->   "%rend450 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_163, i32 %rbegin126" [md.c:50]   --->   Operation 6639 'specregionend' 'rend450' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6640 [1/1] (0.00ns)   --->   "%rbegin128 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_236" [md.c:37]   --->   Operation 6640 'specregionbegin' 'rbegin128' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6641 [1/1] (0.00ns)   --->   "%rend448 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_236, i32 %rbegin128" [md.c:39]   --->   Operation 6641 'specregionend' 'rend448' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6642 [1/1] (0.00ns)   --->   "%rbegin130 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_152" [md.c:39]   --->   Operation 6642 'specregionbegin' 'rbegin130' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6643 [1/1] (0.00ns)   --->   "%rend446 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_152, i32 %rbegin130" [md.c:40]   --->   Operation 6643 'specregionend' 'rend446' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6644 [1/1] (0.00ns)   --->   "%rbegin132 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_225" [md.c:40]   --->   Operation 6644 'specregionbegin' 'rbegin132' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6645 [1/1] (0.00ns)   --->   "%rend444 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_225, i32 %rbegin132" [md.c:41]   --->   Operation 6645 'specregionend' 'rend444' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6646 [1/1] (0.00ns)   --->   "%rbegin134 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_150" [md.c:41]   --->   Operation 6646 'specregionbegin' 'rbegin134' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6647 [1/1] (0.00ns)   --->   "%rend442 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_150, i32 %rbegin134" [md.c:42]   --->   Operation 6647 'specregionend' 'rend442' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6648 [1/1] (0.00ns)   --->   "%rbegin136 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_223" [md.c:42]   --->   Operation 6648 'specregionbegin' 'rbegin136' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6649 [1/1] (0.00ns)   --->   "%rend440 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_223, i32 %rbegin136" [md.c:44]   --->   Operation 6649 'specregionend' 'rend440' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6650 [1/1] (0.00ns)   --->   "%rbegin138 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_148" [md.c:44]   --->   Operation 6650 'specregionbegin' 'rbegin138' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6651 [1/1] (0.00ns)   --->   "%rend438 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_148, i32 %rbegin138" [md.c:45]   --->   Operation 6651 'specregionend' 'rend438' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6652 [1/1] (0.00ns)   --->   "%rbegin140 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_186" [md.c:47]   --->   Operation 6652 'specregionbegin' 'rbegin140' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6653 [1/1] (0.00ns)   --->   "%rend436 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_186, i32 %rbegin140" [md.c:48]   --->   Operation 6653 'specregionend' 'rend436' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6654 [1/1] (0.00ns)   --->   "%rbegin142 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_214" [md.c:48]   --->   Operation 6654 'specregionbegin' 'rbegin142' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6655 [1/1] (0.00ns)   --->   "%rend434 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_214, i32 %rbegin142" [md.c:49]   --->   Operation 6655 'specregionend' 'rend434' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6656 [1/1] (0.00ns)   --->   "%rbegin144 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_202" [md.c:49]   --->   Operation 6656 'specregionbegin' 'rbegin144' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6657 [1/1] (0.00ns)   --->   "%rend432 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_202, i32 %rbegin144" [md.c:50]   --->   Operation 6657 'specregionend' 'rend432' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6658 [1/1] (0.00ns)   --->   "%rbegin146 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_183" [md.c:37]   --->   Operation 6658 'specregionbegin' 'rbegin146' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6659 [1/1] (0.00ns)   --->   "%rend430 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_183, i32 %rbegin146" [md.c:39]   --->   Operation 6659 'specregionend' 'rend430' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6660 [1/1] (0.00ns)   --->   "%rbegin148 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_211" [md.c:39]   --->   Operation 6660 'specregionbegin' 'rbegin148' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6661 [1/1] (0.00ns)   --->   "%rend428 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_211, i32 %rbegin148" [md.c:40]   --->   Operation 6661 'specregionend' 'rend428' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6662 [1/1] (0.00ns)   --->   "%rbegin150 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_199" [md.c:40]   --->   Operation 6662 'specregionbegin' 'rbegin150' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6663 [1/1] (0.00ns)   --->   "%rend426 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_199, i32 %rbegin150" [md.c:41]   --->   Operation 6663 'specregionend' 'rend426' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6664 [1/1] (0.00ns)   --->   "%rbegin152 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_198" [md.c:41]   --->   Operation 6664 'specregionbegin' 'rbegin152' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6665 [1/1] (0.00ns)   --->   "%rend424 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_198, i32 %rbegin152" [md.c:42]   --->   Operation 6665 'specregionend' 'rend424' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6666 [1/1] (0.00ns)   --->   "%rbegin154 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_189" [md.c:42]   --->   Operation 6666 'specregionbegin' 'rbegin154' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6667 [1/1] (0.00ns)   --->   "%rend422 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_189, i32 %rbegin154" [md.c:44]   --->   Operation 6667 'specregionend' 'rend422' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6668 [1/1] (0.00ns)   --->   "%rbegin156 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_205" [md.c:44]   --->   Operation 6668 'specregionbegin' 'rbegin156' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6669 [1/1] (0.00ns)   --->   "%rend420 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_205, i32 %rbegin156" [md.c:45]   --->   Operation 6669 'specregionend' 'rend420' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6670 [1/1] (0.00ns)   --->   "%rbegin158 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_195" [md.c:47]   --->   Operation 6670 'specregionbegin' 'rbegin158' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6671 [1/1] (0.00ns)   --->   "%rend418 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_195, i32 %rbegin158" [md.c:48]   --->   Operation 6671 'specregionend' 'rend418' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6672 [1/1] (0.00ns)   --->   "%rbegin160 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_213" [md.c:48]   --->   Operation 6672 'specregionbegin' 'rbegin160' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6673 [1/1] (0.00ns)   --->   "%rend416 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_213, i32 %rbegin160" [md.c:49]   --->   Operation 6673 'specregionend' 'rend416' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6674 [1/1] (0.00ns)   --->   "%rbegin162 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_201" [md.c:49]   --->   Operation 6674 'specregionbegin' 'rbegin162' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6675 [1/1] (0.00ns)   --->   "%rend414 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_201, i32 %rbegin162" [md.c:50]   --->   Operation 6675 'specregionend' 'rend414' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6676 [1/1] (0.00ns)   --->   "%rbegin164 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_192" [md.c:37]   --->   Operation 6676 'specregionbegin' 'rbegin164' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6677 [1/1] (0.00ns)   --->   "%rend412 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_192, i32 %rbegin164" [md.c:39]   --->   Operation 6677 'specregionend' 'rend412' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6678 [1/1] (0.00ns)   --->   "%rbegin166 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_210" [md.c:39]   --->   Operation 6678 'specregionbegin' 'rbegin166' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6679 [1/1] (0.00ns)   --->   "%rend410 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_210, i32 %rbegin166" [md.c:40]   --->   Operation 6679 'specregionend' 'rend410' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6680 [1/1] (0.00ns)   --->   "%rbegin168 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_174" [md.c:40]   --->   Operation 6680 'specregionbegin' 'rbegin168' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6681 [1/1] (0.00ns)   --->   "%rend408 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_174, i32 %rbegin168" [md.c:41]   --->   Operation 6681 'specregionend' 'rend408' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6682 [1/1] (0.00ns)   --->   "%rbegin170 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_207" [md.c:41]   --->   Operation 6682 'specregionbegin' 'rbegin170' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6683 [1/1] (0.00ns)   --->   "%rend406 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_207, i32 %rbegin170" [md.c:42]   --->   Operation 6683 'specregionend' 'rend406' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6684 [1/1] (0.00ns)   --->   "%rbegin172 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_187" [md.c:42]   --->   Operation 6684 'specregionbegin' 'rbegin172' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6685 [1/1] (0.00ns)   --->   "%rend404 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_187, i32 %rbegin172" [md.c:44]   --->   Operation 6685 'specregionend' 'rend404' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6686 [1/1] (0.00ns)   --->   "%rbegin174 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_196" [md.c:44]   --->   Operation 6686 'specregionbegin' 'rbegin174' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6687 [1/1] (0.00ns)   --->   "%rend402 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_196, i32 %rbegin174" [md.c:45]   --->   Operation 6687 'specregionend' 'rend402' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6688 [1/1] (0.00ns)   --->   "%rbegin176 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_197" [md.c:47]   --->   Operation 6688 'specregionbegin' 'rbegin176' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6689 [1/1] (0.00ns)   --->   "%rend400 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_197, i32 %rbegin176" [md.c:48]   --->   Operation 6689 'specregionend' 'rend400' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6690 [1/1] (0.00ns)   --->   "%rbegin178 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_185" [md.c:48]   --->   Operation 6690 'specregionbegin' 'rbegin178' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6691 [1/1] (0.00ns)   --->   "%rend398 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_185, i32 %rbegin178" [md.c:49]   --->   Operation 6691 'specregionend' 'rend398' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6692 [1/1] (0.00ns)   --->   "%rbegin180 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_203" [md.c:49]   --->   Operation 6692 'specregionbegin' 'rbegin180' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6693 [1/1] (0.00ns)   --->   "%rend396 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_203, i32 %rbegin180" [md.c:50]   --->   Operation 6693 'specregionend' 'rend396' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6694 [1/1] (0.00ns)   --->   "%rbegin182 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_194" [md.c:37]   --->   Operation 6694 'specregionbegin' 'rbegin182' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6695 [1/1] (0.00ns)   --->   "%rend394 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_194, i32 %rbegin182" [md.c:39]   --->   Operation 6695 'specregionend' 'rend394' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6696 [1/1] (0.00ns)   --->   "%rbegin184 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_182" [md.c:39]   --->   Operation 6696 'specregionbegin' 'rbegin184' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6697 [1/1] (0.00ns)   --->   "%rend392 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_182, i32 %rbegin184" [md.c:40]   --->   Operation 6697 'specregionend' 'rend392' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6698 [1/1] (0.00ns)   --->   "%rbegin186 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_200" [md.c:40]   --->   Operation 6698 'specregionbegin' 'rbegin186' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6699 [1/1] (0.00ns)   --->   "%rend390 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_200, i32 %rbegin186" [md.c:41]   --->   Operation 6699 'specregionend' 'rend390' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6700 [1/1] (0.00ns)   --->   "%rbegin188 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_191" [md.c:41]   --->   Operation 6700 'specregionbegin' 'rbegin188' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6701 [1/1] (0.00ns)   --->   "%rend388 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_191, i32 %rbegin188" [md.c:42]   --->   Operation 6701 'specregionend' 'rend388' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6702 [1/1] (0.00ns)   --->   "%rbegin190 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_188" [md.c:42]   --->   Operation 6702 'specregionbegin' 'rbegin190' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6703 [1/1] (0.00ns)   --->   "%rend386 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_188, i32 %rbegin190" [md.c:44]   --->   Operation 6703 'specregionend' 'rend386' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6704 [1/1] (0.00ns)   --->   "%rbegin192 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_215" [md.c:44]   --->   Operation 6704 'specregionbegin' 'rbegin192' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6705 [1/1] (0.00ns)   --->   "%rend384 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_215, i32 %rbegin192" [md.c:45]   --->   Operation 6705 'specregionend' 'rend384' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6706 [1/1] (0.00ns)   --->   "%rbegin194 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_206" [md.c:47]   --->   Operation 6706 'specregionbegin' 'rbegin194' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6707 [1/1] (0.00ns)   --->   "%rend382 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_206, i32 %rbegin194" [md.c:48]   --->   Operation 6707 'specregionend' 'rend382' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6708 [1/1] (0.00ns)   --->   "%rbegin196 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_184" [md.c:48]   --->   Operation 6708 'specregionbegin' 'rbegin196' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6709 [1/1] (0.00ns)   --->   "%rend380 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_184, i32 %rbegin196" [md.c:49]   --->   Operation 6709 'specregionend' 'rend380' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6710 [1/1] (0.00ns)   --->   "%rbegin198 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_212" [md.c:49]   --->   Operation 6710 'specregionbegin' 'rbegin198' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6711 [1/1] (0.00ns)   --->   "%rend378 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_212, i32 %rbegin198" [md.c:50]   --->   Operation 6711 'specregionend' 'rend378' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6712 [1/1] (0.00ns)   --->   "%rbegin200 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_193" [md.c:37]   --->   Operation 6712 'specregionbegin' 'rbegin200' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6713 [1/1] (0.00ns)   --->   "%rend376 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_193, i32 %rbegin200" [md.c:39]   --->   Operation 6713 'specregionend' 'rend376' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6714 [1/1] (0.00ns)   --->   "%rbegin202 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_181" [md.c:39]   --->   Operation 6714 'specregionbegin' 'rbegin202' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6715 [1/1] (0.00ns)   --->   "%rend374 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_181, i32 %rbegin202" [md.c:40]   --->   Operation 6715 'specregionend' 'rend374' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6716 [1/1] (0.00ns)   --->   "%rbegin204 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_209" [md.c:40]   --->   Operation 6716 'specregionbegin' 'rbegin204' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6717 [1/1] (0.00ns)   --->   "%rend372 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_209, i32 %rbegin204" [md.c:41]   --->   Operation 6717 'specregionend' 'rend372' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6718 [1/1] (0.00ns)   --->   "%rbegin206 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_190" [md.c:41]   --->   Operation 6718 'specregionbegin' 'rbegin206' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6719 [1/1] (0.00ns)   --->   "%rend370 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_190, i32 %rbegin206" [md.c:42]   --->   Operation 6719 'specregionend' 'rend370' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6720 [1/1] (0.00ns)   --->   "%rbegin208 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_216" [md.c:42]   --->   Operation 6720 'specregionbegin' 'rbegin208' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6721 [1/1] (0.00ns)   --->   "%rend368 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_216, i32 %rbegin208" [md.c:44]   --->   Operation 6721 'specregionend' 'rend368' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6722 [1/1] (0.00ns)   --->   "%rbegin210 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_217" [md.c:44]   --->   Operation 6722 'specregionbegin' 'rbegin210' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6723 [1/1] (0.00ns)   --->   "%rend366 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_217, i32 %rbegin210" [md.c:45]   --->   Operation 6723 'specregionend' 'rend366' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6724 [1/1] (0.00ns)   --->   "%rbegin212 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_204" [md.c:47]   --->   Operation 6724 'specregionbegin' 'rbegin212' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6725 [1/1] (0.00ns)   --->   "%rend364 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_204, i32 %rbegin212" [md.c:48]   --->   Operation 6725 'specregionend' 'rend364' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6726 [1/1] (0.00ns)   --->   "%rbegin214 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_165" [md.c:48]   --->   Operation 6726 'specregionbegin' 'rbegin214' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6727 [1/1] (0.00ns)   --->   "%rend362 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_165, i32 %rbegin214" [md.c:49]   --->   Operation 6727 'specregionend' 'rend362' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6728 [1/1] (0.00ns)   --->   "%rbegin216 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_173" [md.c:49]   --->   Operation 6728 'specregionbegin' 'rbegin216' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6729 [1/1] (0.00ns)   --->   "%rend360 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_173, i32 %rbegin216" [md.c:50]   --->   Operation 6729 'specregionend' 'rend360' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6730 [1/1] (0.00ns)   --->   "%rbegin218 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_172" [md.c:37]   --->   Operation 6730 'specregionbegin' 'rbegin218' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6731 [1/1] (0.00ns)   --->   "%rend358 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_172, i32 %rbegin218" [md.c:39]   --->   Operation 6731 'specregionend' 'rend358' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6732 [1/1] (0.00ns)   --->   "%rbegin220 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_180" [md.c:39]   --->   Operation 6732 'specregionbegin' 'rbegin220' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6733 [1/1] (0.00ns)   --->   "%rend356 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_180, i32 %rbegin220" [md.c:40]   --->   Operation 6733 'specregionend' 'rend356' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6734 [1/1] (0.00ns)   --->   "%rbegin222 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_179" [md.c:40]   --->   Operation 6734 'specregionbegin' 'rbegin222' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6735 [1/1] (0.00ns)   --->   "%rend354 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_179, i32 %rbegin222" [md.c:41]   --->   Operation 6735 'specregionend' 'rend354' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6736 [1/1] (0.00ns)   --->   "%rbegin224 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_178" [md.c:41]   --->   Operation 6736 'specregionbegin' 'rbegin224' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6737 [1/1] (0.00ns)   --->   "%rend352 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_178, i32 %rbegin224" [md.c:42]   --->   Operation 6737 'specregionend' 'rend352' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6738 [1/1] (0.00ns)   --->   "%rbegin226 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_177" [md.c:42]   --->   Operation 6738 'specregionbegin' 'rbegin226' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6739 [1/1] (0.00ns)   --->   "%rend350 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_177, i32 %rbegin226" [md.c:44]   --->   Operation 6739 'specregionend' 'rend350' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6740 [1/1] (0.00ns)   --->   "%rbegin228 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_176" [md.c:44]   --->   Operation 6740 'specregionbegin' 'rbegin228' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6741 [1/1] (0.00ns)   --->   "%rend348 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_176, i32 %rbegin228" [md.c:45]   --->   Operation 6741 'specregionend' 'rend348' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6742 [1/1] (0.00ns)   --->   "%rbegin230 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_175" [md.c:47]   --->   Operation 6742 'specregionbegin' 'rbegin230' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6743 [1/1] (0.00ns)   --->   "%rend346 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_175, i32 %rbegin230" [md.c:48]   --->   Operation 6743 'specregionend' 'rend346' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6744 [1/1] (0.00ns)   --->   "%rbegin232 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_156" [md.c:48]   --->   Operation 6744 'specregionbegin' 'rbegin232' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6745 [1/1] (0.00ns)   --->   "%rend344 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_156, i32 %rbegin232" [md.c:49]   --->   Operation 6745 'specregionend' 'rend344' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6746 [1/1] (0.00ns)   --->   "%rbegin234 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_219" [md.c:49]   --->   Operation 6746 'specregionbegin' 'rbegin234' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6747 [1/1] (0.00ns)   --->   "%rend342 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_219, i32 %rbegin234" [md.c:50]   --->   Operation 6747 'specregionend' 'rend342' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6748 [1/1] (0.00ns)   --->   "%rbegin236 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_145" [md.c:37]   --->   Operation 6748 'specregionbegin' 'rbegin236' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6749 [1/1] (0.00ns)   --->   "%rend340 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_145, i32 %rbegin236" [md.c:39]   --->   Operation 6749 'specregionend' 'rend340' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6750 [1/1] (0.00ns)   --->   "%rbegin238 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_244" [md.c:39]   --->   Operation 6750 'specregionbegin' 'rbegin238' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6751 [1/1] (0.00ns)   --->   "%rend338 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_244, i32 %rbegin238" [md.c:40]   --->   Operation 6751 'specregionend' 'rend338' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6752 [1/1] (0.00ns)   --->   "%rbegin240 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_243" [md.c:40]   --->   Operation 6752 'specregionbegin' 'rbegin240' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6753 [1/1] (0.00ns)   --->   "%rend336 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_243, i32 %rbegin240" [md.c:41]   --->   Operation 6753 'specregionend' 'rend336' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6754 [1/1] (0.00ns)   --->   "%rbegin242 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_242" [md.c:41]   --->   Operation 6754 'specregionbegin' 'rbegin242' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6755 [1/1] (0.00ns)   --->   "%rend334 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_242, i32 %rbegin242" [md.c:42]   --->   Operation 6755 'specregionend' 'rend334' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6756 [1/1] (0.00ns)   --->   "%rbegin244 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_241" [md.c:42]   --->   Operation 6756 'specregionbegin' 'rbegin244' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6757 [1/1] (0.00ns)   --->   "%rend332 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_241, i32 %rbegin244" [md.c:44]   --->   Operation 6757 'specregionend' 'rend332' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6758 [1/1] (0.00ns)   --->   "%rbegin246 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_240" [md.c:44]   --->   Operation 6758 'specregionbegin' 'rbegin246' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6759 [1/1] (0.00ns)   --->   "%rend330 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_240, i32 %rbegin246" [md.c:45]   --->   Operation 6759 'specregionend' 'rend330' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6760 [1/1] (0.00ns)   --->   "%rbegin248 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_239" [md.c:47]   --->   Operation 6760 'specregionbegin' 'rbegin248' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6761 [1/1] (0.00ns)   --->   "%rend328 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_239, i32 %rbegin248" [md.c:48]   --->   Operation 6761 'specregionend' 'rend328' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6762 [1/1] (0.00ns)   --->   "%rbegin250 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_147" [md.c:48]   --->   Operation 6762 'specregionbegin' 'rbegin250' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6763 [1/1] (0.00ns)   --->   "%rend326 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_147, i32 %rbegin250" [md.c:49]   --->   Operation 6763 'specregionend' 'rend326' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6764 [1/1] (0.00ns)   --->   "%rbegin252 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_155" [md.c:49]   --->   Operation 6764 'specregionbegin' 'rbegin252' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6765 [1/1] (0.00ns)   --->   "%rend324 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_155, i32 %rbegin252" [md.c:50]   --->   Operation 6765 'specregionend' 'rend324' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6766 [1/1] (0.00ns)   --->   "%rbegin254 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_154" [md.c:37]   --->   Operation 6766 'specregionbegin' 'rbegin254' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6767 [1/1] (0.00ns)   --->   "%rend322 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_154, i32 %rbegin254" [md.c:39]   --->   Operation 6767 'specregionend' 'rend322' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6768 [1/1] (0.00ns)   --->   "%rbegin256 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_162" [md.c:39]   --->   Operation 6768 'specregionbegin' 'rbegin256' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6769 [1/1] (0.00ns)   --->   "%rend320 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_162, i32 %rbegin256" [md.c:40]   --->   Operation 6769 'specregionend' 'rend320' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6770 [1/1] (0.00ns)   --->   "%rbegin258 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_161" [md.c:40]   --->   Operation 6770 'specregionbegin' 'rbegin258' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6771 [1/1] (0.00ns)   --->   "%rend318 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_161, i32 %rbegin258" [md.c:41]   --->   Operation 6771 'specregionend' 'rend318' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6772 [1/1] (0.00ns)   --->   "%rbegin260 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_160" [md.c:41]   --->   Operation 6772 'specregionbegin' 'rbegin260' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6773 [1/1] (0.00ns)   --->   "%rend316 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_160, i32 %rbegin260" [md.c:42]   --->   Operation 6773 'specregionend' 'rend316' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6774 [1/1] (0.00ns)   --->   "%rbegin262 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_159" [md.c:42]   --->   Operation 6774 'specregionbegin' 'rbegin262' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6775 [1/1] (0.00ns)   --->   "%rend314 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_159, i32 %rbegin262" [md.c:44]   --->   Operation 6775 'specregionend' 'rend314' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6776 [1/1] (0.00ns)   --->   "%rbegin264 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_158" [md.c:44]   --->   Operation 6776 'specregionbegin' 'rbegin264' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6777 [1/1] (0.00ns)   --->   "%rend312 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_158, i32 %rbegin264" [md.c:45]   --->   Operation 6777 'specregionend' 'rend312' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6778 [1/1] (0.00ns)   --->   "%rbegin266 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_157" [md.c:47]   --->   Operation 6778 'specregionbegin' 'rbegin266' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6779 [1/1] (0.00ns)   --->   "%rend310 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_157, i32 %rbegin266" [md.c:48]   --->   Operation 6779 'specregionend' 'rend310' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6780 [1/1] (0.00ns)   --->   "%rbegin268 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_135" [md.c:48]   --->   Operation 6780 'specregionbegin' 'rbegin268' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6781 [1/1] (0.00ns)   --->   "%rend308 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_135, i32 %rbegin268" [md.c:49]   --->   Operation 6781 'specregionend' 'rend308' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6782 [1/1] (0.00ns)   --->   "%rbegin270 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_164" [md.c:49]   --->   Operation 6782 'specregionbegin' 'rbegin270' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6783 [1/1] (0.00ns)   --->   "%rend306 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_164, i32 %rbegin270" [md.c:50]   --->   Operation 6783 'specregionend' 'rend306' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6784 [1/1] (0.00ns)   --->   "%rbegin272 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_132" [md.c:37]   --->   Operation 6784 'specregionbegin' 'rbegin272' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6785 [1/1] (0.00ns)   --->   "%rend304 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_132, i32 %rbegin272" [md.c:39]   --->   Operation 6785 'specregionend' 'rend304' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6786 [1/1] (0.00ns)   --->   "%rbegin274 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_226" [md.c:39]   --->   Operation 6786 'specregionbegin' 'rbegin274' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6787 [1/1] (0.00ns)   --->   "%rend302 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_226, i32 %rbegin274" [md.c:40]   --->   Operation 6787 'specregionend' 'rend302' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6788 [1/1] (0.00ns)   --->   "%rbegin276 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_153" [md.c:40]   --->   Operation 6788 'specregionbegin' 'rbegin276' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6789 [1/1] (0.00ns)   --->   "%rend300 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_153, i32 %rbegin276" [md.c:41]   --->   Operation 6789 'specregionend' 'rend300' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6790 [1/1] (0.00ns)   --->   "%rbegin278 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_224" [md.c:41]   --->   Operation 6790 'specregionbegin' 'rbegin278' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6791 [1/1] (0.00ns)   --->   "%rend298 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_224, i32 %rbegin278" [md.c:42]   --->   Operation 6791 'specregionend' 'rend298' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6792 [1/1] (0.00ns)   --->   "%rbegin280 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_151" [md.c:42]   --->   Operation 6792 'specregionbegin' 'rbegin280' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6793 [1/1] (0.00ns)   --->   "%rend296 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_151, i32 %rbegin280" [md.c:44]   --->   Operation 6793 'specregionend' 'rend296' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6794 [1/1] (0.00ns)   --->   "%rbegin282 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_222" [md.c:44]   --->   Operation 6794 'specregionbegin' 'rbegin282' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6795 [1/1] (0.00ns)   --->   "%rend294 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_222, i32 %rbegin282" [md.c:45]   --->   Operation 6795 'specregionend' 'rend294' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6796 [1/1] (0.00ns)   --->   "%rbegin284 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_149" [md.c:47]   --->   Operation 6796 'specregionbegin' 'rbegin284' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6797 [1/5] (5.86ns)   --->   "%fx_15 = dadd i64 %fx_14, i64 %mul29_15" [md.c:48]   --->   Operation 6797 'dadd' 'fx_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 6798 [1/1] (0.00ns)   --->   "%rend292 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_149, i32 %rbegin284" [md.c:48]   --->   Operation 6798 'specregionend' 'rend292' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6799 [1/1] (0.00ns)   --->   "%rbegin286 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_123" [md.c:48]   --->   Operation 6799 'specregionbegin' 'rbegin286' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6800 [1/5] (5.86ns)   --->   "%fy_15 = dadd i64 %fy_14, i64 %mul31_15" [md.c:49]   --->   Operation 6800 'dadd' 'fy_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 6801 [1/1] (0.00ns)   --->   "%rend290 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_123, i32 %rbegin286" [md.c:49]   --->   Operation 6801 'specregionend' 'rend290' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6802 [1/1] (0.00ns)   --->   "%rbegin287 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [md.c:49]   --->   Operation 6802 'specregionbegin' 'rbegin287' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6803 [1/5] (5.86ns)   --->   "%fz_15 = dadd i64 %fz_14, i64 %mul33_15" [md.c:50]   --->   Operation 6803 'dadd' 'fz_15' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 6804 [1/1] (0.00ns)   --->   "%rend288 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin287" [md.c:50]   --->   Operation 6804 'specregionend' 'rend288' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6805 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i64 %fx_15" [md.c:53]   --->   Operation 6805 'bitcast' 'bitcast_ln53' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6806 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i64 %fy_15" [md.c:54]   --->   Operation 6806 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6807 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i64 %fz_15" [md.c:55]   --->   Operation 6807 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6808 [1/1] (0.00ns)   --->   "%rbegin99 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_139" [md.c:37]   --->   Operation 6808 'specregionbegin' 'rbegin99' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6809 [1/1] (0.00ns)   --->   "%rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_139, i32 %rbegin99" [md.c:39]   --->   Operation 6809 'specregionend' 'rend100' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6810 [1/1] (0.00ns)   --->   "%rbegin97 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_120" [md.c:39]   --->   Operation 6810 'specregionbegin' 'rbegin97' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6811 [1/1] (0.00ns)   --->   "%rend98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_120, i32 %rbegin97" [md.c:40]   --->   Operation 6811 'specregionend' 'rend98' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6812 [1/1] (0.00ns)   --->   "%rbegin95 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_129" [md.c:40]   --->   Operation 6812 'specregionbegin' 'rbegin95' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6813 [1/1] (0.00ns)   --->   "%rend96 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_129, i32 %rbegin95" [md.c:41]   --->   Operation 6813 'specregionend' 'rend96' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6814 [1/1] (0.00ns)   --->   "%rbegin93 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_136" [md.c:41]   --->   Operation 6814 'specregionbegin' 'rbegin93' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6815 [1/1] (0.00ns)   --->   "%rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_136, i32 %rbegin93" [md.c:42]   --->   Operation 6815 'specregionend' 'rend94' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6816 [1/1] (0.00ns)   --->   "%rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_117" [md.c:42]   --->   Operation 6816 'specregionbegin' 'rbegin89' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6817 [1/1] (0.00ns)   --->   "%rend90 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_117, i32 %rbegin89" [md.c:44]   --->   Operation 6817 'specregionend' 'rend90' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6818 [1/1] (0.00ns)   --->   "%rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_126" [md.c:44]   --->   Operation 6818 'specregionbegin' 'rbegin87' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6819 [1/1] (0.00ns)   --->   "%rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_126, i32 %rbegin87" [md.c:45]   --->   Operation 6819 'specregionend' 'rend88' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6820 [1/1] (0.00ns)   --->   "%rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_142" [md.c:47]   --->   Operation 6820 'specregionbegin' 'rbegin85' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6821 [1/1] (0.00ns)   --->   "%rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_142, i32 %rbegin85" [md.c:48]   --->   Operation 6821 'specregionend' 'rend86' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6822 [1/1] (0.00ns)   --->   "%rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_124" [md.c:48]   --->   Operation 6822 'specregionbegin' 'rbegin83' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6823 [1/1] (0.00ns)   --->   "%rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_124, i32 %rbegin83" [md.c:49]   --->   Operation 6823 'specregionend' 'rend84' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6824 [1/1] (0.00ns)   --->   "%rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_131" [md.c:49]   --->   Operation 6824 'specregionbegin' 'rbegin81' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6825 [1/1] (0.00ns)   --->   "%rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_131, i32 %rbegin81" [md.c:50]   --->   Operation 6825 'specregionend' 'rend82' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6826 [1/1] (0.00ns)   --->   "%rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_130" [md.c:37]   --->   Operation 6826 'specregionbegin' 'rbegin79' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6827 [1/1] (0.00ns)   --->   "%rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_130, i32 %rbegin79" [md.c:39]   --->   Operation 6827 'specregionend' 'rend80' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6828 [1/1] (0.00ns)   --->   "%rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_121" [md.c:39]   --->   Operation 6828 'specregionbegin' 'rbegin77' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6829 [1/1] (0.00ns)   --->   "%rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_121, i32 %rbegin77" [md.c:40]   --->   Operation 6829 'specregionend' 'rend78' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6830 [1/1] (0.00ns)   --->   "%rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_128" [md.c:40]   --->   Operation 6830 'specregionbegin' 'rbegin75' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6831 [1/1] (0.00ns)   --->   "%rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_128, i32 %rbegin75" [md.c:41]   --->   Operation 6831 'specregionend' 'rend76' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6832 [1/1] (0.00ns)   --->   "%rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_127" [md.c:41]   --->   Operation 6832 'specregionbegin' 'rbegin73' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6833 [1/1] (0.00ns)   --->   "%rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_127, i32 %rbegin73" [md.c:42]   --->   Operation 6833 'specregionend' 'rend74' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6834 [1/1] (0.00ns)   --->   "%rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_118" [md.c:42]   --->   Operation 6834 'specregionbegin' 'rbegin71' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6835 [1/1] (0.00ns)   --->   "%rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_118, i32 %rbegin71" [md.c:44]   --->   Operation 6835 'specregionend' 'rend72' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6836 [1/1] (0.00ns)   --->   "%rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101" [md.c:44]   --->   Operation 6836 'specregionbegin' 'rbegin67' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6837 [1/1] (0.00ns)   --->   "%rend68 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin67" [md.c:45]   --->   Operation 6837 'specregionend' 'rend68' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6838 [1/1] (0.00ns)   --->   "%rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99" [md.c:47]   --->   Operation 6838 'specregionbegin' 'rbegin65' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6839 [1/1] (0.00ns)   --->   "%rend66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin65" [md.c:48]   --->   Operation 6839 'specregionend' 'rend66' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6840 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [md.c:48]   --->   Operation 6840 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6841 [1/1] (0.00ns)   --->   "%rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin63" [md.c:49]   --->   Operation 6841 'specregionend' 'rend64' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6842 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_122" [md.c:49]   --->   Operation 6842 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6843 [1/1] (0.00ns)   --->   "%rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_122, i32 %rbegin61" [md.c:50]   --->   Operation 6843 'specregionend' 'rend62' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6844 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_140" [md.c:37]   --->   Operation 6844 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6845 [1/1] (0.00ns)   --->   "%rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_140, i32 %rbegin59" [md.c:39]   --->   Operation 6845 'specregionend' 'rend60' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6846 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_112" [md.c:39]   --->   Operation 6846 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6847 [1/1] (0.00ns)   --->   "%rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_112, i32 %rbegin57" [md.c:40]   --->   Operation 6847 'specregionend' 'rend58' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6848 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_119" [md.c:40]   --->   Operation 6848 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6849 [1/1] (0.00ns)   --->   "%rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_119, i32 %rbegin55" [md.c:41]   --->   Operation 6849 'specregionend' 'rend56' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6850 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_137" [md.c:41]   --->   Operation 6850 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6851 [1/1] (0.00ns)   --->   "%rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_137, i32 %rbegin53" [md.c:42]   --->   Operation 6851 'specregionend' 'rend54' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6852 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_109" [md.c:42]   --->   Operation 6852 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6853 [1/1] (0.00ns)   --->   "%rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_109, i32 %rbegin51" [md.c:44]   --->   Operation 6853 'specregionend' 'rend52' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6854 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_134" [md.c:44]   --->   Operation 6854 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6855 [1/1] (0.00ns)   --->   "%rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_134, i32 %rbegin49" [md.c:45]   --->   Operation 6855 'specregionend' 'rend50' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6856 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_114" [md.c:47]   --->   Operation 6856 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6857 [1/1] (0.00ns)   --->   "%rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_114, i32 %rbegin45" [md.c:48]   --->   Operation 6857 'specregionend' 'rend46' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6858 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_115" [md.c:48]   --->   Operation 6858 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6859 [1/1] (0.00ns)   --->   "%rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_115, i32 %rbegin43" [md.c:49]   --->   Operation 6859 'specregionend' 'rend44' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6860 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_113" [md.c:49]   --->   Operation 6860 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6861 [1/1] (0.00ns)   --->   "%rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_113, i32 %rbegin41" [md.c:50]   --->   Operation 6861 'specregionend' 'rend42' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6862 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_141" [md.c:37]   --->   Operation 6862 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6863 [1/1] (0.00ns)   --->   "%rend40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_141, i32 %rbegin39" [md.c:39]   --->   Operation 6863 'specregionend' 'rend40' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6864 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_111" [md.c:39]   --->   Operation 6864 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6865 [1/1] (0.00ns)   --->   "%rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_111, i32 %rbegin37" [md.c:40]   --->   Operation 6865 'specregionend' 'rend38' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6866 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_110" [md.c:40]   --->   Operation 6866 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6867 [1/1] (0.00ns)   --->   "%rend36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_110, i32 %rbegin35" [md.c:41]   --->   Operation 6867 'specregionend' 'rend36' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6868 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_138" [md.c:41]   --->   Operation 6868 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6869 [1/1] (0.00ns)   --->   "%rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_138, i32 %rbegin33" [md.c:42]   --->   Operation 6869 'specregionend' 'rend34' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6870 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_108" [md.c:42]   --->   Operation 6870 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6871 [1/1] (0.00ns)   --->   "%rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_108, i32 %rbegin31" [md.c:44]   --->   Operation 6871 'specregionend' 'rend32' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6872 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_125" [md.c:44]   --->   Operation 6872 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6873 [1/1] (0.00ns)   --->   "%rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_125, i32 %rbegin29" [md.c:45]   --->   Operation 6873 'specregionend' 'rend30' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6874 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_116" [md.c:47]   --->   Operation 6874 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6875 [1/1] (0.00ns)   --->   "%rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_116, i32 %rbegin27" [md.c:48]   --->   Operation 6875 'specregionend' 'rend28' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6876 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_133" [md.c:48]   --->   Operation 6876 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6877 [1/1] (0.00ns)   --->   "%rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_133, i32 %rbegin23" [md.c:49]   --->   Operation 6877 'specregionend' 'rend24' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6878 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102" [md.c:49]   --->   Operation 6878 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6879 [1/1] (0.00ns)   --->   "%rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin21" [md.c:50]   --->   Operation 6879 'specregionend' 'rend22' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6880 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92" [md.c:37]   --->   Operation 6880 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6881 [1/1] (0.00ns)   --->   "%rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin19" [md.c:39]   --->   Operation 6881 'specregionend' 'rend20' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6882 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100" [md.c:39]   --->   Operation 6882 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6883 [1/1] (0.00ns)   --->   "%rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin17" [md.c:40]   --->   Operation 6883 'specregionend' 'rend18' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6884 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82" [md.c:40]   --->   Operation 6884 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6885 [1/1] (0.00ns)   --->   "%rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin15" [md.c:41]   --->   Operation 6885 'specregionend' 'rend16' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6886 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_107" [md.c:41]   --->   Operation 6886 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6887 [1/1] (0.00ns)   --->   "%rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_107, i32 %rbegin13" [md.c:42]   --->   Operation 6887 'specregionend' 'rend14' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6888 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_106" [md.c:42]   --->   Operation 6888 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6889 [1/1] (0.00ns)   --->   "%rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_106, i32 %rbegin11" [md.c:44]   --->   Operation 6889 'specregionend' 'rend12' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6890 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_105" [md.c:44]   --->   Operation 6890 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6891 [1/1] (0.00ns)   --->   "%rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_105, i32 %rbegin9" [md.c:45]   --->   Operation 6891 'specregionend' 'rend10' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6892 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_104" [md.c:47]   --->   Operation 6892 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6893 [1/1] (0.00ns)   --->   "%rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_104, i32 %rbegin7" [md.c:48]   --->   Operation 6893 'specregionend' 'rend8' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6894 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103" [md.c:48]   --->   Operation 6894 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6895 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin5" [md.c:49]   --->   Operation 6895 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6896 [1/1] (0.00ns)   --->   "%rbegin285 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75" [md.c:49]   --->   Operation 6896 'specregionbegin' 'rbegin285' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6897 [1/1] (0.00ns)   --->   "%rend286 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin285" [md.c:50]   --->   Operation 6897 'specregionend' 'rend286' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6898 [1/1] (0.00ns)   --->   "%rbegin283 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91" [md.c:37]   --->   Operation 6898 'specregionbegin' 'rbegin283' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6899 [1/1] (0.00ns)   --->   "%rend284 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin283" [md.c:39]   --->   Operation 6899 'specregionend' 'rend284' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6900 [1/1] (0.00ns)   --->   "%rbegin281 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83" [md.c:39]   --->   Operation 6900 'specregionbegin' 'rbegin281' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6901 [1/1] (0.00ns)   --->   "%rend282 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin281" [md.c:40]   --->   Operation 6901 'specregionend' 'rend282' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6902 [1/1] (0.00ns)   --->   "%rbegin279 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [md.c:40]   --->   Operation 6902 'specregionbegin' 'rbegin279' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6903 [1/1] (0.00ns)   --->   "%rend280 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin279" [md.c:41]   --->   Operation 6903 'specregionend' 'rend280' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6904 [1/1] (0.00ns)   --->   "%rbegin277 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_98" [md.c:41]   --->   Operation 6904 'specregionbegin' 'rbegin277' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6905 [1/1] (0.00ns)   --->   "%rend278 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_98, i32 %rbegin277" [md.c:42]   --->   Operation 6905 'specregionend' 'rend278' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6906 [1/1] (0.00ns)   --->   "%rbegin275 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [md.c:42]   --->   Operation 6906 'specregionbegin' 'rbegin275' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6907 [1/1] (0.00ns)   --->   "%rend276 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin275" [md.c:44]   --->   Operation 6907 'specregionend' 'rend276' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6908 [1/1] (0.00ns)   --->   "%rbegin273 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96" [md.c:44]   --->   Operation 6908 'specregionbegin' 'rbegin273' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6909 [1/1] (0.00ns)   --->   "%rend274 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin273" [md.c:45]   --->   Operation 6909 'specregionend' 'rend274' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6910 [1/1] (0.00ns)   --->   "%rbegin271 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [md.c:47]   --->   Operation 6910 'specregionbegin' 'rbegin271' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6911 [1/1] (0.00ns)   --->   "%rend272 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin271" [md.c:48]   --->   Operation 6911 'specregionend' 'rend272' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6912 [1/1] (0.00ns)   --->   "%rbegin269 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94" [md.c:48]   --->   Operation 6912 'specregionbegin' 'rbegin269' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6913 [1/1] (0.00ns)   --->   "%rend270 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin269" [md.c:49]   --->   Operation 6913 'specregionend' 'rend270' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6914 [1/1] (0.00ns)   --->   "%rbegin267 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_84" [md.c:49]   --->   Operation 6914 'specregionbegin' 'rbegin267' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6915 [1/1] (0.00ns)   --->   "%rend268 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_84, i32 %rbegin267" [md.c:50]   --->   Operation 6915 'specregionend' 'rend268' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6916 [1/1] (0.00ns)   --->   "%rbegin263 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74" [md.c:37]   --->   Operation 6916 'specregionbegin' 'rbegin263' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6917 [1/1] (0.00ns)   --->   "%rend264 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin263" [md.c:39]   --->   Operation 6917 'specregionend' 'rend264' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6918 [1/1] (0.00ns)   --->   "%rbegin261 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_143" [md.c:39]   --->   Operation 6918 'specregionbegin' 'rbegin261' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6919 [1/1] (0.00ns)   --->   "%rend262 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_143, i32 %rbegin261" [md.c:40]   --->   Operation 6919 'specregionend' 'rend262' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6920 [1/1] (0.00ns)   --->   "%rbegin259 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81" [md.c:40]   --->   Operation 6920 'specregionbegin' 'rbegin259' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6921 [1/1] (0.00ns)   --->   "%rend260 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin259" [md.c:41]   --->   Operation 6921 'specregionend' 'rend260' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6922 [1/1] (0.00ns)   --->   "%rbegin257 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89" [md.c:41]   --->   Operation 6922 'specregionbegin' 'rbegin257' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6923 [1/1] (0.00ns)   --->   "%rend258 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin257" [md.c:42]   --->   Operation 6923 'specregionend' 'rend258' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6924 [1/1] (0.00ns)   --->   "%rbegin255 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88" [md.c:42]   --->   Operation 6924 'specregionbegin' 'rbegin255' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6925 [1/1] (0.00ns)   --->   "%rend256 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin255" [md.c:44]   --->   Operation 6925 'specregionend' 'rend256' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6926 [1/1] (0.00ns)   --->   "%rbegin253 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87" [md.c:44]   --->   Operation 6926 'specregionbegin' 'rbegin253' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6927 [1/1] (0.00ns)   --->   "%rend254 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin253" [md.c:45]   --->   Operation 6927 'specregionend' 'rend254' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6928 [1/1] (0.00ns)   --->   "%rbegin251 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86" [md.c:47]   --->   Operation 6928 'specregionbegin' 'rbegin251' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6929 [1/1] (0.00ns)   --->   "%rend252 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin251" [md.c:48]   --->   Operation 6929 'specregionend' 'rend252' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6930 [1/1] (0.00ns)   --->   "%rbegin249 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85" [md.c:48]   --->   Operation 6930 'specregionbegin' 'rbegin249' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6931 [1/1] (0.00ns)   --->   "%rend250 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin249" [md.c:49]   --->   Operation 6931 'specregionend' 'rend250' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6932 [1/1] (0.00ns)   --->   "%rbegin247 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [md.c:49]   --->   Operation 6932 'specregionbegin' 'rbegin247' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6933 [1/1] (0.00ns)   --->   "%rend248 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin247" [md.c:50]   --->   Operation 6933 'specregionend' 'rend248' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6934 [1/1] (0.00ns)   --->   "%rbegin245 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_144" [md.c:37]   --->   Operation 6934 'specregionbegin' 'rbegin245' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6935 [1/1] (0.00ns)   --->   "%rend246 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_144, i32 %rbegin245" [md.c:39]   --->   Operation 6935 'specregionend' 'rend246' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6936 [1/1] (0.00ns)   --->   "%rbegin241 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [md.c:39]   --->   Operation 6936 'specregionbegin' 'rbegin241' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6937 [1/1] (0.00ns)   --->   "%rend242 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin241" [md.c:40]   --->   Operation 6937 'specregionend' 'rend242' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6938 [1/1] (0.00ns)   --->   "%rbegin239 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90" [md.c:40]   --->   Operation 6938 'specregionbegin' 'rbegin239' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6939 [1/1] (0.00ns)   --->   "%rend240 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin239" [md.c:41]   --->   Operation 6939 'specregionend' 'rend240' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6940 [1/1] (0.00ns)   --->   "%rbegin237 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [md.c:41]   --->   Operation 6940 'specregionbegin' 'rbegin237' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6941 [1/1] (0.00ns)   --->   "%rend238 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin237" [md.c:42]   --->   Operation 6941 'specregionend' 'rend238' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6942 [1/1] (0.00ns)   --->   "%rbegin235 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79" [md.c:42]   --->   Operation 6942 'specregionbegin' 'rbegin235' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6943 [1/1] (0.00ns)   --->   "%rend236 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin235" [md.c:44]   --->   Operation 6943 'specregionend' 'rend236' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6944 [1/1] (0.00ns)   --->   "%rbegin233 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [md.c:44]   --->   Operation 6944 'specregionbegin' 'rbegin233' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6945 [1/1] (0.00ns)   --->   "%rend234 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin233" [md.c:45]   --->   Operation 6945 'specregionend' 'rend234' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6946 [1/1] (0.00ns)   --->   "%rbegin231 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77" [md.c:47]   --->   Operation 6946 'specregionbegin' 'rbegin231' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6947 [1/1] (0.00ns)   --->   "%rend232 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin231" [md.c:48]   --->   Operation 6947 'specregionend' 'rend232' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6948 [1/1] (0.00ns)   --->   "%rbegin229 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [md.c:48]   --->   Operation 6948 'specregionbegin' 'rbegin229' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6949 [1/1] (0.00ns)   --->   "%rend230 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin229" [md.c:49]   --->   Operation 6949 'specregionend' 'rend230' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6950 [1/1] (0.00ns)   --->   "%rbegin227 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [md.c:49]   --->   Operation 6950 'specregionbegin' 'rbegin227' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6951 [1/1] (0.00ns)   --->   "%rend228 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin227" [md.c:50]   --->   Operation 6951 'specregionend' 'rend228' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6952 [1/1] (0.00ns)   --->   "%rbegin225 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69" [md.c:37]   --->   Operation 6952 'specregionbegin' 'rbegin225' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6953 [1/1] (0.00ns)   --->   "%rend226 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin225" [md.c:39]   --->   Operation 6953 'specregionend' 'rend226' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6954 [1/1] (0.00ns)   --->   "%rbegin223 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [md.c:39]   --->   Operation 6954 'specregionbegin' 'rbegin223' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6955 [1/1] (0.00ns)   --->   "%rend224 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin223" [md.c:40]   --->   Operation 6955 'specregionend' 'rend224' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6956 [1/1] (0.00ns)   --->   "%rbegin219 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [md.c:40]   --->   Operation 6956 'specregionbegin' 'rbegin219' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6957 [1/1] (0.00ns)   --->   "%rend220 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin219" [md.c:41]   --->   Operation 6957 'specregionend' 'rend220' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6958 [1/1] (0.00ns)   --->   "%rbegin217 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [md.c:41]   --->   Operation 6958 'specregionbegin' 'rbegin217' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6959 [1/1] (0.00ns)   --->   "%rend218 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin217" [md.c:42]   --->   Operation 6959 'specregionend' 'rend218' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6960 [1/1] (0.00ns)   --->   "%rbegin215 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65" [md.c:42]   --->   Operation 6960 'specregionbegin' 'rbegin215' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6961 [1/1] (0.00ns)   --->   "%rend216 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin215" [md.c:44]   --->   Operation 6961 'specregionend' 'rend216' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6962 [1/1] (0.00ns)   --->   "%rbegin213 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [md.c:44]   --->   Operation 6962 'specregionbegin' 'rbegin213' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6963 [1/1] (0.00ns)   --->   "%rend214 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin213" [md.c:45]   --->   Operation 6963 'specregionend' 'rend214' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6964 [1/1] (0.00ns)   --->   "%rbegin211 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [md.c:47]   --->   Operation 6964 'specregionbegin' 'rbegin211' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6965 [1/1] (0.00ns)   --->   "%rend212 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin211" [md.c:48]   --->   Operation 6965 'specregionend' 'rend212' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6966 [1/1] (0.00ns)   --->   "%rbegin209 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [md.c:48]   --->   Operation 6966 'specregionbegin' 'rbegin209' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6967 [1/1] (0.00ns)   --->   "%rend210 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin209" [md.c:49]   --->   Operation 6967 'specregionend' 'rend210' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6968 [1/1] (0.00ns)   --->   "%rbegin207 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73" [md.c:49]   --->   Operation 6968 'specregionbegin' 'rbegin207' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6969 [1/1] (0.00ns)   --->   "%rend208 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin207" [md.c:50]   --->   Operation 6969 'specregionend' 'rend208' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6970 [1/1] (0.00ns)   --->   "%rbegin205 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70" [md.c:37]   --->   Operation 6970 'specregionbegin' 'rbegin205' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6971 [1/1] (0.00ns)   --->   "%rend206 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin205" [md.c:39]   --->   Operation 6971 'specregionend' 'rend206' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6972 [1/1] (0.00ns)   --->   "%rbegin203 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [md.c:39]   --->   Operation 6972 'specregionbegin' 'rbegin203' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6973 [1/1] (0.00ns)   --->   "%rend204 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin203" [md.c:40]   --->   Operation 6973 'specregionend' 'rend204' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6974 [1/1] (0.00ns)   --->   "%rbegin201 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [md.c:40]   --->   Operation 6974 'specregionbegin' 'rbegin201' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6975 [1/1] (0.00ns)   --->   "%rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin201" [md.c:41]   --->   Operation 6975 'specregionend' 'rend202' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6976 [1/1] (0.00ns)   --->   "%rbegin197 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67" [md.c:41]   --->   Operation 6976 'specregionbegin' 'rbegin197' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6977 [1/1] (0.00ns)   --->   "%rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin197" [md.c:42]   --->   Operation 6977 'specregionend' 'rend198' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6978 [1/1] (0.00ns)   --->   "%rbegin195 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [md.c:42]   --->   Operation 6978 'specregionbegin' 'rbegin195' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6979 [1/1] (0.00ns)   --->   "%rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin195" [md.c:44]   --->   Operation 6979 'specregionend' 'rend196' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6980 [1/1] (0.00ns)   --->   "%rbegin193 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [md.c:44]   --->   Operation 6980 'specregionbegin' 'rbegin193' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6981 [1/1] (0.00ns)   --->   "%rend194 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin193" [md.c:45]   --->   Operation 6981 'specregionend' 'rend194' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6982 [1/1] (0.00ns)   --->   "%rbegin191 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [md.c:47]   --->   Operation 6982 'specregionbegin' 'rbegin191' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6983 [1/1] (0.00ns)   --->   "%rend192 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin191" [md.c:48]   --->   Operation 6983 'specregionend' 'rend192' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6984 [1/1] (0.00ns)   --->   "%rbegin189 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71" [md.c:48]   --->   Operation 6984 'specregionbegin' 'rbegin189' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6985 [1/1] (0.00ns)   --->   "%rend190 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin189" [md.c:49]   --->   Operation 6985 'specregionend' 'rend190' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6986 [1/1] (0.00ns)   --->   "%rbegin187 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_146" [md.c:49]   --->   Operation 6986 'specregionbegin' 'rbegin187' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6987 [1/1] (0.00ns)   --->   "%rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_146, i32 %rbegin187" [md.c:50]   --->   Operation 6987 'specregionend' 'rend188' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6988 [1/1] (0.00ns)   --->   "%rbegin185 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [md.c:37]   --->   Operation 6988 'specregionbegin' 'rbegin185' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6989 [1/1] (0.00ns)   --->   "%rend186 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin185" [md.c:39]   --->   Operation 6989 'specregionend' 'rend186' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6990 [1/1] (0.00ns)   --->   "%rbegin183 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [md.c:39]   --->   Operation 6990 'specregionbegin' 'rbegin183' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6991 [1/1] (0.00ns)   --->   "%rend184 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin183" [md.c:40]   --->   Operation 6991 'specregionend' 'rend184' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6992 [1/1] (0.00ns)   --->   "%rbegin181 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [md.c:40]   --->   Operation 6992 'specregionbegin' 'rbegin181' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6993 [1/1] (0.00ns)   --->   "%rend182 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin181" [md.c:41]   --->   Operation 6993 'specregionend' 'rend182' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6994 [1/1] (0.00ns)   --->   "%rbegin179 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [md.c:41]   --->   Operation 6994 'specregionbegin' 'rbegin179' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6995 [1/1] (0.00ns)   --->   "%rend180 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin179" [md.c:42]   --->   Operation 6995 'specregionend' 'rend180' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6996 [1/1] (0.00ns)   --->   "%rbegin175 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [md.c:42]   --->   Operation 6996 'specregionbegin' 'rbegin175' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6997 [1/1] (0.00ns)   --->   "%rend176 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin175" [md.c:44]   --->   Operation 6997 'specregionend' 'rend176' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6998 [1/1] (0.00ns)   --->   "%rbegin173 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [md.c:44]   --->   Operation 6998 'specregionbegin' 'rbegin173' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 6999 [1/1] (0.00ns)   --->   "%rend174 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin173" [md.c:45]   --->   Operation 6999 'specregionend' 'rend174' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7000 [1/1] (0.00ns)   --->   "%rbegin171 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [md.c:47]   --->   Operation 7000 'specregionbegin' 'rbegin171' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7001 [1/1] (0.00ns)   --->   "%rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin171" [md.c:48]   --->   Operation 7001 'specregionend' 'rend172' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7002 [1/1] (0.00ns)   --->   "%rbegin169 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [md.c:48]   --->   Operation 7002 'specregionbegin' 'rbegin169' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7003 [1/1] (0.00ns)   --->   "%rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin169" [md.c:49]   --->   Operation 7003 'specregionend' 'rend170' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7004 [1/1] (0.00ns)   --->   "%rbegin167 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [md.c:49]   --->   Operation 7004 'specregionbegin' 'rbegin167' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7005 [1/1] (0.00ns)   --->   "%rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin167" [md.c:50]   --->   Operation 7005 'specregionend' 'rend168' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7006 [1/1] (0.00ns)   --->   "%rbegin165 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [md.c:37]   --->   Operation 7006 'specregionbegin' 'rbegin165' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7007 [1/1] (0.00ns)   --->   "%rend166 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin165" [md.c:39]   --->   Operation 7007 'specregionend' 'rend166' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7008 [1/1] (0.00ns)   --->   "%rbegin163 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59" [md.c:39]   --->   Operation 7008 'specregionbegin' 'rbegin163' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7009 [1/1] (0.00ns)   --->   "%rend164 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin163" [md.c:40]   --->   Operation 7009 'specregionend' 'rend164' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7010 [1/1] (0.00ns)   --->   "%rbegin161 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [md.c:40]   --->   Operation 7010 'specregionbegin' 'rbegin161' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7011 [1/1] (0.00ns)   --->   "%rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin161" [md.c:41]   --->   Operation 7011 'specregionend' 'rend162' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7012 [1/1] (0.00ns)   --->   "%rbegin159 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [md.c:41]   --->   Operation 7012 'specregionbegin' 'rbegin159' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7013 [1/1] (0.00ns)   --->   "%rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin159" [md.c:42]   --->   Operation 7013 'specregionend' 'rend160' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7014 [1/1] (0.00ns)   --->   "%rbegin157 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [md.c:42]   --->   Operation 7014 'specregionbegin' 'rbegin157' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7015 [1/1] (0.00ns)   --->   "%rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin157" [md.c:44]   --->   Operation 7015 'specregionend' 'rend158' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7016 [1/1] (0.00ns)   --->   "%rbegin153 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [md.c:44]   --->   Operation 7016 'specregionbegin' 'rbegin153' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7017 [1/1] (0.00ns)   --->   "%rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin153" [md.c:45]   --->   Operation 7017 'specregionend' 'rend154' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7018 [1/1] (0.00ns)   --->   "%rbegin151 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [md.c:47]   --->   Operation 7018 'specregionbegin' 'rbegin151' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7019 [1/1] (0.00ns)   --->   "%rend152 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin151" [md.c:48]   --->   Operation 7019 'specregionend' 'rend152' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7020 [1/1] (0.00ns)   --->   "%rbegin149 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [md.c:48]   --->   Operation 7020 'specregionbegin' 'rbegin149' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7021 [1/1] (0.00ns)   --->   "%rend150 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin149" [md.c:49]   --->   Operation 7021 'specregionend' 'rend150' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7022 [1/1] (0.00ns)   --->   "%rbegin147 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [md.c:49]   --->   Operation 7022 'specregionbegin' 'rbegin147' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7023 [1/1] (0.00ns)   --->   "%rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin147" [md.c:50]   --->   Operation 7023 'specregionend' 'rend148' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7024 [1/1] (0.00ns)   --->   "%rbegin145 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [md.c:37]   --->   Operation 7024 'specregionbegin' 'rbegin145' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7025 [1/1] (0.00ns)   --->   "%rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin145" [md.c:39]   --->   Operation 7025 'specregionend' 'rend146' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7026 [1/1] (0.00ns)   --->   "%rbegin143 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [md.c:39]   --->   Operation 7026 'specregionbegin' 'rbegin143' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7027 [1/1] (0.00ns)   --->   "%rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin143" [md.c:40]   --->   Operation 7027 'specregionend' 'rend144' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7028 [1/1] (0.00ns)   --->   "%rbegin141 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93" [md.c:40]   --->   Operation 7028 'specregionbegin' 'rbegin141' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7029 [1/1] (0.00ns)   --->   "%rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin141" [md.c:41]   --->   Operation 7029 'specregionend' 'rend142' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7030 [1/1] (0.00ns)   --->   "%rbegin139 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [md.c:41]   --->   Operation 7030 'specregionbegin' 'rbegin139' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7031 [1/1] (0.00ns)   --->   "%rend140 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin139" [md.c:42]   --->   Operation 7031 'specregionend' 'rend140' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7032 [1/1] (0.00ns)   --->   "%rbegin137 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [md.c:42]   --->   Operation 7032 'specregionbegin' 'rbegin137' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7033 [1/1] (0.00ns)   --->   "%rend138 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin137" [md.c:44]   --->   Operation 7033 'specregionend' 'rend138' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7034 [1/1] (0.00ns)   --->   "%rbegin135 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [md.c:44]   --->   Operation 7034 'specregionbegin' 'rbegin135' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7035 [1/1] (0.00ns)   --->   "%rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin135" [md.c:45]   --->   Operation 7035 'specregionend' 'rend136' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7036 [1/1] (0.00ns)   --->   "%rbegin131 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [md.c:47]   --->   Operation 7036 'specregionbegin' 'rbegin131' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7037 [1/1] (0.00ns)   --->   "%rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin131" [md.c:48]   --->   Operation 7037 'specregionend' 'rend132' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7038 [1/1] (0.00ns)   --->   "%rbegin129 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [md.c:48]   --->   Operation 7038 'specregionbegin' 'rbegin129' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7039 [1/1] (0.00ns)   --->   "%rend130 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin129" [md.c:49]   --->   Operation 7039 'specregionend' 'rend130' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7040 [1/1] (0.00ns)   --->   "%rbegin127 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [md.c:49]   --->   Operation 7040 'specregionbegin' 'rbegin127' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7041 [1/1] (0.00ns)   --->   "%rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin127" [md.c:50]   --->   Operation 7041 'specregionend' 'rend128' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7042 [1/1] (0.00ns)   --->   "%rbegin125 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76" [md.c:37]   --->   Operation 7042 'specregionbegin' 'rbegin125' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7043 [1/1] (0.00ns)   --->   "%rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin125" [md.c:39]   --->   Operation 7043 'specregionend' 'rend126' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7044 [1/1] (0.00ns)   --->   "%rbegin123 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [md.c:39]   --->   Operation 7044 'specregionbegin' 'rbegin123' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7045 [1/1] (0.00ns)   --->   "%rend124 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin123" [md.c:40]   --->   Operation 7045 'specregionend' 'rend124' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7046 [1/1] (0.00ns)   --->   "%rbegin121 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [md.c:40]   --->   Operation 7046 'specregionbegin' 'rbegin121' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7047 [1/1] (0.00ns)   --->   "%rend122 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin121" [md.c:41]   --->   Operation 7047 'specregionend' 'rend122' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7048 [1/1] (0.00ns)   --->   "%rbegin119 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72" [md.c:41]   --->   Operation 7048 'specregionbegin' 'rbegin119' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7049 [1/1] (0.00ns)   --->   "%rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin119" [md.c:42]   --->   Operation 7049 'specregionend' 'rend120' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7050 [1/1] (0.00ns)   --->   "%rbegin117 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [md.c:42]   --->   Operation 7050 'specregionbegin' 'rbegin117' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7051 [1/1] (0.00ns)   --->   "%rend118 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin117" [md.c:44]   --->   Operation 7051 'specregionend' 'rend118' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7052 [1/1] (0.00ns)   --->   "%rbegin115 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [md.c:44]   --->   Operation 7052 'specregionbegin' 'rbegin115' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7053 [1/1] (0.00ns)   --->   "%rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin115" [md.c:45]   --->   Operation 7053 'specregionend' 'rend116' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7054 [1/1] (0.00ns)   --->   "%rbegin113 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_97" [md.c:47]   --->   Operation 7054 'specregionbegin' 'rbegin113' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7055 [1/1] (0.00ns)   --->   "%rend114 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_97, i32 %rbegin113" [md.c:48]   --->   Operation 7055 'specregionend' 'rend114' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7056 [1/1] (0.00ns)   --->   "%rbegin109 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [md.c:48]   --->   Operation 7056 'specregionbegin' 'rbegin109' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7057 [1/1] (0.00ns)   --->   "%rend110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin109" [md.c:49]   --->   Operation 7057 'specregionend' 'rend110' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7058 [1/1] (0.00ns)   --->   "%rbegin107 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95" [md.c:49]   --->   Operation 7058 'specregionbegin' 'rbegin107' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7059 [1/1] (0.00ns)   --->   "%rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin107" [md.c:50]   --->   Operation 7059 'specregionend' 'rend108' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7060 [1/1] (0.00ns)   --->   "%rbegin105 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [md.c:37]   --->   Operation 7060 'specregionbegin' 'rbegin105' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7061 [1/1] (0.00ns)   --->   "%rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin105" [md.c:39]   --->   Operation 7061 'specregionend' 'rend106' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7062 [1/1] (0.00ns)   --->   "%rbegin103 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [md.c:39]   --->   Operation 7062 'specregionbegin' 'rbegin103' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7063 [1/1] (0.00ns)   --->   "%rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin103" [md.c:40]   --->   Operation 7063 'specregionend' 'rend104' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7064 [1/1] (0.00ns)   --->   "%rbegin101 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [md.c:40]   --->   Operation 7064 'specregionbegin' 'rbegin101' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7065 [1/1] (0.00ns)   --->   "%rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin101" [md.c:41]   --->   Operation 7065 'specregionend' 'rend102' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7066 [1/1] (0.00ns)   --->   "%rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [md.c:41]   --->   Operation 7066 'specregionbegin' 'rbegin91' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7067 [1/1] (0.00ns)   --->   "%rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin91" [md.c:42]   --->   Operation 7067 'specregionend' 'rend92' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7068 [1/1] (0.00ns)   --->   "%rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [md.c:42]   --->   Operation 7068 'specregionbegin' 'rbegin69' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7069 [1/1] (0.00ns)   --->   "%rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin69" [md.c:44]   --->   Operation 7069 'specregionend' 'rend70' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7070 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [md.c:44]   --->   Operation 7070 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7071 [1/1] (0.00ns)   --->   "%rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin47" [md.c:45]   --->   Operation 7071 'specregionend' 'rend48' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7072 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [md.c:47]   --->   Operation 7072 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7073 [1/1] (0.00ns)   --->   "%rend26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin25" [md.c:48]   --->   Operation 7073 'specregionend' 'rend26' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7074 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [md.c:48]   --->   Operation 7074 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7075 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin3" [md.c:49]   --->   Operation 7075 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7076 [1/1] (0.00ns)   --->   "%rbegin265 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [md.c:49]   --->   Operation 7076 'specregionbegin' 'rbegin265' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7077 [1/1] (0.00ns)   --->   "%rend266 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin265" [md.c:50]   --->   Operation 7077 'specregionend' 'rend266' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7078 [1/1] (0.00ns)   --->   "%rbegin243 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [md.c:37]   --->   Operation 7078 'specregionbegin' 'rbegin243' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7079 [1/1] (0.00ns)   --->   "%rend244 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin243" [md.c:39]   --->   Operation 7079 'specregionend' 'rend244' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7080 [1/1] (0.00ns)   --->   "%rbegin221 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_247" [md.c:39]   --->   Operation 7080 'specregionbegin' 'rbegin221' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7081 [1/1] (0.00ns)   --->   "%rend222 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_247, i32 %rbegin221" [md.c:40]   --->   Operation 7081 'specregionend' 'rend222' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7082 [1/1] (0.00ns)   --->   "%rbegin199 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [md.c:40]   --->   Operation 7082 'specregionbegin' 'rbegin199' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7083 [1/1] (0.00ns)   --->   "%rend200 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin199" [md.c:41]   --->   Operation 7083 'specregionend' 'rend200' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7084 [1/1] (0.00ns)   --->   "%rbegin177 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [md.c:41]   --->   Operation 7084 'specregionbegin' 'rbegin177' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7085 [1/1] (0.00ns)   --->   "%rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin177" [md.c:42]   --->   Operation 7085 'specregionend' 'rend178' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7086 [1/1] (0.00ns)   --->   "%rbegin155 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [md.c:42]   --->   Operation 7086 'specregionbegin' 'rbegin155' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7087 [1/1] (0.00ns)   --->   "%rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin155" [md.c:44]   --->   Operation 7087 'specregionend' 'rend156' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7088 [1/1] (0.00ns)   --->   "%rbegin133 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80" [md.c:44]   --->   Operation 7088 'specregionbegin' 'rbegin133' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7089 [1/1] (0.00ns)   --->   "%rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin133" [md.c:45]   --->   Operation 7089 'specregionend' 'rend134' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7090 [1/1] (0.00ns)   --->   "%rbegin111 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [md.c:47]   --->   Operation 7090 'specregionbegin' 'rbegin111' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7091 [1/5] (5.86ns)   --->   "%fx_31 = dadd i64 %fx_30, i64 %mul29_1_14" [md.c:48]   --->   Operation 7091 'dadd' 'fx_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 7092 [1/1] (0.00ns)   --->   "%rend112 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin111" [md.c:48]   --->   Operation 7092 'specregionend' 'rend112' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7093 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78" [md.c:48]   --->   Operation 7093 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7094 [1/5] (5.86ns)   --->   "%fy_31 = dadd i64 %fy_30, i64 %mul31_1_14" [md.c:49]   --->   Operation 7094 'dadd' 'fy_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 7095 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin1" [md.c:49]   --->   Operation 7095 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7096 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [md.c:49]   --->   Operation 7096 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7097 [1/5] (5.86ns)   --->   "%fz_31 = dadd i64 %fz_30, i64 %mul33_1_14" [md.c:50]   --->   Operation 7097 'dadd' 'fz_31' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 7098 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin" [md.c:50]   --->   Operation 7098 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7099 [1/1] (0.00ns)   --->   "%bitcast_ln53_1 = bitcast i64 %fx_31" [md.c:53]   --->   Operation 7099 'bitcast' 'bitcast_ln53_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7100 [1/1] (0.00ns)   --->   "%bitcast_ln54_1 = bitcast i64 %fy_31" [md.c:54]   --->   Operation 7100 'bitcast' 'bitcast_ln54_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 7101 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i64 %fz_31" [md.c:55]   --->   Operation 7101 'bitcast' 'bitcast_ln55_1' <Predicate = true> <Delay = 0.00>

State 159 <SV = 158> <Delay = 4.62>
ST_159 : Operation 7102 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i7 %and_ln" [md.c:53]   --->   Operation 7102 'zext' 'zext_ln53_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_159 : Operation 7103 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_1)   --->   "%shl_ln53_2 = shl i128 18446744073709551615, i128 %zext_ln53_2" [md.c:53]   --->   Operation 7103 'shl' 'shl_ln53_2' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 7104 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_1)   --->   "%xor_ln53_1 = xor i128 %shl_ln53_2, i128 340282366920938463463374607431768211455" [md.c:53]   --->   Operation 7104 'xor' 'xor_ln53_1' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 7105 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_1)   --->   "%and_ln53_1 = and i128 %force_x_0_load, i128 %xor_ln53_1" [md.c:53]   --->   Operation 7105 'and' 'and_ln53_1' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 7106 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_1)   --->   "%zext_ln53_3 = zext i64 %bitcast_ln53" [md.c:53]   --->   Operation 7106 'zext' 'zext_ln53_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_159 : Operation 7107 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_1)   --->   "%shl_ln53_3 = shl i128 %zext_ln53_3, i128 %zext_ln53_2" [md.c:53]   --->   Operation 7107 'shl' 'shl_ln53_3' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 7108 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln53_1 = or i128 %and_ln53_1, i128 %shl_ln53_3" [md.c:53]   --->   Operation 7108 'or' 'or_ln53_1' <Predicate = (!tmp_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 7109 [1/1] (2.26ns)   --->   "%store_ln53 = store i128 %or_ln53_1, i6 %force_x_0_addr" [md.c:53]   --->   Operation 7109 'store' 'store_ln53' <Predicate = (!tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_159 : Operation 7110 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i7 %and_ln" [md.c:53]   --->   Operation 7110 'zext' 'zext_ln53' <Predicate = (tmp_1)> <Delay = 0.00>
ST_159 : Operation 7111 [1/1] (0.00ns) (grouped into LUT with out node or_ln53)   --->   "%shl_ln53 = shl i128 18446744073709551615, i128 %zext_ln53" [md.c:53]   --->   Operation 7111 'shl' 'shl_ln53' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 7112 [1/1] (0.00ns) (grouped into LUT with out node or_ln53)   --->   "%xor_ln53 = xor i128 %shl_ln53, i128 340282366920938463463374607431768211455" [md.c:53]   --->   Operation 7112 'xor' 'xor_ln53' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 7113 [1/1] (0.00ns) (grouped into LUT with out node or_ln53)   --->   "%and_ln53 = and i128 %force_x_1_load, i128 %xor_ln53" [md.c:53]   --->   Operation 7113 'and' 'and_ln53' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 7114 [1/1] (0.00ns) (grouped into LUT with out node or_ln53)   --->   "%zext_ln53_1 = zext i64 %bitcast_ln53" [md.c:53]   --->   Operation 7114 'zext' 'zext_ln53_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_159 : Operation 7115 [1/1] (0.00ns) (grouped into LUT with out node or_ln53)   --->   "%shl_ln53_1 = shl i128 %zext_ln53_1, i128 %zext_ln53" [md.c:53]   --->   Operation 7115 'shl' 'shl_ln53_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 7116 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln53 = or i128 %and_ln53, i128 %shl_ln53_1" [md.c:53]   --->   Operation 7116 'or' 'or_ln53' <Predicate = (tmp_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 7117 [1/1] (2.26ns)   --->   "%store_ln53 = store i128 %or_ln53, i6 %force_x_1_addr" [md.c:53]   --->   Operation 7117 'store' 'store_ln53' <Predicate = (tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>

State 160 <SV = 159> <Delay = 4.62>
ST_160 : Operation 7118 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i7 %and_ln" [md.c:54]   --->   Operation 7118 'zext' 'zext_ln54_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_160 : Operation 7119 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_1)   --->   "%shl_ln54_2 = shl i128 18446744073709551615, i128 %zext_ln54_2" [md.c:54]   --->   Operation 7119 'shl' 'shl_ln54_2' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 7120 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_1)   --->   "%xor_ln54_1 = xor i128 %shl_ln54_2, i128 340282366920938463463374607431768211455" [md.c:54]   --->   Operation 7120 'xor' 'xor_ln54_1' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 7121 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_1)   --->   "%and_ln54_1 = and i128 %force_y_0_load, i128 %xor_ln54_1" [md.c:54]   --->   Operation 7121 'and' 'and_ln54_1' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 7122 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_1)   --->   "%zext_ln54_3 = zext i64 %bitcast_ln54" [md.c:54]   --->   Operation 7122 'zext' 'zext_ln54_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_160 : Operation 7123 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_1)   --->   "%shl_ln54_3 = shl i128 %zext_ln54_3, i128 %zext_ln54_2" [md.c:54]   --->   Operation 7123 'shl' 'shl_ln54_3' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 7124 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln54_1 = or i128 %and_ln54_1, i128 %shl_ln54_3" [md.c:54]   --->   Operation 7124 'or' 'or_ln54_1' <Predicate = (!tmp_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 7125 [1/1] (2.26ns)   --->   "%store_ln54 = store i128 %or_ln54_1, i6 %force_y_0_addr" [md.c:54]   --->   Operation 7125 'store' 'store_ln54' <Predicate = (!tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_160 : Operation 7126 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i7 %and_ln" [md.c:54]   --->   Operation 7126 'zext' 'zext_ln54' <Predicate = (tmp_1)> <Delay = 0.00>
ST_160 : Operation 7127 [1/1] (0.00ns) (grouped into LUT with out node or_ln54)   --->   "%shl_ln54 = shl i128 18446744073709551615, i128 %zext_ln54" [md.c:54]   --->   Operation 7127 'shl' 'shl_ln54' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 7128 [1/1] (0.00ns) (grouped into LUT with out node or_ln54)   --->   "%xor_ln54 = xor i128 %shl_ln54, i128 340282366920938463463374607431768211455" [md.c:54]   --->   Operation 7128 'xor' 'xor_ln54' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 7129 [1/1] (0.00ns) (grouped into LUT with out node or_ln54)   --->   "%and_ln54 = and i128 %force_y_1_load, i128 %xor_ln54" [md.c:54]   --->   Operation 7129 'and' 'and_ln54' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 7130 [1/1] (0.00ns) (grouped into LUT with out node or_ln54)   --->   "%zext_ln54_1 = zext i64 %bitcast_ln54" [md.c:54]   --->   Operation 7130 'zext' 'zext_ln54_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_160 : Operation 7131 [1/1] (0.00ns) (grouped into LUT with out node or_ln54)   --->   "%shl_ln54_1 = shl i128 %zext_ln54_1, i128 %zext_ln54" [md.c:54]   --->   Operation 7131 'shl' 'shl_ln54_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 7132 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln54 = or i128 %and_ln54, i128 %shl_ln54_1" [md.c:54]   --->   Operation 7132 'or' 'or_ln54' <Predicate = (tmp_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 7133 [1/1] (2.26ns)   --->   "%store_ln54 = store i128 %or_ln54, i6 %force_y_1_addr" [md.c:54]   --->   Operation 7133 'store' 'store_ln54' <Predicate = (tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>

State 161 <SV = 160> <Delay = 4.62>
ST_161 : Operation 7134 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i7 %and_ln" [md.c:55]   --->   Operation 7134 'zext' 'zext_ln55_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_161 : Operation 7135 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_1)   --->   "%shl_ln55_2 = shl i128 18446744073709551615, i128 %zext_ln55_2" [md.c:55]   --->   Operation 7135 'shl' 'shl_ln55_2' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 7136 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_1)   --->   "%xor_ln55_1 = xor i128 %shl_ln55_2, i128 340282366920938463463374607431768211455" [md.c:55]   --->   Operation 7136 'xor' 'xor_ln55_1' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 7137 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_1)   --->   "%and_ln55_1 = and i128 %force_z_0_load, i128 %xor_ln55_1" [md.c:55]   --->   Operation 7137 'and' 'and_ln55_1' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 7138 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_1)   --->   "%zext_ln55_3 = zext i64 %bitcast_ln55" [md.c:55]   --->   Operation 7138 'zext' 'zext_ln55_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_161 : Operation 7139 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_1)   --->   "%shl_ln55_3 = shl i128 %zext_ln55_3, i128 %zext_ln55_2" [md.c:55]   --->   Operation 7139 'shl' 'shl_ln55_3' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 7140 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln55_1 = or i128 %and_ln55_1, i128 %shl_ln55_3" [md.c:55]   --->   Operation 7140 'or' 'or_ln55_1' <Predicate = (!tmp_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 7141 [1/1] (2.26ns)   --->   "%store_ln55 = store i128 %or_ln55_1, i6 %force_z_0_addr" [md.c:55]   --->   Operation 7141 'store' 'store_ln55' <Predicate = (!tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_161 : Operation 7142 [1/1] (0.00ns)   --->   "%br_ln55 = br void %fpga_resource_hint.arrayidx4071.exit.143" [md.c:55]   --->   Operation 7142 'br' 'br_ln55' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_161 : Operation 7143 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i7 %and_ln" [md.c:55]   --->   Operation 7143 'zext' 'zext_ln55' <Predicate = (tmp_1)> <Delay = 0.00>
ST_161 : Operation 7144 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%shl_ln55 = shl i128 18446744073709551615, i128 %zext_ln55" [md.c:55]   --->   Operation 7144 'shl' 'shl_ln55' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 7145 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%xor_ln55 = xor i128 %shl_ln55, i128 340282366920938463463374607431768211455" [md.c:55]   --->   Operation 7145 'xor' 'xor_ln55' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 7146 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%and_ln55 = and i128 %force_z_1_load, i128 %xor_ln55" [md.c:55]   --->   Operation 7146 'and' 'and_ln55' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 7147 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%zext_ln55_1 = zext i64 %bitcast_ln55" [md.c:55]   --->   Operation 7147 'zext' 'zext_ln55_1' <Predicate = (tmp_1)> <Delay = 0.00>
ST_161 : Operation 7148 [1/1] (0.00ns) (grouped into LUT with out node or_ln55)   --->   "%shl_ln55_1 = shl i128 %zext_ln55_1, i128 %zext_ln55" [md.c:55]   --->   Operation 7148 'shl' 'shl_ln55_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 7149 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln55 = or i128 %and_ln55, i128 %shl_ln55_1" [md.c:55]   --->   Operation 7149 'or' 'or_ln55' <Predicate = (tmp_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 7150 [1/1] (2.26ns)   --->   "%store_ln55 = store i128 %or_ln55, i6 %force_z_1_addr" [md.c:55]   --->   Operation 7150 'store' 'store_ln55' <Predicate = (tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_161 : Operation 7151 [1/1] (0.00ns)   --->   "%br_ln55 = br void %fpga_resource_hint.arrayidx4071.exit.143" [md.c:55]   --->   Operation 7151 'br' 'br_ln55' <Predicate = (tmp_1)> <Delay = 0.00>

State 162 <SV = 161> <Delay = 4.62>
ST_162 : Operation 7152 [1/1] (0.00ns)   --->   "%zext_ln53_6 = zext i7 %and_ln" [md.c:53]   --->   Operation 7152 'zext' 'zext_ln53_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_162 : Operation 7153 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_3)   --->   "%shl_ln53_6 = shl i128 18446744073709551615, i128 %zext_ln53_6" [md.c:53]   --->   Operation 7153 'shl' 'shl_ln53_6' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 7154 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_3)   --->   "%xor_ln53_3 = xor i128 %shl_ln53_6, i128 340282366920938463463374607431768211455" [md.c:53]   --->   Operation 7154 'xor' 'xor_ln53_3' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 7155 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_3)   --->   "%and_ln53_3 = and i128 %force_x_0_load_1, i128 %xor_ln53_3" [md.c:53]   --->   Operation 7155 'and' 'and_ln53_3' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 7156 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_3)   --->   "%zext_ln53_7 = zext i64 %bitcast_ln53_1" [md.c:53]   --->   Operation 7156 'zext' 'zext_ln53_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_162 : Operation 7157 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_3)   --->   "%shl_ln53_7 = shl i128 %zext_ln53_7, i128 %zext_ln53_6" [md.c:53]   --->   Operation 7157 'shl' 'shl_ln53_7' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 7158 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln53_3 = or i128 %and_ln53_3, i128 %shl_ln53_7" [md.c:53]   --->   Operation 7158 'or' 'or_ln53_3' <Predicate = (!tmp_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 7159 [1/1] (2.26ns)   --->   "%store_ln53 = store i128 %or_ln53_3, i6 %force_x_0_addr_1" [md.c:53]   --->   Operation 7159 'store' 'store_ln53' <Predicate = (!tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_162 : Operation 7160 [1/1] (0.00ns)   --->   "%zext_ln53_4 = zext i7 %and_ln" [md.c:53]   --->   Operation 7160 'zext' 'zext_ln53_4' <Predicate = (tmp_1)> <Delay = 0.00>
ST_162 : Operation 7161 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_2)   --->   "%shl_ln53_4 = shl i128 18446744073709551615, i128 %zext_ln53_4" [md.c:53]   --->   Operation 7161 'shl' 'shl_ln53_4' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 7162 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_2)   --->   "%xor_ln53_2 = xor i128 %shl_ln53_4, i128 340282366920938463463374607431768211455" [md.c:53]   --->   Operation 7162 'xor' 'xor_ln53_2' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 7163 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_2)   --->   "%and_ln53_2 = and i128 %force_x_1_load_1, i128 %xor_ln53_2" [md.c:53]   --->   Operation 7163 'and' 'and_ln53_2' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 7164 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_2)   --->   "%zext_ln53_5 = zext i64 %bitcast_ln53_1" [md.c:53]   --->   Operation 7164 'zext' 'zext_ln53_5' <Predicate = (tmp_1)> <Delay = 0.00>
ST_162 : Operation 7165 [1/1] (0.00ns) (grouped into LUT with out node or_ln53_2)   --->   "%shl_ln53_5 = shl i128 %zext_ln53_5, i128 %zext_ln53_4" [md.c:53]   --->   Operation 7165 'shl' 'shl_ln53_5' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 7166 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln53_2 = or i128 %and_ln53_2, i128 %shl_ln53_5" [md.c:53]   --->   Operation 7166 'or' 'or_ln53_2' <Predicate = (tmp_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 7167 [1/1] (2.26ns)   --->   "%store_ln53 = store i128 %or_ln53_2, i6 %force_x_1_addr_1" [md.c:53]   --->   Operation 7167 'store' 'store_ln53' <Predicate = (tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>

State 163 <SV = 162> <Delay = 4.62>
ST_163 : Operation 7168 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i7 %and_ln" [md.c:54]   --->   Operation 7168 'zext' 'zext_ln54_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_163 : Operation 7169 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_3)   --->   "%shl_ln54_6 = shl i128 18446744073709551615, i128 %zext_ln54_6" [md.c:54]   --->   Operation 7169 'shl' 'shl_ln54_6' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 7170 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_3)   --->   "%xor_ln54_3 = xor i128 %shl_ln54_6, i128 340282366920938463463374607431768211455" [md.c:54]   --->   Operation 7170 'xor' 'xor_ln54_3' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 7171 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_3)   --->   "%and_ln54_3 = and i128 %force_y_0_load_1, i128 %xor_ln54_3" [md.c:54]   --->   Operation 7171 'and' 'and_ln54_3' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 7172 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_3)   --->   "%zext_ln54_7 = zext i64 %bitcast_ln54_1" [md.c:54]   --->   Operation 7172 'zext' 'zext_ln54_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_163 : Operation 7173 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_3)   --->   "%shl_ln54_7 = shl i128 %zext_ln54_7, i128 %zext_ln54_6" [md.c:54]   --->   Operation 7173 'shl' 'shl_ln54_7' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 7174 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln54_3 = or i128 %and_ln54_3, i128 %shl_ln54_7" [md.c:54]   --->   Operation 7174 'or' 'or_ln54_3' <Predicate = (!tmp_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 7175 [1/1] (2.26ns)   --->   "%store_ln54 = store i128 %or_ln54_3, i6 %force_y_0_addr_1" [md.c:54]   --->   Operation 7175 'store' 'store_ln54' <Predicate = (!tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_163 : Operation 7176 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i7 %and_ln" [md.c:54]   --->   Operation 7176 'zext' 'zext_ln54_4' <Predicate = (tmp_1)> <Delay = 0.00>
ST_163 : Operation 7177 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_2)   --->   "%shl_ln54_4 = shl i128 18446744073709551615, i128 %zext_ln54_4" [md.c:54]   --->   Operation 7177 'shl' 'shl_ln54_4' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 7178 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_2)   --->   "%xor_ln54_2 = xor i128 %shl_ln54_4, i128 340282366920938463463374607431768211455" [md.c:54]   --->   Operation 7178 'xor' 'xor_ln54_2' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 7179 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_2)   --->   "%and_ln54_2 = and i128 %force_y_1_load_1, i128 %xor_ln54_2" [md.c:54]   --->   Operation 7179 'and' 'and_ln54_2' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 7180 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_2)   --->   "%zext_ln54_5 = zext i64 %bitcast_ln54_1" [md.c:54]   --->   Operation 7180 'zext' 'zext_ln54_5' <Predicate = (tmp_1)> <Delay = 0.00>
ST_163 : Operation 7181 [1/1] (0.00ns) (grouped into LUT with out node or_ln54_2)   --->   "%shl_ln54_5 = shl i128 %zext_ln54_5, i128 %zext_ln54_4" [md.c:54]   --->   Operation 7181 'shl' 'shl_ln54_5' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 7182 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln54_2 = or i128 %and_ln54_2, i128 %shl_ln54_5" [md.c:54]   --->   Operation 7182 'or' 'or_ln54_2' <Predicate = (tmp_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 7183 [1/1] (2.26ns)   --->   "%store_ln54 = store i128 %or_ln54_2, i6 %force_y_1_addr_1" [md.c:54]   --->   Operation 7183 'store' 'store_ln54' <Predicate = (tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>

State 164 <SV = 163> <Delay = 4.62>
ST_164 : Operation 7184 [1/1] (0.00ns)   --->   "%zext_ln55_6 = zext i7 %and_ln" [md.c:55]   --->   Operation 7184 'zext' 'zext_ln55_6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_164 : Operation 7185 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_3)   --->   "%shl_ln55_6 = shl i128 18446744073709551615, i128 %zext_ln55_6" [md.c:55]   --->   Operation 7185 'shl' 'shl_ln55_6' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 7186 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_3)   --->   "%xor_ln55_3 = xor i128 %shl_ln55_6, i128 340282366920938463463374607431768211455" [md.c:55]   --->   Operation 7186 'xor' 'xor_ln55_3' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 7187 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_3)   --->   "%and_ln55_3 = and i128 %force_z_0_load_1, i128 %xor_ln55_3" [md.c:55]   --->   Operation 7187 'and' 'and_ln55_3' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 7188 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_3)   --->   "%zext_ln55_7 = zext i64 %bitcast_ln55_1" [md.c:55]   --->   Operation 7188 'zext' 'zext_ln55_7' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_164 : Operation 7189 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_3)   --->   "%shl_ln55_7 = shl i128 %zext_ln55_7, i128 %zext_ln55_6" [md.c:55]   --->   Operation 7189 'shl' 'shl_ln55_7' <Predicate = (!tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 7190 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln55_3 = or i128 %and_ln55_3, i128 %shl_ln55_7" [md.c:55]   --->   Operation 7190 'or' 'or_ln55_3' <Predicate = (!tmp_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 7191 [1/1] (2.26ns)   --->   "%store_ln55 = store i128 %or_ln55_3, i6 %force_z_0_addr_1" [md.c:55]   --->   Operation 7191 'store' 'store_ln55' <Predicate = (!tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_164 : Operation 7192 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx40.1141.exit" [md.c:55]   --->   Operation 7192 'br' 'br_ln55' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_164 : Operation 7193 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i7 %and_ln" [md.c:55]   --->   Operation 7193 'zext' 'zext_ln55_4' <Predicate = (tmp_1)> <Delay = 0.00>
ST_164 : Operation 7194 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%shl_ln55_4 = shl i128 18446744073709551615, i128 %zext_ln55_4" [md.c:55]   --->   Operation 7194 'shl' 'shl_ln55_4' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 7195 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%xor_ln55_2 = xor i128 %shl_ln55_4, i128 340282366920938463463374607431768211455" [md.c:55]   --->   Operation 7195 'xor' 'xor_ln55_2' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 7196 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%and_ln55_2 = and i128 %force_z_1_load_1, i128 %xor_ln55_2" [md.c:55]   --->   Operation 7196 'and' 'and_ln55_2' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 7197 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%zext_ln55_5 = zext i64 %bitcast_ln55_1" [md.c:55]   --->   Operation 7197 'zext' 'zext_ln55_5' <Predicate = (tmp_1)> <Delay = 0.00>
ST_164 : Operation 7198 [1/1] (0.00ns) (grouped into LUT with out node or_ln55_2)   --->   "%shl_ln55_5 = shl i128 %zext_ln55_5, i128 %zext_ln55_4" [md.c:55]   --->   Operation 7198 'shl' 'shl_ln55_5' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 7199 [1/1] (2.35ns) (out node of the LUT)   --->   "%or_ln55_2 = or i128 %and_ln55_2, i128 %shl_ln55_5" [md.c:55]   --->   Operation 7199 'or' 'or_ln55_2' <Predicate = (tmp_1)> <Delay = 2.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 7200 [1/1] (2.26ns)   --->   "%store_ln55 = store i128 %or_ln55_2, i6 %force_z_1_addr_1" [md.c:55]   --->   Operation 7200 'store' 'store_ln55' <Predicate = (tmp_1)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 64> <RAM>
ST_164 : Operation 7201 [1/1] (0.00ns)   --->   "%br_ln55 = br void %arrayidx40.1141.exit" [md.c:55]   --->   Operation 7201 'br' 'br_ln55' <Predicate = (tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	'alloca' operation ('i') [15]  (0 ns)
	'load' operation ('i', md.c:25) on local variable 'i' [48]  (0 ns)
	'or' operation ('or_ln24', md.c:24) [1913]  (0 ns)
	'getelementptr' operation ('force_x_1_addr_1', md.c:53) [3735]  (0 ns)
	'load' operation ('force_x_1_load_1', md.c:53) on array 'force_x_1' [3736]  (2.27 ns)

 <State 2>: 5.48ns
The critical path consists of the following:
	'load' operation ('position_x_0_load_17', md.c:25) on array 'position_x_0' [1916]  (2.27 ns)
	'lshr' operation ('lshr_ln25_2', md.c:25) [1918]  (2.37 ns)
	'mux' operation ('i_x', md.c:25) [1927]  (0.844 ns)

 <State 3>: 5.46ns
The critical path consists of the following:
	'load' operation ('NL_0_load_17', md.c:33) on array 'NL_0' [2066]  (2.27 ns)
	'lshr' operation ('lshr_ln33_34', md.c:33) [2068]  (2.35 ns)
	'mux' operation ('jidx', md.c:33) [2075]  (0.844 ns)

 <State 4>: 5.48ns
The critical path consists of the following:
	'load' operation ('position_x_0_load_18', md.c:35) on array 'position_x_0' [1973]  (2.27 ns)
	'lshr' operation ('lshr_ln35_62', md.c:35) [1975]  (2.37 ns)
	'mux' operation ('j_x', md.c:35) [1984]  (0.844 ns)

 <State 5>: 6.29ns
The critical path consists of the following:
	'dsub' operation ('delx', md.c:39) [2012]  (6.29 ns)

 <State 6>: 6.29ns
The critical path consists of the following:
	'dsub' operation ('delx', md.c:39) [2012]  (6.29 ns)

 <State 7>: 6.29ns
The critical path consists of the following:
	'dsub' operation ('delx', md.c:39) [2012]  (6.29 ns)

 <State 8>: 6.29ns
The critical path consists of the following:
	'dsub' operation ('delx', md.c:39) [2012]  (6.29 ns)

 <State 9>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul18_1', md.c:42) [2024]  (6.59 ns)

 <State 10>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul18_1', md.c:42) [2024]  (6.59 ns)

 <State 11>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul18_1', md.c:42) [2024]  (6.59 ns)

 <State 12>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul18_1', md.c:42) [2024]  (6.59 ns)

 <State 13>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1', md.c:42) [2026]  (6.59 ns)

 <State 14>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_1', md.c:42) [2135]  (6.59 ns)

 <State 15>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_2', md.c:42) [2244]  (6.59 ns)

 <State 16>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_3', md.c:42) [2353]  (6.59 ns)

 <State 17>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_4', md.c:42) [2462]  (6.59 ns)

 <State 18>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_5', md.c:42) [2571]  (6.59 ns)

 <State 19>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_6', md.c:42) [2680]  (6.59 ns)

 <State 20>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_7', md.c:42) [2789]  (6.59 ns)

 <State 21>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_8', md.c:42) [2898]  (6.59 ns)

 <State 22>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_9', md.c:42) [3007]  (6.59 ns)

 <State 23>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_s', md.c:42) [3116]  (6.59 ns)

 <State 24>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_10', md.c:42) [3225]  (6.59 ns)

 <State 25>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_11', md.c:42) [3334]  (6.59 ns)

 <State 26>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_12', md.c:42) [3443]  (6.59 ns)

 <State 27>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_13', md.c:42) [3552]  (6.59 ns)

 <State 28>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul18_1_14', md.c:42) [3659]  (6.59 ns)

 <State 29>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul19_1_14', md.c:42) [3661]  (6.59 ns)

 <State 30>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 31>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 32>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 33>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 34>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 35>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 36>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 37>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 38>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 39>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 40>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 41>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 42>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 43>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 44>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 45>: 6.29ns
The critical path consists of the following:
	'ddiv' operation ('r2inv', md.c:42) [2032]  (6.29 ns)

 <State 46>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mul23_1', md.c:44) [2035]  (6.5 ns)

 <State 47>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mul23_1', md.c:44) [2035]  (6.5 ns)

 <State 48>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mul23_1', md.c:44) [2035]  (6.5 ns)

 <State 49>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mul23_1', md.c:44) [2035]  (6.5 ns)

 <State 50>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mul23_1', md.c:44) [2035]  (6.5 ns)

 <State 51>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('r6inv', md.c:44) [2037]  (6.5 ns)

 <State 52>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('r6inv', md.c:44) [2037]  (6.5 ns)

 <State 53>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('r6inv', md.c:44) [2037]  (6.5 ns)

 <State 54>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('r6inv', md.c:44) [2037]  (6.5 ns)

 <State 55>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('r6inv', md.c:44) [2037]  (6.5 ns)

 <State 56>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul25_1', md.c:45) [2041]  (6.59 ns)

 <State 57>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul25_1', md.c:45) [2041]  (6.59 ns)

 <State 58>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul25_1', md.c:45) [2041]  (6.59 ns)

 <State 59>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul25_1', md.c:45) [2041]  (6.59 ns)

 <State 60>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul25_1_1', md.c:45) [2150]  (6.59 ns)

 <State 61>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul25_1_2', md.c:45) [2259]  (6.59 ns)

 <State 62>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul25_1_3', md.c:45) [2368]  (6.59 ns)

 <State 63>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul25_1_4', md.c:45) [2477]  (6.59 ns)

 <State 64>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('mul25_1_5', md.c:45) [2586]  (6.59 ns)

 <State 65>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('potential', md.c:45) [2044]  (6.59 ns)

 <State 66>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('potential', md.c:45) [2044]  (6.59 ns)

 <State 67>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('potential', md.c:45) [2044]  (6.59 ns)

 <State 68>: 6.59ns
The critical path consists of the following:
	'dmul' operation ('potential', md.c:45) [2044]  (6.59 ns)

 <State 69>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [2047]  (7.15 ns)

 <State 70>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [2047]  (7.15 ns)

 <State 71>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [2047]  (7.15 ns)

 <State 72>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [2047]  (7.15 ns)

 <State 73>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [2047]  (7.15 ns)

 <State 74>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [2156]  (7.15 ns)

 <State 75>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [2265]  (7.15 ns)

 <State 76>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [2374]  (7.15 ns)

 <State 77>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [2483]  (7.15 ns)

 <State 78>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [2592]  (7.15 ns)

 <State 79>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [2701]  (7.15 ns)

 <State 80>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [2810]  (7.15 ns)

 <State 81>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [2919]  (7.15 ns)

 <State 82>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [3028]  (7.15 ns)

 <State 83>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [3137]  (7.15 ns)

 <State 84>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [3246]  (7.15 ns)

 <State 85>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [3355]  (7.15 ns)

 <State 86>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [3464]  (7.15 ns)

 <State 87>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [3573]  (7.15 ns)

 <State 88>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [3682]  (7.15 ns)

 <State 89>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('force', md.c:47) [3682]  (7.15 ns)

 <State 90>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mul29_1_11', md.c:48) [3357]  (6.5 ns)

 <State 91>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mul29_1_12', md.c:48) [3466]  (6.5 ns)

 <State 92>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mul29_1_13', md.c:48) [3575]  (6.5 ns)

 <State 93>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mul29_1_14', md.c:48) [3684]  (6.5 ns)

 <State 94>: 6.5ns
The critical path consists of the following:
	'dmul' operation ('mul29_1_14', md.c:48) [3684]  (6.5 ns)

 <State 95>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2378]  (5.87 ns)

 <State 96>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2378]  (5.87 ns)

 <State 97>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2378]  (5.87 ns)

 <State 98>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2378]  (5.87 ns)

 <State 99>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2487]  (5.87 ns)

 <State 100>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2487]  (5.87 ns)

 <State 101>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2487]  (5.87 ns)

 <State 102>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2487]  (5.87 ns)

 <State 103>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2487]  (5.87 ns)

 <State 104>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2596]  (5.87 ns)

 <State 105>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2596]  (5.87 ns)

 <State 106>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2596]  (5.87 ns)

 <State 107>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2596]  (5.87 ns)

 <State 108>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2596]  (5.87 ns)

 <State 109>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2705]  (5.87 ns)

 <State 110>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2705]  (5.87 ns)

 <State 111>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2705]  (5.87 ns)

 <State 112>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2705]  (5.87 ns)

 <State 113>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2705]  (5.87 ns)

 <State 114>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2814]  (5.87 ns)

 <State 115>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2814]  (5.87 ns)

 <State 116>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2814]  (5.87 ns)

 <State 117>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2814]  (5.87 ns)

 <State 118>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2814]  (5.87 ns)

 <State 119>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2923]  (5.87 ns)

 <State 120>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2923]  (5.87 ns)

 <State 121>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2923]  (5.87 ns)

 <State 122>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2923]  (5.87 ns)

 <State 123>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [2923]  (5.87 ns)

 <State 124>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3032]  (5.87 ns)

 <State 125>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3032]  (5.87 ns)

 <State 126>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3032]  (5.87 ns)

 <State 127>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3032]  (5.87 ns)

 <State 128>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3032]  (5.87 ns)

 <State 129>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3141]  (5.87 ns)

 <State 130>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3141]  (5.87 ns)

 <State 131>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3141]  (5.87 ns)

 <State 132>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3141]  (5.87 ns)

 <State 133>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3141]  (5.87 ns)

 <State 134>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3250]  (5.87 ns)

 <State 135>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3250]  (5.87 ns)

 <State 136>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3250]  (5.87 ns)

 <State 137>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3250]  (5.87 ns)

 <State 138>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3250]  (5.87 ns)

 <State 139>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3359]  (5.87 ns)

 <State 140>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3359]  (5.87 ns)

 <State 141>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3359]  (5.87 ns)

 <State 142>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3359]  (5.87 ns)

 <State 143>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3359]  (5.87 ns)

 <State 144>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3468]  (5.87 ns)

 <State 145>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3468]  (5.87 ns)

 <State 146>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3468]  (5.87 ns)

 <State 147>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3468]  (5.87 ns)

 <State 148>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3468]  (5.87 ns)

 <State 149>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3577]  (5.87 ns)

 <State 150>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3577]  (5.87 ns)

 <State 151>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3577]  (5.87 ns)

 <State 152>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3577]  (5.87 ns)

 <State 153>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3577]  (5.87 ns)

 <State 154>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3686]  (5.87 ns)

 <State 155>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3686]  (5.87 ns)

 <State 156>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3686]  (5.87 ns)

 <State 157>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3686]  (5.87 ns)

 <State 158>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('fx', md.c:48) [3686]  (5.87 ns)

 <State 159>: 4.62ns
The critical path consists of the following:
	'shl' operation ('shl_ln53_2', md.c:53) [1852]  (0 ns)
	'xor' operation ('xor_ln53_1', md.c:53) [1853]  (0 ns)
	'and' operation ('and_ln53_1', md.c:53) [1854]  (0 ns)
	'or' operation ('or_ln53_1', md.c:53) [1857]  (2.35 ns)
	'store' operation ('store_ln53', md.c:53) of variable 'or_ln53_1', md.c:53 on array 'force_x_0' [1858]  (2.27 ns)

 <State 160>: 4.62ns
The critical path consists of the following:
	'shl' operation ('shl_ln54_2', md.c:54) [1862]  (0 ns)
	'xor' operation ('xor_ln54_1', md.c:54) [1863]  (0 ns)
	'and' operation ('and_ln54_1', md.c:54) [1864]  (0 ns)
	'or' operation ('or_ln54_1', md.c:54) [1867]  (2.35 ns)
	'store' operation ('store_ln54', md.c:54) of variable 'or_ln54_1', md.c:54 on array 'force_y_0' [1868]  (2.27 ns)

 <State 161>: 4.62ns
The critical path consists of the following:
	'shl' operation ('shl_ln55_2', md.c:55) [1872]  (0 ns)
	'xor' operation ('xor_ln55_1', md.c:55) [1873]  (0 ns)
	'and' operation ('and_ln55_1', md.c:55) [1874]  (0 ns)
	'or' operation ('or_ln55_1', md.c:55) [1877]  (2.35 ns)
	'store' operation ('store_ln55', md.c:55) of variable 'or_ln55_1', md.c:55 on array 'force_z_0' [1878]  (2.27 ns)

 <State 162>: 4.62ns
The critical path consists of the following:
	'shl' operation ('shl_ln53_6', md.c:53) [3706]  (0 ns)
	'xor' operation ('xor_ln53_3', md.c:53) [3707]  (0 ns)
	'and' operation ('and_ln53_3', md.c:53) [3708]  (0 ns)
	'or' operation ('or_ln53_3', md.c:53) [3711]  (2.35 ns)
	'store' operation ('store_ln53', md.c:53) of variable 'or_ln53_3', md.c:53 on array 'force_x_0' [3712]  (2.27 ns)

 <State 163>: 4.62ns
The critical path consists of the following:
	'shl' operation ('shl_ln54_6', md.c:54) [3716]  (0 ns)
	'xor' operation ('xor_ln54_3', md.c:54) [3717]  (0 ns)
	'and' operation ('and_ln54_3', md.c:54) [3718]  (0 ns)
	'or' operation ('or_ln54_3', md.c:54) [3721]  (2.35 ns)
	'store' operation ('store_ln54', md.c:54) of variable 'or_ln54_3', md.c:54 on array 'force_y_0' [3722]  (2.27 ns)

 <State 164>: 4.62ns
The critical path consists of the following:
	'shl' operation ('shl_ln55_6', md.c:55) [3726]  (0 ns)
	'xor' operation ('xor_ln55_3', md.c:55) [3727]  (0 ns)
	'and' operation ('and_ln55_3', md.c:55) [3728]  (0 ns)
	'or' operation ('or_ln55_3', md.c:55) [3731]  (2.35 ns)
	'store' operation ('store_ln55', md.c:55) of variable 'or_ln55_3', md.c:55 on array 'force_z_0' [3732]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
