`timescale 1ns / 1ps
module d_ff(D,clk,reset,Q);
input D, clk, reset; 
output reg Q;  
always @(posedge clk) 
begin
 if(reset==1'b1)
  Q <= 1'b0; 
 else 
  Q <= D; 
end 
endmodule 
