Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec 11 12:52:54 2023
| Host         : DESKTOP-SM4QN4U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: p/p2_score_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/x_ball_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/x_ball_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/x_ball_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/x_ball_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/x_ball_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/x_ball_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/x_ball_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/x_ball_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: p/x_ball_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/clk_divider/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_c/clk_divider/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.247        0.000                      0                  119        0.169        0.000                      0                  119        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.247        0.000                      0                   95        0.169        0.000                      0                   95        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.470        0.000                      0                   24        0.659        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 p/x_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.427ns  (logic 2.237ns (34.807%)  route 4.190ns (65.193%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.160    p/CLK
    SLICE_X3Y48          FDSE                                         r  p/x_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.456     5.616 f  p/x_ball_reg_reg[3]/Q
                         net (fo=15, routed)          0.880     6.497    p/x_ball_reg_reg[9]_0[2]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.146     6.643 r  p/sq_ball_on2_carry_i_9/O
                         net (fo=2, routed)           0.445     7.088    p/sq_ball_on2_carry_i_9_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.328     7.416 r  p/sq_ball_on2_carry_i_1/O
                         net (fo=1, routed)           0.406     7.822    p/sq_ball_on2_carry_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.207 r  p/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.207    p/sq_ball_on2_carry_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.478 r  p/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.581     9.059    p/sq_ball_on2
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.373     9.432 f  p/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.556     9.988    vga_c/rgb_reg_reg[10]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.112 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.676    10.788    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X0Y46          LUT4 (Prop_lut4_I1_O)        0.154    10.942 r  vga_c/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           0.645    11.587    vga_c_n_21
    SLICE_X0Y42          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)       -0.264    14.834    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 p/x_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 2.237ns (34.871%)  route 4.178ns (65.129%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.160    p/CLK
    SLICE_X3Y48          FDSE                                         r  p/x_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.456     5.616 f  p/x_ball_reg_reg[3]/Q
                         net (fo=15, routed)          0.880     6.497    p/x_ball_reg_reg[9]_0[2]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.146     6.643 r  p/sq_ball_on2_carry_i_9/O
                         net (fo=2, routed)           0.445     7.088    p/sq_ball_on2_carry_i_9_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.328     7.416 r  p/sq_ball_on2_carry_i_1/O
                         net (fo=1, routed)           0.406     7.822    p/sq_ball_on2_carry_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.207 r  p/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.207    p/sq_ball_on2_carry_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.478 r  p/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.581     9.059    p/sq_ball_on2
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.373     9.432 f  p/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.556     9.988    vga_c/rgb_reg_reg[10]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.112 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.676    10.788    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X0Y46          LUT4 (Prop_lut4_I1_O)        0.154    10.942 r  vga_c/rgb_reg[11]_i_1/O
                         net (fo=2, routed)           0.633    11.575    vga_c_n_21
    SLICE_X0Y42          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)       -0.261    14.837    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 p/x_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.391ns  (logic 2.207ns (34.535%)  route 4.184ns (65.465%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.160    p/CLK
    SLICE_X3Y48          FDSE                                         r  p/x_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.456     5.616 f  p/x_ball_reg_reg[3]/Q
                         net (fo=15, routed)          0.880     6.497    p/x_ball_reg_reg[9]_0[2]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.146     6.643 r  p/sq_ball_on2_carry_i_9/O
                         net (fo=2, routed)           0.445     7.088    p/sq_ball_on2_carry_i_9_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.328     7.416 r  p/sq_ball_on2_carry_i_1/O
                         net (fo=1, routed)           0.406     7.822    p/sq_ball_on2_carry_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.207 r  p/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.207    p/sq_ball_on2_carry_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.478 r  p/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.581     9.059    p/sq_ball_on2
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.373     9.432 f  p/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.556     9.988    vga_c/rgb_reg_reg[10]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.112 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.676    10.788    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X0Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.912 r  vga_c/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.639    11.551    vga_c_n_23
    SLICE_X0Y46          FDRE                                         r  rgb_reg_reg[9]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  rgb_reg_reg[9]_lopt_replica_2/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.058    15.041    rgb_reg_reg[9]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 p/x_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 2.207ns (34.781%)  route 4.138ns (65.219%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.160    p/CLK
    SLICE_X3Y48          FDSE                                         r  p/x_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.456     5.616 f  p/x_ball_reg_reg[3]/Q
                         net (fo=15, routed)          0.880     6.497    p/x_ball_reg_reg[9]_0[2]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.146     6.643 r  p/sq_ball_on2_carry_i_9/O
                         net (fo=2, routed)           0.445     7.088    p/sq_ball_on2_carry_i_9_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.328     7.416 r  p/sq_ball_on2_carry_i_1/O
                         net (fo=1, routed)           0.406     7.822    p/sq_ball_on2_carry_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.207 r  p/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.207    p/sq_ball_on2_carry_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.478 r  p/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.581     9.059    p/sq_ball_on2
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.373     9.432 f  p/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.556     9.988    vga_c/rgb_reg_reg[10]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.112 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.676    10.788    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X0Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.912 r  vga_c/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.593    11.506    vga_c_n_23
    SLICE_X0Y46          FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.081    15.018    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 p/x_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.207ns (35.659%)  route 3.982ns (64.341%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.160    p/CLK
    SLICE_X3Y48          FDSE                                         r  p/x_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.456     5.616 f  p/x_ball_reg_reg[3]/Q
                         net (fo=15, routed)          0.880     6.497    p/x_ball_reg_reg[9]_0[2]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.146     6.643 r  p/sq_ball_on2_carry_i_9/O
                         net (fo=2, routed)           0.445     7.088    p/sq_ball_on2_carry_i_9_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.328     7.416 r  p/sq_ball_on2_carry_i_1/O
                         net (fo=1, routed)           0.406     7.822    p/sq_ball_on2_carry_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.207 r  p/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.207    p/sq_ball_on2_carry_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.478 r  p/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.581     9.059    p/sq_ball_on2
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.373     9.432 f  p/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.556     9.988    vga_c/rgb_reg_reg[10]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.112 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.437    10.550    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X0Y46          LUT4 (Prop_lut4_I0_O)        0.124    10.674 r  vga_c/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.676    11.349    vga_c_n_22
    SLICE_X0Y42          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  rgb_reg_reg[10]_lopt_replica_2/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)       -0.081    15.017    rgb_reg_reg[10]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 p/x_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.112ns  (logic 2.207ns (36.112%)  route 3.905ns (63.888%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.160    p/CLK
    SLICE_X3Y48          FDSE                                         r  p/x_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.456     5.616 f  p/x_ball_reg_reg[3]/Q
                         net (fo=15, routed)          0.880     6.497    p/x_ball_reg_reg[9]_0[2]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.146     6.643 r  p/sq_ball_on2_carry_i_9/O
                         net (fo=2, routed)           0.445     7.088    p/sq_ball_on2_carry_i_9_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.328     7.416 r  p/sq_ball_on2_carry_i_1/O
                         net (fo=1, routed)           0.406     7.822    p/sq_ball_on2_carry_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.207 r  p/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.207    p/sq_ball_on2_carry_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.478 r  p/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.581     9.059    p/sq_ball_on2
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.373     9.432 f  p/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.556     9.988    vga_c/rgb_reg_reg[10]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.112 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.676    10.788    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X0Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.912 r  vga_c/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.360    11.272    vga_c_n_23
    SLICE_X0Y47          FDRE                                         r  rgb_reg_reg[9]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520    14.861    clk_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  rgb_reg_reg[9]_lopt_replica_3/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.067    15.033    rgb_reg_reg[9]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.865ns  (required time - arrival time)
  Source:                 p/x_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 2.207ns (36.748%)  route 3.799ns (63.252%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.160    p/CLK
    SLICE_X3Y48          FDSE                                         r  p/x_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.456     5.616 f  p/x_ball_reg_reg[3]/Q
                         net (fo=15, routed)          0.880     6.497    p/x_ball_reg_reg[9]_0[2]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.146     6.643 r  p/sq_ball_on2_carry_i_9/O
                         net (fo=2, routed)           0.445     7.088    p/sq_ball_on2_carry_i_9_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.328     7.416 r  p/sq_ball_on2_carry_i_1/O
                         net (fo=1, routed)           0.406     7.822    p/sq_ball_on2_carry_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.207 r  p/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.207    p/sq_ball_on2_carry_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.478 r  p/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.581     9.059    p/sq_ball_on2
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.373     9.432 f  p/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.556     9.988    vga_c/rgb_reg_reg[10]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.112 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.437    10.550    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X0Y46          LUT4 (Prop_lut4_I0_O)        0.124    10.674 r  vga_c/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.492    11.166    vga_c_n_22
    SLICE_X0Y42          FDRE                                         r  rgb_reg_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  rgb_reg_reg[10]_lopt_replica/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)       -0.067    15.031    rgb_reg_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -11.166    
  -------------------------------------------------------------------
                         slack                                  3.865    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 p/x_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 2.207ns (36.784%)  route 3.793ns (63.216%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.160    p/CLK
    SLICE_X3Y48          FDSE                                         r  p/x_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.456     5.616 f  p/x_ball_reg_reg[3]/Q
                         net (fo=15, routed)          0.880     6.497    p/x_ball_reg_reg[9]_0[2]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.146     6.643 r  p/sq_ball_on2_carry_i_9/O
                         net (fo=2, routed)           0.445     7.088    p/sq_ball_on2_carry_i_9_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.328     7.416 r  p/sq_ball_on2_carry_i_1/O
                         net (fo=1, routed)           0.406     7.822    p/sq_ball_on2_carry_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.207 r  p/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.207    p/sq_ball_on2_carry_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.478 r  p/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.581     9.059    p/sq_ball_on2
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.373     9.432 f  p/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.556     9.988    vga_c/rgb_reg_reg[10]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.112 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.437    10.550    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X0Y46          LUT4 (Prop_lut4_I0_O)        0.124    10.674 r  vga_c/rgb_reg[10]_i_1/O
                         net (fo=3, routed)           0.487    11.160    vga_c_n_22
    SLICE_X1Y42          FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y42          FDRE (Setup_fdre_C_D)       -0.067    15.031    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  3.871    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 p/x_ball_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 2.207ns (38.370%)  route 3.545ns (61.630%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.639     5.160    p/CLK
    SLICE_X3Y48          FDSE                                         r  p/x_ball_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.456     5.616 f  p/x_ball_reg_reg[3]/Q
                         net (fo=15, routed)          0.880     6.497    p/x_ball_reg_reg[9]_0[2]
    SLICE_X2Y49          LUT2 (Prop_lut2_I1_O)        0.146     6.643 r  p/sq_ball_on2_carry_i_9/O
                         net (fo=2, routed)           0.445     7.088    p/sq_ball_on2_carry_i_9_n_0
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.328     7.416 r  p/sq_ball_on2_carry_i_1/O
                         net (fo=1, routed)           0.406     7.822    p/sq_ball_on2_carry_i_1_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.207 r  p/sq_ball_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.207    p/sq_ball_on2_carry_n_0
    SLICE_X1Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.478 r  p/sq_ball_on2_carry__0/CO[0]
                         net (fo=1, routed)           0.581     9.059    p/sq_ball_on2
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.373     9.432 f  p/rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.556     9.988    vga_c/rgb_reg_reg[10]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.112 f  vga_c/rgb_reg[11]_i_2/O
                         net (fo=3, routed)           0.676    10.788    vga_c/rgb_reg[11]_i_2_n_0
    SLICE_X0Y46          LUT4 (Prop_lut4_I3_O)        0.124    10.912 r  vga_c/rgb_reg[9]_i_1/O
                         net (fo=4, routed)           0.000    10.912    vga_c_n_23
    SLICE_X0Y46          FDRE                                         r  rgb_reg_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  rgb_reg_reg[9]_lopt_replica/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)        0.031    15.130    rgb_reg_reg[9]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 p/y_ball_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_delta_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 2.289ns (42.159%)  route 3.140ns (57.841%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.636     5.157    p/CLK
    SLICE_X6Y47          FDSE                                         r  p/y_ball_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDSE (Prop_fdse_C_Q)         0.518     5.675 r  p/y_ball_reg_reg[7]/Q
                         net (fo=11, routed)          1.056     6.731    p/Q[6]
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.152     6.883 f  p/x_delta_next3_carry_i_6/O
                         net (fo=4, routed)           0.627     7.510    p/y_ball_reg_reg[7]_0
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.326     7.836 r  p/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.836    p/i__carry_i_3__0_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.237 r  p/x_delta_next3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.237    p/x_delta_next3_inferred__0/i__carry_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.508 f  p/x_delta_next3_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.315     8.823    p/x_delta_next32_in
    SLICE_X0Y48          LUT6 (Prop_lut6_I5_O)        0.373     9.196 r  p/x_delta_reg[9]_i_8/O
                         net (fo=1, routed)           0.667     9.863    p/x_delta_reg[9]_i_8_n_0
    SLICE_X0Y48          LUT5 (Prop_lut5_I4_O)        0.124     9.987 r  p/x_delta_reg[9]_i_4/O
                         net (fo=1, routed)           0.475    10.463    p/x_delta_reg[9]_i_4_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I3_O)        0.124    10.587 r  p/x_delta_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.587    p/x_delta_reg[9]_i_1_n_0
    SLICE_X1Y49          FDRE                                         r  p/x_delta_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.520    14.861    p/CLK
    SLICE_X1Y49          FDRE                                         r  p/x_delta_reg_reg[9]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X1Y49          FDRE (Setup_fdre_C_D)        0.031    15.117    p/x_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  4.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 start_btn/deb_inst/r3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_btn/pulser_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.479    start_btn/deb_inst/CLK
    SLICE_X0Y49          FDRE                                         r  start_btn/deb_inst/r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  start_btn/deb_inst/r3_reg/Q
                         net (fo=2, routed)           0.116     1.736    start_btn/pulser_inst/debounced_btn
    SLICE_X1Y49          FDRE                                         r  start_btn/pulser_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     1.994    start_btn/pulser_inst/CLK
    SLICE_X1Y49          FDRE                                         r  start_btn/pulser_inst/state_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.075     1.567    start_btn/pulser_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_btn/pulser_inst/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  reset_btn/pulser_inst/state_reg/Q
                         net (fo=1, routed)           0.059     1.683    reset_btn/deb_inst/p_0_in[0]
    SLICE_X6Y43          LUT2 (Prop_lut2_I1_O)        0.098     1.781 r  reset_btn/deb_inst/btn_out_i_1/O
                         net (fo=1, routed)           0.000     1.781    reset_btn/pulser_inst/btn_out_reg_0
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     1.991    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y43          FDRE (Hold_fdre_C_D)         0.120     1.596    reset_btn/pulser_inst/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_c/clk_divider/r_25MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/clk_divider/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.477    vga_c/clk_divider/CLK
    SLICE_X5Y49          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_c/clk_divider/r_25MHz_reg[1]/Q
                         net (fo=2, routed)           0.156     1.774    vga_c/clk_divider/r_25MHz[1]
    SLICE_X5Y49          LUT2 (Prop_lut2_I1_O)        0.042     1.816 r  vga_c/clk_divider/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    vga_c/clk_divider/r_25MHz[1]_i_1_n_0
    SLICE_X5Y49          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.865     1.992    vga_c/clk_divider/CLK
    SLICE_X5Y49          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y49          FDCE (Hold_fdce_C_D)         0.105     1.582    vga_c/clk_divider/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 start_btn/deb_inst/r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_btn/deb_inst/r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.479    start_btn/deb_inst/CLK
    SLICE_X0Y49          FDRE                                         r  start_btn/deb_inst/r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  start_btn/deb_inst/r1_reg/Q
                         net (fo=1, routed)           0.174     1.794    start_btn/deb_inst/r1_reg_n_0
    SLICE_X0Y49          FDRE                                         r  start_btn/deb_inst/r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     1.994    start_btn/deb_inst/CLK
    SLICE_X0Y49          FDRE                                         r  start_btn/deb_inst/r2_reg/C
                         clock pessimism             -0.515     1.479    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.066     1.545    start_btn/deb_inst/r2_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_c/clk_divider/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/clk_divider/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.568%)  route 0.155ns (45.432%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.477    vga_c/clk_divider/CLK
    SLICE_X5Y49          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  vga_c/clk_divider/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.155     1.773    vga_c/clk_divider/r_25MHz[0]
    SLICE_X5Y49          LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  vga_c/clk_divider/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    vga_c/clk_divider/r_25MHz[0]_i_1_n_0
    SLICE_X5Y49          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.865     1.992    vga_c/clk_divider/CLK
    SLICE_X5Y49          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y49          FDCE (Hold_fdce_C_D)         0.092     1.569    vga_c/clk_divider/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 p/x_ball_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_ball_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.479    p/CLK
    SLICE_X3Y49          FDRE                                         r  p/x_ball_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  p/x_ball_reg_reg[7]/Q
                         net (fo=11, routed)          0.079     1.699    p/x_ball_reg_reg[9]_0[6]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.845 r  p/x_ball_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.845    p/x_ball_reg0[8]
    SLICE_X3Y49          FDSE                                         r  p/x_ball_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     1.994    p/CLK
    SLICE_X3Y49          FDSE                                         r  p/x_ball_reg_reg[8]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y49          FDSE (Hold_fdse_C_D)         0.105     1.584    p/x_ball_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 p/y_ball_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.914%)  route 0.103ns (26.086%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.477    p/CLK
    SLICE_X6Y47          FDRE                                         r  p/y_ball_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  p/y_ball_reg_reg[8]/Q
                         net (fo=12, routed)          0.103     1.745    p/Q[7]
    SLICE_X6Y47          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.874 r  p/y_ball_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.874    p/y_ball_reg0[9]
    SLICE_X6Y47          FDRE                                         r  p/y_ball_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.865     1.992    p/CLK
    SLICE_X6Y47          FDRE                                         r  p/y_ball_reg_reg[9]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.134     1.611    p/y_ball_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 p/x_ball_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/x_ball_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.265ns (72.108%)  route 0.103ns (27.892%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.596     1.479    p/CLK
    SLICE_X3Y49          FDRE                                         r  p/x_ball_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  p/x_ball_reg_reg[6]/Q
                         net (fo=10, routed)          0.103     1.723    p/x_ball_reg_reg[9]_0[5]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.847 r  p/x_ball_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.847    p/x_ball_reg0[7]
    SLICE_X3Y49          FDRE                                         r  p/x_ball_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     1.994    p/CLK
    SLICE_X3Y49          FDRE                                         r  p/x_ball_reg_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.105     1.584    p/x_ball_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 p/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p/y_ball_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.293ns (73.890%)  route 0.104ns (26.110%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    p/CLK
    SLICE_X6Y46          FDRE                                         r  p/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  p/y_ball_reg_reg[4]/Q
                         net (fo=19, routed)          0.104     1.744    p/Q[3]
    SLICE_X6Y46          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.873 r  p/y_ball_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.873    p/y_ball_reg0[5]
    SLICE_X6Y46          FDSE                                         r  p/y_ball_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     1.991    p/CLK
    SLICE_X6Y46          FDSE                                         r  p/y_ball_reg_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X6Y46          FDSE (Hold_fdse_C_D)         0.134     1.610    p/y_ball_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 genblk1[0].fdiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fdiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.591     1.474    genblk1[0].fdiv/CLK
    SLICE_X6Y55          FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.638 f  genblk1[0].fdiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     1.813    genblk1[0].fdiv/clkDiv_reg_0
    SLICE_X6Y55          LUT1 (Prop_lut1_I0_O)        0.045     1.858 r  genblk1[0].fdiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.858    genblk1[0].fdiv/clkDiv_i_1_n_0
    SLICE_X6Y55          FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.861     1.989    genblk1[0].fdiv/CLK
    SLICE_X6Y55          FDRE                                         r  genblk1[0].fdiv/clkDiv_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.120     1.594    genblk1[0].fdiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y55    genblk1[0].fdiv/clkDiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y48    p/p2_score_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49    p/state_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y48    p/x_ball_reg_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y48    p/x_ball_reg_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y48    p/x_ball_reg_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y48    p/x_ball_reg_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y48    p/x_ball_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y49    p/x_ball_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y55    genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46    p/y_ball_reg_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46    p/y_ball_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46    p/y_ball_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46    vga_c/v_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44    vga_c/v_count_reg_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46    p/y_ball_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y41    reset_btn/deb_inst/r1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y41    reset_btn/deb_inst/r2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y41    reset_btn/deb_inst/r3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49    p/state_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    p/x_ball_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48    p/x_ball_reg_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48    p/x_ball_reg_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48    p/x_ball_reg_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y48    p/x_ball_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49    p/x_ball_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49    p/x_ball_reg_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49    p/x_ball_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49    p/x_ball_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.659ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.518ns (16.901%)  route 2.547ns (83.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          2.547     8.221    vga_c/AR[0]
    SLICE_X5Y44          FDCE                                         f  vga_c/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.517    14.858    vga_c/CLK
    SLICE_X5Y44          FDCE                                         r  vga_c/v_count_reg_reg[1]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y44          FDCE (Recov_fdce_C_CLR)     -0.405    14.691    vga_c/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.518ns (16.901%)  route 2.547ns (83.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          2.547     8.221    vga_c/AR[0]
    SLICE_X5Y44          FDCE                                         f  vga_c/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.517    14.858    vga_c/CLK
    SLICE_X5Y44          FDCE                                         r  vga_c/v_count_reg_reg[2]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y44          FDCE (Recov_fdce_C_CLR)     -0.405    14.691    vga_c/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.518ns (16.901%)  route 2.547ns (83.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          2.547     8.221    vga_c/AR[0]
    SLICE_X5Y44          FDCE                                         f  vga_c/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.517    14.858    vga_c/CLK
    SLICE_X5Y44          FDCE                                         r  vga_c/v_count_reg_reg[3]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y44          FDCE (Recov_fdce_C_CLR)     -0.405    14.691    vga_c/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_sync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.518ns (16.901%)  route 2.547ns (83.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          2.547     8.221    vga_c/AR[0]
    SLICE_X5Y44          FDCE                                         f  vga_c/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.517    14.858    vga_c/CLK
    SLICE_X5Y44          FDCE                                         r  vga_c/v_sync_reg_reg/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y44          FDCE (Recov_fdce_C_CLR)     -0.405    14.691    vga_c/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.518ns (17.667%)  route 2.414ns (82.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          2.414     8.088    vga_c/AR[0]
    SLICE_X0Y44          FDCE                                         f  vga_c/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519    14.860    vga_c/CLK
    SLICE_X0Y44          FDCE                                         r  vga_c/h_count_reg_reg[8]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y44          FDCE (Recov_fdce_C_CLR)     -0.405    14.680    vga_c/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_sync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.518ns (17.667%)  route 2.414ns (82.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          2.414     8.088    vga_c/AR[0]
    SLICE_X0Y44          FDCE                                         f  vga_c/h_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519    14.860    vga_c/CLK
    SLICE_X0Y44          FDCE                                         r  vga_c/h_sync_reg_reg/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y44          FDCE (Recov_fdce_C_CLR)     -0.405    14.680    vga_c/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.518ns (17.693%)  route 2.410ns (82.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          2.410     8.084    vga_c/AR[0]
    SLICE_X1Y44          FDCE                                         f  vga_c/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519    14.860    vga_c/CLK
    SLICE_X1Y44          FDCE                                         r  vga_c/h_count_reg_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y44          FDCE (Recov_fdce_C_CLR)     -0.405    14.680    vga_c/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.084    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.518ns (18.727%)  route 2.248ns (81.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          2.248     7.922    vga_c/AR[0]
    SLICE_X1Y46          FDCE                                         f  vga_c/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519    14.860    vga_c/CLK
    SLICE_X1Y46          FDCE                                         r  vga_c/h_count_reg_reg[7]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y46          FDCE (Recov_fdce_C_CLR)     -0.405    14.680    vga_c/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.518ns (18.727%)  route 2.248ns (81.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          2.248     7.922    vga_c/AR[0]
    SLICE_X1Y46          FDCE                                         f  vga_c/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.519    14.860    vga_c/CLK
    SLICE_X1Y46          FDCE                                         r  vga_c/h_count_reg_reg[9]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y46          FDCE (Recov_fdce_C_CLR)     -0.405    14.680    vga_c/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/clk_divider/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.518ns (19.975%)  route 2.075ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.635     5.156    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     5.674 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          2.075     7.750    vga_c/clk_divider/AR[0]
    SLICE_X5Y49          FDCE                                         f  vga_c/clk_divider/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.518    14.859    vga_c/clk_divider/CLK
    SLICE_X5Y49          FDCE                                         r  vga_c/clk_divider/r_25MHz_reg[0]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X5Y49          FDCE (Recov_fdce_C_CLR)     -0.405    14.692    vga_c/clk_divider/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                  6.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.164ns (28.131%)  route 0.419ns (71.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          0.419     2.059    vga_c/AR[0]
    SLICE_X7Y44          FDCE                                         f  vga_c/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     1.991    vga_c/CLK
    SLICE_X7Y44          FDCE                                         r  vga_c/v_count_reg_reg[5]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X7Y44          FDCE (Remov_fdce_C_CLR)     -0.092     1.400    vga_c/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.733%)  route 0.499ns (75.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          0.499     2.139    vga_c/AR[0]
    SLICE_X7Y45          FDCE                                         f  vga_c/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     1.991    vga_c/CLK
    SLICE_X7Y45          FDCE                                         r  vga_c/v_count_reg_reg[6]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X7Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.400    vga_c/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.733%)  route 0.499ns (75.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          0.499     2.139    vga_c/AR[0]
    SLICE_X7Y45          FDCE                                         f  vga_c/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     1.991    vga_c/CLK
    SLICE_X7Y45          FDCE                                         r  vga_c/v_count_reg_reg[7]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X7Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.400    vga_c/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.733%)  route 0.499ns (75.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          0.499     2.139    vga_c/AR[0]
    SLICE_X7Y45          FDCE                                         f  vga_c/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     1.991    vga_c/CLK
    SLICE_X7Y45          FDCE                                         r  vga_c/v_count_reg_reg[8]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X7Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.400    vga_c/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.733%)  route 0.499ns (75.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          0.499     2.139    vga_c/AR[0]
    SLICE_X7Y45          FDCE                                         f  vga_c/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     1.991    vga_c/CLK
    SLICE_X7Y45          FDCE                                         r  vga_c/v_count_reg_reg[9]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X7Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.400    vga_c/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.222%)  route 0.609ns (78.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          0.609     2.249    vga_c/AR[0]
    SLICE_X3Y45          FDCE                                         f  vga_c/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     1.993    vga_c/CLK
    SLICE_X3Y45          FDCE                                         r  vga_c/h_count_reg_reg[3]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.423    vga_c/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.222%)  route 0.609ns (78.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          0.609     2.249    vga_c/AR[0]
    SLICE_X3Y45          FDCE                                         f  vga_c/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     1.993    vga_c/CLK
    SLICE_X3Y45          FDCE                                         r  vga_c/h_count_reg_reg[4]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.423    vga_c/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.222%)  route 0.609ns (78.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          0.609     2.249    vga_c/AR[0]
    SLICE_X3Y45          FDCE                                         f  vga_c/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     1.993    vga_c/CLK
    SLICE_X3Y45          FDCE                                         r  vga_c/h_count_reg_reg[5]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.423    vga_c/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.164ns (21.222%)  route 0.609ns (78.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          0.609     2.249    vga_c/AR[0]
    SLICE_X3Y45          FDCE                                         f  vga_c/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     1.993    vga_c/CLK
    SLICE_X3Y45          FDCE                                         r  vga_c/h_count_reg_reg[6]/C
                         clock pessimism             -0.478     1.515    
    SLICE_X3Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.423    vga_c/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 reset_btn/pulser_inst/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_c/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.083%)  route 0.653ns (79.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.593     1.476    reset_btn/pulser_inst/CLK
    SLICE_X6Y43          FDRE                                         r  reset_btn/pulser_inst/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.640 f  reset_btn/pulser_inst/btn_out_reg/Q
                         net (fo=54, routed)          0.653     2.293    vga_c/AR[0]
    SLICE_X4Y45          FDCE                                         f  vga_c/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     1.991    vga_c/CLK
    SLICE_X4Y45          FDCE                                         r  vga_c/v_count_reg_reg[4]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.092     1.400    vga_c/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.893    





