
*** Running vivado
    with args -log FIR.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIR.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FIR.tcl -notrace
Command: synth_design -top FIR -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1424 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 430.289 ; gain = 98.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIR' [D:/lab1_1/lab1/lab1.srcs/sources_1/new/FIR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'FIR' (1#1) [D:/lab1_1/lab1/lab1.srcs/sources_1/new/FIR.v:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.059 ; gain = 154.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.059 ; gain = 154.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.059 ; gain = 154.141
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 486.059 ; gain = 154.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     16 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIR 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     16 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'delay_pipeline9_reg[0]' (FDC) to 'multi_data8_reg[0]'
INFO: [Synth 8-3886] merging instance 'delay_pipeline3_reg[0]' (FDC) to 'multi_data2_reg[0]'
INFO: [Synth 8-3886] merging instance 'multi_data1_reg[16]' (FDC) to 'multi_data1_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi_data1_reg[11]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data2_reg[16]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data3_reg[16]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data4_reg[16]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data5_reg[16]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data6_reg[16]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data7_reg[16]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data8_reg[16]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data9_reg[16]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data8_reg[11]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data9_reg[11]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data1_reg[12]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data8_reg[12]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data9_reg[12]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data1_reg[13]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data8_reg[13]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data9_reg[13]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data1_reg[14]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data8_reg[14]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data9_reg[14]' (FDC) to 'multi_data1_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data1_reg[15]' (FDC) to 'multi_data2_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi_data9_reg[15]' (FDC) to 'multi_data2_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi_data8_reg[15]' (FDC) to 'multi_data2_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi_data7_reg[14]' (FDC) to 'multi_data2_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi_data7_reg[15]' (FDC) to 'multi_data2_reg[11]'
INFO: [Synth 8-3886] merging instance 'multi_data2_reg[11]' (FDC) to 'multi_data2_reg[12]'
INFO: [Synth 8-3886] merging instance 'multi_data2_reg[12]' (FDC) to 'multi_data2_reg[13]'
INFO: [Synth 8-3886] merging instance 'multi_data2_reg[13]' (FDC) to 'multi_data2_reg[14]'
INFO: [Synth 8-3886] merging instance 'multi_data2_reg[14]' (FDC) to 'multi_data2_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data3_reg[14]' (FDC) to 'multi_data2_reg[15]'
INFO: [Synth 8-3886] merging instance 'multi_data3_reg[15]' (FDC) to 'multi_data2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\multi_data2_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 573.535 ; gain = 241.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 573.535 ; gain = 241.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'delay_pipeline6_reg[0]' (FDC) to 'multi_data5_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 575.258 ; gain = 243.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 575.258 ; gain = 243.340
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 575.258 ; gain = 243.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 575.258 ; gain = 243.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 575.258 ; gain = 243.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 575.258 ; gain = 243.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 575.258 ; gain = 243.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    61|
|3     |LUT1   |    34|
|4     |LUT2   |    83|
|5     |LUT3   |    80|
|6     |LUT4   |    60|
|7     |LUT5   |     8|
|8     |LUT6   |     8|
|9     |FDCE   |   205|
|10    |IBUF   |    10|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   566|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 575.258 ; gain = 243.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 575.258 ; gain = 243.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 575.258 ; gain = 243.340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 681.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 681.828 ; gain = 363.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 681.828 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/lab1_1/lab1/lab1.runs/synth_1/FIR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIR_utilization_synth.rpt -pb FIR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 27 15:18:20 2020...
