// Seed: 1234653919
module module_0 ();
  always_ff return -1;
  wire id_1, id_2;
  module_2 modCall_1 ();
  assign id_1 = id_2;
  assign module_1.id_1 = 0;
endmodule
macromodule module_1 ();
  assign id_1 = id_1;
  supply1 id_2, id_3, id_4;
  module_0 modCall_1 ();
  assign id_1 = id_1;
  wire id_5;
  parameter id_6 = 1 == id_1;
  assign id_5 = id_5;
  assign id_4 = 1;
endmodule
module module_2;
  logic [7:0][-1 'h0] id_1 = id_1, id_2;
  final if (-1) id_1.id_1 <= 1'b0 | id_2;
  assign id_1 = id_1;
endmodule
