|Proj
hsync <= VGA_Driver:inst5.hsync
clk => VGA_Driver:inst5.fpga_clk
clk => Vol_Bal:inst1.clk
clk => Snd_Driver:inst3.clk
clk => Keyboard:inst2.clk
clk => Analysis:inst_pre_adjustment.clk
clk => Analysis:inst_post_adjustment.clk
clk => i2c_driver:inst.clk
KEY0 => VGA_Driver:inst5.rstn
KEY0 => Vol_Bal:inst1.rstn
KEY0 => Snd_Driver:inst3.rstn
KEY0 => Keyboard:inst2.rstn
KEY0 => Analysis:inst_pre_adjustment.rstn
KEY0 => Analysis:inst_post_adjustment.rstn
KEY0 => i2c_driver:inst.rst
adcdat => Snd_Driver:inst3.adcdat
PS2_CLK => Keyboard:inst2.PS2_CLK
PS2_DAT => Keyboard:inst2.PS2_DAT
vsync <= VGA_Driver:inst5.vsync
sram_data[0] => VGA_Driver:inst5.sram_data[0]
sram_data[1] => VGA_Driver:inst5.sram_data[1]
sram_data[2] => VGA_Driver:inst5.sram_data[2]
sram_data[3] => VGA_Driver:inst5.sram_data[3]
sram_data[4] => VGA_Driver:inst5.sram_data[4]
sram_data[5] => VGA_Driver:inst5.sram_data[5]
sram_data[6] => VGA_Driver:inst5.sram_data[6]
sram_data[7] => VGA_Driver:inst5.sram_data[7]
sram_data[8] => VGA_Driver:inst5.sram_data[8]
sram_data[9] => VGA_Driver:inst5.sram_data[9]
sram_data[10] => VGA_Driver:inst5.sram_data[10]
sram_data[11] => VGA_Driver:inst5.sram_data[11]
sram_data[12] => VGA_Driver:inst5.sram_data[12]
sram_data[13] => VGA_Driver:inst5.sram_data[13]
sram_data[14] => VGA_Driver:inst5.sram_data[14]
sram_data[15] => VGA_Driver:inst5.sram_data[15]
vga_clk <= VGA_Driver:inst5.vga_clk
vga_blank <= VGA_Driver:inst5.vga_blank
vga_sync <= VGA_Driver:inst5.vga_sync
sram_ce <= VGA_Driver:inst5.sram_ce
sram_oe <= VGA_Driver:inst5.sram_oe
sram_lb <= VGA_Driver:inst5.sram_lb
sram_ub <= VGA_Driver:inst5.sram_ub
sram_we <= VGA_Driver:inst5.sram_we
scl <= i2c_driver:inst.scl
sda <= i2c_driver:inst.sda
sclD <= i2c_driver:inst.sclD
sdaD <= i2c_driver:inst.sdaD
adclrc <= Snd_Driver:inst3.adclrc
daclrc <= Snd_Driver:inst3.daclrc
dacdat <= Snd_Driver:inst3.dacdat
mclk <= Snd_Driver:inst3.mclk
bclk <= Snd_Driver:inst3.bclk
SDI_12 <= Snd_Driver:inst3.dacdat
LRCKI <= Snd_Driver:inst3.daclrc
BICKI <= Snd_Driver:inst3.bclk
RESET <= <VCC>
XTI <= Snd_Driver:inst3.mclk
HEX0[6] <= <GND>
HEX0[5] <= <GND>
HEX0[4] <= <GND>
HEX0[3] <= <GND>
HEX0[2] <= <GND>
HEX0[1] <= <GND>
HEX0[0] <= <GND>
HEX6[6] <= group_no:inst8.HEX6[6]
HEX6[5] <= group_no:inst8.HEX6[5]
HEX6[4] <= group_no:inst8.HEX6[4]
HEX6[3] <= group_no:inst8.HEX6[3]
HEX6[2] <= group_no:inst8.HEX6[2]
HEX6[1] <= group_no:inst8.HEX6[1]
HEX6[0] <= group_no:inst8.HEX6[0]
HEX7[6] <= group_no:inst8.HEX7[6]
HEX7[5] <= group_no:inst8.HEX7[5]
HEX7[4] <= group_no:inst8.HEX7[4]
HEX7[3] <= group_no:inst8.HEX7[3]
HEX7[2] <= group_no:inst8.HEX7[2]
HEX7[1] <= group_no:inst8.HEX7[1]
HEX7[0] <= group_no:inst8.HEX7[0]
LEDG[8] <= <GND>
LEDG[7] <= <GND>
LEDG[6] <= <GND>
LEDG[5] <= <GND>
LEDG[4] <= <GND>
LEDG[3] <= <GND>
LEDG[2] <= <GND>
LEDG[1] <= <GND>
LEDG[0] <= <GND>
LEDR[17] <= <GND>
LEDR[16] <= <GND>
LEDR[15] <= <GND>
LEDR[14] <= <GND>
LEDR[13] <= <GND>
LEDR[12] <= <GND>
LEDR[11] <= <GND>
LEDR[10] <= <GND>
LEDR[9] <= <GND>
LEDR[8] <= <GND>
LEDR[7] <= <GND>
LEDR[6] <= <GND>
LEDR[5] <= <GND>
LEDR[4] <= <GND>
LEDR[3] <= <GND>
LEDR[2] <= <GND>
LEDR[1] <= <GND>
LEDR[0] <= <GND>
sram_addr[0] <= VGA_Driver:inst5.sram_addr[0]
sram_addr[1] <= VGA_Driver:inst5.sram_addr[1]
sram_addr[2] <= VGA_Driver:inst5.sram_addr[2]
sram_addr[3] <= VGA_Driver:inst5.sram_addr[3]
sram_addr[4] <= VGA_Driver:inst5.sram_addr[4]
sram_addr[5] <= VGA_Driver:inst5.sram_addr[5]
sram_addr[6] <= VGA_Driver:inst5.sram_addr[6]
sram_addr[7] <= VGA_Driver:inst5.sram_addr[7]
sram_addr[8] <= VGA_Driver:inst5.sram_addr[8]
sram_addr[9] <= VGA_Driver:inst5.sram_addr[9]
sram_addr[10] <= VGA_Driver:inst5.sram_addr[10]
sram_addr[11] <= VGA_Driver:inst5.sram_addr[11]
sram_addr[12] <= VGA_Driver:inst5.sram_addr[12]
sram_addr[13] <= VGA_Driver:inst5.sram_addr[13]
sram_addr[14] <= VGA_Driver:inst5.sram_addr[14]
sram_addr[15] <= VGA_Driver:inst5.sram_addr[15]
sram_addr[16] <= VGA_Driver:inst5.sram_addr[16]
sram_addr[17] <= VGA_Driver:inst5.sram_addr[17]
vga_b[0] <= VGA_Driver:inst5.vga_b[0]
vga_b[1] <= VGA_Driver:inst5.vga_b[1]
vga_b[2] <= VGA_Driver:inst5.vga_b[2]
vga_b[3] <= VGA_Driver:inst5.vga_b[3]
vga_b[4] <= VGA_Driver:inst5.vga_b[4]
vga_b[5] <= VGA_Driver:inst5.vga_b[5]
vga_b[6] <= VGA_Driver:inst5.vga_b[6]
vga_b[7] <= VGA_Driver:inst5.vga_b[7]
vga_b[8] <= VGA_Driver:inst5.vga_b[8]
vga_b[9] <= VGA_Driver:inst5.vga_b[9]
vga_g[0] <= VGA_Driver:inst5.vga_g[0]
vga_g[1] <= VGA_Driver:inst5.vga_g[1]
vga_g[2] <= VGA_Driver:inst5.vga_g[2]
vga_g[3] <= VGA_Driver:inst5.vga_g[3]
vga_g[4] <= VGA_Driver:inst5.vga_g[4]
vga_g[5] <= VGA_Driver:inst5.vga_g[5]
vga_g[6] <= VGA_Driver:inst5.vga_g[6]
vga_g[7] <= VGA_Driver:inst5.vga_g[7]
vga_g[8] <= VGA_Driver:inst5.vga_g[8]
vga_g[9] <= VGA_Driver:inst5.vga_g[9]
vga_r[0] <= VGA_Driver:inst5.vga_r[0]
vga_r[1] <= VGA_Driver:inst5.vga_r[1]
vga_r[2] <= VGA_Driver:inst5.vga_r[2]
vga_r[3] <= VGA_Driver:inst5.vga_r[3]
vga_r[4] <= VGA_Driver:inst5.vga_r[4]
vga_r[5] <= VGA_Driver:inst5.vga_r[5]
vga_r[6] <= VGA_Driver:inst5.vga_r[6]
vga_r[7] <= VGA_Driver:inst5.vga_r[7]
vga_r[8] <= VGA_Driver:inst5.vga_r[8]
vga_r[9] <= VGA_Driver:inst5.vga_r[9]
SW[17] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~


|Proj|VGA_Driver:inst5
hsync <= hsyncr:inst_hsyncr.hsync
vga_clk <= clock_gen:inst.vga_clk
fpga_clk => clock_gen:inst.fpga_clk
rstn => hsyncr:inst_hsyncr.rstn
rstn => pixelcounter:inst1.rstn
rstn => vsyncr:inst_vsyncr.rstn
rstn => linecounter:inst2.rstn
rstn => RAM_control:inst_RAM_control.rstn
rstn => vga_gen:inst9.rstn
rstn => blank_syncr:inst7.rstn
rstn => pixel_reg:inst8.rstn
rstn => bar_tender:inst_bar_tender.reset
vsync <= vsyncr:inst_vsyncr.vsync
sram_ce <= RAM_control:inst_RAM_control.sram_ce
sram_oe <= RAM_control:inst_RAM_control.sram_oe
sram_we <= RAM_control:inst_RAM_control.sram_we
sram_lb <= RAM_control:inst_RAM_control.sram_lb
sram_ub <= RAM_control:inst_RAM_control.sram_ub
vga_blank <= vga_gen:inst9.vga_blank
sram_data[0] => pixel_reg:inst8.lower_byte[0]
sram_data[1] => pixel_reg:inst8.lower_byte[1]
sram_data[2] => pixel_reg:inst8.lower_byte[2]
sram_data[3] => pixel_reg:inst8.lower_byte[3]
sram_data[4] => pixel_reg:inst8.lower_byte[4]
sram_data[5] => pixel_reg:inst8.lower_byte[5]
sram_data[6] => pixel_reg:inst8.lower_byte[6]
sram_data[7] => pixel_reg:inst8.lower_byte[7]
sram_data[8] => pixel_reg:inst8.higher_byte[0]
sram_data[9] => pixel_reg:inst8.higher_byte[1]
sram_data[10] => pixel_reg:inst8.higher_byte[2]
sram_data[11] => pixel_reg:inst8.higher_byte[3]
sram_data[12] => pixel_reg:inst8.higher_byte[4]
sram_data[13] => pixel_reg:inst8.higher_byte[5]
sram_data[14] => pixel_reg:inst8.higher_byte[6]
sram_data[15] => pixel_reg:inst8.higher_byte[7]
vga_sync <= vga_gen:inst9.vga_sync
sram_addr[0] <= RAM_control:inst_RAM_control.addr[0]
sram_addr[1] <= RAM_control:inst_RAM_control.addr[1]
sram_addr[2] <= RAM_control:inst_RAM_control.addr[2]
sram_addr[3] <= RAM_control:inst_RAM_control.addr[3]
sram_addr[4] <= RAM_control:inst_RAM_control.addr[4]
sram_addr[5] <= RAM_control:inst_RAM_control.addr[5]
sram_addr[6] <= RAM_control:inst_RAM_control.addr[6]
sram_addr[7] <= RAM_control:inst_RAM_control.addr[7]
sram_addr[8] <= RAM_control:inst_RAM_control.addr[8]
sram_addr[9] <= RAM_control:inst_RAM_control.addr[9]
sram_addr[10] <= RAM_control:inst_RAM_control.addr[10]
sram_addr[11] <= RAM_control:inst_RAM_control.addr[11]
sram_addr[12] <= RAM_control:inst_RAM_control.addr[12]
sram_addr[13] <= RAM_control:inst_RAM_control.addr[13]
sram_addr[14] <= RAM_control:inst_RAM_control.addr[14]
sram_addr[15] <= RAM_control:inst_RAM_control.addr[15]
sram_addr[16] <= RAM_control:inst_RAM_control.addr[16]
sram_addr[17] <= RAM_control:inst_RAM_control.addr[17]
vga_b[0] <= bar_mixer:inst_bar_mixer.vga_b_new[0]
vga_b[1] <= bar_mixer:inst_bar_mixer.vga_b_new[1]
vga_b[2] <= bar_mixer:inst_bar_mixer.vga_b_new[2]
vga_b[3] <= bar_mixer:inst_bar_mixer.vga_b_new[3]
vga_b[4] <= bar_mixer:inst_bar_mixer.vga_b_new[4]
vga_b[5] <= bar_mixer:inst_bar_mixer.vga_b_new[5]
vga_b[6] <= bar_mixer:inst_bar_mixer.vga_b_new[6]
vga_b[7] <= bar_mixer:inst_bar_mixer.vga_b_new[7]
vga_b[8] <= bar_mixer:inst_bar_mixer.vga_b_new[8]
vga_b[9] <= bar_mixer:inst_bar_mixer.vga_b_new[9]
mute => bar_tender:inst_bar_tender.mute
balance_level[0] => bar_tender:inst_bar_tender.balance_input[0]
balance_level[1] => bar_tender:inst_bar_tender.balance_input[1]
balance_level[2] => bar_tender:inst_bar_tender.balance_input[2]
balance_level[3] => bar_tender:inst_bar_tender.balance_input[3]
balance_level[4] => bar_tender:inst_bar_tender.balance_input[4]
balance_level[5] => bar_tender:inst_bar_tender.balance_input[5]
L_bar[0] => bar_tender:inst_bar_tender.L_bar[0]
L_bar[1] => bar_tender:inst_bar_tender.L_bar[1]
L_bar[2] => bar_tender:inst_bar_tender.L_bar[2]
L_bar[3] => bar_tender:inst_bar_tender.L_bar[3]
L_bar[4] => bar_tender:inst_bar_tender.L_bar[4]
L_bar[5] => bar_tender:inst_bar_tender.L_bar[5]
L_bar[6] => bar_tender:inst_bar_tender.L_bar[6]
L_bar[7] => bar_tender:inst_bar_tender.L_bar[7]
L_new_bar[0] => bar_tender:inst_bar_tender.L_new_bar[0]
L_new_bar[1] => bar_tender:inst_bar_tender.L_new_bar[1]
L_new_bar[2] => bar_tender:inst_bar_tender.L_new_bar[2]
L_new_bar[3] => bar_tender:inst_bar_tender.L_new_bar[3]
L_new_bar[4] => bar_tender:inst_bar_tender.L_new_bar[4]
L_new_bar[5] => bar_tender:inst_bar_tender.L_new_bar[5]
L_new_bar[6] => bar_tender:inst_bar_tender.L_new_bar[6]
L_new_bar[7] => bar_tender:inst_bar_tender.L_new_bar[7]
R_bar[0] => bar_tender:inst_bar_tender.R_bar[0]
R_bar[1] => bar_tender:inst_bar_tender.R_bar[1]
R_bar[2] => bar_tender:inst_bar_tender.R_bar[2]
R_bar[3] => bar_tender:inst_bar_tender.R_bar[3]
R_bar[4] => bar_tender:inst_bar_tender.R_bar[4]
R_bar[5] => bar_tender:inst_bar_tender.R_bar[5]
R_bar[6] => bar_tender:inst_bar_tender.R_bar[6]
R_bar[7] => bar_tender:inst_bar_tender.R_bar[7]
R_new_bar[0] => bar_tender:inst_bar_tender.R_new_bar[0]
R_new_bar[1] => bar_tender:inst_bar_tender.R_new_bar[1]
R_new_bar[2] => bar_tender:inst_bar_tender.R_new_bar[2]
R_new_bar[3] => bar_tender:inst_bar_tender.R_new_bar[3]
R_new_bar[4] => bar_tender:inst_bar_tender.R_new_bar[4]
R_new_bar[5] => bar_tender:inst_bar_tender.R_new_bar[5]
R_new_bar[6] => bar_tender:inst_bar_tender.R_new_bar[6]
R_new_bar[7] => bar_tender:inst_bar_tender.R_new_bar[7]
volume_level[0] => bar_tender:inst_bar_tender.volume_input[0]
volume_level[1] => bar_tender:inst_bar_tender.volume_input[1]
volume_level[2] => bar_tender:inst_bar_tender.volume_input[2]
volume_level[3] => bar_tender:inst_bar_tender.volume_input[3]
vga_g[0] <= bar_mixer:inst_bar_mixer.vga_g_new[0]
vga_g[1] <= bar_mixer:inst_bar_mixer.vga_g_new[1]
vga_g[2] <= bar_mixer:inst_bar_mixer.vga_g_new[2]
vga_g[3] <= bar_mixer:inst_bar_mixer.vga_g_new[3]
vga_g[4] <= bar_mixer:inst_bar_mixer.vga_g_new[4]
vga_g[5] <= bar_mixer:inst_bar_mixer.vga_g_new[5]
vga_g[6] <= bar_mixer:inst_bar_mixer.vga_g_new[6]
vga_g[7] <= bar_mixer:inst_bar_mixer.vga_g_new[7]
vga_g[8] <= bar_mixer:inst_bar_mixer.vga_g_new[8]
vga_g[9] <= bar_mixer:inst_bar_mixer.vga_g_new[9]
vga_r[0] <= bar_mixer:inst_bar_mixer.vga_r_new[0]
vga_r[1] <= bar_mixer:inst_bar_mixer.vga_r_new[1]
vga_r[2] <= bar_mixer:inst_bar_mixer.vga_r_new[2]
vga_r[3] <= bar_mixer:inst_bar_mixer.vga_r_new[3]
vga_r[4] <= bar_mixer:inst_bar_mixer.vga_r_new[4]
vga_r[5] <= bar_mixer:inst_bar_mixer.vga_r_new[5]
vga_r[6] <= bar_mixer:inst_bar_mixer.vga_r_new[6]
vga_r[7] <= bar_mixer:inst_bar_mixer.vga_r_new[7]
vga_r[8] <= bar_mixer:inst_bar_mixer.vga_r_new[8]
vga_r[9] <= bar_mixer:inst_bar_mixer.vga_r_new[9]


|Proj|VGA_Driver:inst5|hsyncr:inst_hsyncr
clk => hsync~reg0.CLK
hcnt[0] => Equal0.IN19
hcnt[0] => Equal1.IN19
hcnt[1] => Equal0.IN18
hcnt[1] => Equal1.IN18
hcnt[2] => Equal0.IN17
hcnt[2] => Equal1.IN17
hcnt[3] => Equal0.IN16
hcnt[3] => Equal1.IN16
hcnt[4] => Equal0.IN15
hcnt[4] => Equal1.IN15
hcnt[5] => Equal0.IN14
hcnt[5] => Equal1.IN14
hcnt[6] => Equal0.IN13
hcnt[6] => Equal1.IN13
hcnt[7] => Equal0.IN12
hcnt[7] => Equal1.IN12
hcnt[8] => Equal0.IN11
hcnt[8] => Equal1.IN11
hcnt[9] => Equal0.IN10
hcnt[9] => Equal1.IN10
rstn => hsync~reg0.PRESET
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_Driver:inst5|clock_gen:inst
fpga_clk => clki.CLK
vga_clk <= clki.DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_Driver:inst5|pixelcounter:inst1
clk => hcnti[0].CLK
clk => hcnti[1].CLK
clk => hcnti[2].CLK
clk => hcnti[3].CLK
clk => hcnti[4].CLK
clk => hcnti[5].CLK
clk => hcnti[6].CLK
clk => hcnti[7].CLK
clk => hcnti[8].CLK
clk => hcnti[9].CLK
rstn => hcnti[0].ACLR
rstn => hcnti[1].ACLR
rstn => hcnti[2].ACLR
rstn => hcnti[3].ACLR
rstn => hcnti[4].ACLR
rstn => hcnti[5].ACLR
rstn => hcnti[6].ACLR
rstn => hcnti[7].ACLR
rstn => hcnti[8].ACLR
rstn => hcnti[9].ACLR
hcnt[0] <= hcnti[0].DB_MAX_OUTPUT_PORT_TYPE
hcnt[1] <= hcnti[1].DB_MAX_OUTPUT_PORT_TYPE
hcnt[2] <= hcnti[2].DB_MAX_OUTPUT_PORT_TYPE
hcnt[3] <= hcnti[3].DB_MAX_OUTPUT_PORT_TYPE
hcnt[4] <= hcnti[4].DB_MAX_OUTPUT_PORT_TYPE
hcnt[5] <= hcnti[5].DB_MAX_OUTPUT_PORT_TYPE
hcnt[6] <= hcnti[6].DB_MAX_OUTPUT_PORT_TYPE
hcnt[7] <= hcnti[7].DB_MAX_OUTPUT_PORT_TYPE
hcnt[8] <= hcnti[8].DB_MAX_OUTPUT_PORT_TYPE
hcnt[9] <= hcnti[9].DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_Driver:inst5|vsyncr:inst_vsyncr
clk => vsynci.CLK
vcnt[0] => LessThan0.IN20
vcnt[0] => LessThan1.IN20
vcnt[1] => LessThan0.IN19
vcnt[1] => LessThan1.IN19
vcnt[2] => LessThan0.IN18
vcnt[2] => LessThan1.IN18
vcnt[3] => LessThan0.IN17
vcnt[3] => LessThan1.IN17
vcnt[4] => LessThan0.IN16
vcnt[4] => LessThan1.IN16
vcnt[5] => LessThan0.IN15
vcnt[5] => LessThan1.IN15
vcnt[6] => LessThan0.IN14
vcnt[6] => LessThan1.IN14
vcnt[7] => LessThan0.IN13
vcnt[7] => LessThan1.IN13
vcnt[8] => LessThan0.IN12
vcnt[8] => LessThan1.IN12
vcnt[9] => LessThan0.IN11
vcnt[9] => LessThan1.IN11
rstn => vsynci.PRESET
vsync <= vsynci.DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_Driver:inst5|linecounter:inst2
clk => vcnti[0].CLK
clk => vcnti[1].CLK
clk => vcnti[2].CLK
clk => vcnti[3].CLK
clk => vcnti[4].CLK
clk => vcnti[5].CLK
clk => vcnti[6].CLK
clk => vcnti[7].CLK
clk => vcnti[8].CLK
clk => vcnti[9].CLK
rstn => vcnti[0].ACLR
rstn => vcnti[1].ACLR
rstn => vcnti[2].ACLR
rstn => vcnti[3].ACLR
rstn => vcnti[4].ACLR
rstn => vcnti[5].ACLR
rstn => vcnti[6].ACLR
rstn => vcnti[7].ACLR
rstn => vcnti[8].ACLR
rstn => vcnti[9].ACLR
hcnt[0] => Equal1.IN19
hcnt[1] => Equal1.IN18
hcnt[2] => Equal1.IN17
hcnt[3] => Equal1.IN16
hcnt[4] => Equal1.IN15
hcnt[5] => Equal1.IN14
hcnt[6] => Equal1.IN13
hcnt[7] => Equal1.IN12
hcnt[8] => Equal1.IN11
hcnt[9] => Equal1.IN10
vcnt[0] <= vcnti[0].DB_MAX_OUTPUT_PORT_TYPE
vcnt[1] <= vcnti[1].DB_MAX_OUTPUT_PORT_TYPE
vcnt[2] <= vcnti[2].DB_MAX_OUTPUT_PORT_TYPE
vcnt[3] <= vcnti[3].DB_MAX_OUTPUT_PORT_TYPE
vcnt[4] <= vcnti[4].DB_MAX_OUTPUT_PORT_TYPE
vcnt[5] <= vcnti[5].DB_MAX_OUTPUT_PORT_TYPE
vcnt[6] <= vcnti[6].DB_MAX_OUTPUT_PORT_TYPE
vcnt[7] <= vcnti[7].DB_MAX_OUTPUT_PORT_TYPE
vcnt[8] <= vcnti[8].DB_MAX_OUTPUT_PORT_TYPE
vcnt[9] <= vcnti[9].DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_Driver:inst5|RAM_control:inst_RAM_control
clk => ~NO_FANOUT~
rstn => ~NO_FANOUT~
hcnt[0] => up_lo_byte.DATAIN
hcnt[1] => addr[0].DATAIN
hcnt[2] => addr[1].DATAIN
hcnt[3] => addr[2].DATAIN
hcnt[4] => addr[3].DATAIN
hcnt[5] => addr[4].DATAIN
hcnt[6] => addr[5].DATAIN
hcnt[7] => Add1.IN22
hcnt[8] => Add1.IN21
hcnt[9] => Add1.IN20
vcnt[0] => Add0.IN20
vcnt[0] => Add1.IN24
vcnt[1] => Add0.IN19
vcnt[1] => Add1.IN23
vcnt[2] => Add0.IN17
vcnt[2] => Add0.IN18
vcnt[3] => Add0.IN15
vcnt[3] => Add0.IN16
vcnt[4] => Add0.IN13
vcnt[4] => Add0.IN14
vcnt[5] => Add0.IN11
vcnt[5] => Add0.IN12
vcnt[6] => Add0.IN9
vcnt[6] => Add0.IN10
vcnt[7] => Add0.IN7
vcnt[7] => Add0.IN8
vcnt[8] => Add0.IN5
vcnt[8] => Add0.IN6
vcnt[9] => Add0.IN3
vcnt[9] => Add0.IN4
blank => ~NO_FANOUT~
up_lo_byte <= hcnt[0].DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= hcnt[1].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= hcnt[2].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= hcnt[3].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= hcnt[4].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= hcnt[5].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= hcnt[6].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sram_ce <= <GND>
sram_oe <= <GND>
sram_we <= <VCC>
sram_lb <= <GND>
sram_ub <= <GND>


|Proj|VGA_Driver:inst5|blank_video:inst6
vcnt[0] => LessThan0.IN20
vcnt[1] => LessThan0.IN19
vcnt[2] => LessThan0.IN18
vcnt[3] => LessThan0.IN17
vcnt[4] => LessThan0.IN16
vcnt[5] => LessThan0.IN15
vcnt[6] => LessThan0.IN14
vcnt[7] => LessThan0.IN13
vcnt[8] => LessThan0.IN12
vcnt[9] => LessThan0.IN11
hcnt[0] => LessThan1.IN20
hcnt[1] => LessThan1.IN19
hcnt[2] => LessThan1.IN18
hcnt[3] => LessThan1.IN17
hcnt[4] => LessThan1.IN16
hcnt[5] => LessThan1.IN15
hcnt[6] => LessThan1.IN14
hcnt[7] => LessThan1.IN13
hcnt[8] => LessThan1.IN12
hcnt[9] => LessThan1.IN11
blank <= blank.DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_Driver:inst5|vga_gen:inst9
clk => vga_blank~reg0.CLK
clk => vga_gi[0].CLK
clk => vga_gi[1].CLK
clk => vga_gi[2].CLK
clk => vga_gi[3].CLK
clk => vga_gi[4].CLK
clk => vga_gi[5].CLK
clk => vga_gi[6].CLK
clk => vga_gi[7].CLK
clk => vga_gi[8].CLK
clk => vga_gi[9].CLK
clk => vga_bi[0].CLK
clk => vga_bi[1].CLK
clk => vga_bi[2].CLK
clk => vga_bi[3].CLK
clk => vga_bi[4].CLK
clk => vga_bi[5].CLK
clk => vga_bi[6].CLK
clk => vga_bi[7].CLK
clk => vga_bi[8].CLK
clk => vga_bi[9].CLK
clk => vga_ri[0].CLK
clk => vga_ri[1].CLK
clk => vga_ri[2].CLK
clk => vga_ri[3].CLK
clk => vga_ri[4].CLK
clk => vga_ri[5].CLK
clk => vga_ri[6].CLK
clk => vga_ri[7].CLK
clk => vga_ri[8].CLK
clk => vga_ri[9].CLK
rstn => vga_gi[0].ACLR
rstn => vga_gi[1].ACLR
rstn => vga_gi[2].ACLR
rstn => vga_gi[3].ACLR
rstn => vga_gi[4].ACLR
rstn => vga_gi[5].ACLR
rstn => vga_gi[6].ACLR
rstn => vga_gi[7].ACLR
rstn => vga_gi[8].ACLR
rstn => vga_gi[9].ACLR
rstn => vga_bi[0].ACLR
rstn => vga_bi[1].ACLR
rstn => vga_bi[2].ACLR
rstn => vga_bi[3].ACLR
rstn => vga_bi[4].ACLR
rstn => vga_bi[5].ACLR
rstn => vga_bi[6].ACLR
rstn => vga_bi[7].ACLR
rstn => vga_bi[8].ACLR
rstn => vga_bi[9].ACLR
rstn => vga_ri[0].ACLR
rstn => vga_ri[1].ACLR
rstn => vga_ri[2].ACLR
rstn => vga_ri[3].ACLR
rstn => vga_ri[4].ACLR
rstn => vga_ri[5].ACLR
rstn => vga_ri[6].ACLR
rstn => vga_ri[7].ACLR
rstn => vga_ri[8].ACLR
rstn => vga_ri[9].ACLR
rstn => vga_blank~reg0.ENA
pixrg[0] => vga_bi.DATAB
pixrg[0] => vga_bi.DATAB
pixrg[0] => vga_bi.DATAB
pixrg[0] => vga_bi.DATAA
pixrg[0] => vga_bi.DATAB
pixrg[0] => vga_bi.DATAB
pixrg[0] => vga_ri.DATAA
pixrg[0] => vga_gi.DATAA
pixrg[1] => vga_bi.DATAB
pixrg[1] => vga_bi.DATAB
pixrg[1] => vga_bi.DATAB
pixrg[1] => vga_bi.DATAA
pixrg[1] => vga_bi.DATAB
pixrg[1] => vga_bi.DATAB
pixrg[1] => vga_ri.DATAA
pixrg[1] => vga_gi.DATAA
pixrg[2] => vga_bi.DATAA
pixrg[2] => vga_ri.DATAA
pixrg[2] => vga_gi.DATAB
pixrg[2] => vga_gi.DATAA
pixrg[2] => vga_gi.DATAB
pixrg[2] => vga_gi.DATAB
pixrg[3] => vga_bi.DATAA
pixrg[3] => vga_ri.DATAA
pixrg[3] => vga_gi.DATAB
pixrg[3] => vga_gi.DATAA
pixrg[3] => vga_gi.DATAB
pixrg[3] => vga_gi.DATAB
pixrg[4] => vga_bi.DATAA
pixrg[4] => vga_bi.DATAA
pixrg[4] => vga_ri.DATAA
pixrg[4] => vga_ri.DATAA
pixrg[4] => vga_gi.DATAB
pixrg[4] => vga_gi.DATAA
pixrg[4] => vga_gi.DATAB
pixrg[4] => vga_gi.DATAB
pixrg[4] => vga_gi[0].DATAIN
pixrg[5] => vga_bi.DATAA
pixrg[5] => vga_bi.DATAA
pixrg[5] => vga_ri.DATAB
pixrg[5] => vga_ri.DATAB
pixrg[5] => vga_ri.DATAB
pixrg[5] => vga_ri.DATAA
pixrg[5] => vga_ri.DATAB
pixrg[5] => vga_gi.DATAA
pixrg[5] => vga_gi.DATAA
pixrg[5] => vga_ri[8].DATAIN
pixrg[6] => vga_bi.DATAA
pixrg[6] => vga_bi.DATAA
pixrg[6] => vga_ri.DATAB
pixrg[6] => vga_ri.DATAB
pixrg[6] => vga_ri.DATAB
pixrg[6] => vga_ri.DATAA
pixrg[6] => vga_ri.DATAB
pixrg[6] => vga_gi.DATAA
pixrg[6] => vga_gi.DATAA
pixrg[6] => vga_ri[9].DATAIN
pixrg[7] => vga_bi.OUTPUTSELECT
pixrg[7] => vga_bi.OUTPUTSELECT
pixrg[7] => vga_bi.OUTPUTSELECT
pixrg[7] => vga_bi.OUTPUTSELECT
pixrg[7] => vga_bi.OUTPUTSELECT
pixrg[7] => vga_bi.OUTPUTSELECT
pixrg[7] => vga_bi.OUTPUTSELECT
pixrg[7] => vga_bi.OUTPUTSELECT
pixrg[7] => vga_bi.OUTPUTSELECT
pixrg[7] => vga_bi.OUTPUTSELECT
pixrg[7] => vga_ri.OUTPUTSELECT
pixrg[7] => vga_ri.OUTPUTSELECT
pixrg[7] => vga_ri.OUTPUTSELECT
pixrg[7] => vga_ri.OUTPUTSELECT
pixrg[7] => vga_ri.OUTPUTSELECT
pixrg[7] => vga_ri.OUTPUTSELECT
pixrg[7] => vga_ri.OUTPUTSELECT
pixrg[7] => vga_ri.OUTPUTSELECT
pixrg[7] => vga_gi.OUTPUTSELECT
pixrg[7] => vga_gi.OUTPUTSELECT
pixrg[7] => vga_gi.OUTPUTSELECT
pixrg[7] => vga_gi.OUTPUTSELECT
pixrg[7] => vga_gi.OUTPUTSELECT
pixrg[7] => vga_gi.OUTPUTSELECT
pixrg[7] => vga_gi.OUTPUTSELECT
pixrg[7] => vga_gi.OUTPUTSELECT
pixrg[7] => vga_gi.OUTPUTSELECT
blank2 => vga_blank~reg0.DATAIN
vga_r[0] <= vga_ri[0].DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_ri[1].DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_ri[2].DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_ri[3].DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_ri[4].DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_ri[5].DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_ri[6].DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_ri[7].DB_MAX_OUTPUT_PORT_TYPE
vga_r[8] <= vga_ri[8].DB_MAX_OUTPUT_PORT_TYPE
vga_r[9] <= vga_ri[9].DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_gi[0].DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_gi[1].DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_gi[2].DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_gi[3].DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_gi[4].DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_gi[5].DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_gi[6].DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_gi[7].DB_MAX_OUTPUT_PORT_TYPE
vga_g[8] <= vga_gi[8].DB_MAX_OUTPUT_PORT_TYPE
vga_g[9] <= vga_gi[9].DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_bi[0].DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_bi[1].DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_bi[2].DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_bi[3].DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_bi[4].DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_bi[5].DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_bi[6].DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_bi[7].DB_MAX_OUTPUT_PORT_TYPE
vga_b[8] <= vga_bi[8].DB_MAX_OUTPUT_PORT_TYPE
vga_b[9] <= vga_bi[9].DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_sync <= <GND>


|Proj|VGA_Driver:inst5|blank_syncr:inst7
clk => blank2i.CLK
rstn => blank2i.ACLR
blank1 => blank2i.DATAIN
blank2 <= blank2i.DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_Driver:inst5|pixel_reg:inst8
clk => pixrg[0]~reg0.CLK
clk => pixrg[1]~reg0.CLK
clk => pixrg[2]~reg0.CLK
clk => pixrg[3]~reg0.CLK
clk => pixrg[4]~reg0.CLK
clk => pixrg[5]~reg0.CLK
clk => pixrg[6]~reg0.CLK
clk => pixrg[7]~reg0.CLK
rstn => pixrg[0]~reg0.ACLR
rstn => pixrg[1]~reg0.ACLR
rstn => pixrg[2]~reg0.ACLR
rstn => pixrg[3]~reg0.ACLR
rstn => pixrg[4]~reg0.ACLR
rstn => pixrg[5]~reg0.ACLR
rstn => pixrg[6]~reg0.ACLR
rstn => pixrg[7]~reg0.ACLR
up_lo_byte => pixrg.OUTPUTSELECT
up_lo_byte => pixrg.OUTPUTSELECT
up_lo_byte => pixrg.OUTPUTSELECT
up_lo_byte => pixrg.OUTPUTSELECT
up_lo_byte => pixrg.OUTPUTSELECT
up_lo_byte => pixrg.OUTPUTSELECT
up_lo_byte => pixrg.OUTPUTSELECT
up_lo_byte => pixrg.OUTPUTSELECT
pixrg[0] <= pixrg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixrg[1] <= pixrg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixrg[2] <= pixrg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixrg[3] <= pixrg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixrg[4] <= pixrg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixrg[5] <= pixrg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixrg[6] <= pixrg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixrg[7] <= pixrg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
higher_byte[0] => pixrg.DATAB
higher_byte[1] => pixrg.DATAB
higher_byte[2] => pixrg.DATAB
higher_byte[3] => pixrg.DATAB
higher_byte[4] => pixrg.DATAB
higher_byte[5] => pixrg.DATAB
higher_byte[6] => pixrg.DATAB
higher_byte[7] => pixrg.DATAB
lower_byte[0] => pixrg.DATAA
lower_byte[1] => pixrg.DATAA
lower_byte[2] => pixrg.DATAA
lower_byte[3] => pixrg.DATAA
lower_byte[4] => pixrg.DATAA
lower_byte[5] => pixrg.DATAA
lower_byte[6] => pixrg.DATAA
lower_byte[7] => pixrg.DATAA


|Proj|VGA_Driver:inst5|bar_mixer:inst_bar_mixer
vga_r[0] => vga_r_new.DATAA
vga_r[1] => vga_r_new.DATAA
vga_r[2] => vga_r_new.DATAA
vga_r[3] => vga_r_new.DATAA
vga_r[4] => vga_r_new.DATAA
vga_r[5] => vga_r_new.DATAA
vga_r[6] => vga_r_new.DATAA
vga_r[7] => vga_r_new.DATAA
vga_r[8] => vga_r_new.DATAA
vga_r[9] => vga_r_new.DATAA
vga_g[0] => vga_g_new.DATAA
vga_g[1] => vga_g_new.DATAA
vga_g[2] => vga_g_new.DATAA
vga_g[3] => vga_g_new.DATAA
vga_g[4] => vga_g_new.DATAA
vga_g[5] => vga_g_new.DATAA
vga_g[6] => vga_g_new.DATAA
vga_g[7] => vga_g_new.DATAA
vga_g[8] => vga_g_new.DATAA
vga_g[9] => vga_g_new.DATAA
vga_b[0] => vga_b_new.DATAA
vga_b[1] => vga_b_new.DATAA
vga_b[2] => vga_b_new.DATAA
vga_b[3] => vga_b_new.DATAA
vga_b[4] => vga_b_new.DATAA
vga_b[5] => vga_b_new.DATAA
vga_b[6] => vga_b_new.DATAA
vga_b[7] => vga_b_new.DATAA
vga_b[8] => vga_b_new.DATAA
vga_b[9] => vga_b_new.DATAA
render_bars => vga_r_new.OUTPUTSELECT
render_bars => vga_r_new.OUTPUTSELECT
render_bars => vga_r_new.OUTPUTSELECT
render_bars => vga_r_new.OUTPUTSELECT
render_bars => vga_r_new.OUTPUTSELECT
render_bars => vga_r_new.OUTPUTSELECT
render_bars => vga_r_new.OUTPUTSELECT
render_bars => vga_r_new.OUTPUTSELECT
render_bars => vga_r_new.OUTPUTSELECT
render_bars => vga_r_new.OUTPUTSELECT
render_bars => vga_b_new.OUTPUTSELECT
render_bars => vga_b_new.OUTPUTSELECT
render_bars => vga_b_new.OUTPUTSELECT
render_bars => vga_b_new.OUTPUTSELECT
render_bars => vga_b_new.OUTPUTSELECT
render_bars => vga_b_new.OUTPUTSELECT
render_bars => vga_b_new.OUTPUTSELECT
render_bars => vga_b_new.OUTPUTSELECT
render_bars => vga_b_new.OUTPUTSELECT
render_bars => vga_b_new.OUTPUTSELECT
render_bars => vga_g_new.OUTPUTSELECT
render_bars => vga_g_new.OUTPUTSELECT
render_bars => vga_g_new.OUTPUTSELECT
render_bars => vga_g_new.OUTPUTSELECT
render_bars => vga_g_new.OUTPUTSELECT
render_bars => vga_g_new.OUTPUTSELECT
render_bars => vga_g_new.OUTPUTSELECT
render_bars => vga_g_new.OUTPUTSELECT
render_bars => vga_g_new.OUTPUTSELECT
render_bars => vga_g_new.OUTPUTSELECT
render_peak => vga_r_new.OUTPUTSELECT
render_peak => vga_r_new.OUTPUTSELECT
render_peak => vga_r_new.OUTPUTSELECT
render_peak => vga_r_new.OUTPUTSELECT
render_peak => vga_r_new.OUTPUTSELECT
render_peak => vga_r_new.OUTPUTSELECT
render_peak => vga_r_new.OUTPUTSELECT
render_peak => vga_r_new.OUTPUTSELECT
render_peak => vga_r_new.OUTPUTSELECT
render_peak => vga_r_new.OUTPUTSELECT
render_peak => vga_b_new.OUTPUTSELECT
render_peak => vga_b_new.OUTPUTSELECT
render_peak => vga_b_new.OUTPUTSELECT
render_peak => vga_b_new.OUTPUTSELECT
render_peak => vga_b_new.OUTPUTSELECT
render_peak => vga_b_new.OUTPUTSELECT
render_peak => vga_b_new.OUTPUTSELECT
render_peak => vga_b_new.OUTPUTSELECT
render_peak => vga_b_new.OUTPUTSELECT
render_peak => vga_b_new.OUTPUTSELECT
render_peak => vga_g_new.OUTPUTSELECT
render_peak => vga_g_new.OUTPUTSELECT
render_peak => vga_g_new.OUTPUTSELECT
render_peak => vga_g_new.OUTPUTSELECT
render_peak => vga_g_new.OUTPUTSELECT
render_peak => vga_g_new.OUTPUTSELECT
render_peak => vga_g_new.OUTPUTSELECT
render_peak => vga_g_new.OUTPUTSELECT
render_peak => vga_g_new.OUTPUTSELECT
render_peak => vga_g_new.OUTPUTSELECT
vga_r_new[0] <= vga_r_new.DB_MAX_OUTPUT_PORT_TYPE
vga_r_new[1] <= vga_r_new.DB_MAX_OUTPUT_PORT_TYPE
vga_r_new[2] <= vga_r_new.DB_MAX_OUTPUT_PORT_TYPE
vga_r_new[3] <= vga_r_new.DB_MAX_OUTPUT_PORT_TYPE
vga_r_new[4] <= vga_r_new.DB_MAX_OUTPUT_PORT_TYPE
vga_r_new[5] <= vga_r_new.DB_MAX_OUTPUT_PORT_TYPE
vga_r_new[6] <= vga_r_new.DB_MAX_OUTPUT_PORT_TYPE
vga_r_new[7] <= vga_r_new.DB_MAX_OUTPUT_PORT_TYPE
vga_r_new[8] <= vga_r_new.DB_MAX_OUTPUT_PORT_TYPE
vga_r_new[9] <= vga_r_new.DB_MAX_OUTPUT_PORT_TYPE
vga_g_new[0] <= vga_g_new.DB_MAX_OUTPUT_PORT_TYPE
vga_g_new[1] <= vga_g_new.DB_MAX_OUTPUT_PORT_TYPE
vga_g_new[2] <= vga_g_new.DB_MAX_OUTPUT_PORT_TYPE
vga_g_new[3] <= vga_g_new.DB_MAX_OUTPUT_PORT_TYPE
vga_g_new[4] <= vga_g_new.DB_MAX_OUTPUT_PORT_TYPE
vga_g_new[5] <= vga_g_new.DB_MAX_OUTPUT_PORT_TYPE
vga_g_new[6] <= vga_g_new.DB_MAX_OUTPUT_PORT_TYPE
vga_g_new[7] <= vga_g_new.DB_MAX_OUTPUT_PORT_TYPE
vga_g_new[8] <= vga_g_new.DB_MAX_OUTPUT_PORT_TYPE
vga_g_new[9] <= vga_g_new.DB_MAX_OUTPUT_PORT_TYPE
vga_b_new[0] <= vga_b_new.DB_MAX_OUTPUT_PORT_TYPE
vga_b_new[1] <= vga_b_new.DB_MAX_OUTPUT_PORT_TYPE
vga_b_new[2] <= vga_b_new.DB_MAX_OUTPUT_PORT_TYPE
vga_b_new[3] <= vga_b_new.DB_MAX_OUTPUT_PORT_TYPE
vga_b_new[4] <= vga_b_new.DB_MAX_OUTPUT_PORT_TYPE
vga_b_new[5] <= vga_b_new.DB_MAX_OUTPUT_PORT_TYPE
vga_b_new[6] <= vga_b_new.DB_MAX_OUTPUT_PORT_TYPE
vga_b_new[7] <= vga_b_new.DB_MAX_OUTPUT_PORT_TYPE
vga_b_new[8] <= vga_b_new.DB_MAX_OUTPUT_PORT_TYPE
vga_b_new[9] <= vga_b_new.DB_MAX_OUTPUT_PORT_TYPE


|Proj|VGA_Driver:inst5|bar_tender:inst_bar_tender
balance_input[0] => LessThan41.IN18
balance_input[0] => Mult2.IN12
balance_input[0] => Add19.IN12
balance_input[1] => LessThan41.IN17
balance_input[1] => Mult2.IN11
balance_input[1] => Add19.IN11
balance_input[2] => LessThan41.IN16
balance_input[2] => Mult2.IN10
balance_input[2] => Add19.IN10
balance_input[3] => Add0.IN6
balance_input[4] => Add0.IN5
balance_input[5] => Add0.IN4
volume_input[0] => Mult0.IN8
volume_input[1] => Mult0.IN7
volume_input[2] => Mult0.IN6
volume_input[3] => Mult0.IN5
L_bar[0] => LessThan2.IN8
L_bar[0] => LessThan3.IN16
L_bar[0] => max_peak_l.DATAB
L_bar[0] => LessThan15.IN4
L_bar[1] => LessThan2.IN7
L_bar[1] => LessThan3.IN15
L_bar[1] => max_peak_l.DATAB
L_bar[1] => LessThan15.IN3
L_bar[2] => LessThan2.IN6
L_bar[2] => LessThan3.IN14
L_bar[2] => max_peak_l.DATAB
L_bar[2] => Add6.IN6
L_bar[3] => LessThan2.IN5
L_bar[3] => LessThan3.IN13
L_bar[3] => max_peak_l.DATAB
L_bar[3] => Add6.IN5
L_bar[4] => LessThan2.IN4
L_bar[4] => LessThan3.IN12
L_bar[4] => max_peak_l.DATAB
L_bar[4] => Add6.IN4
L_bar[5] => LessThan2.IN3
L_bar[5] => LessThan3.IN11
L_bar[5] => max_peak_l.DATAB
L_bar[5] => Add6.IN3
L_bar[6] => LessThan2.IN2
L_bar[6] => LessThan3.IN10
L_bar[6] => max_peak_l.DATAB
L_bar[6] => Add6.IN2
L_bar[7] => LessThan2.IN1
L_bar[7] => LessThan3.IN9
L_bar[7] => max_peak_l.DATAB
L_bar[7] => Add6.IN1
R_bar[0] => LessThan0.IN8
R_bar[0] => LessThan1.IN16
R_bar[0] => max_peak_r.DATAB
R_bar[0] => LessThan25.IN4
R_bar[1] => LessThan0.IN7
R_bar[1] => LessThan1.IN15
R_bar[1] => max_peak_r.DATAB
R_bar[1] => LessThan25.IN3
R_bar[2] => LessThan0.IN6
R_bar[2] => LessThan1.IN14
R_bar[2] => max_peak_r.DATAB
R_bar[2] => Add12.IN6
R_bar[3] => LessThan0.IN5
R_bar[3] => LessThan1.IN13
R_bar[3] => max_peak_r.DATAB
R_bar[3] => Add12.IN5
R_bar[4] => LessThan0.IN4
R_bar[4] => LessThan1.IN12
R_bar[4] => max_peak_r.DATAB
R_bar[4] => Add12.IN4
R_bar[5] => LessThan0.IN3
R_bar[5] => LessThan1.IN11
R_bar[5] => max_peak_r.DATAB
R_bar[5] => Add12.IN3
R_bar[6] => LessThan0.IN2
R_bar[6] => LessThan1.IN10
R_bar[6] => max_peak_r.DATAB
R_bar[6] => Add12.IN2
R_bar[7] => LessThan0.IN1
R_bar[7] => LessThan1.IN9
R_bar[7] => max_peak_r.DATAB
R_bar[7] => Add12.IN1
L_new_bar[0] => LessThan6.IN8
L_new_bar[0] => LessThan7.IN16
L_new_bar[0] => new_max_l.DATAB
L_new_bar[0] => LessThan20.IN4
L_new_bar[1] => LessThan6.IN7
L_new_bar[1] => LessThan7.IN15
L_new_bar[1] => new_max_l.DATAB
L_new_bar[1] => LessThan20.IN3
L_new_bar[2] => LessThan6.IN6
L_new_bar[2] => LessThan7.IN14
L_new_bar[2] => new_max_l.DATAB
L_new_bar[2] => Add9.IN6
L_new_bar[3] => LessThan6.IN5
L_new_bar[3] => LessThan7.IN13
L_new_bar[3] => new_max_l.DATAB
L_new_bar[3] => Add9.IN5
L_new_bar[4] => LessThan6.IN4
L_new_bar[4] => LessThan7.IN12
L_new_bar[4] => new_max_l.DATAB
L_new_bar[4] => Add9.IN4
L_new_bar[5] => LessThan6.IN3
L_new_bar[5] => LessThan7.IN11
L_new_bar[5] => new_max_l.DATAB
L_new_bar[5] => Add9.IN3
L_new_bar[6] => LessThan6.IN2
L_new_bar[6] => LessThan7.IN10
L_new_bar[6] => new_max_l.DATAB
L_new_bar[6] => Add9.IN2
L_new_bar[7] => LessThan6.IN1
L_new_bar[7] => LessThan7.IN9
L_new_bar[7] => new_max_l.DATAB
L_new_bar[7] => Add9.IN1
R_new_bar[0] => LessThan4.IN8
R_new_bar[0] => LessThan5.IN16
R_new_bar[0] => new_max_r.DATAB
R_new_bar[0] => LessThan30.IN4
R_new_bar[1] => LessThan4.IN7
R_new_bar[1] => LessThan5.IN15
R_new_bar[1] => new_max_r.DATAB
R_new_bar[1] => LessThan30.IN3
R_new_bar[2] => LessThan4.IN6
R_new_bar[2] => LessThan5.IN14
R_new_bar[2] => new_max_r.DATAB
R_new_bar[2] => Add15.IN6
R_new_bar[3] => LessThan4.IN5
R_new_bar[3] => LessThan5.IN13
R_new_bar[3] => new_max_r.DATAB
R_new_bar[3] => Add15.IN5
R_new_bar[4] => LessThan4.IN4
R_new_bar[4] => LessThan5.IN12
R_new_bar[4] => new_max_r.DATAB
R_new_bar[4] => Add15.IN4
R_new_bar[5] => LessThan4.IN3
R_new_bar[5] => LessThan5.IN11
R_new_bar[5] => new_max_r.DATAB
R_new_bar[5] => Add15.IN3
R_new_bar[6] => LessThan4.IN2
R_new_bar[6] => LessThan5.IN10
R_new_bar[6] => new_max_r.DATAB
R_new_bar[6] => Add15.IN2
R_new_bar[7] => LessThan4.IN1
R_new_bar[7] => LessThan5.IN9
R_new_bar[7] => new_max_r.DATAB
R_new_bar[7] => Add15.IN1
hcnt[0] => LessThan12.IN20
hcnt[0] => LessThan13.IN20
hcnt[0] => LessThan18.IN20
hcnt[0] => LessThan19.IN20
hcnt[0] => LessThan23.IN20
hcnt[0] => LessThan24.IN20
hcnt[0] => LessThan28.IN20
hcnt[0] => LessThan29.IN20
hcnt[0] => LessThan33.IN20
hcnt[0] => LessThan34.IN20
hcnt[0] => LessThan37.IN24
hcnt[0] => LessThan38.IN20
hcnt[0] => LessThan42.IN36
hcnt[0] => LessThan43.IN20
hcnt[0] => LessThan44.IN28
hcnt[0] => LessThan45.IN20
hcnt[0] => LessThan46.IN20
hcnt[1] => LessThan12.IN19
hcnt[1] => LessThan13.IN19
hcnt[1] => LessThan18.IN19
hcnt[1] => LessThan19.IN19
hcnt[1] => LessThan23.IN19
hcnt[1] => LessThan24.IN19
hcnt[1] => LessThan28.IN19
hcnt[1] => LessThan29.IN19
hcnt[1] => LessThan33.IN19
hcnt[1] => LessThan34.IN19
hcnt[1] => LessThan37.IN23
hcnt[1] => LessThan38.IN19
hcnt[1] => LessThan42.IN35
hcnt[1] => LessThan43.IN19
hcnt[1] => LessThan44.IN27
hcnt[1] => LessThan45.IN19
hcnt[1] => LessThan46.IN19
hcnt[2] => LessThan12.IN18
hcnt[2] => LessThan13.IN18
hcnt[2] => LessThan18.IN18
hcnt[2] => LessThan19.IN18
hcnt[2] => LessThan23.IN18
hcnt[2] => LessThan24.IN18
hcnt[2] => LessThan28.IN18
hcnt[2] => LessThan29.IN18
hcnt[2] => LessThan33.IN18
hcnt[2] => LessThan34.IN18
hcnt[2] => LessThan37.IN22
hcnt[2] => LessThan38.IN18
hcnt[2] => LessThan42.IN34
hcnt[2] => LessThan43.IN18
hcnt[2] => LessThan44.IN26
hcnt[2] => LessThan45.IN18
hcnt[2] => LessThan46.IN18
hcnt[3] => LessThan12.IN17
hcnt[3] => LessThan13.IN17
hcnt[3] => LessThan18.IN17
hcnt[3] => LessThan19.IN17
hcnt[3] => LessThan23.IN17
hcnt[3] => LessThan24.IN17
hcnt[3] => LessThan28.IN17
hcnt[3] => LessThan29.IN17
hcnt[3] => LessThan33.IN17
hcnt[3] => LessThan34.IN17
hcnt[3] => LessThan37.IN21
hcnt[3] => LessThan38.IN17
hcnt[3] => LessThan42.IN33
hcnt[3] => LessThan43.IN17
hcnt[3] => LessThan44.IN25
hcnt[3] => LessThan45.IN17
hcnt[3] => LessThan46.IN17
hcnt[4] => LessThan12.IN16
hcnt[4] => LessThan13.IN16
hcnt[4] => LessThan18.IN16
hcnt[4] => LessThan19.IN16
hcnt[4] => LessThan23.IN16
hcnt[4] => LessThan24.IN16
hcnt[4] => LessThan28.IN16
hcnt[4] => LessThan29.IN16
hcnt[4] => LessThan33.IN16
hcnt[4] => LessThan34.IN16
hcnt[4] => LessThan37.IN20
hcnt[4] => LessThan38.IN16
hcnt[4] => LessThan42.IN32
hcnt[4] => LessThan43.IN16
hcnt[4] => LessThan44.IN24
hcnt[4] => LessThan45.IN16
hcnt[4] => LessThan46.IN16
hcnt[5] => LessThan12.IN15
hcnt[5] => LessThan13.IN15
hcnt[5] => LessThan18.IN15
hcnt[5] => LessThan19.IN15
hcnt[5] => LessThan23.IN15
hcnt[5] => LessThan24.IN15
hcnt[5] => LessThan28.IN15
hcnt[5] => LessThan29.IN15
hcnt[5] => LessThan33.IN15
hcnt[5] => LessThan34.IN15
hcnt[5] => LessThan37.IN19
hcnt[5] => LessThan38.IN15
hcnt[5] => LessThan42.IN31
hcnt[5] => LessThan43.IN15
hcnt[5] => LessThan44.IN23
hcnt[5] => LessThan45.IN15
hcnt[5] => LessThan46.IN15
hcnt[6] => LessThan12.IN14
hcnt[6] => LessThan13.IN14
hcnt[6] => LessThan18.IN14
hcnt[6] => LessThan19.IN14
hcnt[6] => LessThan23.IN14
hcnt[6] => LessThan24.IN14
hcnt[6] => LessThan28.IN14
hcnt[6] => LessThan29.IN14
hcnt[6] => LessThan33.IN14
hcnt[6] => LessThan34.IN14
hcnt[6] => LessThan37.IN18
hcnt[6] => LessThan38.IN14
hcnt[6] => LessThan42.IN30
hcnt[6] => LessThan43.IN14
hcnt[6] => LessThan44.IN22
hcnt[6] => LessThan45.IN14
hcnt[6] => LessThan46.IN14
hcnt[7] => LessThan12.IN13
hcnt[7] => LessThan13.IN13
hcnt[7] => LessThan18.IN13
hcnt[7] => LessThan19.IN13
hcnt[7] => LessThan23.IN13
hcnt[7] => LessThan24.IN13
hcnt[7] => LessThan28.IN13
hcnt[7] => LessThan29.IN13
hcnt[7] => LessThan33.IN13
hcnt[7] => LessThan34.IN13
hcnt[7] => LessThan37.IN17
hcnt[7] => LessThan38.IN13
hcnt[7] => LessThan42.IN29
hcnt[7] => LessThan43.IN13
hcnt[7] => LessThan44.IN21
hcnt[7] => LessThan45.IN13
hcnt[7] => LessThan46.IN13
hcnt[8] => LessThan12.IN12
hcnt[8] => LessThan13.IN12
hcnt[8] => LessThan18.IN12
hcnt[8] => LessThan19.IN12
hcnt[8] => LessThan23.IN12
hcnt[8] => LessThan24.IN12
hcnt[8] => LessThan28.IN12
hcnt[8] => LessThan29.IN12
hcnt[8] => LessThan33.IN12
hcnt[8] => LessThan34.IN12
hcnt[8] => LessThan37.IN16
hcnt[8] => LessThan38.IN12
hcnt[8] => LessThan42.IN28
hcnt[8] => LessThan43.IN12
hcnt[8] => LessThan44.IN20
hcnt[8] => LessThan45.IN12
hcnt[8] => LessThan46.IN12
hcnt[9] => LessThan12.IN11
hcnt[9] => LessThan13.IN11
hcnt[9] => LessThan18.IN11
hcnt[9] => LessThan19.IN11
hcnt[9] => LessThan23.IN11
hcnt[9] => LessThan24.IN11
hcnt[9] => LessThan28.IN11
hcnt[9] => LessThan29.IN11
hcnt[9] => LessThan33.IN11
hcnt[9] => LessThan34.IN11
hcnt[9] => LessThan37.IN15
hcnt[9] => LessThan38.IN11
hcnt[9] => LessThan42.IN27
hcnt[9] => LessThan43.IN11
hcnt[9] => LessThan44.IN19
hcnt[9] => LessThan45.IN11
hcnt[9] => LessThan46.IN11
vcnt[0] => LessThan14.IN20
vcnt[0] => LessThan15.IN20
vcnt[0] => LessThan16.IN20
vcnt[0] => LessThan17.IN20
vcnt[0] => LessThan20.IN20
vcnt[0] => LessThan21.IN20
vcnt[0] => LessThan22.IN20
vcnt[0] => LessThan25.IN20
vcnt[0] => LessThan26.IN20
vcnt[0] => LessThan27.IN20
vcnt[0] => LessThan30.IN20
vcnt[0] => LessThan31.IN20
vcnt[0] => LessThan32.IN20
vcnt[0] => LessThan35.IN20
vcnt[0] => LessThan36.IN20
vcnt[0] => LessThan39.IN20
vcnt[0] => LessThan40.IN20
vcnt[0] => LessThan47.IN20
vcnt[0] => LessThan48.IN20
vcnt[1] => LessThan14.IN19
vcnt[1] => LessThan15.IN19
vcnt[1] => LessThan16.IN19
vcnt[1] => LessThan17.IN19
vcnt[1] => LessThan20.IN19
vcnt[1] => LessThan21.IN19
vcnt[1] => LessThan22.IN19
vcnt[1] => LessThan25.IN19
vcnt[1] => LessThan26.IN19
vcnt[1] => LessThan27.IN19
vcnt[1] => LessThan30.IN19
vcnt[1] => LessThan31.IN19
vcnt[1] => LessThan32.IN19
vcnt[1] => LessThan35.IN19
vcnt[1] => LessThan36.IN19
vcnt[1] => LessThan39.IN19
vcnt[1] => LessThan40.IN19
vcnt[1] => LessThan47.IN19
vcnt[1] => LessThan48.IN19
vcnt[2] => LessThan14.IN18
vcnt[2] => LessThan15.IN18
vcnt[2] => LessThan16.IN18
vcnt[2] => LessThan17.IN18
vcnt[2] => LessThan20.IN18
vcnt[2] => LessThan21.IN18
vcnt[2] => LessThan22.IN18
vcnt[2] => LessThan25.IN18
vcnt[2] => LessThan26.IN18
vcnt[2] => LessThan27.IN18
vcnt[2] => LessThan30.IN18
vcnt[2] => LessThan31.IN18
vcnt[2] => LessThan32.IN18
vcnt[2] => LessThan35.IN18
vcnt[2] => LessThan36.IN18
vcnt[2] => LessThan39.IN18
vcnt[2] => LessThan40.IN18
vcnt[2] => LessThan47.IN18
vcnt[2] => LessThan48.IN18
vcnt[3] => LessThan14.IN17
vcnt[3] => LessThan15.IN17
vcnt[3] => LessThan16.IN17
vcnt[3] => LessThan17.IN17
vcnt[3] => LessThan20.IN17
vcnt[3] => LessThan21.IN17
vcnt[3] => LessThan22.IN17
vcnt[3] => LessThan25.IN17
vcnt[3] => LessThan26.IN17
vcnt[3] => LessThan27.IN17
vcnt[3] => LessThan30.IN17
vcnt[3] => LessThan31.IN17
vcnt[3] => LessThan32.IN17
vcnt[3] => LessThan35.IN17
vcnt[3] => LessThan36.IN17
vcnt[3] => LessThan39.IN17
vcnt[3] => LessThan40.IN17
vcnt[3] => LessThan47.IN17
vcnt[3] => LessThan48.IN17
vcnt[4] => LessThan14.IN16
vcnt[4] => LessThan15.IN16
vcnt[4] => LessThan16.IN16
vcnt[4] => LessThan17.IN16
vcnt[4] => LessThan20.IN16
vcnt[4] => LessThan21.IN16
vcnt[4] => LessThan22.IN16
vcnt[4] => LessThan25.IN16
vcnt[4] => LessThan26.IN16
vcnt[4] => LessThan27.IN16
vcnt[4] => LessThan30.IN16
vcnt[4] => LessThan31.IN16
vcnt[4] => LessThan32.IN16
vcnt[4] => LessThan35.IN16
vcnt[4] => LessThan36.IN16
vcnt[4] => LessThan39.IN16
vcnt[4] => LessThan40.IN16
vcnt[4] => LessThan47.IN16
vcnt[4] => LessThan48.IN16
vcnt[5] => LessThan14.IN15
vcnt[5] => LessThan15.IN15
vcnt[5] => LessThan16.IN15
vcnt[5] => LessThan17.IN15
vcnt[5] => LessThan20.IN15
vcnt[5] => LessThan21.IN15
vcnt[5] => LessThan22.IN15
vcnt[5] => LessThan25.IN15
vcnt[5] => LessThan26.IN15
vcnt[5] => LessThan27.IN15
vcnt[5] => LessThan30.IN15
vcnt[5] => LessThan31.IN15
vcnt[5] => LessThan32.IN15
vcnt[5] => LessThan35.IN15
vcnt[5] => LessThan36.IN15
vcnt[5] => LessThan39.IN15
vcnt[5] => LessThan40.IN15
vcnt[5] => LessThan47.IN15
vcnt[5] => LessThan48.IN15
vcnt[6] => LessThan14.IN14
vcnt[6] => LessThan15.IN14
vcnt[6] => LessThan16.IN14
vcnt[6] => LessThan17.IN14
vcnt[6] => LessThan20.IN14
vcnt[6] => LessThan21.IN14
vcnt[6] => LessThan22.IN14
vcnt[6] => LessThan25.IN14
vcnt[6] => LessThan26.IN14
vcnt[6] => LessThan27.IN14
vcnt[6] => LessThan30.IN14
vcnt[6] => LessThan31.IN14
vcnt[6] => LessThan32.IN14
vcnt[6] => LessThan35.IN14
vcnt[6] => LessThan36.IN14
vcnt[6] => LessThan39.IN14
vcnt[6] => LessThan40.IN14
vcnt[6] => LessThan47.IN14
vcnt[6] => LessThan48.IN14
vcnt[7] => LessThan14.IN13
vcnt[7] => LessThan15.IN13
vcnt[7] => LessThan16.IN13
vcnt[7] => LessThan17.IN13
vcnt[7] => LessThan20.IN13
vcnt[7] => LessThan21.IN13
vcnt[7] => LessThan22.IN13
vcnt[7] => LessThan25.IN13
vcnt[7] => LessThan26.IN13
vcnt[7] => LessThan27.IN13
vcnt[7] => LessThan30.IN13
vcnt[7] => LessThan31.IN13
vcnt[7] => LessThan32.IN13
vcnt[7] => LessThan35.IN13
vcnt[7] => LessThan36.IN13
vcnt[7] => LessThan39.IN13
vcnt[7] => LessThan40.IN13
vcnt[7] => LessThan47.IN13
vcnt[7] => LessThan48.IN13
vcnt[8] => LessThan14.IN12
vcnt[8] => LessThan15.IN12
vcnt[8] => LessThan16.IN12
vcnt[8] => LessThan17.IN12
vcnt[8] => LessThan20.IN12
vcnt[8] => LessThan21.IN12
vcnt[8] => LessThan22.IN12
vcnt[8] => LessThan25.IN12
vcnt[8] => LessThan26.IN12
vcnt[8] => LessThan27.IN12
vcnt[8] => LessThan30.IN12
vcnt[8] => LessThan31.IN12
vcnt[8] => LessThan32.IN12
vcnt[8] => LessThan35.IN12
vcnt[8] => LessThan36.IN12
vcnt[8] => LessThan39.IN12
vcnt[8] => LessThan40.IN12
vcnt[8] => LessThan47.IN12
vcnt[8] => LessThan48.IN12
vcnt[9] => LessThan14.IN11
vcnt[9] => LessThan15.IN11
vcnt[9] => LessThan16.IN11
vcnt[9] => LessThan17.IN11
vcnt[9] => LessThan20.IN11
vcnt[9] => LessThan21.IN11
vcnt[9] => LessThan22.IN11
vcnt[9] => LessThan25.IN11
vcnt[9] => LessThan26.IN11
vcnt[9] => LessThan27.IN11
vcnt[9] => LessThan30.IN11
vcnt[9] => LessThan31.IN11
vcnt[9] => LessThan32.IN11
vcnt[9] => LessThan35.IN11
vcnt[9] => LessThan36.IN11
vcnt[9] => LessThan39.IN11
vcnt[9] => LessThan40.IN11
vcnt[9] => LessThan47.IN11
vcnt[9] => LessThan48.IN11
mute => process_1.IN1
clk => render_peaki.CLK
clk => render_barsi.CLK
clk => new_max_l[0].CLK
clk => new_max_l[1].CLK
clk => new_max_l[2].CLK
clk => new_max_l[3].CLK
clk => new_max_l[4].CLK
clk => new_max_l[5].CLK
clk => new_max_l[6].CLK
clk => new_max_l[7].CLK
clk => new_max_r[0].CLK
clk => new_max_r[1].CLK
clk => new_max_r[2].CLK
clk => new_max_r[3].CLK
clk => new_max_r[4].CLK
clk => new_max_r[5].CLK
clk => new_max_r[6].CLK
clk => new_max_r[7].CLK
clk => max_peak_l[0].CLK
clk => max_peak_l[1].CLK
clk => max_peak_l[2].CLK
clk => max_peak_l[3].CLK
clk => max_peak_l[4].CLK
clk => max_peak_l[5].CLK
clk => max_peak_l[6].CLK
clk => max_peak_l[7].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => max_peak_r[0].CLK
clk => max_peak_r[1].CLK
clk => max_peak_r[2].CLK
clk => max_peak_r[3].CLK
clk => max_peak_r[4].CLK
clk => max_peak_r[5].CLK
clk => max_peak_r[6].CLK
clk => max_peak_r[7].CLK
render_bars <= render_barsi.DB_MAX_OUTPUT_PORT_TYPE
render_peak <= render_peaki.DB_MAX_OUTPUT_PORT_TYPE
reset => ~NO_FANOUT~


|Proj|Vol_Bal:inst1
mute <= Current_Vol_Bal:inst.mute
clk => Current_Vol_Bal:inst.clk
clk => Balance_Adjustment:inst2.clk
clk => Volume_Adjustment:inst1.clk
rstn => Current_Vol_Bal:inst.rstn
rstn => Balance_Adjustment:inst2.rstn
rstn => Volume_Adjustment:inst1.rstn
kb_input[0] => Current_Vol_Bal:inst.kb_input[0]
kb_input[1] => Current_Vol_Bal:inst.kb_input[1]
kb_input[2] => Current_Vol_Bal:inst.kb_input[2]
kb_input[3] => Current_Vol_Bal:inst.kb_input[3]
kb_input[4] => Current_Vol_Bal:inst.kb_input[4]
balance_level[0] <= Current_Vol_Bal:inst.balance_level[0]
balance_level[1] <= Current_Vol_Bal:inst.balance_level[1]
balance_level[2] <= Current_Vol_Bal:inst.balance_level[2]
balance_level[3] <= Current_Vol_Bal:inst.balance_level[3]
balance_level[4] <= Current_Vol_Bal:inst.balance_level[4]
balance_level[5] <= Current_Vol_Bal:inst.balance_level[5]
LDAC[0] <= Balance_Adjustment:inst2.LDAC[0]
LDAC[1] <= Balance_Adjustment:inst2.LDAC[1]
LDAC[2] <= Balance_Adjustment:inst2.LDAC[2]
LDAC[3] <= Balance_Adjustment:inst2.LDAC[3]
LDAC[4] <= Balance_Adjustment:inst2.LDAC[4]
LDAC[5] <= Balance_Adjustment:inst2.LDAC[5]
LDAC[6] <= Balance_Adjustment:inst2.LDAC[6]
LDAC[7] <= Balance_Adjustment:inst2.LDAC[7]
LDAC[8] <= Balance_Adjustment:inst2.LDAC[8]
LDAC[9] <= Balance_Adjustment:inst2.LDAC[9]
LDAC[10] <= Balance_Adjustment:inst2.LDAC[10]
LDAC[11] <= Balance_Adjustment:inst2.LDAC[11]
LDAC[12] <= Balance_Adjustment:inst2.LDAC[12]
LDAC[13] <= Balance_Adjustment:inst2.LDAC[13]
LDAC[14] <= Balance_Adjustment:inst2.LDAC[14]
LDAC[15] <= Balance_Adjustment:inst2.LDAC[15]
lrsel => Balance_Adjustment:inst2.lrsel
lrsel => Volume_Adjustment:inst1.lrsel
LADC[0] => Volume_Adjustment:inst1.LADC[0]
LADC[1] => Volume_Adjustment:inst1.LADC[1]
LADC[2] => Volume_Adjustment:inst1.LADC[2]
LADC[3] => Volume_Adjustment:inst1.LADC[3]
LADC[4] => Volume_Adjustment:inst1.LADC[4]
LADC[5] => Volume_Adjustment:inst1.LADC[5]
LADC[6] => Volume_Adjustment:inst1.LADC[6]
LADC[7] => Volume_Adjustment:inst1.LADC[7]
LADC[8] => Volume_Adjustment:inst1.LADC[8]
LADC[9] => Volume_Adjustment:inst1.LADC[9]
LADC[10] => Volume_Adjustment:inst1.LADC[10]
LADC[11] => Volume_Adjustment:inst1.LADC[11]
LADC[12] => Volume_Adjustment:inst1.LADC[12]
LADC[13] => Volume_Adjustment:inst1.LADC[13]
LADC[14] => Volume_Adjustment:inst1.LADC[14]
LADC[15] => Volume_Adjustment:inst1.LADC[15]
RADC[0] => Volume_Adjustment:inst1.RADC[0]
RADC[1] => Volume_Adjustment:inst1.RADC[1]
RADC[2] => Volume_Adjustment:inst1.RADC[2]
RADC[3] => Volume_Adjustment:inst1.RADC[3]
RADC[4] => Volume_Adjustment:inst1.RADC[4]
RADC[5] => Volume_Adjustment:inst1.RADC[5]
RADC[6] => Volume_Adjustment:inst1.RADC[6]
RADC[7] => Volume_Adjustment:inst1.RADC[7]
RADC[8] => Volume_Adjustment:inst1.RADC[8]
RADC[9] => Volume_Adjustment:inst1.RADC[9]
RADC[10] => Volume_Adjustment:inst1.RADC[10]
RADC[11] => Volume_Adjustment:inst1.RADC[11]
RADC[12] => Volume_Adjustment:inst1.RADC[12]
RADC[13] => Volume_Adjustment:inst1.RADC[13]
RADC[14] => Volume_Adjustment:inst1.RADC[14]
RADC[15] => Volume_Adjustment:inst1.RADC[15]
RDAC[0] <= Balance_Adjustment:inst2.RDAC[0]
RDAC[1] <= Balance_Adjustment:inst2.RDAC[1]
RDAC[2] <= Balance_Adjustment:inst2.RDAC[2]
RDAC[3] <= Balance_Adjustment:inst2.RDAC[3]
RDAC[4] <= Balance_Adjustment:inst2.RDAC[4]
RDAC[5] <= Balance_Adjustment:inst2.RDAC[5]
RDAC[6] <= Balance_Adjustment:inst2.RDAC[6]
RDAC[7] <= Balance_Adjustment:inst2.RDAC[7]
RDAC[8] <= Balance_Adjustment:inst2.RDAC[8]
RDAC[9] <= Balance_Adjustment:inst2.RDAC[9]
RDAC[10] <= Balance_Adjustment:inst2.RDAC[10]
RDAC[11] <= Balance_Adjustment:inst2.RDAC[11]
RDAC[12] <= Balance_Adjustment:inst2.RDAC[12]
RDAC[13] <= Balance_Adjustment:inst2.RDAC[13]
RDAC[14] <= Balance_Adjustment:inst2.RDAC[14]
RDAC[15] <= Balance_Adjustment:inst2.RDAC[15]
volume_level[0] <= Current_Vol_Bal:inst.volume_level[0]
volume_level[1] <= Current_Vol_Bal:inst.volume_level[1]
volume_level[2] <= Current_Vol_Bal:inst.volume_level[2]
volume_level[3] <= Current_Vol_Bal:inst.volume_level[3]


|Proj|Vol_Bal:inst1|Current_Vol_Bal:inst
clk => i_mute.CLK
clk => i_balance_lvl[0].CLK
clk => i_balance_lvl[1].CLK
clk => i_balance_lvl[2].CLK
clk => i_balance_lvl[3].CLK
clk => i_balance_lvl[4].CLK
clk => i_balance_lvl[5].CLK
clk => i_volume_lvl[0].CLK
clk => i_volume_lvl[1].CLK
clk => i_volume_lvl[2].CLK
clk => i_volume_lvl[3].CLK
rstn => i_mute.ACLR
rstn => i_balance_lvl[0].ACLR
rstn => i_balance_lvl[1].ACLR
rstn => i_balance_lvl[2].ACLR
rstn => i_balance_lvl[3].ACLR
rstn => i_balance_lvl[4].ACLR
rstn => i_balance_lvl[5].ACLR
rstn => i_volume_lvl[0].ACLR
rstn => i_volume_lvl[1].ACLR
rstn => i_volume_lvl[2].ACLR
rstn => i_volume_lvl[3].ACLR
kb_input[0] => i_kb[0].IN1
kb_input[1] => i_kb[1].IN1
kb_input[2] => i_kb[2].IN1
kb_input[3] => i_kb[3].IN1
kb_input[4] => i_mute.ENA
mute <= i_mute.DB_MAX_OUTPUT_PORT_TYPE
volume_level[0] <= i_volume_lvl[0].DB_MAX_OUTPUT_PORT_TYPE
volume_level[1] <= i_volume_lvl[1].DB_MAX_OUTPUT_PORT_TYPE
volume_level[2] <= i_volume_lvl[2].DB_MAX_OUTPUT_PORT_TYPE
volume_level[3] <= i_volume_lvl[3].DB_MAX_OUTPUT_PORT_TYPE
balance_level[0] <= i_balance_lvl[0].DB_MAX_OUTPUT_PORT_TYPE
balance_level[1] <= i_balance_lvl[1].DB_MAX_OUTPUT_PORT_TYPE
balance_level[2] <= i_balance_lvl[2].DB_MAX_OUTPUT_PORT_TYPE
balance_level[3] <= i_balance_lvl[3].DB_MAX_OUTPUT_PORT_TYPE
balance_level[4] <= i_balance_lvl[4].DB_MAX_OUTPUT_PORT_TYPE
balance_level[5] <= i_balance_lvl[5].DB_MAX_OUTPUT_PORT_TYPE


|Proj|Vol_Bal:inst1|Balance_Adjustment:inst2
clk => R_REG[0].CLK
clk => R_REG[1].CLK
clk => R_REG[2].CLK
clk => R_REG[3].CLK
clk => R_REG[4].CLK
clk => R_REG[5].CLK
clk => R_REG[6].CLK
clk => R_REG[7].CLK
clk => R_REG[8].CLK
clk => R_REG[9].CLK
clk => R_REG[10].CLK
clk => R_REG[11].CLK
clk => R_REG[12].CLK
clk => R_REG[13].CLK
clk => R_REG[14].CLK
clk => R_REG[15].CLK
clk => L_REG[0].CLK
clk => L_REG[1].CLK
clk => L_REG[2].CLK
clk => L_REG[3].CLK
clk => L_REG[4].CLK
clk => L_REG[5].CLK
clk => L_REG[6].CLK
clk => L_REG[7].CLK
clk => L_REG[8].CLK
clk => L_REG[9].CLK
clk => L_REG[10].CLK
clk => L_REG[11].CLK
clk => L_REG[12].CLK
clk => L_REG[13].CLK
clk => L_REG[14].CLK
clk => L_REG[15].CLK
clk => balance_value[0].CLK
clk => balance_value[1].CLK
clk => balance_value[2].CLK
clk => balance_value[3].CLK
clk => balance_value[4].CLK
clk => balance_value[5].CLK
rstn => R_REG[0].ACLR
rstn => R_REG[1].ACLR
rstn => R_REG[2].ACLR
rstn => R_REG[3].ACLR
rstn => R_REG[4].ACLR
rstn => R_REG[5].ACLR
rstn => R_REG[6].ACLR
rstn => R_REG[7].ACLR
rstn => R_REG[8].ACLR
rstn => R_REG[9].ACLR
rstn => R_REG[10].ACLR
rstn => R_REG[11].ACLR
rstn => R_REG[12].ACLR
rstn => R_REG[13].ACLR
rstn => R_REG[14].ACLR
rstn => R_REG[15].ACLR
rstn => L_REG[0].ACLR
rstn => L_REG[1].ACLR
rstn => L_REG[2].ACLR
rstn => L_REG[3].ACLR
rstn => L_REG[4].ACLR
rstn => L_REG[5].ACLR
rstn => L_REG[6].ACLR
rstn => L_REG[7].ACLR
rstn => L_REG[8].ACLR
rstn => L_REG[9].ACLR
rstn => L_REG[10].ACLR
rstn => L_REG[11].ACLR
rstn => L_REG[12].ACLR
rstn => L_REG[13].ACLR
rstn => L_REG[14].ACLR
rstn => L_REG[15].ACLR
rstn => balance_value[0].ACLR
rstn => balance_value[1].ACLR
rstn => balance_value[2].ACLR
rstn => balance_value[3].ACLR
rstn => balance_value[4].ACLR
rstn => balance_value[5].ACLR
lrsel => process_0.IN1
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => process_0.IN1
volume_done => R_REG[0].ENA
volume_done => R_REG[1].ENA
volume_done => R_REG[2].ENA
volume_done => R_REG[3].ENA
volume_done => R_REG[4].ENA
volume_done => R_REG[5].ENA
volume_done => R_REG[6].ENA
volume_done => R_REG[7].ENA
volume_done => R_REG[8].ENA
volume_done => R_REG[9].ENA
volume_done => R_REG[10].ENA
volume_done => R_REG[11].ENA
volume_done => R_REG[12].ENA
volume_done => R_REG[13].ENA
volume_done => R_REG[14].ENA
volume_done => R_REG[15].ENA
volume_done => L_REG[0].ENA
volume_done => L_REG[1].ENA
volume_done => L_REG[2].ENA
volume_done => L_REG[3].ENA
volume_done => L_REG[4].ENA
volume_done => L_REG[5].ENA
volume_done => L_REG[6].ENA
volume_done => L_REG[7].ENA
volume_done => L_REG[8].ENA
volume_done => L_REG[9].ENA
volume_done => L_REG[10].ENA
volume_done => L_REG[11].ENA
volume_done => L_REG[12].ENA
volume_done => L_REG[13].ENA
volume_done => L_REG[14].ENA
volume_done => L_REG[15].ENA
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => L_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
mute => R_REG.OUTPUTSELECT
balance_level[0] => LessThan0.IN12
balance_level[0] => LessThan1.IN12
balance_level[0] => balance_value.IN0
balance_level[1] => LessThan0.IN11
balance_level[1] => LessThan1.IN11
balance_level[1] => balance_value.IN0
balance_level[2] => LessThan0.IN10
balance_level[2] => LessThan1.IN10
balance_level[2] => balance_value.IN0
balance_level[3] => LessThan0.IN9
balance_level[3] => LessThan1.IN9
balance_level[3] => balance_value.IN0
balance_level[4] => LessThan0.IN8
balance_level[4] => LessThan1.IN8
balance_level[4] => balance_value.IN0
balance_level[5] => LessThan0.IN7
balance_level[5] => LessThan1.IN7
balance_level[5] => balance_value.IN1
balance_level[5] => balance_value.IN1
balance_level[5] => balance_value.IN1
balance_level[5] => balance_value.IN1
balance_level[5] => balance_value.IN1
balance_level[5] => Add0.IN11
Adj_LADC[0] => Mult0.IN21
Adj_LADC[1] => Mult0.IN20
Adj_LADC[2] => Mult0.IN19
Adj_LADC[3] => Mult0.IN18
Adj_LADC[4] => Mult0.IN17
Adj_LADC[5] => Mult0.IN16
Adj_LADC[6] => Mult0.IN15
Adj_LADC[7] => Mult0.IN14
Adj_LADC[8] => Mult0.IN13
Adj_LADC[9] => Mult0.IN12
Adj_LADC[10] => Mult0.IN11
Adj_LADC[11] => Mult0.IN10
Adj_LADC[12] => Mult0.IN9
Adj_LADC[13] => Mult0.IN8
Adj_LADC[14] => Mult0.IN7
Adj_LADC[15] => Mult0.IN6
Adj_RADC[0] => Mult1.IN21
Adj_RADC[1] => Mult1.IN20
Adj_RADC[2] => Mult1.IN19
Adj_RADC[3] => Mult1.IN18
Adj_RADC[4] => Mult1.IN17
Adj_RADC[5] => Mult1.IN16
Adj_RADC[6] => Mult1.IN15
Adj_RADC[7] => Mult1.IN14
Adj_RADC[8] => Mult1.IN13
Adj_RADC[9] => Mult1.IN12
Adj_RADC[10] => Mult1.IN11
Adj_RADC[11] => Mult1.IN10
Adj_RADC[12] => Mult1.IN9
Adj_RADC[13] => Mult1.IN8
Adj_RADC[14] => Mult1.IN7
Adj_RADC[15] => Mult1.IN6
LDAC[0] <= L_REG[0].DB_MAX_OUTPUT_PORT_TYPE
LDAC[1] <= L_REG[1].DB_MAX_OUTPUT_PORT_TYPE
LDAC[2] <= L_REG[2].DB_MAX_OUTPUT_PORT_TYPE
LDAC[3] <= L_REG[3].DB_MAX_OUTPUT_PORT_TYPE
LDAC[4] <= L_REG[4].DB_MAX_OUTPUT_PORT_TYPE
LDAC[5] <= L_REG[5].DB_MAX_OUTPUT_PORT_TYPE
LDAC[6] <= L_REG[6].DB_MAX_OUTPUT_PORT_TYPE
LDAC[7] <= L_REG[7].DB_MAX_OUTPUT_PORT_TYPE
LDAC[8] <= L_REG[8].DB_MAX_OUTPUT_PORT_TYPE
LDAC[9] <= L_REG[9].DB_MAX_OUTPUT_PORT_TYPE
LDAC[10] <= L_REG[10].DB_MAX_OUTPUT_PORT_TYPE
LDAC[11] <= L_REG[11].DB_MAX_OUTPUT_PORT_TYPE
LDAC[12] <= L_REG[12].DB_MAX_OUTPUT_PORT_TYPE
LDAC[13] <= L_REG[13].DB_MAX_OUTPUT_PORT_TYPE
LDAC[14] <= L_REG[14].DB_MAX_OUTPUT_PORT_TYPE
LDAC[15] <= L_REG[15].DB_MAX_OUTPUT_PORT_TYPE
RDAC[0] <= R_REG[0].DB_MAX_OUTPUT_PORT_TYPE
RDAC[1] <= R_REG[1].DB_MAX_OUTPUT_PORT_TYPE
RDAC[2] <= R_REG[2].DB_MAX_OUTPUT_PORT_TYPE
RDAC[3] <= R_REG[3].DB_MAX_OUTPUT_PORT_TYPE
RDAC[4] <= R_REG[4].DB_MAX_OUTPUT_PORT_TYPE
RDAC[5] <= R_REG[5].DB_MAX_OUTPUT_PORT_TYPE
RDAC[6] <= R_REG[6].DB_MAX_OUTPUT_PORT_TYPE
RDAC[7] <= R_REG[7].DB_MAX_OUTPUT_PORT_TYPE
RDAC[8] <= R_REG[8].DB_MAX_OUTPUT_PORT_TYPE
RDAC[9] <= R_REG[9].DB_MAX_OUTPUT_PORT_TYPE
RDAC[10] <= R_REG[10].DB_MAX_OUTPUT_PORT_TYPE
RDAC[11] <= R_REG[11].DB_MAX_OUTPUT_PORT_TYPE
RDAC[12] <= R_REG[12].DB_MAX_OUTPUT_PORT_TYPE
RDAC[13] <= R_REG[13].DB_MAX_OUTPUT_PORT_TYPE
RDAC[14] <= R_REG[14].DB_MAX_OUTPUT_PORT_TYPE
RDAC[15] <= R_REG[15].DB_MAX_OUTPUT_PORT_TYPE


|Proj|Vol_Bal:inst1|Volume_Adjustment:inst1
clk => i_volume_done.CLK
clk => vol_counter[0].CLK
clk => vol_counter[1].CLK
clk => vol_counter[2].CLK
clk => vol_counter[3].CLK
clk => ADC[0].CLK
clk => ADC[1].CLK
clk => ADC[2].CLK
clk => ADC[3].CLK
clk => ADC[4].CLK
clk => ADC[5].CLK
clk => ADC[6].CLK
clk => ADC[7].CLK
clk => ADC[8].CLK
clk => ADC[9].CLK
clk => ADC[10].CLK
clk => ADC[11].CLK
clk => ADC[12].CLK
clk => ADC[13].CLK
clk => ADC[14].CLK
clk => ADC[15].CLK
clk => R_REG[0].CLK
clk => R_REG[1].CLK
clk => R_REG[2].CLK
clk => R_REG[3].CLK
clk => R_REG[4].CLK
clk => R_REG[5].CLK
clk => R_REG[6].CLK
clk => R_REG[7].CLK
clk => R_REG[8].CLK
clk => R_REG[9].CLK
clk => R_REG[10].CLK
clk => R_REG[11].CLK
clk => R_REG[12].CLK
clk => R_REG[13].CLK
clk => R_REG[14].CLK
clk => R_REG[15].CLK
clk => L_REG[0].CLK
clk => L_REG[1].CLK
clk => L_REG[2].CLK
clk => L_REG[3].CLK
clk => L_REG[4].CLK
clk => L_REG[5].CLK
clk => L_REG[6].CLK
clk => L_REG[7].CLK
clk => L_REG[8].CLK
clk => L_REG[9].CLK
clk => L_REG[10].CLK
clk => L_REG[11].CLK
clk => L_REG[12].CLK
clk => L_REG[13].CLK
clk => L_REG[14].CLK
clk => L_REG[15].CLK
clk => lrsel_change.CLK
clk => lrsel_old.CLK
clk => state~5.DATAIN
rstn => R_REG[0].ACLR
rstn => R_REG[1].ACLR
rstn => R_REG[2].ACLR
rstn => R_REG[3].ACLR
rstn => R_REG[4].ACLR
rstn => R_REG[5].ACLR
rstn => R_REG[6].ACLR
rstn => R_REG[7].ACLR
rstn => R_REG[8].ACLR
rstn => R_REG[9].ACLR
rstn => R_REG[10].ACLR
rstn => R_REG[11].ACLR
rstn => R_REG[12].ACLR
rstn => R_REG[13].ACLR
rstn => R_REG[14].ACLR
rstn => R_REG[15].ACLR
rstn => L_REG[0].ACLR
rstn => L_REG[1].ACLR
rstn => L_REG[2].ACLR
rstn => L_REG[3].ACLR
rstn => L_REG[4].ACLR
rstn => L_REG[5].ACLR
rstn => L_REG[6].ACLR
rstn => L_REG[7].ACLR
rstn => L_REG[8].ACLR
rstn => L_REG[9].ACLR
rstn => L_REG[10].ACLR
rstn => L_REG[11].ACLR
rstn => L_REG[12].ACLR
rstn => L_REG[13].ACLR
rstn => L_REG[14].ACLR
rstn => L_REG[15].ACLR
rstn => lrsel_change.ACLR
rstn => lrsel_old.ACLR
rstn => state~7.DATAIN
rstn => i_volume_done.ENA
rstn => ADC[15].ENA
rstn => ADC[14].ENA
rstn => ADC[13].ENA
rstn => ADC[12].ENA
rstn => ADC[11].ENA
rstn => ADC[10].ENA
rstn => ADC[9].ENA
rstn => ADC[8].ENA
rstn => ADC[7].ENA
rstn => ADC[6].ENA
rstn => ADC[5].ENA
rstn => ADC[4].ENA
rstn => ADC[3].ENA
rstn => ADC[2].ENA
rstn => ADC[1].ENA
rstn => ADC[0].ENA
rstn => vol_counter[3].ENA
rstn => vol_counter[2].ENA
rstn => vol_counter[1].ENA
rstn => vol_counter[0].ENA
lrsel => lrsel_change.IN1
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => ADC.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => L_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => R_REG.OUTPUTSELECT
lrsel => lrsel_old.DATAIN
volume_level[0] => vol_counter.DATAB
volume_level[1] => vol_counter.DATAB
volume_level[2] => vol_counter.DATAB
volume_level[3] => vol_counter.DATAB
LADC[0] => ADC.DATAB
LADC[1] => ADC.DATAB
LADC[2] => ADC.DATAB
LADC[3] => ADC.DATAB
LADC[4] => ADC.DATAB
LADC[5] => ADC.DATAB
LADC[6] => ADC.DATAB
LADC[7] => ADC.DATAB
LADC[8] => ADC.DATAB
LADC[9] => ADC.DATAB
LADC[10] => ADC.DATAB
LADC[11] => ADC.DATAB
LADC[12] => ADC.DATAB
LADC[13] => ADC.DATAB
LADC[14] => ADC.DATAB
LADC[15] => ADC.DATAB
RADC[0] => ADC.DATAA
RADC[1] => ADC.DATAA
RADC[2] => ADC.DATAA
RADC[3] => ADC.DATAA
RADC[4] => ADC.DATAA
RADC[5] => ADC.DATAA
RADC[6] => ADC.DATAA
RADC[7] => ADC.DATAA
RADC[8] => ADC.DATAA
RADC[9] => ADC.DATAA
RADC[10] => ADC.DATAA
RADC[11] => ADC.DATAA
RADC[12] => ADC.DATAA
RADC[13] => ADC.DATAA
RADC[14] => ADC.DATAA
RADC[15] => ADC.DATAA
volume_done <= i_volume_done.DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[0] <= L_REG[0].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[1] <= L_REG[1].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[2] <= L_REG[2].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[3] <= L_REG[3].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[4] <= L_REG[4].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[5] <= L_REG[5].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[6] <= L_REG[6].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[7] <= L_REG[7].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[8] <= L_REG[8].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[9] <= L_REG[9].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[10] <= L_REG[10].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[11] <= L_REG[11].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[12] <= L_REG[12].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[13] <= L_REG[13].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[14] <= L_REG[14].DB_MAX_OUTPUT_PORT_TYPE
Adj_LADC[15] <= L_REG[15].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[0] <= R_REG[0].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[1] <= R_REG[1].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[2] <= R_REG[2].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[3] <= R_REG[3].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[4] <= R_REG[4].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[5] <= R_REG[5].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[6] <= R_REG[6].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[7] <= R_REG[7].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[8] <= R_REG[8].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[9] <= R_REG[9].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[10] <= R_REG[10].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[11] <= R_REG[11].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[12] <= R_REG[12].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[13] <= R_REG[13].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[14] <= R_REG[14].DB_MAX_OUTPUT_PORT_TYPE
Adj_RADC[15] <= R_REG[15].DB_MAX_OUTPUT_PORT_TYPE


|Proj|Snd_Driver:inst3
mclk <= Ctrl:inst_ctrl.mclk
clk => Ctrl:inst_ctrl.clk
clk => Channel_Mod:inst_left.clk
clk => Channel_Mod:inst_right.clk
rstn => Ctrl:inst_ctrl.rstn
rstn => Channel_Mod:inst_left.rstn
rstn => Channel_Mod:inst_right.rstn
bclk <= Ctrl:inst_ctrl.bclk
adclrc <= Ctrl:inst_ctrl.adclrc
daclrc <= Ctrl:inst_ctrl.daclrc
lrsel <= Ctrl:inst_ctrl.lrsel
dacdat <= 5.DB_MAX_OUTPUT_PORT_TYPE
adcdat => Channel_Mod:inst_left.adcdat
adcdat => Channel_Mod:inst_right.adcdat
LDAC[0] => Channel_Mod:inst_left.DAC[0]
LDAC[1] => Channel_Mod:inst_left.DAC[1]
LDAC[2] => Channel_Mod:inst_left.DAC[2]
LDAC[3] => Channel_Mod:inst_left.DAC[3]
LDAC[4] => Channel_Mod:inst_left.DAC[4]
LDAC[5] => Channel_Mod:inst_left.DAC[5]
LDAC[6] => Channel_Mod:inst_left.DAC[6]
LDAC[7] => Channel_Mod:inst_left.DAC[7]
LDAC[8] => Channel_Mod:inst_left.DAC[8]
LDAC[9] => Channel_Mod:inst_left.DAC[9]
LDAC[10] => Channel_Mod:inst_left.DAC[10]
LDAC[11] => Channel_Mod:inst_left.DAC[11]
LDAC[12] => Channel_Mod:inst_left.DAC[12]
LDAC[13] => Channel_Mod:inst_left.DAC[13]
LDAC[14] => Channel_Mod:inst_left.DAC[14]
LDAC[15] => Channel_Mod:inst_left.DAC[15]
RDAC[0] => Channel_Mod:inst_right.DAC[0]
RDAC[1] => Channel_Mod:inst_right.DAC[1]
RDAC[2] => Channel_Mod:inst_right.DAC[2]
RDAC[3] => Channel_Mod:inst_right.DAC[3]
RDAC[4] => Channel_Mod:inst_right.DAC[4]
RDAC[5] => Channel_Mod:inst_right.DAC[5]
RDAC[6] => Channel_Mod:inst_right.DAC[6]
RDAC[7] => Channel_Mod:inst_right.DAC[7]
RDAC[8] => Channel_Mod:inst_right.DAC[8]
RDAC[9] => Channel_Mod:inst_right.DAC[9]
RDAC[10] => Channel_Mod:inst_right.DAC[10]
RDAC[11] => Channel_Mod:inst_right.DAC[11]
RDAC[12] => Channel_Mod:inst_right.DAC[12]
RDAC[13] => Channel_Mod:inst_right.DAC[13]
RDAC[14] => Channel_Mod:inst_right.DAC[14]
RDAC[15] => Channel_Mod:inst_right.DAC[15]
LADC[0] <= Channel_Mod:inst_left.ADC[0]
LADC[1] <= Channel_Mod:inst_left.ADC[1]
LADC[2] <= Channel_Mod:inst_left.ADC[2]
LADC[3] <= Channel_Mod:inst_left.ADC[3]
LADC[4] <= Channel_Mod:inst_left.ADC[4]
LADC[5] <= Channel_Mod:inst_left.ADC[5]
LADC[6] <= Channel_Mod:inst_left.ADC[6]
LADC[7] <= Channel_Mod:inst_left.ADC[7]
LADC[8] <= Channel_Mod:inst_left.ADC[8]
LADC[9] <= Channel_Mod:inst_left.ADC[9]
LADC[10] <= Channel_Mod:inst_left.ADC[10]
LADC[11] <= Channel_Mod:inst_left.ADC[11]
LADC[12] <= Channel_Mod:inst_left.ADC[12]
LADC[13] <= Channel_Mod:inst_left.ADC[13]
LADC[14] <= Channel_Mod:inst_left.ADC[14]
LADC[15] <= Channel_Mod:inst_left.ADC[15]
RADC[0] <= Channel_Mod:inst_right.ADC[0]
RADC[1] <= Channel_Mod:inst_right.ADC[1]
RADC[2] <= Channel_Mod:inst_right.ADC[2]
RADC[3] <= Channel_Mod:inst_right.ADC[3]
RADC[4] <= Channel_Mod:inst_right.ADC[4]
RADC[5] <= Channel_Mod:inst_right.ADC[5]
RADC[6] <= Channel_Mod:inst_right.ADC[6]
RADC[7] <= Channel_Mod:inst_right.ADC[7]
RADC[8] <= Channel_Mod:inst_right.ADC[8]
RADC[9] <= Channel_Mod:inst_right.ADC[9]
RADC[10] <= Channel_Mod:inst_right.ADC[10]
RADC[11] <= Channel_Mod:inst_right.ADC[11]
RADC[12] <= Channel_Mod:inst_right.ADC[12]
RADC[13] <= Channel_Mod:inst_right.ADC[13]
RADC[14] <= Channel_Mod:inst_right.ADC[14]
RADC[15] <= Channel_Mod:inst_right.ADC[15]


|Proj|Snd_Driver:inst3|Ctrl:inst_ctrl
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
rstn => counter[0].ACLR
rstn => counter[1].ACLR
rstn => counter[2].ACLR
rstn => counter[3].ACLR
rstn => counter[4].ACLR
rstn => counter[5].ACLR
rstn => counter[6].ACLR
rstn => counter[7].ACLR
rstn => counter[8].ACLR
rstn => counter[9].ACLR
mclk <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
bclk <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
adclrc <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
daclrc <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
men <= men.DB_MAX_OUTPUT_PORT_TYPE
lrsel <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
SCCnt[0] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
SCCnt[1] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
BitCnt[0] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
BitCnt[1] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
BitCnt[2] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
BitCnt[3] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
BitCnt[4] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE


|Proj|Snd_Driver:inst3|Channel_Mod:inst_left
clk => TXReg[0].CLK
clk => TXReg[1].CLK
clk => TXReg[2].CLK
clk => TXReg[3].CLK
clk => TXReg[4].CLK
clk => TXReg[5].CLK
clk => TXReg[6].CLK
clk => TXReg[7].CLK
clk => TXReg[8].CLK
clk => TXReg[9].CLK
clk => TXReg[10].CLK
clk => TXReg[11].CLK
clk => TXReg[12].CLK
clk => TXReg[13].CLK
clk => TXReg[14].CLK
clk => TXReg[15].CLK
clk => RXReg[0].CLK
clk => RXReg[1].CLK
clk => RXReg[2].CLK
clk => RXReg[3].CLK
clk => RXReg[4].CLK
clk => RXReg[5].CLK
clk => RXReg[6].CLK
clk => RXReg[7].CLK
clk => RXReg[8].CLK
clk => RXReg[9].CLK
clk => RXReg[10].CLK
clk => RXReg[11].CLK
clk => RXReg[12].CLK
clk => RXReg[13].CLK
clk => RXReg[14].CLK
clk => RXReg[15].CLK
rstn => TXReg[0].ACLR
rstn => TXReg[1].ACLR
rstn => TXReg[2].ACLR
rstn => TXReg[3].ACLR
rstn => TXReg[4].ACLR
rstn => TXReg[5].ACLR
rstn => TXReg[6].ACLR
rstn => TXReg[7].ACLR
rstn => TXReg[8].ACLR
rstn => TXReg[9].ACLR
rstn => TXReg[10].ACLR
rstn => TXReg[11].ACLR
rstn => TXReg[12].ACLR
rstn => TXReg[13].ACLR
rstn => TXReg[14].ACLR
rstn => TXReg[15].ACLR
rstn => RXReg[0].ACLR
rstn => RXReg[1].ACLR
rstn => RXReg[2].ACLR
rstn => RXReg[3].ACLR
rstn => RXReg[4].ACLR
rstn => RXReg[5].ACLR
rstn => RXReg[6].ACLR
rstn => RXReg[7].ACLR
rstn => RXReg[8].ACLR
rstn => RXReg[9].ACLR
rstn => RXReg[10].ACLR
rstn => RXReg[11].ACLR
rstn => RXReg[12].ACLR
rstn => RXReg[13].ACLR
rstn => RXReg[14].ACLR
rstn => RXReg[15].ACLR
men => tx.IN0
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => tx.IN1
SCCnt[0] => Equal0.IN3
SCCnt[0] => Equal1.IN3
SCCnt[1] => Equal0.IN2
SCCnt[1] => Equal1.IN2
BitCnt[0] => LessThan0.IN10
BitCnt[1] => LessThan0.IN9
BitCnt[2] => LessThan0.IN8
BitCnt[3] => LessThan0.IN7
BitCnt[4] => LessThan0.IN6
adcdat => RXReg[0].DATAIN
dacdat <= TXReg[15].DB_MAX_OUTPUT_PORT_TYPE
ADC[0] <= RXReg[0].DB_MAX_OUTPUT_PORT_TYPE
ADC[1] <= RXReg[1].DB_MAX_OUTPUT_PORT_TYPE
ADC[2] <= RXReg[2].DB_MAX_OUTPUT_PORT_TYPE
ADC[3] <= RXReg[3].DB_MAX_OUTPUT_PORT_TYPE
ADC[4] <= RXReg[4].DB_MAX_OUTPUT_PORT_TYPE
ADC[5] <= RXReg[5].DB_MAX_OUTPUT_PORT_TYPE
ADC[6] <= RXReg[6].DB_MAX_OUTPUT_PORT_TYPE
ADC[7] <= RXReg[7].DB_MAX_OUTPUT_PORT_TYPE
ADC[8] <= RXReg[8].DB_MAX_OUTPUT_PORT_TYPE
ADC[9] <= RXReg[9].DB_MAX_OUTPUT_PORT_TYPE
ADC[10] <= RXReg[10].DB_MAX_OUTPUT_PORT_TYPE
ADC[11] <= RXReg[11].DB_MAX_OUTPUT_PORT_TYPE
ADC[12] <= RXReg[12].DB_MAX_OUTPUT_PORT_TYPE
ADC[13] <= RXReg[13].DB_MAX_OUTPUT_PORT_TYPE
ADC[14] <= RXReg[14].DB_MAX_OUTPUT_PORT_TYPE
ADC[15] <= RXReg[15].DB_MAX_OUTPUT_PORT_TYPE
DAC[0] => TXReg.DATAB
DAC[1] => TXReg.DATAB
DAC[2] => TXReg.DATAB
DAC[3] => TXReg.DATAB
DAC[4] => TXReg.DATAB
DAC[5] => TXReg.DATAB
DAC[6] => TXReg.DATAB
DAC[7] => TXReg.DATAB
DAC[8] => TXReg.DATAB
DAC[9] => TXReg.DATAB
DAC[10] => TXReg.DATAB
DAC[11] => TXReg.DATAB
DAC[12] => TXReg.DATAB
DAC[13] => TXReg.DATAB
DAC[14] => TXReg.DATAB
DAC[15] => TXReg.DATAB


|Proj|Snd_Driver:inst3|Channel_Mod:inst_right
clk => TXReg[0].CLK
clk => TXReg[1].CLK
clk => TXReg[2].CLK
clk => TXReg[3].CLK
clk => TXReg[4].CLK
clk => TXReg[5].CLK
clk => TXReg[6].CLK
clk => TXReg[7].CLK
clk => TXReg[8].CLK
clk => TXReg[9].CLK
clk => TXReg[10].CLK
clk => TXReg[11].CLK
clk => TXReg[12].CLK
clk => TXReg[13].CLK
clk => TXReg[14].CLK
clk => TXReg[15].CLK
clk => RXReg[0].CLK
clk => RXReg[1].CLK
clk => RXReg[2].CLK
clk => RXReg[3].CLK
clk => RXReg[4].CLK
clk => RXReg[5].CLK
clk => RXReg[6].CLK
clk => RXReg[7].CLK
clk => RXReg[8].CLK
clk => RXReg[9].CLK
clk => RXReg[10].CLK
clk => RXReg[11].CLK
clk => RXReg[12].CLK
clk => RXReg[13].CLK
clk => RXReg[14].CLK
clk => RXReg[15].CLK
rstn => TXReg[0].ACLR
rstn => TXReg[1].ACLR
rstn => TXReg[2].ACLR
rstn => TXReg[3].ACLR
rstn => TXReg[4].ACLR
rstn => TXReg[5].ACLR
rstn => TXReg[6].ACLR
rstn => TXReg[7].ACLR
rstn => TXReg[8].ACLR
rstn => TXReg[9].ACLR
rstn => TXReg[10].ACLR
rstn => TXReg[11].ACLR
rstn => TXReg[12].ACLR
rstn => TXReg[13].ACLR
rstn => TXReg[14].ACLR
rstn => TXReg[15].ACLR
rstn => RXReg[0].ACLR
rstn => RXReg[1].ACLR
rstn => RXReg[2].ACLR
rstn => RXReg[3].ACLR
rstn => RXReg[4].ACLR
rstn => RXReg[5].ACLR
rstn => RXReg[6].ACLR
rstn => RXReg[7].ACLR
rstn => RXReg[8].ACLR
rstn => RXReg[9].ACLR
rstn => RXReg[10].ACLR
rstn => RXReg[11].ACLR
rstn => RXReg[12].ACLR
rstn => RXReg[13].ACLR
rstn => RXReg[14].ACLR
rstn => RXReg[15].ACLR
men => tx.IN0
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => TXReg.OUTPUTSELECT
sel => tx.IN1
SCCnt[0] => Equal0.IN3
SCCnt[0] => Equal1.IN3
SCCnt[1] => Equal0.IN2
SCCnt[1] => Equal1.IN2
BitCnt[0] => LessThan0.IN10
BitCnt[1] => LessThan0.IN9
BitCnt[2] => LessThan0.IN8
BitCnt[3] => LessThan0.IN7
BitCnt[4] => LessThan0.IN6
adcdat => RXReg[0].DATAIN
dacdat <= TXReg[15].DB_MAX_OUTPUT_PORT_TYPE
ADC[0] <= RXReg[0].DB_MAX_OUTPUT_PORT_TYPE
ADC[1] <= RXReg[1].DB_MAX_OUTPUT_PORT_TYPE
ADC[2] <= RXReg[2].DB_MAX_OUTPUT_PORT_TYPE
ADC[3] <= RXReg[3].DB_MAX_OUTPUT_PORT_TYPE
ADC[4] <= RXReg[4].DB_MAX_OUTPUT_PORT_TYPE
ADC[5] <= RXReg[5].DB_MAX_OUTPUT_PORT_TYPE
ADC[6] <= RXReg[6].DB_MAX_OUTPUT_PORT_TYPE
ADC[7] <= RXReg[7].DB_MAX_OUTPUT_PORT_TYPE
ADC[8] <= RXReg[8].DB_MAX_OUTPUT_PORT_TYPE
ADC[9] <= RXReg[9].DB_MAX_OUTPUT_PORT_TYPE
ADC[10] <= RXReg[10].DB_MAX_OUTPUT_PORT_TYPE
ADC[11] <= RXReg[11].DB_MAX_OUTPUT_PORT_TYPE
ADC[12] <= RXReg[12].DB_MAX_OUTPUT_PORT_TYPE
ADC[13] <= RXReg[13].DB_MAX_OUTPUT_PORT_TYPE
ADC[14] <= RXReg[14].DB_MAX_OUTPUT_PORT_TYPE
ADC[15] <= RXReg[15].DB_MAX_OUTPUT_PORT_TYPE
DAC[0] => TXReg.DATAB
DAC[1] => TXReg.DATAB
DAC[2] => TXReg.DATAB
DAC[3] => TXReg.DATAB
DAC[4] => TXReg.DATAB
DAC[5] => TXReg.DATAB
DAC[6] => TXReg.DATAB
DAC[7] => TXReg.DATAB
DAC[8] => TXReg.DATAB
DAC[9] => TXReg.DATAB
DAC[10] => TXReg.DATAB
DAC[11] => TXReg.DATAB
DAC[12] => TXReg.DATAB
DAC[13] => TXReg.DATAB
DAC[14] => TXReg.DATAB
DAC[15] => TXReg.DATAB


|Proj|Keyboard:inst2
rstn => kb_reg[0].ACLR
rstn => kb_reg[1].ACLR
rstn => kb_reg[2].ACLR
rstn => kb_reg[3].ACLR
rstn => kb_reg[4].ACLR
rstn => shiftreg[0].PRESET
rstn => shiftreg[1].PRESET
rstn => shiftreg[2].PRESET
rstn => shiftreg[3].PRESET
rstn => shiftreg[4].PRESET
rstn => shiftreg[5].PRESET
rstn => shiftreg[6].PRESET
rstn => shiftreg[7].PRESET
rstn => shiftreg[8].PRESET
rstn => shiftreg[9].PRESET
rstn => BREAKSET.ENA
clk => BREAKSET.CLK
clk => kb_reg[0].CLK
clk => kb_reg[1].CLK
clk => kb_reg[2].CLK
clk => kb_reg[3].CLK
clk => kb_reg[4].CLK
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => shiftreg[8].CLK
clk => shiftreg[9].CLK
clk => PS2_CLK2_old.CLK
clk => PS2_CLK2.CLK
clk => PS2_DAT2.CLK
PS2_CLK => PS2_CLK2.DATAIN
PS2_DAT => PS2_DAT2.DATAIN
kb_input[0] <= kb_reg[0].DB_MAX_OUTPUT_PORT_TYPE
kb_input[1] <= kb_reg[1].DB_MAX_OUTPUT_PORT_TYPE
kb_input[2] <= kb_reg[2].DB_MAX_OUTPUT_PORT_TYPE
kb_input[3] <= kb_reg[3].DB_MAX_OUTPUT_PORT_TYPE
kb_input[4] <= kb_reg[4].DB_MAX_OUTPUT_PORT_TYPE


|Proj|Analysis:inst_pre_adjustment
clk => rbar[0]~reg0.CLK
clk => rbar[1]~reg0.CLK
clk => rbar[2]~reg0.CLK
clk => rbar[3]~reg0.CLK
clk => rbar[4]~reg0.CLK
clk => rbar[5]~reg0.CLK
clk => rbar[6]~reg0.CLK
clk => rbar[7]~reg0.CLK
clk => lbar[0]~reg0.CLK
clk => lbar[1]~reg0.CLK
clk => lbar[2]~reg0.CLK
clk => lbar[3]~reg0.CLK
clk => lbar[4]~reg0.CLK
clk => lbar[5]~reg0.CLK
clk => lbar[6]~reg0.CLK
clk => lbar[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => channel.CLK
clk => vsync_change.CLK
clk => vsync_old.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => temp[18].CLK
clk => temp[19].CLK
clk => temp[20].CLK
clk => temp[21].CLK
clk => temp[22].CLK
clk => temp[23].CLK
clk => temp[24].CLK
clk => temp[25].CLK
clk => temp[26].CLK
clk => temp[27].CLK
clk => temp[28].CLK
clk => temp[29].CLK
clk => temp[30].CLK
clk => temp[31].CLK
clk => temp[32].CLK
clk => temp[33].CLK
clk => temp[34].CLK
clk => temp[35].CLK
clk => temp[36].CLK
clk => temp[37].CLK
clk => temp[38].CLK
clk => temp[39].CLK
clk => temp[40].CLK
clk => temp[41].CLK
clk => rafter[0].CLK
clk => rafter[1].CLK
clk => rafter[2].CLK
clk => rafter[3].CLK
clk => rafter[4].CLK
clk => rafter[5].CLK
clk => rafter[6].CLK
clk => rafter[7].CLK
clk => rafter[8].CLK
clk => rafter[9].CLK
clk => rafter[10].CLK
clk => rafter[11].CLK
clk => rafter[12].CLK
clk => rafter[13].CLK
clk => rafter[14].CLK
clk => rafter[15].CLK
clk => rafter[16].CLK
clk => rafter[17].CLK
clk => rafter[18].CLK
clk => rafter[19].CLK
clk => rafter[20].CLK
clk => rafter[21].CLK
clk => rafter[22].CLK
clk => rafter[23].CLK
clk => rafter[24].CLK
clk => rafter[25].CLK
clk => rafter[26].CLK
clk => rafter[27].CLK
clk => rafter[28].CLK
clk => rafter[29].CLK
clk => rafter[30].CLK
clk => rafter[31].CLK
clk => rafter[32].CLK
clk => rafter[33].CLK
clk => rafter[34].CLK
clk => rafter[35].CLK
clk => rafter[36].CLK
clk => rafter[37].CLK
clk => rafter[38].CLK
clk => rafter[39].CLK
clk => rafter[40].CLK
clk => rafter[41].CLK
clk => lafter[0].CLK
clk => lafter[1].CLK
clk => lafter[2].CLK
clk => lafter[3].CLK
clk => lafter[4].CLK
clk => lafter[5].CLK
clk => lafter[6].CLK
clk => lafter[7].CLK
clk => lafter[8].CLK
clk => lafter[9].CLK
clk => lafter[10].CLK
clk => lafter[11].CLK
clk => lafter[12].CLK
clk => lafter[13].CLK
clk => lafter[14].CLK
clk => lafter[15].CLK
clk => lafter[16].CLK
clk => lafter[17].CLK
clk => lafter[18].CLK
clk => lafter[19].CLK
clk => lafter[20].CLK
clk => lafter[21].CLK
clk => lafter[22].CLK
clk => lafter[23].CLK
clk => lafter[24].CLK
clk => lafter[25].CLK
clk => lafter[26].CLK
clk => lafter[27].CLK
clk => lafter[28].CLK
clk => lafter[29].CLK
clk => lafter[30].CLK
clk => lafter[31].CLK
clk => lafter[32].CLK
clk => lafter[33].CLK
clk => lafter[34].CLK
clk => lafter[35].CLK
clk => lafter[36].CLK
clk => lafter[37].CLK
clk => lafter[38].CLK
clk => lafter[39].CLK
clk => lafter[40].CLK
clk => lafter[41].CLK
clk => lrsel_old.CLK
clk => lrsel_change.CLK
clk => current_s~4.DATAIN
rstn => temp[0].ACLR
rstn => temp[1].ACLR
rstn => temp[2].ACLR
rstn => temp[3].ACLR
rstn => temp[4].ACLR
rstn => temp[5].ACLR
rstn => temp[6].ACLR
rstn => temp[7].ACLR
rstn => temp[8].ACLR
rstn => temp[9].ACLR
rstn => temp[10].ACLR
rstn => temp[11].ACLR
rstn => temp[12].ACLR
rstn => temp[13].ACLR
rstn => temp[14].ACLR
rstn => temp[15].ACLR
rstn => temp[16].ACLR
rstn => temp[17].ACLR
rstn => temp[18].ACLR
rstn => temp[19].ACLR
rstn => temp[20].ACLR
rstn => temp[21].ACLR
rstn => temp[22].ACLR
rstn => temp[23].ACLR
rstn => temp[24].ACLR
rstn => temp[25].ACLR
rstn => temp[26].ACLR
rstn => temp[27].ACLR
rstn => temp[28].ACLR
rstn => temp[29].ACLR
rstn => temp[30].ACLR
rstn => temp[31].ACLR
rstn => temp[32].ACLR
rstn => temp[33].ACLR
rstn => temp[34].ACLR
rstn => temp[35].ACLR
rstn => temp[36].ACLR
rstn => temp[37].ACLR
rstn => temp[38].ACLR
rstn => temp[39].ACLR
rstn => temp[40].ACLR
rstn => temp[41].ACLR
rstn => rafter[0].ACLR
rstn => rafter[1].ACLR
rstn => rafter[2].ACLR
rstn => rafter[3].ACLR
rstn => rafter[4].ACLR
rstn => rafter[5].ACLR
rstn => rafter[6].ACLR
rstn => rafter[7].ACLR
rstn => rafter[8].ACLR
rstn => rafter[9].ACLR
rstn => rafter[10].ACLR
rstn => rafter[11].ACLR
rstn => rafter[12].ACLR
rstn => rafter[13].ACLR
rstn => rafter[14].ACLR
rstn => rafter[15].ACLR
rstn => rafter[16].ACLR
rstn => rafter[17].ACLR
rstn => rafter[18].ACLR
rstn => rafter[19].ACLR
rstn => rafter[20].ACLR
rstn => rafter[21].ACLR
rstn => rafter[22].ACLR
rstn => rafter[23].ACLR
rstn => rafter[24].ACLR
rstn => rafter[25].ACLR
rstn => rafter[26].ACLR
rstn => rafter[27].ACLR
rstn => rafter[28].ACLR
rstn => rafter[29].ACLR
rstn => rafter[30].ACLR
rstn => rafter[31].ACLR
rstn => rafter[32].ACLR
rstn => rafter[33].ACLR
rstn => rafter[34].ACLR
rstn => rafter[35].ACLR
rstn => rafter[36].ACLR
rstn => rafter[37].ACLR
rstn => rafter[38].ACLR
rstn => rafter[39].ACLR
rstn => rafter[40].ACLR
rstn => rafter[41].ACLR
rstn => lafter[0].ACLR
rstn => lafter[1].ACLR
rstn => lafter[2].ACLR
rstn => lafter[3].ACLR
rstn => lafter[4].ACLR
rstn => lafter[5].ACLR
rstn => lafter[6].ACLR
rstn => lafter[7].ACLR
rstn => lafter[8].ACLR
rstn => lafter[9].ACLR
rstn => lafter[10].ACLR
rstn => lafter[11].ACLR
rstn => lafter[12].ACLR
rstn => lafter[13].ACLR
rstn => lafter[14].ACLR
rstn => lafter[15].ACLR
rstn => lafter[16].ACLR
rstn => lafter[17].ACLR
rstn => lafter[18].ACLR
rstn => lafter[19].ACLR
rstn => lafter[20].ACLR
rstn => lafter[21].ACLR
rstn => lafter[22].ACLR
rstn => lafter[23].ACLR
rstn => lafter[24].ACLR
rstn => lafter[25].ACLR
rstn => lafter[26].ACLR
rstn => lafter[27].ACLR
rstn => lafter[28].ACLR
rstn => lafter[29].ACLR
rstn => lafter[30].ACLR
rstn => lafter[31].ACLR
rstn => lafter[32].ACLR
rstn => lafter[33].ACLR
rstn => lafter[34].ACLR
rstn => lafter[35].ACLR
rstn => lafter[36].ACLR
rstn => lafter[37].ACLR
rstn => lafter[38].ACLR
rstn => lafter[39].ACLR
rstn => lafter[40].ACLR
rstn => lafter[41].ACLR
rstn => lrsel_old.ACLR
rstn => lrsel_change.ACLR
rstn => current_s~6.DATAIN
rstn => rbar[0]~reg0.ENA
rstn => vsync_old.ENA
rstn => vsync_change.ENA
rstn => channel.ENA
rstn => counter[5].ENA
rstn => counter[4].ENA
rstn => counter[3].ENA
rstn => counter[2].ENA
rstn => counter[1].ENA
rstn => counter[0].ENA
rstn => lbar[7]~reg0.ENA
rstn => lbar[6]~reg0.ENA
rstn => lbar[5]~reg0.ENA
rstn => lbar[4]~reg0.ENA
rstn => lbar[3]~reg0.ENA
rstn => lbar[2]~reg0.ENA
rstn => lbar[1]~reg0.ENA
rstn => lbar[0]~reg0.ENA
rstn => rbar[7]~reg0.ENA
rstn => rbar[6]~reg0.ENA
rstn => rbar[5]~reg0.ENA
rstn => rbar[4]~reg0.ENA
rstn => rbar[3]~reg0.ENA
rstn => rbar[2]~reg0.ENA
rstn => rbar[1]~reg0.ENA
lrsel => lrsel_change.IN1
lrsel => process_0.IN1
lrsel => channel.DATAB
lrsel => lrsel_old.DATAIN
lrsel => process_0.IN1
LC[0] => Equal0.IN31
LC[0] => Mult0.IN30
LC[0] => Mult0.IN31
LC[1] => Equal0.IN30
LC[1] => Mult0.IN28
LC[1] => Mult0.IN29
LC[2] => Equal0.IN29
LC[2] => Mult0.IN26
LC[2] => Mult0.IN27
LC[3] => Equal0.IN28
LC[3] => Mult0.IN24
LC[3] => Mult0.IN25
LC[4] => Equal0.IN27
LC[4] => Mult0.IN22
LC[4] => Mult0.IN23
LC[5] => Equal0.IN26
LC[5] => Mult0.IN20
LC[5] => Mult0.IN21
LC[6] => Equal0.IN25
LC[6] => Mult0.IN18
LC[6] => Mult0.IN19
LC[7] => Equal0.IN24
LC[7] => Mult0.IN16
LC[7] => Mult0.IN17
LC[8] => Equal0.IN23
LC[8] => Mult0.IN14
LC[8] => Mult0.IN15
LC[9] => Equal0.IN22
LC[9] => Mult0.IN12
LC[9] => Mult0.IN13
LC[10] => Equal0.IN21
LC[10] => Mult0.IN10
LC[10] => Mult0.IN11
LC[11] => Equal0.IN20
LC[11] => Mult0.IN8
LC[11] => Mult0.IN9
LC[12] => Equal0.IN19
LC[12] => Mult0.IN6
LC[12] => Mult0.IN7
LC[13] => Equal0.IN18
LC[13] => Mult0.IN4
LC[13] => Mult0.IN5
LC[14] => Equal0.IN17
LC[14] => Mult0.IN2
LC[14] => Mult0.IN3
LC[15] => Equal0.IN16
LC[15] => Mult0.IN0
LC[15] => Mult0.IN1
RC[0] => Equal1.IN31
RC[0] => Mult1.IN30
RC[0] => Mult1.IN31
RC[1] => Equal1.IN30
RC[1] => Mult1.IN28
RC[1] => Mult1.IN29
RC[2] => Equal1.IN29
RC[2] => Mult1.IN26
RC[2] => Mult1.IN27
RC[3] => Equal1.IN28
RC[3] => Mult1.IN24
RC[3] => Mult1.IN25
RC[4] => Equal1.IN27
RC[4] => Mult1.IN22
RC[4] => Mult1.IN23
RC[5] => Equal1.IN26
RC[5] => Mult1.IN20
RC[5] => Mult1.IN21
RC[6] => Equal1.IN25
RC[6] => Mult1.IN18
RC[6] => Mult1.IN19
RC[7] => Equal1.IN24
RC[7] => Mult1.IN16
RC[7] => Mult1.IN17
RC[8] => Equal1.IN23
RC[8] => Mult1.IN14
RC[8] => Mult1.IN15
RC[9] => Equal1.IN22
RC[9] => Mult1.IN12
RC[9] => Mult1.IN13
RC[10] => Equal1.IN21
RC[10] => Mult1.IN10
RC[10] => Mult1.IN11
RC[11] => Equal1.IN20
RC[11] => Mult1.IN8
RC[11] => Mult1.IN9
RC[12] => Equal1.IN19
RC[12] => Mult1.IN6
RC[12] => Mult1.IN7
RC[13] => Equal1.IN18
RC[13] => Mult1.IN4
RC[13] => Mult1.IN5
RC[14] => Equal1.IN17
RC[14] => Mult1.IN2
RC[14] => Mult1.IN3
RC[15] => Equal1.IN16
RC[15] => Mult1.IN0
RC[15] => Mult1.IN1
vsync => vsync_change.IN1
vsync => process_0.IN1
vsync => vsync_old.DATAIN
lbar[0] <= lbar[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[1] <= lbar[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[2] <= lbar[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[3] <= lbar[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[4] <= lbar[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[5] <= lbar[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[6] <= lbar[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[7] <= lbar[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[0] <= rbar[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[1] <= rbar[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[2] <= rbar[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[3] <= rbar[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[4] <= rbar[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[5] <= rbar[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[6] <= rbar[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[7] <= rbar[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Proj|Analysis:inst_post_adjustment
clk => rbar[0]~reg0.CLK
clk => rbar[1]~reg0.CLK
clk => rbar[2]~reg0.CLK
clk => rbar[3]~reg0.CLK
clk => rbar[4]~reg0.CLK
clk => rbar[5]~reg0.CLK
clk => rbar[6]~reg0.CLK
clk => rbar[7]~reg0.CLK
clk => lbar[0]~reg0.CLK
clk => lbar[1]~reg0.CLK
clk => lbar[2]~reg0.CLK
clk => lbar[3]~reg0.CLK
clk => lbar[4]~reg0.CLK
clk => lbar[5]~reg0.CLK
clk => lbar[6]~reg0.CLK
clk => lbar[7]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => channel.CLK
clk => vsync_change.CLK
clk => vsync_old.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => temp[18].CLK
clk => temp[19].CLK
clk => temp[20].CLK
clk => temp[21].CLK
clk => temp[22].CLK
clk => temp[23].CLK
clk => temp[24].CLK
clk => temp[25].CLK
clk => temp[26].CLK
clk => temp[27].CLK
clk => temp[28].CLK
clk => temp[29].CLK
clk => temp[30].CLK
clk => temp[31].CLK
clk => temp[32].CLK
clk => temp[33].CLK
clk => temp[34].CLK
clk => temp[35].CLK
clk => temp[36].CLK
clk => temp[37].CLK
clk => temp[38].CLK
clk => temp[39].CLK
clk => temp[40].CLK
clk => temp[41].CLK
clk => rafter[0].CLK
clk => rafter[1].CLK
clk => rafter[2].CLK
clk => rafter[3].CLK
clk => rafter[4].CLK
clk => rafter[5].CLK
clk => rafter[6].CLK
clk => rafter[7].CLK
clk => rafter[8].CLK
clk => rafter[9].CLK
clk => rafter[10].CLK
clk => rafter[11].CLK
clk => rafter[12].CLK
clk => rafter[13].CLK
clk => rafter[14].CLK
clk => rafter[15].CLK
clk => rafter[16].CLK
clk => rafter[17].CLK
clk => rafter[18].CLK
clk => rafter[19].CLK
clk => rafter[20].CLK
clk => rafter[21].CLK
clk => rafter[22].CLK
clk => rafter[23].CLK
clk => rafter[24].CLK
clk => rafter[25].CLK
clk => rafter[26].CLK
clk => rafter[27].CLK
clk => rafter[28].CLK
clk => rafter[29].CLK
clk => rafter[30].CLK
clk => rafter[31].CLK
clk => rafter[32].CLK
clk => rafter[33].CLK
clk => rafter[34].CLK
clk => rafter[35].CLK
clk => rafter[36].CLK
clk => rafter[37].CLK
clk => rafter[38].CLK
clk => rafter[39].CLK
clk => rafter[40].CLK
clk => rafter[41].CLK
clk => lafter[0].CLK
clk => lafter[1].CLK
clk => lafter[2].CLK
clk => lafter[3].CLK
clk => lafter[4].CLK
clk => lafter[5].CLK
clk => lafter[6].CLK
clk => lafter[7].CLK
clk => lafter[8].CLK
clk => lafter[9].CLK
clk => lafter[10].CLK
clk => lafter[11].CLK
clk => lafter[12].CLK
clk => lafter[13].CLK
clk => lafter[14].CLK
clk => lafter[15].CLK
clk => lafter[16].CLK
clk => lafter[17].CLK
clk => lafter[18].CLK
clk => lafter[19].CLK
clk => lafter[20].CLK
clk => lafter[21].CLK
clk => lafter[22].CLK
clk => lafter[23].CLK
clk => lafter[24].CLK
clk => lafter[25].CLK
clk => lafter[26].CLK
clk => lafter[27].CLK
clk => lafter[28].CLK
clk => lafter[29].CLK
clk => lafter[30].CLK
clk => lafter[31].CLK
clk => lafter[32].CLK
clk => lafter[33].CLK
clk => lafter[34].CLK
clk => lafter[35].CLK
clk => lafter[36].CLK
clk => lafter[37].CLK
clk => lafter[38].CLK
clk => lafter[39].CLK
clk => lafter[40].CLK
clk => lafter[41].CLK
clk => lrsel_old.CLK
clk => lrsel_change.CLK
clk => current_s~4.DATAIN
rstn => temp[0].ACLR
rstn => temp[1].ACLR
rstn => temp[2].ACLR
rstn => temp[3].ACLR
rstn => temp[4].ACLR
rstn => temp[5].ACLR
rstn => temp[6].ACLR
rstn => temp[7].ACLR
rstn => temp[8].ACLR
rstn => temp[9].ACLR
rstn => temp[10].ACLR
rstn => temp[11].ACLR
rstn => temp[12].ACLR
rstn => temp[13].ACLR
rstn => temp[14].ACLR
rstn => temp[15].ACLR
rstn => temp[16].ACLR
rstn => temp[17].ACLR
rstn => temp[18].ACLR
rstn => temp[19].ACLR
rstn => temp[20].ACLR
rstn => temp[21].ACLR
rstn => temp[22].ACLR
rstn => temp[23].ACLR
rstn => temp[24].ACLR
rstn => temp[25].ACLR
rstn => temp[26].ACLR
rstn => temp[27].ACLR
rstn => temp[28].ACLR
rstn => temp[29].ACLR
rstn => temp[30].ACLR
rstn => temp[31].ACLR
rstn => temp[32].ACLR
rstn => temp[33].ACLR
rstn => temp[34].ACLR
rstn => temp[35].ACLR
rstn => temp[36].ACLR
rstn => temp[37].ACLR
rstn => temp[38].ACLR
rstn => temp[39].ACLR
rstn => temp[40].ACLR
rstn => temp[41].ACLR
rstn => rafter[0].ACLR
rstn => rafter[1].ACLR
rstn => rafter[2].ACLR
rstn => rafter[3].ACLR
rstn => rafter[4].ACLR
rstn => rafter[5].ACLR
rstn => rafter[6].ACLR
rstn => rafter[7].ACLR
rstn => rafter[8].ACLR
rstn => rafter[9].ACLR
rstn => rafter[10].ACLR
rstn => rafter[11].ACLR
rstn => rafter[12].ACLR
rstn => rafter[13].ACLR
rstn => rafter[14].ACLR
rstn => rafter[15].ACLR
rstn => rafter[16].ACLR
rstn => rafter[17].ACLR
rstn => rafter[18].ACLR
rstn => rafter[19].ACLR
rstn => rafter[20].ACLR
rstn => rafter[21].ACLR
rstn => rafter[22].ACLR
rstn => rafter[23].ACLR
rstn => rafter[24].ACLR
rstn => rafter[25].ACLR
rstn => rafter[26].ACLR
rstn => rafter[27].ACLR
rstn => rafter[28].ACLR
rstn => rafter[29].ACLR
rstn => rafter[30].ACLR
rstn => rafter[31].ACLR
rstn => rafter[32].ACLR
rstn => rafter[33].ACLR
rstn => rafter[34].ACLR
rstn => rafter[35].ACLR
rstn => rafter[36].ACLR
rstn => rafter[37].ACLR
rstn => rafter[38].ACLR
rstn => rafter[39].ACLR
rstn => rafter[40].ACLR
rstn => rafter[41].ACLR
rstn => lafter[0].ACLR
rstn => lafter[1].ACLR
rstn => lafter[2].ACLR
rstn => lafter[3].ACLR
rstn => lafter[4].ACLR
rstn => lafter[5].ACLR
rstn => lafter[6].ACLR
rstn => lafter[7].ACLR
rstn => lafter[8].ACLR
rstn => lafter[9].ACLR
rstn => lafter[10].ACLR
rstn => lafter[11].ACLR
rstn => lafter[12].ACLR
rstn => lafter[13].ACLR
rstn => lafter[14].ACLR
rstn => lafter[15].ACLR
rstn => lafter[16].ACLR
rstn => lafter[17].ACLR
rstn => lafter[18].ACLR
rstn => lafter[19].ACLR
rstn => lafter[20].ACLR
rstn => lafter[21].ACLR
rstn => lafter[22].ACLR
rstn => lafter[23].ACLR
rstn => lafter[24].ACLR
rstn => lafter[25].ACLR
rstn => lafter[26].ACLR
rstn => lafter[27].ACLR
rstn => lafter[28].ACLR
rstn => lafter[29].ACLR
rstn => lafter[30].ACLR
rstn => lafter[31].ACLR
rstn => lafter[32].ACLR
rstn => lafter[33].ACLR
rstn => lafter[34].ACLR
rstn => lafter[35].ACLR
rstn => lafter[36].ACLR
rstn => lafter[37].ACLR
rstn => lafter[38].ACLR
rstn => lafter[39].ACLR
rstn => lafter[40].ACLR
rstn => lafter[41].ACLR
rstn => lrsel_old.ACLR
rstn => lrsel_change.ACLR
rstn => current_s~6.DATAIN
rstn => rbar[0]~reg0.ENA
rstn => vsync_old.ENA
rstn => vsync_change.ENA
rstn => channel.ENA
rstn => counter[5].ENA
rstn => counter[4].ENA
rstn => counter[3].ENA
rstn => counter[2].ENA
rstn => counter[1].ENA
rstn => counter[0].ENA
rstn => lbar[7]~reg0.ENA
rstn => lbar[6]~reg0.ENA
rstn => lbar[5]~reg0.ENA
rstn => lbar[4]~reg0.ENA
rstn => lbar[3]~reg0.ENA
rstn => lbar[2]~reg0.ENA
rstn => lbar[1]~reg0.ENA
rstn => lbar[0]~reg0.ENA
rstn => rbar[7]~reg0.ENA
rstn => rbar[6]~reg0.ENA
rstn => rbar[5]~reg0.ENA
rstn => rbar[4]~reg0.ENA
rstn => rbar[3]~reg0.ENA
rstn => rbar[2]~reg0.ENA
rstn => rbar[1]~reg0.ENA
lrsel => lrsel_change.IN1
lrsel => process_0.IN1
lrsel => channel.DATAB
lrsel => lrsel_old.DATAIN
lrsel => process_0.IN1
LC[0] => Equal0.IN31
LC[0] => Mult0.IN30
LC[0] => Mult0.IN31
LC[1] => Equal0.IN30
LC[1] => Mult0.IN28
LC[1] => Mult0.IN29
LC[2] => Equal0.IN29
LC[2] => Mult0.IN26
LC[2] => Mult0.IN27
LC[3] => Equal0.IN28
LC[3] => Mult0.IN24
LC[3] => Mult0.IN25
LC[4] => Equal0.IN27
LC[4] => Mult0.IN22
LC[4] => Mult0.IN23
LC[5] => Equal0.IN26
LC[5] => Mult0.IN20
LC[5] => Mult0.IN21
LC[6] => Equal0.IN25
LC[6] => Mult0.IN18
LC[6] => Mult0.IN19
LC[7] => Equal0.IN24
LC[7] => Mult0.IN16
LC[7] => Mult0.IN17
LC[8] => Equal0.IN23
LC[8] => Mult0.IN14
LC[8] => Mult0.IN15
LC[9] => Equal0.IN22
LC[9] => Mult0.IN12
LC[9] => Mult0.IN13
LC[10] => Equal0.IN21
LC[10] => Mult0.IN10
LC[10] => Mult0.IN11
LC[11] => Equal0.IN20
LC[11] => Mult0.IN8
LC[11] => Mult0.IN9
LC[12] => Equal0.IN19
LC[12] => Mult0.IN6
LC[12] => Mult0.IN7
LC[13] => Equal0.IN18
LC[13] => Mult0.IN4
LC[13] => Mult0.IN5
LC[14] => Equal0.IN17
LC[14] => Mult0.IN2
LC[14] => Mult0.IN3
LC[15] => Equal0.IN16
LC[15] => Mult0.IN0
LC[15] => Mult0.IN1
RC[0] => Equal1.IN31
RC[0] => Mult1.IN30
RC[0] => Mult1.IN31
RC[1] => Equal1.IN30
RC[1] => Mult1.IN28
RC[1] => Mult1.IN29
RC[2] => Equal1.IN29
RC[2] => Mult1.IN26
RC[2] => Mult1.IN27
RC[3] => Equal1.IN28
RC[3] => Mult1.IN24
RC[3] => Mult1.IN25
RC[4] => Equal1.IN27
RC[4] => Mult1.IN22
RC[4] => Mult1.IN23
RC[5] => Equal1.IN26
RC[5] => Mult1.IN20
RC[5] => Mult1.IN21
RC[6] => Equal1.IN25
RC[6] => Mult1.IN18
RC[6] => Mult1.IN19
RC[7] => Equal1.IN24
RC[7] => Mult1.IN16
RC[7] => Mult1.IN17
RC[8] => Equal1.IN23
RC[8] => Mult1.IN14
RC[8] => Mult1.IN15
RC[9] => Equal1.IN22
RC[9] => Mult1.IN12
RC[9] => Mult1.IN13
RC[10] => Equal1.IN21
RC[10] => Mult1.IN10
RC[10] => Mult1.IN11
RC[11] => Equal1.IN20
RC[11] => Mult1.IN8
RC[11] => Mult1.IN9
RC[12] => Equal1.IN19
RC[12] => Mult1.IN6
RC[12] => Mult1.IN7
RC[13] => Equal1.IN18
RC[13] => Mult1.IN4
RC[13] => Mult1.IN5
RC[14] => Equal1.IN17
RC[14] => Mult1.IN2
RC[14] => Mult1.IN3
RC[15] => Equal1.IN16
RC[15] => Mult1.IN0
RC[15] => Mult1.IN1
vsync => vsync_change.IN1
vsync => process_0.IN1
vsync => vsync_old.DATAIN
lbar[0] <= lbar[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[1] <= lbar[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[2] <= lbar[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[3] <= lbar[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[4] <= lbar[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[5] <= lbar[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[6] <= lbar[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lbar[7] <= lbar[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[0] <= rbar[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[1] <= rbar[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[2] <= rbar[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[3] <= rbar[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[4] <= rbar[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[5] <= rbar[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[6] <= rbar[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rbar[7] <= rbar[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Proj|i2c_driver:inst
clk => clock_div[0].CLK
clk => clock_div[1].CLK
clk => clock_div[2].CLK
clk => clock_div[3].CLK
clk => clock_div[4].CLK
clk => clock_div[5].CLK
clk => clock_div[6].CLK
clk => clock_div[7].CLK
clk => clock_div[8].CLK
clk => sda_int.CLK
clk => i2c_ready.CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => bit_cnt[4].CLK
clk => i2c_data_int[0].CLK
clk => i2c_data_int[1].CLK
clk => i2c_data_int[2].CLK
clk => i2c_data_int[3].CLK
clk => i2c_data_int[4].CLK
clk => i2c_data_int[5].CLK
clk => i2c_data_int[6].CLK
clk => i2c_data_int[7].CLK
clk => i2c_data_int[8].CLK
clk => i2c_data_int[9].CLK
clk => i2c_data_int[10].CLK
clk => i2c_data_int[11].CLK
clk => i2c_data_int[12].CLK
clk => i2c_data_int[13].CLK
clk => i2c_data_int[14].CLK
clk => i2c_data_int[15].CLK
clk => i2c_data_int[16].CLK
clk => i2c_data_int[17].CLK
clk => i2c_data_int[18].CLK
clk => i2c_data_int[19].CLK
clk => i2c_data_int[20].CLK
clk => i2c_data_int[21].CLK
clk => i2c_data_int[22].CLK
clk => i2c_data_int[23].CLK
clk => i2c_data_int[24].CLK
clk => i2c_data_int[25].CLK
clk => i2c_data_int[26].CLK
clk => i2c_data_int[27].CLK
clk => i2c_data_int[28].CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => i2c_start.CLK
clk => i2c_data[0].CLK
clk => i2c_data[1].CLK
clk => i2c_data[2].CLK
clk => i2c_data[3].CLK
clk => i2c_data[4].CLK
clk => i2c_data[5].CLK
clk => i2c_data[6].CLK
clk => i2c_data[7].CLK
clk => i2c_data[8].CLK
clk => i2c_data[9].CLK
clk => i2c_data[10].CLK
clk => i2c_data[11].CLK
clk => i2c_data[12].CLK
clk => i2c_data[13].CLK
clk => i2c_data[14].CLK
clk => i2c_data[15].CLK
clk => i2c_data[17].CLK
clk => i2c_data[18].CLK
clk => i2c_data[19].CLK
clk => i2c_data[20].CLK
clk => i2c_data[21].CLK
clk => i2c_data[22].CLK
clk => i2c_data[23].CLK
rst => clock_div[0].ACLR
rst => clock_div[1].ACLR
rst => clock_div[2].ACLR
rst => clock_div[3].ACLR
rst => clock_div[4].ACLR
rst => clock_div[5].ACLR
rst => clock_div[6].ACLR
rst => clock_div[7].ACLR
rst => clock_div[8].ACLR
rst => sda_int.PRESET
rst => i2c_ready.PRESET
rst => bit_cnt[0].ACLR
rst => bit_cnt[1].ACLR
rst => bit_cnt[2].ACLR
rst => bit_cnt[3].ACLR
rst => bit_cnt[4].ACLR
rst => i2c_data_int[0].PRESET
rst => i2c_data_int[1].PRESET
rst => i2c_data_int[2].PRESET
rst => i2c_data_int[3].PRESET
rst => i2c_data_int[4].PRESET
rst => i2c_data_int[5].PRESET
rst => i2c_data_int[6].PRESET
rst => i2c_data_int[7].PRESET
rst => i2c_data_int[8].PRESET
rst => i2c_data_int[9].PRESET
rst => i2c_data_int[10].PRESET
rst => i2c_data_int[11].PRESET
rst => i2c_data_int[12].PRESET
rst => i2c_data_int[13].PRESET
rst => i2c_data_int[14].PRESET
rst => i2c_data_int[15].PRESET
rst => i2c_data_int[16].PRESET
rst => i2c_data_int[17].PRESET
rst => i2c_data_int[18].PRESET
rst => i2c_data_int[19].PRESET
rst => i2c_data_int[20].PRESET
rst => i2c_data_int[21].PRESET
rst => i2c_data_int[22].PRESET
rst => i2c_data_int[23].PRESET
rst => i2c_data_int[24].PRESET
rst => i2c_data_int[25].PRESET
rst => i2c_data_int[26].PRESET
rst => i2c_data_int[27].PRESET
rst => i2c_data_int[28].PRESET
rst => cnt[0].ACLR
rst => cnt[1].ACLR
rst => cnt[2].ACLR
rst => cnt[3].ACLR
rst => i2c_start.ACLR
rst => i2c_data[0].ACLR
rst => i2c_data[1].ACLR
rst => i2c_data[2].ACLR
rst => i2c_data[3].ACLR
rst => i2c_data[4].ACLR
rst => i2c_data[5].ACLR
rst => i2c_data[6].ACLR
rst => i2c_data[7].ACLR
rst => i2c_data[8].ACLR
rst => i2c_data[9].ACLR
rst => i2c_data[10].ACLR
rst => i2c_data[11].ACLR
rst => i2c_data[12].ACLR
rst => i2c_data[13].ACLR
rst => i2c_data[14].ACLR
rst => i2c_data[15].ACLR
rst => i2c_data[17].ACLR
rst => i2c_data[18].ACLR
rst => i2c_data[19].ACLR
rst => i2c_data[20].ACLR
rst => i2c_data[21].ACLR
rst => i2c_data[22].ACLR
rst => i2c_data[23].ACLR
scl <= scl.DB_MAX_OUTPUT_PORT_TYPE
sda <= sda.DB_MAX_OUTPUT_PORT_TYPE
sclD <= sclD.DB_MAX_OUTPUT_PORT_TYPE
sdaD <= sdaD.DB_MAX_OUTPUT_PORT_TYPE


|Proj|group_no:inst8
HEX7[6] <= <GND>
HEX7[5] <= <GND>
HEX7[4] <= <VCC>
HEX7[3] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= <GND>
HEX7[1] <= <GND>
HEX7[0] <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= <VCC>
HEX6[3] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= <GND>
HEX6[1] <= <GND>
HEX6[0] <= Equal7.DB_MAX_OUTPUT_PORT_TYPE


