# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../T_FF.vhd" \
"../../../../../bai_5.vhd" \
"../../../../../tb_bai_5.vhd" \

# Do not sort compile order
nosort
