
BOOTLOADER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c7c  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08009f4c  08009f4c  00019f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a134  0800a134  0001a134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a13c  0800a13c  0001a13c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a140  0800a140  0001a140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  24000000  0800a144  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001a4  24000078  0800a1bc  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400021c  0800a1bc  0002021c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001293b  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002764  00000000  00000000  000329e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000c80  00000000  00000000  00035148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000b88  00000000  00000000  00035dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00032eea  00000000  00000000  00036950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000131b6  00000000  00000000  0006983a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001429b0  00000000  00000000  0007c9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  001bf3a0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003a78  00000000  00000000  001bf3f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000078 	.word	0x24000078
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08009f34 	.word	0x08009f34

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	2400007c 	.word	0x2400007c
 800030c:	08009f34 	.word	0x08009f34

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80003c4:	f000 b974 	b.w	80006b0 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	4604      	mov	r4, r0
 80003e8:	468e      	mov	lr, r1
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d14d      	bne.n	800048a <__udivmoddi4+0xaa>
 80003ee:	428a      	cmp	r2, r1
 80003f0:	4694      	mov	ip, r2
 80003f2:	d969      	bls.n	80004c8 <__udivmoddi4+0xe8>
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	b152      	cbz	r2, 8000410 <__udivmoddi4+0x30>
 80003fa:	fa01 f302 	lsl.w	r3, r1, r2
 80003fe:	f1c2 0120 	rsb	r1, r2, #32
 8000402:	fa20 f101 	lsr.w	r1, r0, r1
 8000406:	fa0c fc02 	lsl.w	ip, ip, r2
 800040a:	ea41 0e03 	orr.w	lr, r1, r3
 800040e:	4094      	lsls	r4, r2
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	0c21      	lsrs	r1, r4, #16
 8000416:	fbbe f6f8 	udiv	r6, lr, r8
 800041a:	fa1f f78c 	uxth.w	r7, ip
 800041e:	fb08 e316 	mls	r3, r8, r6, lr
 8000422:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000426:	fb06 f107 	mul.w	r1, r6, r7
 800042a:	4299      	cmp	r1, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x64>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000436:	f080 811f 	bcs.w	8000678 <__udivmoddi4+0x298>
 800043a:	4299      	cmp	r1, r3
 800043c:	f240 811c 	bls.w	8000678 <__udivmoddi4+0x298>
 8000440:	3e02      	subs	r6, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f0f8 	udiv	r0, r3, r8
 800044c:	fb08 3310 	mls	r3, r8, r0, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb00 f707 	mul.w	r7, r0, r7
 8000458:	42a7      	cmp	r7, r4
 800045a:	d90a      	bls.n	8000472 <__udivmoddi4+0x92>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000464:	f080 810a 	bcs.w	800067c <__udivmoddi4+0x29c>
 8000468:	42a7      	cmp	r7, r4
 800046a:	f240 8107 	bls.w	800067c <__udivmoddi4+0x29c>
 800046e:	4464      	add	r4, ip
 8000470:	3802      	subs	r0, #2
 8000472:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000476:	1be4      	subs	r4, r4, r7
 8000478:	2600      	movs	r6, #0
 800047a:	b11d      	cbz	r5, 8000484 <__udivmoddi4+0xa4>
 800047c:	40d4      	lsrs	r4, r2
 800047e:	2300      	movs	r3, #0
 8000480:	e9c5 4300 	strd	r4, r3, [r5]
 8000484:	4631      	mov	r1, r6
 8000486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800048a:	428b      	cmp	r3, r1
 800048c:	d909      	bls.n	80004a2 <__udivmoddi4+0xc2>
 800048e:	2d00      	cmp	r5, #0
 8000490:	f000 80ef 	beq.w	8000672 <__udivmoddi4+0x292>
 8000494:	2600      	movs	r6, #0
 8000496:	e9c5 0100 	strd	r0, r1, [r5]
 800049a:	4630      	mov	r0, r6
 800049c:	4631      	mov	r1, r6
 800049e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004a2:	fab3 f683 	clz	r6, r3
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	d14a      	bne.n	8000540 <__udivmoddi4+0x160>
 80004aa:	428b      	cmp	r3, r1
 80004ac:	d302      	bcc.n	80004b4 <__udivmoddi4+0xd4>
 80004ae:	4282      	cmp	r2, r0
 80004b0:	f200 80f9 	bhi.w	80006a6 <__udivmoddi4+0x2c6>
 80004b4:	1a84      	subs	r4, r0, r2
 80004b6:	eb61 0303 	sbc.w	r3, r1, r3
 80004ba:	2001      	movs	r0, #1
 80004bc:	469e      	mov	lr, r3
 80004be:	2d00      	cmp	r5, #0
 80004c0:	d0e0      	beq.n	8000484 <__udivmoddi4+0xa4>
 80004c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80004c6:	e7dd      	b.n	8000484 <__udivmoddi4+0xa4>
 80004c8:	b902      	cbnz	r2, 80004cc <__udivmoddi4+0xec>
 80004ca:	deff      	udf	#255	; 0xff
 80004cc:	fab2 f282 	clz	r2, r2
 80004d0:	2a00      	cmp	r2, #0
 80004d2:	f040 8092 	bne.w	80005fa <__udivmoddi4+0x21a>
 80004d6:	eba1 010c 	sub.w	r1, r1, ip
 80004da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004de:	fa1f fe8c 	uxth.w	lr, ip
 80004e2:	2601      	movs	r6, #1
 80004e4:	0c20      	lsrs	r0, r4, #16
 80004e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ea:	fb07 1113 	mls	r1, r7, r3, r1
 80004ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004f2:	fb0e f003 	mul.w	r0, lr, r3
 80004f6:	4288      	cmp	r0, r1
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x12c>
 80004fa:	eb1c 0101 	adds.w	r1, ip, r1
 80004fe:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x12a>
 8000504:	4288      	cmp	r0, r1
 8000506:	f200 80cb 	bhi.w	80006a0 <__udivmoddi4+0x2c0>
 800050a:	4643      	mov	r3, r8
 800050c:	1a09      	subs	r1, r1, r0
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb1 f0f7 	udiv	r0, r1, r7
 8000514:	fb07 1110 	mls	r1, r7, r0, r1
 8000518:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800051c:	fb0e fe00 	mul.w	lr, lr, r0
 8000520:	45a6      	cmp	lr, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x156>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800052c:	d202      	bcs.n	8000534 <__udivmoddi4+0x154>
 800052e:	45a6      	cmp	lr, r4
 8000530:	f200 80bb 	bhi.w	80006aa <__udivmoddi4+0x2ca>
 8000534:	4608      	mov	r0, r1
 8000536:	eba4 040e 	sub.w	r4, r4, lr
 800053a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800053e:	e79c      	b.n	800047a <__udivmoddi4+0x9a>
 8000540:	f1c6 0720 	rsb	r7, r6, #32
 8000544:	40b3      	lsls	r3, r6
 8000546:	fa22 fc07 	lsr.w	ip, r2, r7
 800054a:	ea4c 0c03 	orr.w	ip, ip, r3
 800054e:	fa20 f407 	lsr.w	r4, r0, r7
 8000552:	fa01 f306 	lsl.w	r3, r1, r6
 8000556:	431c      	orrs	r4, r3
 8000558:	40f9      	lsrs	r1, r7
 800055a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800055e:	fa00 f306 	lsl.w	r3, r0, r6
 8000562:	fbb1 f8f9 	udiv	r8, r1, r9
 8000566:	0c20      	lsrs	r0, r4, #16
 8000568:	fa1f fe8c 	uxth.w	lr, ip
 800056c:	fb09 1118 	mls	r1, r9, r8, r1
 8000570:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000574:	fb08 f00e 	mul.w	r0, r8, lr
 8000578:	4288      	cmp	r0, r1
 800057a:	fa02 f206 	lsl.w	r2, r2, r6
 800057e:	d90b      	bls.n	8000598 <__udivmoddi4+0x1b8>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000588:	f080 8088 	bcs.w	800069c <__udivmoddi4+0x2bc>
 800058c:	4288      	cmp	r0, r1
 800058e:	f240 8085 	bls.w	800069c <__udivmoddi4+0x2bc>
 8000592:	f1a8 0802 	sub.w	r8, r8, #2
 8000596:	4461      	add	r1, ip
 8000598:	1a09      	subs	r1, r1, r0
 800059a:	b2a4      	uxth	r4, r4
 800059c:	fbb1 f0f9 	udiv	r0, r1, r9
 80005a0:	fb09 1110 	mls	r1, r9, r0, r1
 80005a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80005a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80005ac:	458e      	cmp	lr, r1
 80005ae:	d908      	bls.n	80005c2 <__udivmoddi4+0x1e2>
 80005b0:	eb1c 0101 	adds.w	r1, ip, r1
 80005b4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80005b8:	d26c      	bcs.n	8000694 <__udivmoddi4+0x2b4>
 80005ba:	458e      	cmp	lr, r1
 80005bc:	d96a      	bls.n	8000694 <__udivmoddi4+0x2b4>
 80005be:	3802      	subs	r0, #2
 80005c0:	4461      	add	r1, ip
 80005c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80005c6:	fba0 9402 	umull	r9, r4, r0, r2
 80005ca:	eba1 010e 	sub.w	r1, r1, lr
 80005ce:	42a1      	cmp	r1, r4
 80005d0:	46c8      	mov	r8, r9
 80005d2:	46a6      	mov	lr, r4
 80005d4:	d356      	bcc.n	8000684 <__udivmoddi4+0x2a4>
 80005d6:	d053      	beq.n	8000680 <__udivmoddi4+0x2a0>
 80005d8:	b15d      	cbz	r5, 80005f2 <__udivmoddi4+0x212>
 80005da:	ebb3 0208 	subs.w	r2, r3, r8
 80005de:	eb61 010e 	sbc.w	r1, r1, lr
 80005e2:	fa01 f707 	lsl.w	r7, r1, r7
 80005e6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ea:	40f1      	lsrs	r1, r6
 80005ec:	431f      	orrs	r7, r3
 80005ee:	e9c5 7100 	strd	r7, r1, [r5]
 80005f2:	2600      	movs	r6, #0
 80005f4:	4631      	mov	r1, r6
 80005f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	40d8      	lsrs	r0, r3
 8000600:	fa0c fc02 	lsl.w	ip, ip, r2
 8000604:	fa21 f303 	lsr.w	r3, r1, r3
 8000608:	4091      	lsls	r1, r2
 800060a:	4301      	orrs	r1, r0
 800060c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000610:	fa1f fe8c 	uxth.w	lr, ip
 8000614:	fbb3 f0f7 	udiv	r0, r3, r7
 8000618:	fb07 3610 	mls	r6, r7, r0, r3
 800061c:	0c0b      	lsrs	r3, r1, #16
 800061e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000622:	fb00 f60e 	mul.w	r6, r0, lr
 8000626:	429e      	cmp	r6, r3
 8000628:	fa04 f402 	lsl.w	r4, r4, r2
 800062c:	d908      	bls.n	8000640 <__udivmoddi4+0x260>
 800062e:	eb1c 0303 	adds.w	r3, ip, r3
 8000632:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000636:	d22f      	bcs.n	8000698 <__udivmoddi4+0x2b8>
 8000638:	429e      	cmp	r6, r3
 800063a:	d92d      	bls.n	8000698 <__udivmoddi4+0x2b8>
 800063c:	3802      	subs	r0, #2
 800063e:	4463      	add	r3, ip
 8000640:	1b9b      	subs	r3, r3, r6
 8000642:	b289      	uxth	r1, r1
 8000644:	fbb3 f6f7 	udiv	r6, r3, r7
 8000648:	fb07 3316 	mls	r3, r7, r6, r3
 800064c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000650:	fb06 f30e 	mul.w	r3, r6, lr
 8000654:	428b      	cmp	r3, r1
 8000656:	d908      	bls.n	800066a <__udivmoddi4+0x28a>
 8000658:	eb1c 0101 	adds.w	r1, ip, r1
 800065c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000660:	d216      	bcs.n	8000690 <__udivmoddi4+0x2b0>
 8000662:	428b      	cmp	r3, r1
 8000664:	d914      	bls.n	8000690 <__udivmoddi4+0x2b0>
 8000666:	3e02      	subs	r6, #2
 8000668:	4461      	add	r1, ip
 800066a:	1ac9      	subs	r1, r1, r3
 800066c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000670:	e738      	b.n	80004e4 <__udivmoddi4+0x104>
 8000672:	462e      	mov	r6, r5
 8000674:	4628      	mov	r0, r5
 8000676:	e705      	b.n	8000484 <__udivmoddi4+0xa4>
 8000678:	4606      	mov	r6, r0
 800067a:	e6e3      	b.n	8000444 <__udivmoddi4+0x64>
 800067c:	4618      	mov	r0, r3
 800067e:	e6f8      	b.n	8000472 <__udivmoddi4+0x92>
 8000680:	454b      	cmp	r3, r9
 8000682:	d2a9      	bcs.n	80005d8 <__udivmoddi4+0x1f8>
 8000684:	ebb9 0802 	subs.w	r8, r9, r2
 8000688:	eb64 0e0c 	sbc.w	lr, r4, ip
 800068c:	3801      	subs	r0, #1
 800068e:	e7a3      	b.n	80005d8 <__udivmoddi4+0x1f8>
 8000690:	4646      	mov	r6, r8
 8000692:	e7ea      	b.n	800066a <__udivmoddi4+0x28a>
 8000694:	4620      	mov	r0, r4
 8000696:	e794      	b.n	80005c2 <__udivmoddi4+0x1e2>
 8000698:	4640      	mov	r0, r8
 800069a:	e7d1      	b.n	8000640 <__udivmoddi4+0x260>
 800069c:	46d0      	mov	r8, sl
 800069e:	e77b      	b.n	8000598 <__udivmoddi4+0x1b8>
 80006a0:	3b02      	subs	r3, #2
 80006a2:	4461      	add	r1, ip
 80006a4:	e732      	b.n	800050c <__udivmoddi4+0x12c>
 80006a6:	4630      	mov	r0, r6
 80006a8:	e709      	b.n	80004be <__udivmoddi4+0xde>
 80006aa:	4464      	add	r4, ip
 80006ac:	3802      	subs	r0, #2
 80006ae:	e742      	b.n	8000536 <__udivmoddi4+0x156>

080006b0 <__aeabi_idiv0>:
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop

080006b4 <bootloader>:
 */
#include "bootloader.h"


void bootloader(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0

	printf("Bootloader is running...\r\n");
 80006ba:	481d      	ldr	r0, [pc, #116]	; (8000730 <bootloader+0x7c>)
 80006bc:	f008 fcbc 	bl	8009038 <puts>

	boot_information_t boot_information = check_applications();
 80006c0:	f000 f8b0 	bl	8000824 <check_applications>
 80006c4:	4603      	mov	r3, r0
 80006c6:	80bb      	strh	r3, [r7, #4]



	printf("%X\r\n",boot_information.existance);
 80006c8:	793b      	ldrb	r3, [r7, #4]
 80006ca:	4619      	mov	r1, r3
 80006cc:	4819      	ldr	r0, [pc, #100]	; (8000734 <bootloader+0x80>)
 80006ce:	f008 fc2d 	bl	8008f2c <iprintf>
	printf("%X\r\n",boot_information.validation);
 80006d2:	797b      	ldrb	r3, [r7, #5]
 80006d4:	4619      	mov	r1, r3
 80006d6:	4817      	ldr	r0, [pc, #92]	; (8000734 <bootloader+0x80>)
 80006d8:	f008 fc28 	bl	8008f2c <iprintf>

	int8_t result = select_application_to_boot(boot_information);
 80006dc:	6878      	ldr	r0, [r7, #4]
 80006de:	f000 f877 	bl	80007d0 <select_application_to_boot>
 80006e2:	4603      	mov	r3, r0
 80006e4:	71fb      	strb	r3, [r7, #7]

	if(result > 0){
 80006e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	dd0f      	ble.n	800070e <bootloader+0x5a>
		printf("APP%d is being loaded...\r\n", result);
 80006ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f2:	4619      	mov	r1, r3
 80006f4:	4810      	ldr	r0, [pc, #64]	; (8000738 <bootloader+0x84>)
 80006f6:	f008 fc19 	bl	8008f2c <iprintf>
		HAL_Delay(500);
 80006fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006fe:	f000 fe99 	bl	8001434 <HAL_Delay>
		load_app(result);
 8000702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000706:	4618      	mov	r0, r3
 8000708:	f000 f81c 	bl	8000744 <load_app>
			HAL_GPIO_TogglePin(GPIOB,LED_RED_Pin);
			HAL_Delay(500);
		}
	}

}
 800070c:	e00c      	b.n	8000728 <bootloader+0x74>
		printf("No available application to load!\r\n");
 800070e:	480b      	ldr	r0, [pc, #44]	; (800073c <bootloader+0x88>)
 8000710:	f008 fc92 	bl	8009038 <puts>
			HAL_GPIO_TogglePin(GPIOB,LED_RED_Pin);
 8000714:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000718:	4809      	ldr	r0, [pc, #36]	; (8000740 <bootloader+0x8c>)
 800071a:	f004 f9b8 	bl	8004a8e <HAL_GPIO_TogglePin>
			HAL_Delay(500);
 800071e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000722:	f000 fe87 	bl	8001434 <HAL_Delay>
			HAL_GPIO_TogglePin(GPIOB,LED_RED_Pin);
 8000726:	e7f5      	b.n	8000714 <bootloader+0x60>
}
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	08009f4c 	.word	0x08009f4c
 8000734:	08009f68 	.word	0x08009f68
 8000738:	08009f70 	.word	0x08009f70
 800073c:	08009f8c 	.word	0x08009f8c
 8000740:	58020400 	.word	0x58020400

08000744 <load_app>:

void load_app(int8_t app_num)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b088      	sub	sp, #32
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	71fb      	strb	r3, [r7, #7]
	uint32_t jump_PC_ptr;
	application_info_t selected_application;

	/* Retrieving PC */
	jump_PC_ptr = *(uint32_t*)(BOOTLOADER_ADDRESS + FLASH_SECTOR_SIZE * app_num + 4);
 800074e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000752:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000756:	045b      	lsls	r3, r3, #17
 8000758:	3304      	adds	r3, #4
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	61bb      	str	r3, [r7, #24]
	selected_application.func_p = (application_t)jump_PC_ptr;
 800075e:	69bb      	ldr	r3, [r7, #24]
 8000760:	613b      	str	r3, [r7, #16]

	/* Retrieving SP */
	selected_application.stack_addr = *(uint32_t*)(BOOTLOADER_ADDRESS + FLASH_SECTOR_SIZE * app_num);
 8000762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000766:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800076a:	045b      	lsls	r3, r3, #17
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	60fb      	str	r3, [r7, #12]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000770:	b672      	cpsid	i
}
 8000772:	bf00      	nop
	__disable_irq();

    int i;
	// Disable IRQs
    for (i = 0; i < 8; i ++) NVIC->ICER[i] = 0xFFFFFFFF;
 8000774:	2300      	movs	r3, #0
 8000776:	61fb      	str	r3, [r7, #28]
 8000778:	e009      	b.n	800078e <load_app+0x4a>
 800077a:	4a14      	ldr	r2, [pc, #80]	; (80007cc <load_app+0x88>)
 800077c:	69fb      	ldr	r3, [r7, #28]
 800077e:	3320      	adds	r3, #32
 8000780:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000784:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000788:	69fb      	ldr	r3, [r7, #28]
 800078a:	3301      	adds	r3, #1
 800078c:	61fb      	str	r3, [r7, #28]
 800078e:	69fb      	ldr	r3, [r7, #28]
 8000790:	2b07      	cmp	r3, #7
 8000792:	ddf2      	ble.n	800077a <load_app+0x36>
    // Clear pending IRQs
    for (i = 0; i < 8; i ++) NVIC->ICPR[i] = 0xFFFFFFFF;
 8000794:	2300      	movs	r3, #0
 8000796:	61fb      	str	r3, [r7, #28]
 8000798:	e009      	b.n	80007ae <load_app+0x6a>
 800079a:	4a0c      	ldr	r2, [pc, #48]	; (80007cc <load_app+0x88>)
 800079c:	69fb      	ldr	r3, [r7, #28]
 800079e:	3360      	adds	r3, #96	; 0x60
 80007a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80007a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80007a8:	69fb      	ldr	r3, [r7, #28]
 80007aa:	3301      	adds	r3, #1
 80007ac:	61fb      	str	r3, [r7, #28]
 80007ae:	69fb      	ldr	r3, [r7, #28]
 80007b0:	2b07      	cmp	r3, #7
 80007b2:	ddf2      	ble.n	800079a <load_app+0x56>

    /* Jump to the Application */

	__set_MSP(selected_application.stack_addr);
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80007b8:	697b      	ldr	r3, [r7, #20]
 80007ba:	f383 8808 	msr	MSP, r3
}
 80007be:	bf00      	nop
	selected_application.func_p();
 80007c0:	693b      	ldr	r3, [r7, #16]
 80007c2:	4798      	blx	r3
}
 80007c4:	bf00      	nop
 80007c6:	3720      	adds	r7, #32
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	e000e100 	.word	0xe000e100

080007d0 <select_application_to_boot>:


int8_t select_application_to_boot(boot_information_t boot_information)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b085      	sub	sp, #20
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	80b8      	strh	r0, [r7, #4]
	uint8_t app_num = 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	73fb      	strb	r3, [r7, #15]
	uint8_t available_apps = boot_information.existance && boot_information.validation;
 80007dc:	793b      	ldrb	r3, [r7, #4]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d004      	beq.n	80007ec <select_application_to_boot+0x1c>
 80007e2:	797b      	ldrb	r3, [r7, #5]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <select_application_to_boot+0x1c>
 80007e8:	2301      	movs	r3, #1
 80007ea:	e000      	b.n	80007ee <select_application_to_boot+0x1e>
 80007ec:	2300      	movs	r3, #0
 80007ee:	73bb      	strb	r3, [r7, #14]

	if(available_apps == 0)
 80007f0:	7bbb      	ldrb	r3, [r7, #14]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d105      	bne.n	8000802 <select_application_to_boot+0x32>
	{
		return NO_AVAILABLE_APP;
 80007f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007fa:	e00d      	b.n	8000818 <select_application_to_boot+0x48>
	}

	while(available_apps >>= 1){
		app_num++;
 80007fc:	7bfb      	ldrb	r3, [r7, #15]
 80007fe:	3301      	adds	r3, #1
 8000800:	73fb      	strb	r3, [r7, #15]
	while(available_apps >>= 1){
 8000802:	7bbb      	ldrb	r3, [r7, #14]
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	73bb      	strb	r3, [r7, #14]
 8000808:	7bbb      	ldrb	r3, [r7, #14]
 800080a:	2b00      	cmp	r3, #0
 800080c:	d1f6      	bne.n	80007fc <select_application_to_boot+0x2c>
	}
	app_num++;
 800080e:	7bfb      	ldrb	r3, [r7, #15]
 8000810:	3301      	adds	r3, #1
 8000812:	73fb      	strb	r3, [r7, #15]

	return app_num;
 8000814:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8000818:	4618      	mov	r0, r3
 800081a:	3714      	adds	r7, #20
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr

08000824 <check_applications>:

/* This function is used for checking if applications
 * that resides in each sector of the memory exists */
boot_information_t check_applications()
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b08a      	sub	sp, #40	; 0x28
 8000828:	af00      	add	r7, sp, #0
	uint32_t memory_content = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	623b      	str	r3, [r7, #32]
	boot_information_t boot_information;

	uint8_t status = 0;
 800082e:	2300      	movs	r3, #0
 8000830:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t crc_status = 0;
 8000834:	2300      	movs	r3, #0
 8000836:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	uint8_t app_num = 0;
 800083a:	2300      	movs	r3, #0
 800083c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint32_t* app_start_address = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	61fb      	str	r3, [r7, #28]

	uint32_t app_size_in_byte = 131072-4;
 8000844:	4b40      	ldr	r3, [pc, #256]	; (8000948 <check_applications+0x124>)
 8000846:	61bb      	str	r3, [r7, #24]
	uint32_t crc_len_in_32 = (uint32_t)(app_size_in_byte/32);
 8000848:	69bb      	ldr	r3, [r7, #24]
 800084a:	095b      	lsrs	r3, r3, #5
 800084c:	617b      	str	r3, [r7, #20]
	uint8_t crc_len_in_byte = (uint8_t)(app_size_in_byte%32);
 800084e:	69bb      	ldr	r3, [r7, #24]
 8000850:	b2db      	uxtb	r3, r3
 8000852:	f003 031f 	and.w	r3, r3, #31
 8000856:	74fb      	strb	r3, [r7, #19]

	uint32_t crc_result = 0;
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
	uint32_t crc_expected = 0xF684CAE4;
 800085c:	4b3b      	ldr	r3, [pc, #236]	; (800094c <check_applications+0x128>)
 800085e:	60bb      	str	r3, [r7, #8]

	for(; app_num < NUMBER_OF_APP; app_num++)
 8000860:	e05b      	b.n	800091a <check_applications+0xf6>
	{
		app_start_address = BOOTLOADER_ADDRESS + FLASH_SECTOR_SIZE*(app_num+1);
 8000862:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000866:	f203 4301 	addw	r3, r3, #1025	; 0x401
 800086a:	045b      	lsls	r3, r3, #17
 800086c:	61fb      	str	r3, [r7, #28]
		memory_content = (uint32_t)*(app_start_address);
 800086e:	69fb      	ldr	r3, [r7, #28]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	623b      	str	r3, [r7, #32]
		//if(memory_content >= APP_ADDRESS_SPACE_LOW && memory_content <= APP_ADDRESS_SPACE_MAX)
		if(memory_content != 0xffffffff)
 8000874:	6a3b      	ldr	r3, [r7, #32]
 8000876:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800087a:	d042      	beq.n	8000902 <check_applications+0xde>
		{
			printf("APP%d is presented.\r\n", app_num+1);
 800087c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000880:	3301      	adds	r3, #1
 8000882:	4619      	mov	r1, r3
 8000884:	4832      	ldr	r0, [pc, #200]	; (8000950 <check_applications+0x12c>)
 8000886:	f008 fb51 	bl	8008f2c <iprintf>
			status = status ^ (1 << (app_num+1));
 800088a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800088e:	3301      	adds	r3, #1
 8000890:	2201      	movs	r2, #1
 8000892:	fa02 f303 	lsl.w	r3, r2, r3
 8000896:	b25a      	sxtb	r2, r3
 8000898:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800089c:	4053      	eors	r3, r2
 800089e:	b25b      	sxtb	r3, r3
 80008a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			crc_result = HAL_CRC_Calculate(&hcrc, app_start_address, crc_len_in_32);
 80008a4:	697a      	ldr	r2, [r7, #20]
 80008a6:	69f9      	ldr	r1, [r7, #28]
 80008a8:	482a      	ldr	r0, [pc, #168]	; (8000954 <check_applications+0x130>)
 80008aa:	f000 ff5b 	bl	8001764 <HAL_CRC_Calculate>
 80008ae:	60f8      	str	r0, [r7, #12]
			//uint8_t remaining_content = app_start_address+app_size_in_byte-crc_len_in_byte;
			printf("Resulting CRC is '0x%X'\r\n",crc_result);
 80008b0:	68f9      	ldr	r1, [r7, #12]
 80008b2:	4829      	ldr	r0, [pc, #164]	; (8000958 <check_applications+0x134>)
 80008b4:	f008 fb3a 	bl	8008f2c <iprintf>

			//crc_expected = (uint32_t)(*app_start_address);
			printf("Expected CRC is '0x%X'\r\n",crc_expected);
 80008b8:	68b9      	ldr	r1, [r7, #8]
 80008ba:	4828      	ldr	r0, [pc, #160]	; (800095c <check_applications+0x138>)
 80008bc:	f008 fb36 	bl	8008f2c <iprintf>

			if(crc_result == crc_expected){
 80008c0:	68fa      	ldr	r2, [r7, #12]
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	429a      	cmp	r2, r3
 80008c6:	d114      	bne.n	80008f2 <check_applications+0xce>
				crc_status = crc_status ^ (1 << (app_num+1));
 80008c8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80008cc:	3301      	adds	r3, #1
 80008ce:	2201      	movs	r2, #1
 80008d0:	fa02 f303 	lsl.w	r3, r2, r3
 80008d4:	b25a      	sxtb	r2, r3
 80008d6:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80008da:	4053      	eors	r3, r2
 80008dc:	b25b      	sxtb	r3, r3
 80008de:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				printf("CRC check passed for APP%d \r\n",app_num+1);
 80008e2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80008e6:	3301      	adds	r3, #1
 80008e8:	4619      	mov	r1, r3
 80008ea:	481d      	ldr	r0, [pc, #116]	; (8000960 <check_applications+0x13c>)
 80008ec:	f008 fb1e 	bl	8008f2c <iprintf>
 80008f0:	e00e      	b.n	8000910 <check_applications+0xec>

			}else{
				printf("CRC mismatch for APP%d \r\n",app_num+1);
 80008f2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80008f6:	3301      	adds	r3, #1
 80008f8:	4619      	mov	r1, r3
 80008fa:	481a      	ldr	r0, [pc, #104]	; (8000964 <check_applications+0x140>)
 80008fc:	f008 fb16 	bl	8008f2c <iprintf>
 8000900:	e006      	b.n	8000910 <check_applications+0xec>
			}

		}else{
			printf("APP%d is NOT presented.\r\n", app_num+1);
 8000902:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000906:	3301      	adds	r3, #1
 8000908:	4619      	mov	r1, r3
 800090a:	4817      	ldr	r0, [pc, #92]	; (8000968 <check_applications+0x144>)
 800090c:	f008 fb0e 	bl	8008f2c <iprintf>
	for(; app_num < NUMBER_OF_APP; app_num++)
 8000910:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8000914:	3301      	adds	r3, #1
 8000916:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800091a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800091e:	2b06      	cmp	r3, #6
 8000920:	d99f      	bls.n	8000862 <check_applications+0x3e>
		}
	}
	boot_information.existance = status;
 8000922:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000926:	703b      	strb	r3, [r7, #0]

	boot_information.validation = crc_status;
 8000928:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800092c:	707b      	strb	r3, [r7, #1]

	return boot_information;
 800092e:	883b      	ldrh	r3, [r7, #0]
 8000930:	80bb      	strh	r3, [r7, #4]
 8000932:	2300      	movs	r3, #0
 8000934:	793a      	ldrb	r2, [r7, #4]
 8000936:	f362 0307 	bfi	r3, r2, #0, #8
 800093a:	797a      	ldrb	r2, [r7, #5]
 800093c:	f362 230f 	bfi	r3, r2, #8, #8
}
 8000940:	4618      	mov	r0, r3
 8000942:	3728      	adds	r7, #40	; 0x28
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	0001fffc 	.word	0x0001fffc
 800094c:	f684cae4 	.word	0xf684cae4
 8000950:	08009fb0 	.word	0x08009fb0
 8000954:	24000094 	.word	0x24000094
 8000958:	08009fc8 	.word	0x08009fc8
 800095c:	08009fe4 	.word	0x08009fe4
 8000960:	0800a000 	.word	0x0800a000
 8000964:	0800a020 	.word	0x0800a020
 8000968:	0800a03c 	.word	0x0800a03c

0800096c <_write>:
volatile uint8_t UART_TX_finished = 1;
uint8_t UART_TX_BUFFER[UART_TX_BUFFER_LENGTH];
uint8_t UART_RX_BUFFER[UART_RX_BUFFER_LENGTH];

int _write(int file, uint8_t *data, int len)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
 8000972:	60f8      	str	r0, [r7, #12]
 8000974:	60b9      	str	r1, [r7, #8]
 8000976:	607a      	str	r2, [r7, #4]
   while(!UART_TX_finished);
 8000978:	bf00      	nop
 800097a:	4b10      	ldr	r3, [pc, #64]	; (80009bc <_write+0x50>)
 800097c:	781b      	ldrb	r3, [r3, #0]
 800097e:	b2db      	uxtb	r3, r3
 8000980:	2b00      	cmp	r3, #0
 8000982:	d0fa      	beq.n	800097a <_write+0xe>
   UART_TX_finished = 0;
 8000984:	4b0d      	ldr	r3, [pc, #52]	; (80009bc <_write+0x50>)
 8000986:	2200      	movs	r2, #0
 8000988:	701a      	strb	r2, [r3, #0]
   memcpy(UART_TX_BUFFER, data, len);
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	461a      	mov	r2, r3
 800098e:	68b9      	ldr	r1, [r7, #8]
 8000990:	480b      	ldr	r0, [pc, #44]	; (80009c0 <_write+0x54>)
 8000992:	f008 fab5 	bl	8008f00 <memcpy>

   HAL_StatusTypeDef status =
	  HAL_UART_Transmit_DMA(&huart3, (uint8_t*)UART_TX_BUFFER, len);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	b29b      	uxth	r3, r3
 800099a:	461a      	mov	r2, r3
 800099c:	4908      	ldr	r1, [pc, #32]	; (80009c0 <_write+0x54>)
 800099e:	4809      	ldr	r0, [pc, #36]	; (80009c4 <_write+0x58>)
 80009a0:	f006 fb70 	bl	8007084 <HAL_UART_Transmit_DMA>
 80009a4:	4603      	mov	r3, r0
 80009a6:	75fb      	strb	r3, [r7, #23]

   // return # of bytes written - as best we can tell
   return (status == HAL_OK ? len : 0);
 80009a8:	7dfb      	ldrb	r3, [r7, #23]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d101      	bne.n	80009b2 <_write+0x46>
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	e000      	b.n	80009b4 <_write+0x48>
 80009b2:	2300      	movs	r3, #0

}
 80009b4:	4618      	mov	r0, r3
 80009b6:	3718      	adds	r7, #24
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	24000000 	.word	0x24000000
 80009c0:	240001c0 	.word	0x240001c0
 80009c4:	240000b8 	.word	0x240000b8

080009c8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b083      	sub	sp, #12
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
	UART_TX_finished = 1;
 80009d0:	4b04      	ldr	r3, [pc, #16]	; (80009e4 <HAL_UART_TxCpltCallback+0x1c>)
 80009d2:	2201      	movs	r2, #1
 80009d4:	701a      	strb	r2, [r3, #0]
}
 80009d6:	bf00      	nop
 80009d8:	370c      	adds	r7, #12
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	24000000 	.word	0x24000000

080009e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ec:	f000 fc90 	bl	8001310 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009f0:	f000 f818 	bl	8000a24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009f4:	f000 f912 	bl	8000c1c <MX_GPIO_Init>
  MX_DMA_Init();
 80009f8:	f000 f8f0 	bl	8000bdc <MX_DMA_Init>
  MX_USART3_UART_Init();
 80009fc:	f000 f8a2 	bl	8000b44 <MX_USART3_UART_Init>
  MX_CRC_Init();
 8000a00:	f000 f87e 	bl	8000b00 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(500);
 8000a04:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a08:	f000 fd14 	bl	8001434 <HAL_Delay>
  bootloader();
 8000a0c:	f7ff fe52 	bl	80006b4 <bootloader>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	printf("A\r\n");
 8000a10:	4803      	ldr	r0, [pc, #12]	; (8000a20 <main+0x38>)
 8000a12:	f008 fb11 	bl	8009038 <puts>
	HAL_Delay(2000);
 8000a16:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000a1a:	f000 fd0b 	bl	8001434 <HAL_Delay>
	printf("A\r\n");
 8000a1e:	e7f7      	b.n	8000a10 <main+0x28>
 8000a20:	0800a058 	.word	0x0800a058

08000a24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b09c      	sub	sp, #112	; 0x70
 8000a28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a2e:	224c      	movs	r2, #76	; 0x4c
 8000a30:	2100      	movs	r1, #0
 8000a32:	4618      	mov	r0, r3
 8000a34:	f008 fa72 	bl	8008f1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a38:	1d3b      	adds	r3, r7, #4
 8000a3a:	2220      	movs	r2, #32
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f008 fa6c 	bl	8008f1c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000a44:	2002      	movs	r0, #2
 8000a46:	f004 f83d 	bl	8004ac4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	603b      	str	r3, [r7, #0]
 8000a4e:	4b2b      	ldr	r3, [pc, #172]	; (8000afc <SystemClock_Config+0xd8>)
 8000a50:	699b      	ldr	r3, [r3, #24]
 8000a52:	4a2a      	ldr	r2, [pc, #168]	; (8000afc <SystemClock_Config+0xd8>)
 8000a54:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a58:	6193      	str	r3, [r2, #24]
 8000a5a:	4b28      	ldr	r3, [pc, #160]	; (8000afc <SystemClock_Config+0xd8>)
 8000a5c:	699b      	ldr	r3, [r3, #24]
 8000a5e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a62:	603b      	str	r3, [r7, #0]
 8000a64:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000a66:	bf00      	nop
 8000a68:	4b24      	ldr	r3, [pc, #144]	; (8000afc <SystemClock_Config+0xd8>)
 8000a6a:	699b      	ldr	r3, [r3, #24]
 8000a6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a74:	d1f8      	bne.n	8000a68 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a76:	2301      	movs	r3, #1
 8000a78:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a7a:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000a7e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a80:	2302      	movs	r3, #2
 8000a82:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a84:	2302      	movs	r3, #2
 8000a86:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a88:	2304      	movs	r3, #4
 8000a8a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 8000a8c:	f240 1313 	movw	r3, #275	; 0x113
 8000a90:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000a92:	2301      	movs	r3, #1
 8000a94:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a96:	2304      	movs	r3, #4
 8000a98:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8000a9e:	2304      	movs	r3, #4
 8000aa0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000aaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f004 f842 	bl	8004b38 <HAL_RCC_OscConfig>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000aba:	f000 f9df 	bl	8000e7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000abe:	233f      	movs	r3, #63	; 0x3f
 8000ac0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ac2:	2303      	movs	r3, #3
 8000ac4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000aca:	2308      	movs	r3, #8
 8000acc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000ace:	2340      	movs	r3, #64	; 0x40
 8000ad0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ad2:	2340      	movs	r3, #64	; 0x40
 8000ad4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000ad6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ada:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000adc:	2340      	movs	r3, #64	; 0x40
 8000ade:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000ae0:	1d3b      	adds	r3, r7, #4
 8000ae2:	2103      	movs	r1, #3
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f004 fbd5 	bl	8005294 <HAL_RCC_ClockConfig>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000af0:	f000 f9c4 	bl	8000e7c <Error_Handler>
  }
}
 8000af4:	bf00      	nop
 8000af6:	3770      	adds	r7, #112	; 0x70
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	58024800 	.word	0x58024800

08000b00 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000b04:	4b0d      	ldr	r3, [pc, #52]	; (8000b3c <MX_CRC_Init+0x3c>)
 8000b06:	4a0e      	ldr	r2, [pc, #56]	; (8000b40 <MX_CRC_Init+0x40>)
 8000b08:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000b0a:	4b0c      	ldr	r3, [pc, #48]	; (8000b3c <MX_CRC_Init+0x3c>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000b10:	4b0a      	ldr	r3, [pc, #40]	; (8000b3c <MX_CRC_Init+0x3c>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000b16:	4b09      	ldr	r3, [pc, #36]	; (8000b3c <MX_CRC_Init+0x3c>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000b1c:	4b07      	ldr	r3, [pc, #28]	; (8000b3c <MX_CRC_Init+0x3c>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000b22:	4b06      	ldr	r3, [pc, #24]	; (8000b3c <MX_CRC_Init+0x3c>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000b28:	4804      	ldr	r0, [pc, #16]	; (8000b3c <MX_CRC_Init+0x3c>)
 8000b2a:	f000 fdb7 	bl	800169c <HAL_CRC_Init>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000b34:	f000 f9a2 	bl	8000e7c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	24000094 	.word	0x24000094
 8000b40:	58024c00 	.word	0x58024c00

08000b44 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b48:	4b22      	ldr	r3, [pc, #136]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b4a:	4a23      	ldr	r2, [pc, #140]	; (8000bd8 <MX_USART3_UART_Init+0x94>)
 8000b4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b4e:	4b21      	ldr	r3, [pc, #132]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b56:	4b1f      	ldr	r3, [pc, #124]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b5c:	4b1d      	ldr	r3, [pc, #116]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b62:	4b1c      	ldr	r3, [pc, #112]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b68:	4b1a      	ldr	r3, [pc, #104]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b6e:	4b19      	ldr	r3, [pc, #100]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b74:	4b17      	ldr	r3, [pc, #92]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b7a:	4b16      	ldr	r3, [pc, #88]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b80:	4b14      	ldr	r3, [pc, #80]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b86:	4b13      	ldr	r3, [pc, #76]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b8c:	4811      	ldr	r0, [pc, #68]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000b8e:	f006 fa29 	bl	8006fe4 <HAL_UART_Init>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000b98:	f000 f970 	bl	8000e7c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	480d      	ldr	r0, [pc, #52]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000ba0:	f008 f8b9 	bl	8008d16 <HAL_UARTEx_SetTxFifoThreshold>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d001      	beq.n	8000bae <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000baa:	f000 f967 	bl	8000e7c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4808      	ldr	r0, [pc, #32]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000bb2:	f008 f8ee 	bl	8008d92 <HAL_UARTEx_SetRxFifoThreshold>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000bbc:	f000 f95e 	bl	8000e7c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000bc0:	4804      	ldr	r0, [pc, #16]	; (8000bd4 <MX_USART3_UART_Init+0x90>)
 8000bc2:	f008 f86f 	bl	8008ca4 <HAL_UARTEx_DisableFifoMode>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000bcc:	f000 f956 	bl	8000e7c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bd0:	bf00      	nop
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	240000b8 	.word	0x240000b8
 8000bd8:	40004800 	.word	0x40004800

08000bdc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000be2:	4b0d      	ldr	r3, [pc, #52]	; (8000c18 <MX_DMA_Init+0x3c>)
 8000be4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000be8:	4a0b      	ldr	r2, [pc, #44]	; (8000c18 <MX_DMA_Init+0x3c>)
 8000bea:	f043 0301 	orr.w	r3, r3, #1
 8000bee:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000bf2:	4b09      	ldr	r3, [pc, #36]	; (8000c18 <MX_DMA_Init+0x3c>)
 8000bf4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000bf8:	f003 0301 	and.w	r3, r3, #1
 8000bfc:	607b      	str	r3, [r7, #4]
 8000bfe:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2100      	movs	r1, #0
 8000c04:	200b      	movs	r0, #11
 8000c06:	f000 fd14 	bl	8001632 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000c0a:	200b      	movs	r0, #11
 8000c0c:	f000 fd2b 	bl	8001666 <HAL_NVIC_EnableIRQ>

}
 8000c10:	bf00      	nop
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	58024400 	.word	0x58024400

08000c1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08c      	sub	sp, #48	; 0x30
 8000c20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c22:	f107 031c 	add.w	r3, r7, #28
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]
 8000c2c:	609a      	str	r2, [r3, #8]
 8000c2e:	60da      	str	r2, [r3, #12]
 8000c30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c32:	4b8b      	ldr	r3, [pc, #556]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000c34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c38:	4a89      	ldr	r2, [pc, #548]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000c3a:	f043 0304 	orr.w	r3, r3, #4
 8000c3e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c42:	4b87      	ldr	r3, [pc, #540]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000c44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c48:	f003 0304 	and.w	r3, r3, #4
 8000c4c:	61bb      	str	r3, [r7, #24]
 8000c4e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c50:	4b83      	ldr	r3, [pc, #524]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000c52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c56:	4a82      	ldr	r2, [pc, #520]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000c58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c5c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c60:	4b7f      	ldr	r3, [pc, #508]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000c62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c6a:	617b      	str	r3, [r7, #20]
 8000c6c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6e:	4b7c      	ldr	r3, [pc, #496]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000c70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c74:	4a7a      	ldr	r2, [pc, #488]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000c76:	f043 0301 	orr.w	r3, r3, #1
 8000c7a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c7e:	4b78      	ldr	r3, [pc, #480]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000c80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c84:	f003 0301 	and.w	r3, r3, #1
 8000c88:	613b      	str	r3, [r7, #16]
 8000c8a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8c:	4b74      	ldr	r3, [pc, #464]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000c8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c92:	4a73      	ldr	r2, [pc, #460]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000c94:	f043 0302 	orr.w	r3, r3, #2
 8000c98:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c9c:	4b70      	ldr	r3, [pc, #448]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000c9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ca2:	f003 0302 	and.w	r3, r3, #2
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000caa:	4b6d      	ldr	r3, [pc, #436]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000cac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cb0:	4a6b      	ldr	r2, [pc, #428]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000cb2:	f043 0308 	orr.w	r3, r3, #8
 8000cb6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cba:	4b69      	ldr	r3, [pc, #420]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000cbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cc0:	f003 0308 	and.w	r3, r3, #8
 8000cc4:	60bb      	str	r3, [r7, #8]
 8000cc6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cc8:	4b65      	ldr	r3, [pc, #404]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000cca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cce:	4a64      	ldr	r2, [pc, #400]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000cd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cd4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cd8:	4b61      	ldr	r3, [pc, #388]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000cda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ce2:	607b      	str	r3, [r7, #4]
 8000ce4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ce6:	4b5e      	ldr	r3, [pc, #376]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000ce8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cec:	4a5c      	ldr	r2, [pc, #368]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000cee:	f043 0310 	orr.w	r3, r3, #16
 8000cf2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cf6:	4b5a      	ldr	r3, [pc, #360]	; (8000e60 <MX_GPIO_Init+0x244>)
 8000cf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cfc:	f003 0310 	and.w	r3, r3, #16
 8000d00:	603b      	str	r3, [r7, #0]
 8000d02:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	f244 0101 	movw	r1, #16385	; 0x4001
 8000d0a:	4856      	ldr	r0, [pc, #344]	; (8000e64 <MX_GPIO_Init+0x248>)
 8000d0c:	f003 fea6 	bl	8004a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_FS_PWR_EN_GPIO_Port, USB_FS_PWR_EN_Pin, GPIO_PIN_RESET);
 8000d10:	2200      	movs	r2, #0
 8000d12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d16:	4854      	ldr	r0, [pc, #336]	; (8000e68 <MX_GPIO_Init+0x24c>)
 8000d18:	f003 fea0 	bl	8004a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2102      	movs	r1, #2
 8000d20:	4852      	ldr	r0, [pc, #328]	; (8000e6c <MX_GPIO_Init+0x250>)
 8000d22:	f003 fe9b 	bl	8004a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d26:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d34:	f107 031c 	add.w	r3, r7, #28
 8000d38:	4619      	mov	r1, r3
 8000d3a:	484d      	ldr	r0, [pc, #308]	; (8000e70 <MX_GPIO_Init+0x254>)
 8000d3c:	f003 fce6 	bl	800470c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000d40:	2332      	movs	r3, #50	; 0x32
 8000d42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	2302      	movs	r3, #2
 8000d46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d50:	230b      	movs	r3, #11
 8000d52:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d54:	f107 031c 	add.w	r3, r7, #28
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4845      	ldr	r0, [pc, #276]	; (8000e70 <MX_GPIO_Init+0x254>)
 8000d5c:	f003 fcd6 	bl	800470c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000d60:	2386      	movs	r3, #134	; 0x86
 8000d62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d64:	2302      	movs	r3, #2
 8000d66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d70:	230b      	movs	r3, #11
 8000d72:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d74:	f107 031c 	add.w	r3, r7, #28
 8000d78:	4619      	mov	r1, r3
 8000d7a:	483e      	ldr	r0, [pc, #248]	; (8000e74 <MX_GPIO_Init+0x258>)
 8000d7c:	f003 fcc6 	bl	800470c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin;
 8000d80:	f244 0301 	movw	r3, #16385	; 0x4001
 8000d84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d86:	2301      	movs	r3, #1
 8000d88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d92:	f107 031c 	add.w	r3, r7, #28
 8000d96:	4619      	mov	r1, r3
 8000d98:	4832      	ldr	r0, [pc, #200]	; (8000e64 <MX_GPIO_Init+0x248>)
 8000d9a:	f003 fcb7 	bl	800470c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000d9e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000da2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da4:	2302      	movs	r3, #2
 8000da6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	2300      	movs	r3, #0
 8000dae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000db0:	230b      	movs	r3, #11
 8000db2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000db4:	f107 031c 	add.w	r3, r7, #28
 8000db8:	4619      	mov	r1, r3
 8000dba:	482a      	ldr	r0, [pc, #168]	; (8000e64 <MX_GPIO_Init+0x248>)
 8000dbc:	f003 fca6 	bl	800470c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_PWR_EN_Pin */
  GPIO_InitStruct.Pin = USB_FS_PWR_EN_Pin;
 8000dc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dc4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_FS_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000dd2:	f107 031c 	add.w	r3, r7, #28
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4823      	ldr	r0, [pc, #140]	; (8000e68 <MX_GPIO_Init+0x24c>)
 8000dda:	f003 fc97 	bl	800470c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_OVCR_Pin */
  GPIO_InitStruct.Pin = USB_FS_OVCR_Pin;
 8000dde:	2380      	movs	r3, #128	; 0x80
 8000de0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000de2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000de6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_FS_OVCR_GPIO_Port, &GPIO_InitStruct);
 8000dec:	f107 031c 	add.w	r3, r7, #28
 8000df0:	4619      	mov	r1, r3
 8000df2:	4821      	ldr	r0, [pc, #132]	; (8000e78 <MX_GPIO_Init+0x25c>)
 8000df4:	f003 fc8a 	bl	800470c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_FS_ID_Pin */
  GPIO_InitStruct.Pin = USB_FS_ID_Pin;
 8000df8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e06:	2300      	movs	r3, #0
 8000e08:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8000e0a:	230a      	movs	r3, #10
 8000e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_FS_ID_GPIO_Port, &GPIO_InitStruct);
 8000e0e:	f107 031c 	add.w	r3, r7, #28
 8000e12:	4619      	mov	r1, r3
 8000e14:	4817      	ldr	r0, [pc, #92]	; (8000e74 <MX_GPIO_Init+0x258>)
 8000e16:	f003 fc79 	bl	800470c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000e1a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000e1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e20:	2302      	movs	r3, #2
 8000e22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e24:	2300      	movs	r3, #0
 8000e26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e2c:	230b      	movs	r3, #11
 8000e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e30:	f107 031c 	add.w	r3, r7, #28
 8000e34:	4619      	mov	r1, r3
 8000e36:	4810      	ldr	r0, [pc, #64]	; (8000e78 <MX_GPIO_Init+0x25c>)
 8000e38:	f003 fc68 	bl	800470c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = LED_YELLOW_Pin;
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e40:	2301      	movs	r3, #1
 8000e42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e44:	2300      	movs	r3, #0
 8000e46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_YELLOW_GPIO_Port, &GPIO_InitStruct);
 8000e4c:	f107 031c 	add.w	r3, r7, #28
 8000e50:	4619      	mov	r1, r3
 8000e52:	4806      	ldr	r0, [pc, #24]	; (8000e6c <MX_GPIO_Init+0x250>)
 8000e54:	f003 fc5a 	bl	800470c <HAL_GPIO_Init>

}
 8000e58:	bf00      	nop
 8000e5a:	3730      	adds	r7, #48	; 0x30
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	58024400 	.word	0x58024400
 8000e64:	58020400 	.word	0x58020400
 8000e68:	58020c00 	.word	0x58020c00
 8000e6c:	58021000 	.word	0x58021000
 8000e70:	58020800 	.word	0x58020800
 8000e74:	58020000 	.word	0x58020000
 8000e78:	58021800 	.word	0x58021800

08000e7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000e80:	b672      	cpsid	i
}
 8000e82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e84:	e7fe      	b.n	8000e84 <Error_Handler+0x8>
	...

08000e88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <HAL_MspInit+0x30>)
 8000e90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000e94:	4a08      	ldr	r2, [pc, #32]	; (8000eb8 <HAL_MspInit+0x30>)
 8000e96:	f043 0302 	orr.w	r3, r3, #2
 8000e9a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000e9e:	4b06      	ldr	r3, [pc, #24]	; (8000eb8 <HAL_MspInit+0x30>)
 8000ea0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ea4:	f003 0302 	and.w	r3, r3, #2
 8000ea8:	607b      	str	r3, [r7, #4]
 8000eaa:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eac:	bf00      	nop
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr
 8000eb8:	58024400 	.word	0x58024400

08000ebc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b085      	sub	sp, #20
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a0b      	ldr	r2, [pc, #44]	; (8000ef8 <HAL_CRC_MspInit+0x3c>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d10e      	bne.n	8000eec <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000ece:	4b0b      	ldr	r3, [pc, #44]	; (8000efc <HAL_CRC_MspInit+0x40>)
 8000ed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ed4:	4a09      	ldr	r2, [pc, #36]	; (8000efc <HAL_CRC_MspInit+0x40>)
 8000ed6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000eda:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ede:	4b07      	ldr	r3, [pc, #28]	; (8000efc <HAL_CRC_MspInit+0x40>)
 8000ee0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ee4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000ee8:	60fb      	str	r3, [r7, #12]
 8000eea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000eec:	bf00      	nop
 8000eee:	3714      	adds	r7, #20
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr
 8000ef8:	58024c00 	.word	0x58024c00
 8000efc:	58024400 	.word	0x58024400

08000f00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b0b6      	sub	sp, #216	; 0xd8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f18:	f107 0310 	add.w	r3, r7, #16
 8000f1c:	22b4      	movs	r2, #180	; 0xb4
 8000f1e:	2100      	movs	r1, #0
 8000f20:	4618      	mov	r0, r3
 8000f22:	f007 fffb 	bl	8008f1c <memset>
  if(huart->Instance==USART3)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a40      	ldr	r2, [pc, #256]	; (800102c <HAL_UART_MspInit+0x12c>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d178      	bne.n	8001022 <HAL_UART_MspInit+0x122>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000f30:	2302      	movs	r3, #2
 8000f32:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000f34:	2300      	movs	r3, #0
 8000f36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f3a:	f107 0310 	add.w	r3, r7, #16
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f004 fd34 	bl	80059ac <HAL_RCCEx_PeriphCLKConfig>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000f4a:	f7ff ff97 	bl	8000e7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f4e:	4b38      	ldr	r3, [pc, #224]	; (8001030 <HAL_UART_MspInit+0x130>)
 8000f50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000f54:	4a36      	ldr	r2, [pc, #216]	; (8001030 <HAL_UART_MspInit+0x130>)
 8000f56:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f5a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000f5e:	4b34      	ldr	r3, [pc, #208]	; (8001030 <HAL_UART_MspInit+0x130>)
 8000f60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000f64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f68:	60fb      	str	r3, [r7, #12]
 8000f6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f6c:	4b30      	ldr	r3, [pc, #192]	; (8001030 <HAL_UART_MspInit+0x130>)
 8000f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f72:	4a2f      	ldr	r2, [pc, #188]	; (8001030 <HAL_UART_MspInit+0x130>)
 8000f74:	f043 0308 	orr.w	r3, r3, #8
 8000f78:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f7c:	4b2c      	ldr	r3, [pc, #176]	; (8001030 <HAL_UART_MspInit+0x130>)
 8000f7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f82:	f003 0308 	and.w	r3, r3, #8
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_VCP_RX_Pin|STLK_VCP_TX_Pin;
 8000f8a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f8e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f92:	2302      	movs	r3, #2
 8000f94:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000fa4:	2307      	movs	r3, #7
 8000fa6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000faa:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4820      	ldr	r0, [pc, #128]	; (8001034 <HAL_UART_MspInit+0x134>)
 8000fb2:	f003 fbab 	bl	800470c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream0;
 8000fb6:	4b20      	ldr	r3, [pc, #128]	; (8001038 <HAL_UART_MspInit+0x138>)
 8000fb8:	4a20      	ldr	r2, [pc, #128]	; (800103c <HAL_UART_MspInit+0x13c>)
 8000fba:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8000fbc:	4b1e      	ldr	r3, [pc, #120]	; (8001038 <HAL_UART_MspInit+0x138>)
 8000fbe:	222e      	movs	r2, #46	; 0x2e
 8000fc0:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fc2:	4b1d      	ldr	r3, [pc, #116]	; (8001038 <HAL_UART_MspInit+0x138>)
 8000fc4:	2240      	movs	r2, #64	; 0x40
 8000fc6:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fc8:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <HAL_UART_MspInit+0x138>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fce:	4b1a      	ldr	r3, [pc, #104]	; (8001038 <HAL_UART_MspInit+0x138>)
 8000fd0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000fd4:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fd6:	4b18      	ldr	r3, [pc, #96]	; (8001038 <HAL_UART_MspInit+0x138>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fdc:	4b16      	ldr	r3, [pc, #88]	; (8001038 <HAL_UART_MspInit+0x138>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8000fe2:	4b15      	ldr	r3, [pc, #84]	; (8001038 <HAL_UART_MspInit+0x138>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000fe8:	4b13      	ldr	r3, [pc, #76]	; (8001038 <HAL_UART_MspInit+0x138>)
 8000fea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000fee:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ff0:	4b11      	ldr	r3, [pc, #68]	; (8001038 <HAL_UART_MspInit+0x138>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8000ff6:	4810      	ldr	r0, [pc, #64]	; (8001038 <HAL_UART_MspInit+0x138>)
 8000ff8:	f000 fd4e 	bl	8001a98 <HAL_DMA_Init>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <HAL_UART_MspInit+0x106>
    {
      Error_Handler();
 8001002:	f7ff ff3b 	bl	8000e7c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a0b      	ldr	r2, [pc, #44]	; (8001038 <HAL_UART_MspInit+0x138>)
 800100a:	679a      	str	r2, [r3, #120]	; 0x78
 800100c:	4a0a      	ldr	r2, [pc, #40]	; (8001038 <HAL_UART_MspInit+0x138>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001012:	2200      	movs	r2, #0
 8001014:	2100      	movs	r1, #0
 8001016:	2027      	movs	r0, #39	; 0x27
 8001018:	f000 fb0b 	bl	8001632 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800101c:	2027      	movs	r0, #39	; 0x27
 800101e:	f000 fb22 	bl	8001666 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001022:	bf00      	nop
 8001024:	37d8      	adds	r7, #216	; 0xd8
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40004800 	.word	0x40004800
 8001030:	58024400 	.word	0x58024400
 8001034:	58020c00 	.word	0x58020c00
 8001038:	24000148 	.word	0x24000148
 800103c:	40020010 	.word	0x40020010

08001040 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001044:	e7fe      	b.n	8001044 <NMI_Handler+0x4>

08001046 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001046:	b480      	push	{r7}
 8001048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800104a:	e7fe      	b.n	800104a <HardFault_Handler+0x4>

0800104c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001050:	e7fe      	b.n	8001050 <MemManage_Handler+0x4>

08001052 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001052:	b480      	push	{r7}
 8001054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001056:	e7fe      	b.n	8001056 <BusFault_Handler+0x4>

08001058 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800105c:	e7fe      	b.n	800105c <UsageFault_Handler+0x4>

0800105e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800105e:	b480      	push	{r7}
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr

0800106c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr

0800107a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800107a:	b480      	push	{r7}
 800107c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800108c:	f000 f9b2 	bl	80013f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001090:	bf00      	nop
 8001092:	bd80      	pop	{r7, pc}

08001094 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001098:	4802      	ldr	r0, [pc, #8]	; (80010a4 <DMA1_Stream0_IRQHandler+0x10>)
 800109a:	f002 f825 	bl	80030e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	24000148 	.word	0x24000148

080010a8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80010ac:	4802      	ldr	r0, [pc, #8]	; (80010b8 <USART3_IRQHandler+0x10>)
 80010ae:	f006 f87b 	bl	80071a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	240000b8 	.word	0x240000b8

080010bc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010c8:	2300      	movs	r3, #0
 80010ca:	617b      	str	r3, [r7, #20]
 80010cc:	e00a      	b.n	80010e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80010ce:	f3af 8000 	nop.w
 80010d2:	4601      	mov	r1, r0
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	1c5a      	adds	r2, r3, #1
 80010d8:	60ba      	str	r2, [r7, #8]
 80010da:	b2ca      	uxtb	r2, r1
 80010dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	3301      	adds	r3, #1
 80010e2:	617b      	str	r3, [r7, #20]
 80010e4:	697a      	ldr	r2, [r7, #20]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	dbf0      	blt.n	80010ce <_read+0x12>
	}

return len;
 80010ec:	687b      	ldr	r3, [r7, #4]
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3718      	adds	r7, #24
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80010f6:	b480      	push	{r7}
 80010f8:	b083      	sub	sp, #12
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
	return -1;
 80010fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001102:	4618      	mov	r0, r3
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr

0800110e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800110e:	b480      	push	{r7}
 8001110:	b083      	sub	sp, #12
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
 8001116:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800111e:	605a      	str	r2, [r3, #4]
	return 0;
 8001120:	2300      	movs	r3, #0
}
 8001122:	4618      	mov	r0, r3
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr

0800112e <_isatty>:

int _isatty(int file)
{
 800112e:	b480      	push	{r7}
 8001130:	b083      	sub	sp, #12
 8001132:	af00      	add	r7, sp, #0
 8001134:	6078      	str	r0, [r7, #4]
	return 1;
 8001136:	2301      	movs	r3, #1
}
 8001138:	4618      	mov	r0, r3
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	607a      	str	r2, [r7, #4]
	return 0;
 8001150:	2300      	movs	r3, #0
}
 8001152:	4618      	mov	r0, r3
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr
	...

08001160 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b086      	sub	sp, #24
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001168:	4a14      	ldr	r2, [pc, #80]	; (80011bc <_sbrk+0x5c>)
 800116a:	4b15      	ldr	r3, [pc, #84]	; (80011c0 <_sbrk+0x60>)
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001174:	4b13      	ldr	r3, [pc, #76]	; (80011c4 <_sbrk+0x64>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d102      	bne.n	8001182 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800117c:	4b11      	ldr	r3, [pc, #68]	; (80011c4 <_sbrk+0x64>)
 800117e:	4a12      	ldr	r2, [pc, #72]	; (80011c8 <_sbrk+0x68>)
 8001180:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001182:	4b10      	ldr	r3, [pc, #64]	; (80011c4 <_sbrk+0x64>)
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4413      	add	r3, r2
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	429a      	cmp	r2, r3
 800118e:	d207      	bcs.n	80011a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001190:	f007 fe8c 	bl	8008eac <__errno>
 8001194:	4603      	mov	r3, r0
 8001196:	220c      	movs	r2, #12
 8001198:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800119a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800119e:	e009      	b.n	80011b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011a0:	4b08      	ldr	r3, [pc, #32]	; (80011c4 <_sbrk+0x64>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011a6:	4b07      	ldr	r3, [pc, #28]	; (80011c4 <_sbrk+0x64>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4413      	add	r3, r2
 80011ae:	4a05      	ldr	r2, [pc, #20]	; (80011c4 <_sbrk+0x64>)
 80011b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011b2:	68fb      	ldr	r3, [r7, #12]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3718      	adds	r7, #24
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	24050000 	.word	0x24050000
 80011c0:	00000400 	.word	0x00000400
 80011c4:	24000204 	.word	0x24000204
 80011c8:	24000220 	.word	0x24000220

080011cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80011d0:	4b32      	ldr	r3, [pc, #200]	; (800129c <SystemInit+0xd0>)
 80011d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011d6:	4a31      	ldr	r2, [pc, #196]	; (800129c <SystemInit+0xd0>)
 80011d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80011e0:	4b2f      	ldr	r3, [pc, #188]	; (80012a0 <SystemInit+0xd4>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 030f 	and.w	r3, r3, #15
 80011e8:	2b06      	cmp	r3, #6
 80011ea:	d807      	bhi.n	80011fc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80011ec:	4b2c      	ldr	r3, [pc, #176]	; (80012a0 <SystemInit+0xd4>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f023 030f 	bic.w	r3, r3, #15
 80011f4:	4a2a      	ldr	r2, [pc, #168]	; (80012a0 <SystemInit+0xd4>)
 80011f6:	f043 0307 	orr.w	r3, r3, #7
 80011fa:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80011fc:	4b29      	ldr	r3, [pc, #164]	; (80012a4 <SystemInit+0xd8>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a28      	ldr	r2, [pc, #160]	; (80012a4 <SystemInit+0xd8>)
 8001202:	f043 0301 	orr.w	r3, r3, #1
 8001206:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001208:	4b26      	ldr	r3, [pc, #152]	; (80012a4 <SystemInit+0xd8>)
 800120a:	2200      	movs	r2, #0
 800120c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800120e:	4b25      	ldr	r3, [pc, #148]	; (80012a4 <SystemInit+0xd8>)
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	4924      	ldr	r1, [pc, #144]	; (80012a4 <SystemInit+0xd8>)
 8001214:	4b24      	ldr	r3, [pc, #144]	; (80012a8 <SystemInit+0xdc>)
 8001216:	4013      	ands	r3, r2
 8001218:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800121a:	4b21      	ldr	r3, [pc, #132]	; (80012a0 <SystemInit+0xd4>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f003 0308 	and.w	r3, r3, #8
 8001222:	2b00      	cmp	r3, #0
 8001224:	d007      	beq.n	8001236 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001226:	4b1e      	ldr	r3, [pc, #120]	; (80012a0 <SystemInit+0xd4>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f023 030f 	bic.w	r3, r3, #15
 800122e:	4a1c      	ldr	r2, [pc, #112]	; (80012a0 <SystemInit+0xd4>)
 8001230:	f043 0307 	orr.w	r3, r3, #7
 8001234:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001236:	4b1b      	ldr	r3, [pc, #108]	; (80012a4 <SystemInit+0xd8>)
 8001238:	2200      	movs	r2, #0
 800123a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800123c:	4b19      	ldr	r3, [pc, #100]	; (80012a4 <SystemInit+0xd8>)
 800123e:	2200      	movs	r2, #0
 8001240:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001242:	4b18      	ldr	r3, [pc, #96]	; (80012a4 <SystemInit+0xd8>)
 8001244:	2200      	movs	r2, #0
 8001246:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001248:	4b16      	ldr	r3, [pc, #88]	; (80012a4 <SystemInit+0xd8>)
 800124a:	4a18      	ldr	r2, [pc, #96]	; (80012ac <SystemInit+0xe0>)
 800124c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800124e:	4b15      	ldr	r3, [pc, #84]	; (80012a4 <SystemInit+0xd8>)
 8001250:	4a17      	ldr	r2, [pc, #92]	; (80012b0 <SystemInit+0xe4>)
 8001252:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001254:	4b13      	ldr	r3, [pc, #76]	; (80012a4 <SystemInit+0xd8>)
 8001256:	4a17      	ldr	r2, [pc, #92]	; (80012b4 <SystemInit+0xe8>)
 8001258:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800125a:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <SystemInit+0xd8>)
 800125c:	2200      	movs	r2, #0
 800125e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001260:	4b10      	ldr	r3, [pc, #64]	; (80012a4 <SystemInit+0xd8>)
 8001262:	4a14      	ldr	r2, [pc, #80]	; (80012b4 <SystemInit+0xe8>)
 8001264:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001266:	4b0f      	ldr	r3, [pc, #60]	; (80012a4 <SystemInit+0xd8>)
 8001268:	2200      	movs	r2, #0
 800126a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800126c:	4b0d      	ldr	r3, [pc, #52]	; (80012a4 <SystemInit+0xd8>)
 800126e:	4a11      	ldr	r2, [pc, #68]	; (80012b4 <SystemInit+0xe8>)
 8001270:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001272:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <SystemInit+0xd8>)
 8001274:	2200      	movs	r2, #0
 8001276:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001278:	4b0a      	ldr	r3, [pc, #40]	; (80012a4 <SystemInit+0xd8>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a09      	ldr	r2, [pc, #36]	; (80012a4 <SystemInit+0xd8>)
 800127e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001282:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001284:	4b07      	ldr	r3, [pc, #28]	; (80012a4 <SystemInit+0xd8>)
 8001286:	2200      	movs	r2, #0
 8001288:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800128a:	4b0b      	ldr	r3, [pc, #44]	; (80012b8 <SystemInit+0xec>)
 800128c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001290:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001292:	bf00      	nop
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr
 800129c:	e000ed00 	.word	0xe000ed00
 80012a0:	52002000 	.word	0x52002000
 80012a4:	58024400 	.word	0x58024400
 80012a8:	eaf6ed7f 	.word	0xeaf6ed7f
 80012ac:	02020200 	.word	0x02020200
 80012b0:	01ff0000 	.word	0x01ff0000
 80012b4:	01010280 	.word	0x01010280
 80012b8:	52004000 	.word	0x52004000

080012bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80012bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80012c0:	f7ff ff84 	bl	80011cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012c4:	480c      	ldr	r0, [pc, #48]	; (80012f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012c6:	490d      	ldr	r1, [pc, #52]	; (80012fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012c8:	4a0d      	ldr	r2, [pc, #52]	; (8001300 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012cc:	e002      	b.n	80012d4 <LoopCopyDataInit>

080012ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012d2:	3304      	adds	r3, #4

080012d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012d8:	d3f9      	bcc.n	80012ce <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012da:	4a0a      	ldr	r2, [pc, #40]	; (8001304 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012dc:	4c0a      	ldr	r4, [pc, #40]	; (8001308 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e0:	e001      	b.n	80012e6 <LoopFillZerobss>

080012e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012e4:	3204      	adds	r2, #4

080012e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012e8:	d3fb      	bcc.n	80012e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012ea:	f007 fde5 	bl	8008eb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012ee:	f7ff fb7b 	bl	80009e8 <main>
  bx  lr
 80012f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012f4:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80012f8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80012fc:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 8001300:	0800a144 	.word	0x0800a144
  ldr r2, =_sbss
 8001304:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 8001308:	2400021c 	.word	0x2400021c

0800130c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800130c:	e7fe      	b.n	800130c <ADC3_IRQHandler>
	...

08001310 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001316:	2003      	movs	r0, #3
 8001318:	f000 f980 	bl	800161c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800131c:	f004 f970 	bl	8005600 <HAL_RCC_GetSysClockFreq>
 8001320:	4602      	mov	r2, r0
 8001322:	4b15      	ldr	r3, [pc, #84]	; (8001378 <HAL_Init+0x68>)
 8001324:	699b      	ldr	r3, [r3, #24]
 8001326:	0a1b      	lsrs	r3, r3, #8
 8001328:	f003 030f 	and.w	r3, r3, #15
 800132c:	4913      	ldr	r1, [pc, #76]	; (800137c <HAL_Init+0x6c>)
 800132e:	5ccb      	ldrb	r3, [r1, r3]
 8001330:	f003 031f 	and.w	r3, r3, #31
 8001334:	fa22 f303 	lsr.w	r3, r2, r3
 8001338:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800133a:	4b0f      	ldr	r3, [pc, #60]	; (8001378 <HAL_Init+0x68>)
 800133c:	699b      	ldr	r3, [r3, #24]
 800133e:	f003 030f 	and.w	r3, r3, #15
 8001342:	4a0e      	ldr	r2, [pc, #56]	; (800137c <HAL_Init+0x6c>)
 8001344:	5cd3      	ldrb	r3, [r2, r3]
 8001346:	f003 031f 	and.w	r3, r3, #31
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	fa22 f303 	lsr.w	r3, r2, r3
 8001350:	4a0b      	ldr	r2, [pc, #44]	; (8001380 <HAL_Init+0x70>)
 8001352:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001354:	4a0b      	ldr	r2, [pc, #44]	; (8001384 <HAL_Init+0x74>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800135a:	2000      	movs	r0, #0
 800135c:	f000 f814 	bl	8001388 <HAL_InitTick>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e002      	b.n	8001370 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800136a:	f7ff fd8d 	bl	8000e88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800136e:	2300      	movs	r3, #0
}
 8001370:	4618      	mov	r0, r3
 8001372:	3708      	adds	r7, #8
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	58024400 	.word	0x58024400
 800137c:	0800a05c 	.word	0x0800a05c
 8001380:	24000008 	.word	0x24000008
 8001384:	24000004 	.word	0x24000004

08001388 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001390:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <HAL_InitTick+0x60>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d101      	bne.n	800139c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	e021      	b.n	80013e0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800139c:	4b13      	ldr	r3, [pc, #76]	; (80013ec <HAL_InitTick+0x64>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	4b11      	ldr	r3, [pc, #68]	; (80013e8 <HAL_InitTick+0x60>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	4619      	mov	r1, r3
 80013a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b2:	4618      	mov	r0, r3
 80013b4:	f000 f965 	bl	8001682 <HAL_SYSTICK_Config>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e00e      	b.n	80013e0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b0f      	cmp	r3, #15
 80013c6:	d80a      	bhi.n	80013de <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013c8:	2200      	movs	r2, #0
 80013ca:	6879      	ldr	r1, [r7, #4]
 80013cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80013d0:	f000 f92f 	bl	8001632 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013d4:	4a06      	ldr	r2, [pc, #24]	; (80013f0 <HAL_InitTick+0x68>)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013da:	2300      	movs	r3, #0
 80013dc:	e000      	b.n	80013e0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80013de:	2301      	movs	r3, #1
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3708      	adds	r7, #8
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	24000010 	.word	0x24000010
 80013ec:	24000004 	.word	0x24000004
 80013f0:	2400000c 	.word	0x2400000c

080013f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80013f8:	4b06      	ldr	r3, [pc, #24]	; (8001414 <HAL_IncTick+0x20>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	461a      	mov	r2, r3
 80013fe:	4b06      	ldr	r3, [pc, #24]	; (8001418 <HAL_IncTick+0x24>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4413      	add	r3, r2
 8001404:	4a04      	ldr	r2, [pc, #16]	; (8001418 <HAL_IncTick+0x24>)
 8001406:	6013      	str	r3, [r2, #0]
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	24000010 	.word	0x24000010
 8001418:	24000208 	.word	0x24000208

0800141c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  return uwTick;
 8001420:	4b03      	ldr	r3, [pc, #12]	; (8001430 <HAL_GetTick+0x14>)
 8001422:	681b      	ldr	r3, [r3, #0]
}
 8001424:	4618      	mov	r0, r3
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	24000208 	.word	0x24000208

08001434 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800143c:	f7ff ffee 	bl	800141c <HAL_GetTick>
 8001440:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800144c:	d005      	beq.n	800145a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800144e:	4b0a      	ldr	r3, [pc, #40]	; (8001478 <HAL_Delay+0x44>)
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	461a      	mov	r2, r3
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	4413      	add	r3, r2
 8001458:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800145a:	bf00      	nop
 800145c:	f7ff ffde 	bl	800141c <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	68fa      	ldr	r2, [r7, #12]
 8001468:	429a      	cmp	r2, r3
 800146a:	d8f7      	bhi.n	800145c <HAL_Delay+0x28>
  {
  }
}
 800146c:	bf00      	nop
 800146e:	bf00      	nop
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	24000010 	.word	0x24000010

0800147c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800147c:	b480      	push	{r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f003 0307 	and.w	r3, r3, #7
 800148a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800148c:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <__NVIC_SetPriorityGrouping+0x40>)
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001492:	68ba      	ldr	r2, [r7, #8]
 8001494:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001498:	4013      	ands	r3, r2
 800149a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <__NVIC_SetPriorityGrouping+0x44>)
 80014a6:	4313      	orrs	r3, r2
 80014a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014aa:	4a04      	ldr	r2, [pc, #16]	; (80014bc <__NVIC_SetPriorityGrouping+0x40>)
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	60d3      	str	r3, [r2, #12]
}
 80014b0:	bf00      	nop
 80014b2:	3714      	adds	r7, #20
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	e000ed00 	.word	0xe000ed00
 80014c0:	05fa0000 	.word	0x05fa0000

080014c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014c8:	4b04      	ldr	r3, [pc, #16]	; (80014dc <__NVIC_GetPriorityGrouping+0x18>)
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	0a1b      	lsrs	r3, r3, #8
 80014ce:	f003 0307 	and.w	r3, r3, #7
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr
 80014dc:	e000ed00 	.word	0xe000ed00

080014e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80014ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	db0b      	blt.n	800150a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014f2:	88fb      	ldrh	r3, [r7, #6]
 80014f4:	f003 021f 	and.w	r2, r3, #31
 80014f8:	4907      	ldr	r1, [pc, #28]	; (8001518 <__NVIC_EnableIRQ+0x38>)
 80014fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014fe:	095b      	lsrs	r3, r3, #5
 8001500:	2001      	movs	r0, #1
 8001502:	fa00 f202 	lsl.w	r2, r0, r2
 8001506:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	e000e100 	.word	0xe000e100

0800151c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	6039      	str	r1, [r7, #0]
 8001526:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001528:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800152c:	2b00      	cmp	r3, #0
 800152e:	db0a      	blt.n	8001546 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	b2da      	uxtb	r2, r3
 8001534:	490c      	ldr	r1, [pc, #48]	; (8001568 <__NVIC_SetPriority+0x4c>)
 8001536:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800153a:	0112      	lsls	r2, r2, #4
 800153c:	b2d2      	uxtb	r2, r2
 800153e:	440b      	add	r3, r1
 8001540:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001544:	e00a      	b.n	800155c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	b2da      	uxtb	r2, r3
 800154a:	4908      	ldr	r1, [pc, #32]	; (800156c <__NVIC_SetPriority+0x50>)
 800154c:	88fb      	ldrh	r3, [r7, #6]
 800154e:	f003 030f 	and.w	r3, r3, #15
 8001552:	3b04      	subs	r3, #4
 8001554:	0112      	lsls	r2, r2, #4
 8001556:	b2d2      	uxtb	r2, r2
 8001558:	440b      	add	r3, r1
 800155a:	761a      	strb	r2, [r3, #24]
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	e000e100 	.word	0xe000e100
 800156c:	e000ed00 	.word	0xe000ed00

08001570 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001570:	b480      	push	{r7}
 8001572:	b089      	sub	sp, #36	; 0x24
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	f1c3 0307 	rsb	r3, r3, #7
 800158a:	2b04      	cmp	r3, #4
 800158c:	bf28      	it	cs
 800158e:	2304      	movcs	r3, #4
 8001590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	3304      	adds	r3, #4
 8001596:	2b06      	cmp	r3, #6
 8001598:	d902      	bls.n	80015a0 <NVIC_EncodePriority+0x30>
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	3b03      	subs	r3, #3
 800159e:	e000      	b.n	80015a2 <NVIC_EncodePriority+0x32>
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	43da      	mvns	r2, r3
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	401a      	ands	r2, r3
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	fa01 f303 	lsl.w	r3, r1, r3
 80015c2:	43d9      	mvns	r1, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c8:	4313      	orrs	r3, r2
         );
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3724      	adds	r7, #36	; 0x24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
	...

080015d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015e8:	d301      	bcc.n	80015ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ea:	2301      	movs	r3, #1
 80015ec:	e00f      	b.n	800160e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015ee:	4a0a      	ldr	r2, [pc, #40]	; (8001618 <SysTick_Config+0x40>)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015f6:	210f      	movs	r1, #15
 80015f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80015fc:	f7ff ff8e 	bl	800151c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001600:	4b05      	ldr	r3, [pc, #20]	; (8001618 <SysTick_Config+0x40>)
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001606:	4b04      	ldr	r3, [pc, #16]	; (8001618 <SysTick_Config+0x40>)
 8001608:	2207      	movs	r2, #7
 800160a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	e000e010 	.word	0xe000e010

0800161c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f7ff ff29 	bl	800147c <__NVIC_SetPriorityGrouping>
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	b086      	sub	sp, #24
 8001636:	af00      	add	r7, sp, #0
 8001638:	4603      	mov	r3, r0
 800163a:	60b9      	str	r1, [r7, #8]
 800163c:	607a      	str	r2, [r7, #4]
 800163e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001640:	f7ff ff40 	bl	80014c4 <__NVIC_GetPriorityGrouping>
 8001644:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	68b9      	ldr	r1, [r7, #8]
 800164a:	6978      	ldr	r0, [r7, #20]
 800164c:	f7ff ff90 	bl	8001570 <NVIC_EncodePriority>
 8001650:	4602      	mov	r2, r0
 8001652:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001656:	4611      	mov	r1, r2
 8001658:	4618      	mov	r0, r3
 800165a:	f7ff ff5f 	bl	800151c <__NVIC_SetPriority>
}
 800165e:	bf00      	nop
 8001660:	3718      	adds	r7, #24
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	b082      	sub	sp, #8
 800166a:	af00      	add	r7, sp, #0
 800166c:	4603      	mov	r3, r0
 800166e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001670:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff ff33 	bl	80014e0 <__NVIC_EnableIRQ>
}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff ffa4 	bl	80015d8 <SysTick_Config>
 8001690:	4603      	mov	r3, r0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
	...

0800169c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d101      	bne.n	80016ae <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e054      	b.n	8001758 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	7f5b      	ldrb	r3, [r3, #29]
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d105      	bne.n	80016c4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	2200      	movs	r2, #0
 80016bc:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f7ff fbfc 	bl	8000ebc <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2202      	movs	r2, #2
 80016c8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	791b      	ldrb	r3, [r3, #4]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d10c      	bne.n	80016ec <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a22      	ldr	r2, [pc, #136]	; (8001760 <HAL_CRC_Init+0xc4>)
 80016d8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	689a      	ldr	r2, [r3, #8]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f022 0218 	bic.w	r2, r2, #24
 80016e8:	609a      	str	r2, [r3, #8]
 80016ea:	e00c      	b.n	8001706 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6899      	ldr	r1, [r3, #8]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	461a      	mov	r2, r3
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f000 f948 	bl	800198c <HAL_CRCEx_Polynomial_Set>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e028      	b.n	8001758 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	795b      	ldrb	r3, [r3, #5]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d105      	bne.n	800171a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001716:	611a      	str	r2, [r3, #16]
 8001718:	e004      	b.n	8001724 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	687a      	ldr	r2, [r7, #4]
 8001720:	6912      	ldr	r2, [r2, #16]
 8001722:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	695a      	ldr	r2, [r3, #20]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	430a      	orrs	r2, r1
 8001738:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	699a      	ldr	r2, [r3, #24]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	430a      	orrs	r2, r1
 800174e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2201      	movs	r2, #1
 8001754:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001756:	2300      	movs	r3, #0
}
 8001758:	4618      	mov	r0, r3
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	04c11db7 	.word	0x04c11db7

08001764 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001770:	2300      	movs	r3, #0
 8001772:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2202      	movs	r2, #2
 8001778:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	689a      	ldr	r2, [r3, #8]
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f042 0201 	orr.w	r2, r2, #1
 8001788:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	6a1b      	ldr	r3, [r3, #32]
 800178e:	2b03      	cmp	r3, #3
 8001790:	d006      	beq.n	80017a0 <HAL_CRC_Calculate+0x3c>
 8001792:	2b03      	cmp	r3, #3
 8001794:	d829      	bhi.n	80017ea <HAL_CRC_Calculate+0x86>
 8001796:	2b01      	cmp	r3, #1
 8001798:	d019      	beq.n	80017ce <HAL_CRC_Calculate+0x6a>
 800179a:	2b02      	cmp	r3, #2
 800179c:	d01e      	beq.n	80017dc <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800179e:	e024      	b.n	80017ea <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]
 80017a4:	e00a      	b.n	80017bc <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	68ba      	ldr	r2, [r7, #8]
 80017ac:	441a      	add	r2, r3
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	6812      	ldr	r2, [r2, #0]
 80017b4:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	3301      	adds	r3, #1
 80017ba:	617b      	str	r3, [r7, #20]
 80017bc:	697a      	ldr	r2, [r7, #20]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d3f0      	bcc.n	80017a6 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	613b      	str	r3, [r7, #16]
      break;
 80017cc:	e00e      	b.n	80017ec <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	68b9      	ldr	r1, [r7, #8]
 80017d2:	68f8      	ldr	r0, [r7, #12]
 80017d4:	f000 f812 	bl	80017fc <CRC_Handle_8>
 80017d8:	6138      	str	r0, [r7, #16]
      break;
 80017da:	e007      	b.n	80017ec <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	68b9      	ldr	r1, [r7, #8]
 80017e0:	68f8      	ldr	r0, [r7, #12]
 80017e2:	f000 f899 	bl	8001918 <CRC_Handle_16>
 80017e6:	6138      	str	r0, [r7, #16]
      break;
 80017e8:	e000      	b.n	80017ec <HAL_CRC_Calculate+0x88>
      break;
 80017ea:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	2201      	movs	r2, #1
 80017f0:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 80017f2:	693b      	ldr	r3, [r7, #16]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3718      	adds	r7, #24
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b089      	sub	sp, #36	; 0x24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8001808:	2300      	movs	r3, #0
 800180a:	61fb      	str	r3, [r7, #28]
 800180c:	e023      	b.n	8001856 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	68ba      	ldr	r2, [r7, #8]
 8001814:	4413      	add	r3, r2
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	3301      	adds	r3, #1
 8001820:	68b9      	ldr	r1, [r7, #8]
 8001822:	440b      	add	r3, r1
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001828:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	3302      	adds	r3, #2
 8001830:	68b9      	ldr	r1, [r7, #8]
 8001832:	440b      	add	r3, r1
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8001838:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	3303      	adds	r3, #3
 8001840:	68b9      	ldr	r1, [r7, #8]
 8001842:	440b      	add	r3, r1
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800184c:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800184e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	3301      	adds	r3, #1
 8001854:	61fb      	str	r3, [r7, #28]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	089b      	lsrs	r3, r3, #2
 800185a:	69fa      	ldr	r2, [r7, #28]
 800185c:	429a      	cmp	r2, r3
 800185e:	d3d6      	bcc.n	800180e <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f003 0303 	and.w	r3, r3, #3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d04d      	beq.n	8001906 <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	f003 0303 	and.w	r3, r3, #3
 8001870:	2b01      	cmp	r3, #1
 8001872:	d107      	bne.n	8001884 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	4413      	add	r3, r2
 800187c:	68fa      	ldr	r2, [r7, #12]
 800187e:	6812      	ldr	r2, [r2, #0]
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f003 0303 	and.w	r3, r3, #3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d116      	bne.n	80018bc <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	68ba      	ldr	r2, [r7, #8]
 8001894:	4413      	add	r3, r2
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	021b      	lsls	r3, r3, #8
 800189a:	b21a      	sxth	r2, r3
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	3301      	adds	r3, #1
 80018a2:	68b9      	ldr	r1, [r7, #8]
 80018a4:	440b      	add	r3, r1
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	b21b      	sxth	r3, r3
 80018aa:	4313      	orrs	r3, r2
 80018ac:	b21b      	sxth	r3, r3
 80018ae:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	8b7a      	ldrh	r2, [r7, #26]
 80018ba:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f003 0303 	and.w	r3, r3, #3
 80018c2:	2b03      	cmp	r3, #3
 80018c4:	d11f      	bne.n	8001906 <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	68ba      	ldr	r2, [r7, #8]
 80018cc:	4413      	add	r3, r2
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	021b      	lsls	r3, r3, #8
 80018d2:	b21a      	sxth	r2, r3
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	009b      	lsls	r3, r3, #2
 80018d8:	3301      	adds	r3, #1
 80018da:	68b9      	ldr	r1, [r7, #8]
 80018dc:	440b      	add	r3, r1
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	b21b      	sxth	r3, r3
 80018e2:	4313      	orrs	r3, r2
 80018e4:	b21b      	sxth	r3, r3
 80018e6:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	8b7a      	ldrh	r2, [r7, #26]
 80018f2:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	3302      	adds	r3, #2
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	4413      	add	r3, r2
 80018fe:	68fa      	ldr	r2, [r7, #12]
 8001900:	6812      	ldr	r2, [r2, #0]
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681b      	ldr	r3, [r3, #0]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3724      	adds	r7, #36	; 0x24
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr

08001918 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 8001918:	b480      	push	{r7}
 800191a:	b087      	sub	sp, #28
 800191c:	af00      	add	r7, sp, #0
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	60b9      	str	r1, [r7, #8]
 8001922:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
 8001928:	e013      	b.n	8001952 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	68ba      	ldr	r2, [r7, #8]
 8001930:	4413      	add	r3, r2
 8001932:	881b      	ldrh	r3, [r3, #0]
 8001934:	041a      	lsls	r2, r3, #16
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	3302      	adds	r3, #2
 800193c:	68b9      	ldr	r1, [r7, #8]
 800193e:	440b      	add	r3, r1
 8001940:	881b      	ldrh	r3, [r3, #0]
 8001942:	4619      	mov	r1, r3
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	430a      	orrs	r2, r1
 800194a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	3301      	adds	r3, #1
 8001950:	617b      	str	r3, [r7, #20]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	085b      	lsrs	r3, r3, #1
 8001956:	697a      	ldr	r2, [r7, #20]
 8001958:	429a      	cmp	r2, r3
 800195a:	d3e6      	bcc.n	800192a <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	2b00      	cmp	r3, #0
 8001964:	d009      	beq.n	800197a <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	68ba      	ldr	r2, [r7, #8]
 8001972:	4413      	add	r3, r2
 8001974:	881a      	ldrh	r2, [r3, #0]
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681b      	ldr	r3, [r3, #0]
}
 8001980:	4618      	mov	r0, r3
 8001982:	371c      	adds	r7, #28
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800198c:	b480      	push	{r7}
 800198e:	b087      	sub	sp, #28
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001998:	2300      	movs	r3, #0
 800199a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800199c:	231f      	movs	r3, #31
 800199e:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80019a0:	bf00      	nop
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	1e5a      	subs	r2, r3, #1
 80019a6:	613a      	str	r2, [r7, #16]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d009      	beq.n	80019c0 <HAL_CRCEx_Polynomial_Set+0x34>
 80019ac:	693b      	ldr	r3, [r7, #16]
 80019ae:	f003 031f 	and.w	r3, r3, #31
 80019b2:	68ba      	ldr	r2, [r7, #8]
 80019b4:	fa22 f303 	lsr.w	r3, r2, r3
 80019b8:	f003 0301 	and.w	r3, r3, #1
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d0f0      	beq.n	80019a2 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2b18      	cmp	r3, #24
 80019c4:	d846      	bhi.n	8001a54 <HAL_CRCEx_Polynomial_Set+0xc8>
 80019c6:	a201      	add	r2, pc, #4	; (adr r2, 80019cc <HAL_CRCEx_Polynomial_Set+0x40>)
 80019c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019cc:	08001a5b 	.word	0x08001a5b
 80019d0:	08001a55 	.word	0x08001a55
 80019d4:	08001a55 	.word	0x08001a55
 80019d8:	08001a55 	.word	0x08001a55
 80019dc:	08001a55 	.word	0x08001a55
 80019e0:	08001a55 	.word	0x08001a55
 80019e4:	08001a55 	.word	0x08001a55
 80019e8:	08001a55 	.word	0x08001a55
 80019ec:	08001a49 	.word	0x08001a49
 80019f0:	08001a55 	.word	0x08001a55
 80019f4:	08001a55 	.word	0x08001a55
 80019f8:	08001a55 	.word	0x08001a55
 80019fc:	08001a55 	.word	0x08001a55
 8001a00:	08001a55 	.word	0x08001a55
 8001a04:	08001a55 	.word	0x08001a55
 8001a08:	08001a55 	.word	0x08001a55
 8001a0c:	08001a3d 	.word	0x08001a3d
 8001a10:	08001a55 	.word	0x08001a55
 8001a14:	08001a55 	.word	0x08001a55
 8001a18:	08001a55 	.word	0x08001a55
 8001a1c:	08001a55 	.word	0x08001a55
 8001a20:	08001a55 	.word	0x08001a55
 8001a24:	08001a55 	.word	0x08001a55
 8001a28:	08001a55 	.word	0x08001a55
 8001a2c:	08001a31 	.word	0x08001a31
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	2b06      	cmp	r3, #6
 8001a34:	d913      	bls.n	8001a5e <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001a3a:	e010      	b.n	8001a5e <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	2b07      	cmp	r3, #7
 8001a40:	d90f      	bls.n	8001a62 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001a46:	e00c      	b.n	8001a62 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	2b0f      	cmp	r3, #15
 8001a4c:	d90b      	bls.n	8001a66 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001a52:	e008      	b.n	8001a66 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	75fb      	strb	r3, [r7, #23]
      break;
 8001a58:	e006      	b.n	8001a68 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001a5a:	bf00      	nop
 8001a5c:	e004      	b.n	8001a68 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001a5e:	bf00      	nop
 8001a60:	e002      	b.n	8001a68 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001a62:	bf00      	nop
 8001a64:	e000      	b.n	8001a68 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001a66:	bf00      	nop
  }
  if (status == HAL_OK)
 8001a68:	7dfb      	ldrb	r3, [r7, #23]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d10d      	bne.n	8001a8a <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	68ba      	ldr	r2, [r7, #8]
 8001a74:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f023 0118 	bic.w	r1, r3, #24
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	687a      	ldr	r2, [r7, #4]
 8001a86:	430a      	orrs	r2, r1
 8001a88:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8001a8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	371c      	adds	r7, #28
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b086      	sub	sp, #24
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001aa0:	f7ff fcbc 	bl	800141c <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d101      	bne.n	8001ab0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001aac:	2301      	movs	r3, #1
 8001aae:	e314      	b.n	80020da <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a66      	ldr	r2, [pc, #408]	; (8001c50 <HAL_DMA_Init+0x1b8>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d04a      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a65      	ldr	r2, [pc, #404]	; (8001c54 <HAL_DMA_Init+0x1bc>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d045      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a63      	ldr	r2, [pc, #396]	; (8001c58 <HAL_DMA_Init+0x1c0>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d040      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a62      	ldr	r2, [pc, #392]	; (8001c5c <HAL_DMA_Init+0x1c4>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d03b      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a60      	ldr	r2, [pc, #384]	; (8001c60 <HAL_DMA_Init+0x1c8>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d036      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a5f      	ldr	r2, [pc, #380]	; (8001c64 <HAL_DMA_Init+0x1cc>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d031      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a5d      	ldr	r2, [pc, #372]	; (8001c68 <HAL_DMA_Init+0x1d0>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d02c      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a5c      	ldr	r2, [pc, #368]	; (8001c6c <HAL_DMA_Init+0x1d4>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d027      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a5a      	ldr	r2, [pc, #360]	; (8001c70 <HAL_DMA_Init+0x1d8>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d022      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a59      	ldr	r2, [pc, #356]	; (8001c74 <HAL_DMA_Init+0x1dc>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d01d      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a57      	ldr	r2, [pc, #348]	; (8001c78 <HAL_DMA_Init+0x1e0>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d018      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a56      	ldr	r2, [pc, #344]	; (8001c7c <HAL_DMA_Init+0x1e4>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d013      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a54      	ldr	r2, [pc, #336]	; (8001c80 <HAL_DMA_Init+0x1e8>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d00e      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a53      	ldr	r2, [pc, #332]	; (8001c84 <HAL_DMA_Init+0x1ec>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d009      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a51      	ldr	r2, [pc, #324]	; (8001c88 <HAL_DMA_Init+0x1f0>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d004      	beq.n	8001b50 <HAL_DMA_Init+0xb8>
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a50      	ldr	r2, [pc, #320]	; (8001c8c <HAL_DMA_Init+0x1f4>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d101      	bne.n	8001b54 <HAL_DMA_Init+0xbc>
 8001b50:	2301      	movs	r3, #1
 8001b52:	e000      	b.n	8001b56 <HAL_DMA_Init+0xbe>
 8001b54:	2300      	movs	r3, #0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	f000 813c 	beq.w	8001dd4 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2202      	movs	r2, #2
 8001b60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a37      	ldr	r2, [pc, #220]	; (8001c50 <HAL_DMA_Init+0x1b8>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d04a      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a36      	ldr	r2, [pc, #216]	; (8001c54 <HAL_DMA_Init+0x1bc>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d045      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a34      	ldr	r2, [pc, #208]	; (8001c58 <HAL_DMA_Init+0x1c0>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d040      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a33      	ldr	r2, [pc, #204]	; (8001c5c <HAL_DMA_Init+0x1c4>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d03b      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a31      	ldr	r2, [pc, #196]	; (8001c60 <HAL_DMA_Init+0x1c8>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d036      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a30      	ldr	r2, [pc, #192]	; (8001c64 <HAL_DMA_Init+0x1cc>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d031      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a2e      	ldr	r2, [pc, #184]	; (8001c68 <HAL_DMA_Init+0x1d0>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d02c      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a2d      	ldr	r2, [pc, #180]	; (8001c6c <HAL_DMA_Init+0x1d4>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d027      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a2b      	ldr	r2, [pc, #172]	; (8001c70 <HAL_DMA_Init+0x1d8>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d022      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a2a      	ldr	r2, [pc, #168]	; (8001c74 <HAL_DMA_Init+0x1dc>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d01d      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a28      	ldr	r2, [pc, #160]	; (8001c78 <HAL_DMA_Init+0x1e0>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d018      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a27      	ldr	r2, [pc, #156]	; (8001c7c <HAL_DMA_Init+0x1e4>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d013      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a25      	ldr	r2, [pc, #148]	; (8001c80 <HAL_DMA_Init+0x1e8>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d00e      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a24      	ldr	r2, [pc, #144]	; (8001c84 <HAL_DMA_Init+0x1ec>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d009      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a22      	ldr	r2, [pc, #136]	; (8001c88 <HAL_DMA_Init+0x1f0>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d004      	beq.n	8001c0c <HAL_DMA_Init+0x174>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a21      	ldr	r2, [pc, #132]	; (8001c8c <HAL_DMA_Init+0x1f4>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d108      	bne.n	8001c1e <HAL_DMA_Init+0x186>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f022 0201 	bic.w	r2, r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	e007      	b.n	8001c2e <HAL_DMA_Init+0x196>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f022 0201 	bic.w	r2, r2, #1
 8001c2c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001c2e:	e02f      	b.n	8001c90 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c30:	f7ff fbf4 	bl	800141c <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b05      	cmp	r3, #5
 8001c3c:	d928      	bls.n	8001c90 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2220      	movs	r2, #32
 8001c42:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2203      	movs	r2, #3
 8001c48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e244      	b.n	80020da <HAL_DMA_Init+0x642>
 8001c50:	40020010 	.word	0x40020010
 8001c54:	40020028 	.word	0x40020028
 8001c58:	40020040 	.word	0x40020040
 8001c5c:	40020058 	.word	0x40020058
 8001c60:	40020070 	.word	0x40020070
 8001c64:	40020088 	.word	0x40020088
 8001c68:	400200a0 	.word	0x400200a0
 8001c6c:	400200b8 	.word	0x400200b8
 8001c70:	40020410 	.word	0x40020410
 8001c74:	40020428 	.word	0x40020428
 8001c78:	40020440 	.word	0x40020440
 8001c7c:	40020458 	.word	0x40020458
 8001c80:	40020470 	.word	0x40020470
 8001c84:	40020488 	.word	0x40020488
 8001c88:	400204a0 	.word	0x400204a0
 8001c8c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d1c8      	bne.n	8001c30 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ca6:	697a      	ldr	r2, [r7, #20]
 8001ca8:	4b84      	ldr	r3, [pc, #528]	; (8001ebc <HAL_DMA_Init+0x424>)
 8001caa:	4013      	ands	r3, r2
 8001cac:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001cb6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	691b      	ldr	r3, [r3, #16]
 8001cbc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cc2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cce:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a1b      	ldr	r3, [r3, #32]
 8001cd4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001cd6:	697a      	ldr	r2, [r7, #20]
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce0:	2b04      	cmp	r3, #4
 8001ce2:	d107      	bne.n	8001cf4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cec:	4313      	orrs	r3, r2
 8001cee:	697a      	ldr	r2, [r7, #20]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	2b28      	cmp	r3, #40	; 0x28
 8001cfa:	d903      	bls.n	8001d04 <HAL_DMA_Init+0x26c>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	2b2e      	cmp	r3, #46	; 0x2e
 8001d02:	d91f      	bls.n	8001d44 <HAL_DMA_Init+0x2ac>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	2b3e      	cmp	r3, #62	; 0x3e
 8001d0a:	d903      	bls.n	8001d14 <HAL_DMA_Init+0x27c>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	2b42      	cmp	r3, #66	; 0x42
 8001d12:	d917      	bls.n	8001d44 <HAL_DMA_Init+0x2ac>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	2b46      	cmp	r3, #70	; 0x46
 8001d1a:	d903      	bls.n	8001d24 <HAL_DMA_Init+0x28c>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	2b48      	cmp	r3, #72	; 0x48
 8001d22:	d90f      	bls.n	8001d44 <HAL_DMA_Init+0x2ac>
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	2b4e      	cmp	r3, #78	; 0x4e
 8001d2a:	d903      	bls.n	8001d34 <HAL_DMA_Init+0x29c>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	2b52      	cmp	r3, #82	; 0x52
 8001d32:	d907      	bls.n	8001d44 <HAL_DMA_Init+0x2ac>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2b73      	cmp	r3, #115	; 0x73
 8001d3a:	d905      	bls.n	8001d48 <HAL_DMA_Init+0x2b0>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	2b77      	cmp	r3, #119	; 0x77
 8001d42:	d801      	bhi.n	8001d48 <HAL_DMA_Init+0x2b0>
 8001d44:	2301      	movs	r3, #1
 8001d46:	e000      	b.n	8001d4a <HAL_DMA_Init+0x2b2>
 8001d48:	2300      	movs	r3, #0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d003      	beq.n	8001d56 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001d54:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	697a      	ldr	r2, [r7, #20]
 8001d5c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	695b      	ldr	r3, [r3, #20]
 8001d64:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	f023 0307 	bic.w	r3, r3, #7
 8001d6c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d72:	697a      	ldr	r2, [r7, #20]
 8001d74:	4313      	orrs	r3, r2
 8001d76:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d7c:	2b04      	cmp	r3, #4
 8001d7e:	d117      	bne.n	8001db0 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d84:	697a      	ldr	r2, [r7, #20]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00e      	beq.n	8001db0 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f002 fb30 	bl	80043f8 <DMA_CheckFifoParam>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d008      	beq.n	8001db0 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	2240      	movs	r2, #64	; 0x40
 8001da2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2201      	movs	r2, #1
 8001da8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e194      	b.n	80020da <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	697a      	ldr	r2, [r7, #20]
 8001db6:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f002 fa6b 	bl	8004294 <DMA_CalcBaseAndBitshift>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dc6:	f003 031f 	and.w	r3, r3, #31
 8001dca:	223f      	movs	r2, #63	; 0x3f
 8001dcc:	409a      	lsls	r2, r3
 8001dce:	68bb      	ldr	r3, [r7, #8]
 8001dd0:	609a      	str	r2, [r3, #8]
 8001dd2:	e0ca      	b.n	8001f6a <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a39      	ldr	r2, [pc, #228]	; (8001ec0 <HAL_DMA_Init+0x428>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d022      	beq.n	8001e24 <HAL_DMA_Init+0x38c>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a38      	ldr	r2, [pc, #224]	; (8001ec4 <HAL_DMA_Init+0x42c>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d01d      	beq.n	8001e24 <HAL_DMA_Init+0x38c>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a36      	ldr	r2, [pc, #216]	; (8001ec8 <HAL_DMA_Init+0x430>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d018      	beq.n	8001e24 <HAL_DMA_Init+0x38c>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a35      	ldr	r2, [pc, #212]	; (8001ecc <HAL_DMA_Init+0x434>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d013      	beq.n	8001e24 <HAL_DMA_Init+0x38c>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a33      	ldr	r2, [pc, #204]	; (8001ed0 <HAL_DMA_Init+0x438>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d00e      	beq.n	8001e24 <HAL_DMA_Init+0x38c>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a32      	ldr	r2, [pc, #200]	; (8001ed4 <HAL_DMA_Init+0x43c>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d009      	beq.n	8001e24 <HAL_DMA_Init+0x38c>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a30      	ldr	r2, [pc, #192]	; (8001ed8 <HAL_DMA_Init+0x440>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d004      	beq.n	8001e24 <HAL_DMA_Init+0x38c>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a2f      	ldr	r2, [pc, #188]	; (8001edc <HAL_DMA_Init+0x444>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d101      	bne.n	8001e28 <HAL_DMA_Init+0x390>
 8001e24:	2301      	movs	r3, #1
 8001e26:	e000      	b.n	8001e2a <HAL_DMA_Init+0x392>
 8001e28:	2300      	movs	r3, #0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	f000 8094 	beq.w	8001f58 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a22      	ldr	r2, [pc, #136]	; (8001ec0 <HAL_DMA_Init+0x428>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d021      	beq.n	8001e7e <HAL_DMA_Init+0x3e6>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a21      	ldr	r2, [pc, #132]	; (8001ec4 <HAL_DMA_Init+0x42c>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d01c      	beq.n	8001e7e <HAL_DMA_Init+0x3e6>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a1f      	ldr	r2, [pc, #124]	; (8001ec8 <HAL_DMA_Init+0x430>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d017      	beq.n	8001e7e <HAL_DMA_Init+0x3e6>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a1e      	ldr	r2, [pc, #120]	; (8001ecc <HAL_DMA_Init+0x434>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d012      	beq.n	8001e7e <HAL_DMA_Init+0x3e6>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a1c      	ldr	r2, [pc, #112]	; (8001ed0 <HAL_DMA_Init+0x438>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d00d      	beq.n	8001e7e <HAL_DMA_Init+0x3e6>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a1b      	ldr	r2, [pc, #108]	; (8001ed4 <HAL_DMA_Init+0x43c>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d008      	beq.n	8001e7e <HAL_DMA_Init+0x3e6>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a19      	ldr	r2, [pc, #100]	; (8001ed8 <HAL_DMA_Init+0x440>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d003      	beq.n	8001e7e <HAL_DMA_Init+0x3e6>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a18      	ldr	r2, [pc, #96]	; (8001edc <HAL_DMA_Init+0x444>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2202      	movs	r2, #2
 8001e84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001e98:	697a      	ldr	r2, [r7, #20]
 8001e9a:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <HAL_DMA_Init+0x448>)
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	2b40      	cmp	r3, #64	; 0x40
 8001ea6:	d01d      	beq.n	8001ee4 <HAL_DMA_Init+0x44c>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	2b80      	cmp	r3, #128	; 0x80
 8001eae:	d102      	bne.n	8001eb6 <HAL_DMA_Init+0x41e>
 8001eb0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001eb4:	e017      	b.n	8001ee6 <HAL_DMA_Init+0x44e>
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	e015      	b.n	8001ee6 <HAL_DMA_Init+0x44e>
 8001eba:	bf00      	nop
 8001ebc:	fe10803f 	.word	0xfe10803f
 8001ec0:	58025408 	.word	0x58025408
 8001ec4:	5802541c 	.word	0x5802541c
 8001ec8:	58025430 	.word	0x58025430
 8001ecc:	58025444 	.word	0x58025444
 8001ed0:	58025458 	.word	0x58025458
 8001ed4:	5802546c 	.word	0x5802546c
 8001ed8:	58025480 	.word	0x58025480
 8001edc:	58025494 	.word	0x58025494
 8001ee0:	fffe000f 	.word	0xfffe000f
 8001ee4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001ee6:	687a      	ldr	r2, [r7, #4]
 8001ee8:	68d2      	ldr	r2, [r2, #12]
 8001eea:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001eec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001ef4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001efc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001f04:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	69db      	ldr	r3, [r3, #28]
 8001f0a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001f0c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a1b      	ldr	r3, [r3, #32]
 8001f12:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001f14:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001f16:	697a      	ldr	r2, [r7, #20]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	697a      	ldr	r2, [r7, #20]
 8001f22:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	461a      	mov	r2, r3
 8001f2a:	4b6e      	ldr	r3, [pc, #440]	; (80020e4 <HAL_DMA_Init+0x64c>)
 8001f2c:	4413      	add	r3, r2
 8001f2e:	4a6e      	ldr	r2, [pc, #440]	; (80020e8 <HAL_DMA_Init+0x650>)
 8001f30:	fba2 2303 	umull	r2, r3, r2, r3
 8001f34:	091b      	lsrs	r3, r3, #4
 8001f36:	009a      	lsls	r2, r3, #2
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f002 f9a9 	bl	8004294 <DMA_CalcBaseAndBitshift>
 8001f42:	4603      	mov	r3, r0
 8001f44:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f4a:	f003 031f 	and.w	r3, r3, #31
 8001f4e:	2201      	movs	r2, #1
 8001f50:	409a      	lsls	r2, r3
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	605a      	str	r2, [r3, #4]
 8001f56:	e008      	b.n	8001f6a <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2240      	movs	r2, #64	; 0x40
 8001f5c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2203      	movs	r2, #3
 8001f62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e0b7      	b.n	80020da <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a5f      	ldr	r2, [pc, #380]	; (80020ec <HAL_DMA_Init+0x654>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d072      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a5d      	ldr	r2, [pc, #372]	; (80020f0 <HAL_DMA_Init+0x658>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d06d      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a5c      	ldr	r2, [pc, #368]	; (80020f4 <HAL_DMA_Init+0x65c>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d068      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a5a      	ldr	r2, [pc, #360]	; (80020f8 <HAL_DMA_Init+0x660>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d063      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a59      	ldr	r2, [pc, #356]	; (80020fc <HAL_DMA_Init+0x664>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d05e      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a57      	ldr	r2, [pc, #348]	; (8002100 <HAL_DMA_Init+0x668>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d059      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a56      	ldr	r2, [pc, #344]	; (8002104 <HAL_DMA_Init+0x66c>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d054      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a54      	ldr	r2, [pc, #336]	; (8002108 <HAL_DMA_Init+0x670>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d04f      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a53      	ldr	r2, [pc, #332]	; (800210c <HAL_DMA_Init+0x674>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d04a      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a51      	ldr	r2, [pc, #324]	; (8002110 <HAL_DMA_Init+0x678>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d045      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a50      	ldr	r2, [pc, #320]	; (8002114 <HAL_DMA_Init+0x67c>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d040      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a4e      	ldr	r2, [pc, #312]	; (8002118 <HAL_DMA_Init+0x680>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d03b      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a4d      	ldr	r2, [pc, #308]	; (800211c <HAL_DMA_Init+0x684>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d036      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a4b      	ldr	r2, [pc, #300]	; (8002120 <HAL_DMA_Init+0x688>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d031      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a4a      	ldr	r2, [pc, #296]	; (8002124 <HAL_DMA_Init+0x68c>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d02c      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a48      	ldr	r2, [pc, #288]	; (8002128 <HAL_DMA_Init+0x690>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d027      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a47      	ldr	r2, [pc, #284]	; (800212c <HAL_DMA_Init+0x694>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d022      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a45      	ldr	r2, [pc, #276]	; (8002130 <HAL_DMA_Init+0x698>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d01d      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a44      	ldr	r2, [pc, #272]	; (8002134 <HAL_DMA_Init+0x69c>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d018      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a42      	ldr	r2, [pc, #264]	; (8002138 <HAL_DMA_Init+0x6a0>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d013      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a41      	ldr	r2, [pc, #260]	; (800213c <HAL_DMA_Init+0x6a4>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d00e      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a3f      	ldr	r2, [pc, #252]	; (8002140 <HAL_DMA_Init+0x6a8>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d009      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a3e      	ldr	r2, [pc, #248]	; (8002144 <HAL_DMA_Init+0x6ac>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d004      	beq.n	800205a <HAL_DMA_Init+0x5c2>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a3c      	ldr	r2, [pc, #240]	; (8002148 <HAL_DMA_Init+0x6b0>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d101      	bne.n	800205e <HAL_DMA_Init+0x5c6>
 800205a:	2301      	movs	r3, #1
 800205c:	e000      	b.n	8002060 <HAL_DMA_Init+0x5c8>
 800205e:	2300      	movs	r3, #0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d032      	beq.n	80020ca <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f002 fa43 	bl	80044f0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	2b80      	cmp	r3, #128	; 0x80
 8002070:	d102      	bne.n	8002078 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2200      	movs	r2, #0
 8002076:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002080:	b2d2      	uxtb	r2, r2
 8002082:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002088:	687a      	ldr	r2, [r7, #4]
 800208a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800208c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d010      	beq.n	80020b8 <HAL_DMA_Init+0x620>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	2b08      	cmp	r3, #8
 800209c:	d80c      	bhi.n	80020b8 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f002 fac0 	bl	8004624 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	e008      	b.n	80020ca <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2201      	movs	r2, #1
 80020d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3718      	adds	r7, #24
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	a7fdabf8 	.word	0xa7fdabf8
 80020e8:	cccccccd 	.word	0xcccccccd
 80020ec:	40020010 	.word	0x40020010
 80020f0:	40020028 	.word	0x40020028
 80020f4:	40020040 	.word	0x40020040
 80020f8:	40020058 	.word	0x40020058
 80020fc:	40020070 	.word	0x40020070
 8002100:	40020088 	.word	0x40020088
 8002104:	400200a0 	.word	0x400200a0
 8002108:	400200b8 	.word	0x400200b8
 800210c:	40020410 	.word	0x40020410
 8002110:	40020428 	.word	0x40020428
 8002114:	40020440 	.word	0x40020440
 8002118:	40020458 	.word	0x40020458
 800211c:	40020470 	.word	0x40020470
 8002120:	40020488 	.word	0x40020488
 8002124:	400204a0 	.word	0x400204a0
 8002128:	400204b8 	.word	0x400204b8
 800212c:	58025408 	.word	0x58025408
 8002130:	5802541c 	.word	0x5802541c
 8002134:	58025430 	.word	0x58025430
 8002138:	58025444 	.word	0x58025444
 800213c:	58025458 	.word	0x58025458
 8002140:	5802546c 	.word	0x5802546c
 8002144:	58025480 	.word	0x58025480
 8002148:	58025494 	.word	0x58025494

0800214c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	60b9      	str	r1, [r7, #8]
 8002156:	607a      	str	r2, [r7, #4]
 8002158:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800215a:	2300      	movs	r3, #0
 800215c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d101      	bne.n	8002168 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e226      	b.n	80025b6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800216e:	2b01      	cmp	r3, #1
 8002170:	d101      	bne.n	8002176 <HAL_DMA_Start_IT+0x2a>
 8002172:	2302      	movs	r3, #2
 8002174:	e21f      	b.n	80025b6 <HAL_DMA_Start_IT+0x46a>
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b01      	cmp	r3, #1
 8002188:	f040 820a 	bne.w	80025a0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2202      	movs	r2, #2
 8002190:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2200      	movs	r2, #0
 8002198:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a68      	ldr	r2, [pc, #416]	; (8002340 <HAL_DMA_Start_IT+0x1f4>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d04a      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a66      	ldr	r2, [pc, #408]	; (8002344 <HAL_DMA_Start_IT+0x1f8>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d045      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a65      	ldr	r2, [pc, #404]	; (8002348 <HAL_DMA_Start_IT+0x1fc>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d040      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a63      	ldr	r2, [pc, #396]	; (800234c <HAL_DMA_Start_IT+0x200>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d03b      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a62      	ldr	r2, [pc, #392]	; (8002350 <HAL_DMA_Start_IT+0x204>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d036      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a60      	ldr	r2, [pc, #384]	; (8002354 <HAL_DMA_Start_IT+0x208>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d031      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a5f      	ldr	r2, [pc, #380]	; (8002358 <HAL_DMA_Start_IT+0x20c>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d02c      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a5d      	ldr	r2, [pc, #372]	; (800235c <HAL_DMA_Start_IT+0x210>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d027      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a5c      	ldr	r2, [pc, #368]	; (8002360 <HAL_DMA_Start_IT+0x214>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d022      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a5a      	ldr	r2, [pc, #360]	; (8002364 <HAL_DMA_Start_IT+0x218>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d01d      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a59      	ldr	r2, [pc, #356]	; (8002368 <HAL_DMA_Start_IT+0x21c>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d018      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a57      	ldr	r2, [pc, #348]	; (800236c <HAL_DMA_Start_IT+0x220>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d013      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a56      	ldr	r2, [pc, #344]	; (8002370 <HAL_DMA_Start_IT+0x224>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d00e      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a54      	ldr	r2, [pc, #336]	; (8002374 <HAL_DMA_Start_IT+0x228>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d009      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a53      	ldr	r2, [pc, #332]	; (8002378 <HAL_DMA_Start_IT+0x22c>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d004      	beq.n	800223a <HAL_DMA_Start_IT+0xee>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a51      	ldr	r2, [pc, #324]	; (800237c <HAL_DMA_Start_IT+0x230>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d108      	bne.n	800224c <HAL_DMA_Start_IT+0x100>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f022 0201 	bic.w	r2, r2, #1
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	e007      	b.n	800225c <HAL_DMA_Start_IT+0x110>
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f022 0201 	bic.w	r2, r2, #1
 800225a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	687a      	ldr	r2, [r7, #4]
 8002260:	68b9      	ldr	r1, [r7, #8]
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	f001 fe6a 	bl	8003f3c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a34      	ldr	r2, [pc, #208]	; (8002340 <HAL_DMA_Start_IT+0x1f4>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d04a      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a33      	ldr	r2, [pc, #204]	; (8002344 <HAL_DMA_Start_IT+0x1f8>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d045      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a31      	ldr	r2, [pc, #196]	; (8002348 <HAL_DMA_Start_IT+0x1fc>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d040      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a30      	ldr	r2, [pc, #192]	; (800234c <HAL_DMA_Start_IT+0x200>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d03b      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a2e      	ldr	r2, [pc, #184]	; (8002350 <HAL_DMA_Start_IT+0x204>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d036      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a2d      	ldr	r2, [pc, #180]	; (8002354 <HAL_DMA_Start_IT+0x208>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d031      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a2b      	ldr	r2, [pc, #172]	; (8002358 <HAL_DMA_Start_IT+0x20c>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d02c      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a2a      	ldr	r2, [pc, #168]	; (800235c <HAL_DMA_Start_IT+0x210>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d027      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a28      	ldr	r2, [pc, #160]	; (8002360 <HAL_DMA_Start_IT+0x214>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d022      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a27      	ldr	r2, [pc, #156]	; (8002364 <HAL_DMA_Start_IT+0x218>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d01d      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a25      	ldr	r2, [pc, #148]	; (8002368 <HAL_DMA_Start_IT+0x21c>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d018      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	4a24      	ldr	r2, [pc, #144]	; (800236c <HAL_DMA_Start_IT+0x220>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d013      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a22      	ldr	r2, [pc, #136]	; (8002370 <HAL_DMA_Start_IT+0x224>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d00e      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a21      	ldr	r2, [pc, #132]	; (8002374 <HAL_DMA_Start_IT+0x228>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d009      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a1f      	ldr	r2, [pc, #124]	; (8002378 <HAL_DMA_Start_IT+0x22c>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d004      	beq.n	8002308 <HAL_DMA_Start_IT+0x1bc>
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a1e      	ldr	r2, [pc, #120]	; (800237c <HAL_DMA_Start_IT+0x230>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d101      	bne.n	800230c <HAL_DMA_Start_IT+0x1c0>
 8002308:	2301      	movs	r3, #1
 800230a:	e000      	b.n	800230e <HAL_DMA_Start_IT+0x1c2>
 800230c:	2300      	movs	r3, #0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d036      	beq.n	8002380 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f023 021e 	bic.w	r2, r3, #30
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f042 0216 	orr.w	r2, r2, #22
 8002324:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232a:	2b00      	cmp	r3, #0
 800232c:	d03e      	beq.n	80023ac <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f042 0208 	orr.w	r2, r2, #8
 800233c:	601a      	str	r2, [r3, #0]
 800233e:	e035      	b.n	80023ac <HAL_DMA_Start_IT+0x260>
 8002340:	40020010 	.word	0x40020010
 8002344:	40020028 	.word	0x40020028
 8002348:	40020040 	.word	0x40020040
 800234c:	40020058 	.word	0x40020058
 8002350:	40020070 	.word	0x40020070
 8002354:	40020088 	.word	0x40020088
 8002358:	400200a0 	.word	0x400200a0
 800235c:	400200b8 	.word	0x400200b8
 8002360:	40020410 	.word	0x40020410
 8002364:	40020428 	.word	0x40020428
 8002368:	40020440 	.word	0x40020440
 800236c:	40020458 	.word	0x40020458
 8002370:	40020470 	.word	0x40020470
 8002374:	40020488 	.word	0x40020488
 8002378:	400204a0 	.word	0x400204a0
 800237c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f023 020e 	bic.w	r2, r3, #14
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f042 020a 	orr.w	r2, r2, #10
 8002392:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002398:	2b00      	cmp	r3, #0
 800239a:	d007      	beq.n	80023ac <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f042 0204 	orr.w	r2, r2, #4
 80023aa:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a83      	ldr	r2, [pc, #524]	; (80025c0 <HAL_DMA_Start_IT+0x474>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d072      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a82      	ldr	r2, [pc, #520]	; (80025c4 <HAL_DMA_Start_IT+0x478>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d06d      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a80      	ldr	r2, [pc, #512]	; (80025c8 <HAL_DMA_Start_IT+0x47c>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d068      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a7f      	ldr	r2, [pc, #508]	; (80025cc <HAL_DMA_Start_IT+0x480>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d063      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a7d      	ldr	r2, [pc, #500]	; (80025d0 <HAL_DMA_Start_IT+0x484>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d05e      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a7c      	ldr	r2, [pc, #496]	; (80025d4 <HAL_DMA_Start_IT+0x488>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d059      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a7a      	ldr	r2, [pc, #488]	; (80025d8 <HAL_DMA_Start_IT+0x48c>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d054      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a79      	ldr	r2, [pc, #484]	; (80025dc <HAL_DMA_Start_IT+0x490>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d04f      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a77      	ldr	r2, [pc, #476]	; (80025e0 <HAL_DMA_Start_IT+0x494>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d04a      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a76      	ldr	r2, [pc, #472]	; (80025e4 <HAL_DMA_Start_IT+0x498>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d045      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a74      	ldr	r2, [pc, #464]	; (80025e8 <HAL_DMA_Start_IT+0x49c>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d040      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a73      	ldr	r2, [pc, #460]	; (80025ec <HAL_DMA_Start_IT+0x4a0>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d03b      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a71      	ldr	r2, [pc, #452]	; (80025f0 <HAL_DMA_Start_IT+0x4a4>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d036      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a70      	ldr	r2, [pc, #448]	; (80025f4 <HAL_DMA_Start_IT+0x4a8>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d031      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a6e      	ldr	r2, [pc, #440]	; (80025f8 <HAL_DMA_Start_IT+0x4ac>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d02c      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a6d      	ldr	r2, [pc, #436]	; (80025fc <HAL_DMA_Start_IT+0x4b0>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d027      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a6b      	ldr	r2, [pc, #428]	; (8002600 <HAL_DMA_Start_IT+0x4b4>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d022      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a6a      	ldr	r2, [pc, #424]	; (8002604 <HAL_DMA_Start_IT+0x4b8>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d01d      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a68      	ldr	r2, [pc, #416]	; (8002608 <HAL_DMA_Start_IT+0x4bc>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d018      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a67      	ldr	r2, [pc, #412]	; (800260c <HAL_DMA_Start_IT+0x4c0>)
 8002470:	4293      	cmp	r3, r2
 8002472:	d013      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a65      	ldr	r2, [pc, #404]	; (8002610 <HAL_DMA_Start_IT+0x4c4>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d00e      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a64      	ldr	r2, [pc, #400]	; (8002614 <HAL_DMA_Start_IT+0x4c8>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d009      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a62      	ldr	r2, [pc, #392]	; (8002618 <HAL_DMA_Start_IT+0x4cc>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d004      	beq.n	800249c <HAL_DMA_Start_IT+0x350>
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a61      	ldr	r2, [pc, #388]	; (800261c <HAL_DMA_Start_IT+0x4d0>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d101      	bne.n	80024a0 <HAL_DMA_Start_IT+0x354>
 800249c:	2301      	movs	r3, #1
 800249e:	e000      	b.n	80024a2 <HAL_DMA_Start_IT+0x356>
 80024a0:	2300      	movs	r3, #0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d01a      	beq.n	80024dc <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d007      	beq.n	80024c4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024c2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d007      	beq.n	80024dc <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024da:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a37      	ldr	r2, [pc, #220]	; (80025c0 <HAL_DMA_Start_IT+0x474>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d04a      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a36      	ldr	r2, [pc, #216]	; (80025c4 <HAL_DMA_Start_IT+0x478>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d045      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a34      	ldr	r2, [pc, #208]	; (80025c8 <HAL_DMA_Start_IT+0x47c>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d040      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a33      	ldr	r2, [pc, #204]	; (80025cc <HAL_DMA_Start_IT+0x480>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d03b      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a31      	ldr	r2, [pc, #196]	; (80025d0 <HAL_DMA_Start_IT+0x484>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d036      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a30      	ldr	r2, [pc, #192]	; (80025d4 <HAL_DMA_Start_IT+0x488>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d031      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a2e      	ldr	r2, [pc, #184]	; (80025d8 <HAL_DMA_Start_IT+0x48c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d02c      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a2d      	ldr	r2, [pc, #180]	; (80025dc <HAL_DMA_Start_IT+0x490>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d027      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a2b      	ldr	r2, [pc, #172]	; (80025e0 <HAL_DMA_Start_IT+0x494>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d022      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a2a      	ldr	r2, [pc, #168]	; (80025e4 <HAL_DMA_Start_IT+0x498>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d01d      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a28      	ldr	r2, [pc, #160]	; (80025e8 <HAL_DMA_Start_IT+0x49c>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d018      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a27      	ldr	r2, [pc, #156]	; (80025ec <HAL_DMA_Start_IT+0x4a0>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d013      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a25      	ldr	r2, [pc, #148]	; (80025f0 <HAL_DMA_Start_IT+0x4a4>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d00e      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a24      	ldr	r2, [pc, #144]	; (80025f4 <HAL_DMA_Start_IT+0x4a8>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d009      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a22      	ldr	r2, [pc, #136]	; (80025f8 <HAL_DMA_Start_IT+0x4ac>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d004      	beq.n	800257c <HAL_DMA_Start_IT+0x430>
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a21      	ldr	r2, [pc, #132]	; (80025fc <HAL_DMA_Start_IT+0x4b0>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d108      	bne.n	800258e <HAL_DMA_Start_IT+0x442>
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 0201 	orr.w	r2, r2, #1
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	e012      	b.n	80025b4 <HAL_DMA_Start_IT+0x468>
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f042 0201 	orr.w	r2, r2, #1
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	e009      	b.n	80025b4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025a6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80025b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3718      	adds	r7, #24
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40020010 	.word	0x40020010
 80025c4:	40020028 	.word	0x40020028
 80025c8:	40020040 	.word	0x40020040
 80025cc:	40020058 	.word	0x40020058
 80025d0:	40020070 	.word	0x40020070
 80025d4:	40020088 	.word	0x40020088
 80025d8:	400200a0 	.word	0x400200a0
 80025dc:	400200b8 	.word	0x400200b8
 80025e0:	40020410 	.word	0x40020410
 80025e4:	40020428 	.word	0x40020428
 80025e8:	40020440 	.word	0x40020440
 80025ec:	40020458 	.word	0x40020458
 80025f0:	40020470 	.word	0x40020470
 80025f4:	40020488 	.word	0x40020488
 80025f8:	400204a0 	.word	0x400204a0
 80025fc:	400204b8 	.word	0x400204b8
 8002600:	58025408 	.word	0x58025408
 8002604:	5802541c 	.word	0x5802541c
 8002608:	58025430 	.word	0x58025430
 800260c:	58025444 	.word	0x58025444
 8002610:	58025458 	.word	0x58025458
 8002614:	5802546c 	.word	0x5802546c
 8002618:	58025480 	.word	0x58025480
 800261c:	58025494 	.word	0x58025494

08002620 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002628:	f7fe fef8 	bl	800141c <HAL_GetTick>
 800262c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d101      	bne.n	8002638 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e2dc      	b.n	8002bf2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b02      	cmp	r3, #2
 8002642:	d008      	beq.n	8002656 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2280      	movs	r2, #128	; 0x80
 8002648:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	e2cd      	b.n	8002bf2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a76      	ldr	r2, [pc, #472]	; (8002834 <HAL_DMA_Abort+0x214>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d04a      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a74      	ldr	r2, [pc, #464]	; (8002838 <HAL_DMA_Abort+0x218>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d045      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a73      	ldr	r2, [pc, #460]	; (800283c <HAL_DMA_Abort+0x21c>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d040      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a71      	ldr	r2, [pc, #452]	; (8002840 <HAL_DMA_Abort+0x220>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d03b      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a70      	ldr	r2, [pc, #448]	; (8002844 <HAL_DMA_Abort+0x224>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d036      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a6e      	ldr	r2, [pc, #440]	; (8002848 <HAL_DMA_Abort+0x228>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d031      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a6d      	ldr	r2, [pc, #436]	; (800284c <HAL_DMA_Abort+0x22c>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d02c      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a6b      	ldr	r2, [pc, #428]	; (8002850 <HAL_DMA_Abort+0x230>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d027      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a6a      	ldr	r2, [pc, #424]	; (8002854 <HAL_DMA_Abort+0x234>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d022      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a68      	ldr	r2, [pc, #416]	; (8002858 <HAL_DMA_Abort+0x238>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d01d      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a67      	ldr	r2, [pc, #412]	; (800285c <HAL_DMA_Abort+0x23c>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d018      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a65      	ldr	r2, [pc, #404]	; (8002860 <HAL_DMA_Abort+0x240>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d013      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a64      	ldr	r2, [pc, #400]	; (8002864 <HAL_DMA_Abort+0x244>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d00e      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a62      	ldr	r2, [pc, #392]	; (8002868 <HAL_DMA_Abort+0x248>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d009      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a61      	ldr	r2, [pc, #388]	; (800286c <HAL_DMA_Abort+0x24c>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d004      	beq.n	80026f6 <HAL_DMA_Abort+0xd6>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a5f      	ldr	r2, [pc, #380]	; (8002870 <HAL_DMA_Abort+0x250>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d101      	bne.n	80026fa <HAL_DMA_Abort+0xda>
 80026f6:	2301      	movs	r3, #1
 80026f8:	e000      	b.n	80026fc <HAL_DMA_Abort+0xdc>
 80026fa:	2300      	movs	r3, #0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d013      	beq.n	8002728 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f022 021e 	bic.w	r2, r2, #30
 800270e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	695a      	ldr	r2, [r3, #20]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800271e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	617b      	str	r3, [r7, #20]
 8002726:	e00a      	b.n	800273e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f022 020e 	bic.w	r2, r2, #14
 8002736:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a3c      	ldr	r2, [pc, #240]	; (8002834 <HAL_DMA_Abort+0x214>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d072      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a3a      	ldr	r2, [pc, #232]	; (8002838 <HAL_DMA_Abort+0x218>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d06d      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a39      	ldr	r2, [pc, #228]	; (800283c <HAL_DMA_Abort+0x21c>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d068      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a37      	ldr	r2, [pc, #220]	; (8002840 <HAL_DMA_Abort+0x220>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d063      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a36      	ldr	r2, [pc, #216]	; (8002844 <HAL_DMA_Abort+0x224>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d05e      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a34      	ldr	r2, [pc, #208]	; (8002848 <HAL_DMA_Abort+0x228>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d059      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a33      	ldr	r2, [pc, #204]	; (800284c <HAL_DMA_Abort+0x22c>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d054      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a31      	ldr	r2, [pc, #196]	; (8002850 <HAL_DMA_Abort+0x230>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d04f      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a30      	ldr	r2, [pc, #192]	; (8002854 <HAL_DMA_Abort+0x234>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d04a      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a2e      	ldr	r2, [pc, #184]	; (8002858 <HAL_DMA_Abort+0x238>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d045      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a2d      	ldr	r2, [pc, #180]	; (800285c <HAL_DMA_Abort+0x23c>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d040      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a2b      	ldr	r2, [pc, #172]	; (8002860 <HAL_DMA_Abort+0x240>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d03b      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a2a      	ldr	r2, [pc, #168]	; (8002864 <HAL_DMA_Abort+0x244>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d036      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a28      	ldr	r2, [pc, #160]	; (8002868 <HAL_DMA_Abort+0x248>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d031      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a27      	ldr	r2, [pc, #156]	; (800286c <HAL_DMA_Abort+0x24c>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d02c      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a25      	ldr	r2, [pc, #148]	; (8002870 <HAL_DMA_Abort+0x250>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d027      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a24      	ldr	r2, [pc, #144]	; (8002874 <HAL_DMA_Abort+0x254>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d022      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a22      	ldr	r2, [pc, #136]	; (8002878 <HAL_DMA_Abort+0x258>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d01d      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a21      	ldr	r2, [pc, #132]	; (800287c <HAL_DMA_Abort+0x25c>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d018      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a1f      	ldr	r2, [pc, #124]	; (8002880 <HAL_DMA_Abort+0x260>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d013      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a1e      	ldr	r2, [pc, #120]	; (8002884 <HAL_DMA_Abort+0x264>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d00e      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a1c      	ldr	r2, [pc, #112]	; (8002888 <HAL_DMA_Abort+0x268>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d009      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a1b      	ldr	r2, [pc, #108]	; (800288c <HAL_DMA_Abort+0x26c>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d004      	beq.n	800282e <HAL_DMA_Abort+0x20e>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a19      	ldr	r2, [pc, #100]	; (8002890 <HAL_DMA_Abort+0x270>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d132      	bne.n	8002894 <HAL_DMA_Abort+0x274>
 800282e:	2301      	movs	r3, #1
 8002830:	e031      	b.n	8002896 <HAL_DMA_Abort+0x276>
 8002832:	bf00      	nop
 8002834:	40020010 	.word	0x40020010
 8002838:	40020028 	.word	0x40020028
 800283c:	40020040 	.word	0x40020040
 8002840:	40020058 	.word	0x40020058
 8002844:	40020070 	.word	0x40020070
 8002848:	40020088 	.word	0x40020088
 800284c:	400200a0 	.word	0x400200a0
 8002850:	400200b8 	.word	0x400200b8
 8002854:	40020410 	.word	0x40020410
 8002858:	40020428 	.word	0x40020428
 800285c:	40020440 	.word	0x40020440
 8002860:	40020458 	.word	0x40020458
 8002864:	40020470 	.word	0x40020470
 8002868:	40020488 	.word	0x40020488
 800286c:	400204a0 	.word	0x400204a0
 8002870:	400204b8 	.word	0x400204b8
 8002874:	58025408 	.word	0x58025408
 8002878:	5802541c 	.word	0x5802541c
 800287c:	58025430 	.word	0x58025430
 8002880:	58025444 	.word	0x58025444
 8002884:	58025458 	.word	0x58025458
 8002888:	5802546c 	.word	0x5802546c
 800288c:	58025480 	.word	0x58025480
 8002890:	58025494 	.word	0x58025494
 8002894:	2300      	movs	r3, #0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d007      	beq.n	80028aa <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80028a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a6d      	ldr	r2, [pc, #436]	; (8002a64 <HAL_DMA_Abort+0x444>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d04a      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a6b      	ldr	r2, [pc, #428]	; (8002a68 <HAL_DMA_Abort+0x448>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d045      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a6a      	ldr	r2, [pc, #424]	; (8002a6c <HAL_DMA_Abort+0x44c>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d040      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a68      	ldr	r2, [pc, #416]	; (8002a70 <HAL_DMA_Abort+0x450>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d03b      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a67      	ldr	r2, [pc, #412]	; (8002a74 <HAL_DMA_Abort+0x454>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d036      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a65      	ldr	r2, [pc, #404]	; (8002a78 <HAL_DMA_Abort+0x458>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d031      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a64      	ldr	r2, [pc, #400]	; (8002a7c <HAL_DMA_Abort+0x45c>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d02c      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a62      	ldr	r2, [pc, #392]	; (8002a80 <HAL_DMA_Abort+0x460>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d027      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a61      	ldr	r2, [pc, #388]	; (8002a84 <HAL_DMA_Abort+0x464>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d022      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a5f      	ldr	r2, [pc, #380]	; (8002a88 <HAL_DMA_Abort+0x468>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d01d      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a5e      	ldr	r2, [pc, #376]	; (8002a8c <HAL_DMA_Abort+0x46c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d018      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a5c      	ldr	r2, [pc, #368]	; (8002a90 <HAL_DMA_Abort+0x470>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d013      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a5b      	ldr	r2, [pc, #364]	; (8002a94 <HAL_DMA_Abort+0x474>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d00e      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a59      	ldr	r2, [pc, #356]	; (8002a98 <HAL_DMA_Abort+0x478>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d009      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a58      	ldr	r2, [pc, #352]	; (8002a9c <HAL_DMA_Abort+0x47c>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d004      	beq.n	800294a <HAL_DMA_Abort+0x32a>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a56      	ldr	r2, [pc, #344]	; (8002aa0 <HAL_DMA_Abort+0x480>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d108      	bne.n	800295c <HAL_DMA_Abort+0x33c>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f022 0201 	bic.w	r2, r2, #1
 8002958:	601a      	str	r2, [r3, #0]
 800295a:	e007      	b.n	800296c <HAL_DMA_Abort+0x34c>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 0201 	bic.w	r2, r2, #1
 800296a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800296c:	e013      	b.n	8002996 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800296e:	f7fe fd55 	bl	800141c <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	693b      	ldr	r3, [r7, #16]
 8002976:	1ad3      	subs	r3, r2, r3
 8002978:	2b05      	cmp	r3, #5
 800297a:	d90c      	bls.n	8002996 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2220      	movs	r2, #32
 8002980:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2203      	movs	r2, #3
 8002986:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e12d      	b.n	8002bf2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1e5      	bne.n	800296e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a2f      	ldr	r2, [pc, #188]	; (8002a64 <HAL_DMA_Abort+0x444>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d04a      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a2d      	ldr	r2, [pc, #180]	; (8002a68 <HAL_DMA_Abort+0x448>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d045      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a2c      	ldr	r2, [pc, #176]	; (8002a6c <HAL_DMA_Abort+0x44c>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d040      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a2a      	ldr	r2, [pc, #168]	; (8002a70 <HAL_DMA_Abort+0x450>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d03b      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a29      	ldr	r2, [pc, #164]	; (8002a74 <HAL_DMA_Abort+0x454>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d036      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a27      	ldr	r2, [pc, #156]	; (8002a78 <HAL_DMA_Abort+0x458>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d031      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a26      	ldr	r2, [pc, #152]	; (8002a7c <HAL_DMA_Abort+0x45c>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d02c      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a24      	ldr	r2, [pc, #144]	; (8002a80 <HAL_DMA_Abort+0x460>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d027      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a23      	ldr	r2, [pc, #140]	; (8002a84 <HAL_DMA_Abort+0x464>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d022      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a21      	ldr	r2, [pc, #132]	; (8002a88 <HAL_DMA_Abort+0x468>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d01d      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a20      	ldr	r2, [pc, #128]	; (8002a8c <HAL_DMA_Abort+0x46c>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d018      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a1e      	ldr	r2, [pc, #120]	; (8002a90 <HAL_DMA_Abort+0x470>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d013      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a1d      	ldr	r2, [pc, #116]	; (8002a94 <HAL_DMA_Abort+0x474>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d00e      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a1b      	ldr	r2, [pc, #108]	; (8002a98 <HAL_DMA_Abort+0x478>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d009      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a1a      	ldr	r2, [pc, #104]	; (8002a9c <HAL_DMA_Abort+0x47c>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d004      	beq.n	8002a42 <HAL_DMA_Abort+0x422>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a18      	ldr	r2, [pc, #96]	; (8002aa0 <HAL_DMA_Abort+0x480>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d101      	bne.n	8002a46 <HAL_DMA_Abort+0x426>
 8002a42:	2301      	movs	r3, #1
 8002a44:	e000      	b.n	8002a48 <HAL_DMA_Abort+0x428>
 8002a46:	2300      	movs	r3, #0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d02b      	beq.n	8002aa4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a50:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a56:	f003 031f 	and.w	r3, r3, #31
 8002a5a:	223f      	movs	r2, #63	; 0x3f
 8002a5c:	409a      	lsls	r2, r3
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	609a      	str	r2, [r3, #8]
 8002a62:	e02a      	b.n	8002aba <HAL_DMA_Abort+0x49a>
 8002a64:	40020010 	.word	0x40020010
 8002a68:	40020028 	.word	0x40020028
 8002a6c:	40020040 	.word	0x40020040
 8002a70:	40020058 	.word	0x40020058
 8002a74:	40020070 	.word	0x40020070
 8002a78:	40020088 	.word	0x40020088
 8002a7c:	400200a0 	.word	0x400200a0
 8002a80:	400200b8 	.word	0x400200b8
 8002a84:	40020410 	.word	0x40020410
 8002a88:	40020428 	.word	0x40020428
 8002a8c:	40020440 	.word	0x40020440
 8002a90:	40020458 	.word	0x40020458
 8002a94:	40020470 	.word	0x40020470
 8002a98:	40020488 	.word	0x40020488
 8002a9c:	400204a0 	.word	0x400204a0
 8002aa0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aa8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aae:	f003 031f 	and.w	r3, r3, #31
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	409a      	lsls	r2, r3
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a4f      	ldr	r2, [pc, #316]	; (8002bfc <HAL_DMA_Abort+0x5dc>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d072      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a4d      	ldr	r2, [pc, #308]	; (8002c00 <HAL_DMA_Abort+0x5e0>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d06d      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4a4c      	ldr	r2, [pc, #304]	; (8002c04 <HAL_DMA_Abort+0x5e4>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d068      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a4a      	ldr	r2, [pc, #296]	; (8002c08 <HAL_DMA_Abort+0x5e8>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d063      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a49      	ldr	r2, [pc, #292]	; (8002c0c <HAL_DMA_Abort+0x5ec>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d05e      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a47      	ldr	r2, [pc, #284]	; (8002c10 <HAL_DMA_Abort+0x5f0>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d059      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a46      	ldr	r2, [pc, #280]	; (8002c14 <HAL_DMA_Abort+0x5f4>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d054      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a44      	ldr	r2, [pc, #272]	; (8002c18 <HAL_DMA_Abort+0x5f8>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d04f      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a43      	ldr	r2, [pc, #268]	; (8002c1c <HAL_DMA_Abort+0x5fc>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d04a      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a41      	ldr	r2, [pc, #260]	; (8002c20 <HAL_DMA_Abort+0x600>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d045      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a40      	ldr	r2, [pc, #256]	; (8002c24 <HAL_DMA_Abort+0x604>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d040      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a3e      	ldr	r2, [pc, #248]	; (8002c28 <HAL_DMA_Abort+0x608>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d03b      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a3d      	ldr	r2, [pc, #244]	; (8002c2c <HAL_DMA_Abort+0x60c>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d036      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a3b      	ldr	r2, [pc, #236]	; (8002c30 <HAL_DMA_Abort+0x610>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d031      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a3a      	ldr	r2, [pc, #232]	; (8002c34 <HAL_DMA_Abort+0x614>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d02c      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a38      	ldr	r2, [pc, #224]	; (8002c38 <HAL_DMA_Abort+0x618>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d027      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a37      	ldr	r2, [pc, #220]	; (8002c3c <HAL_DMA_Abort+0x61c>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d022      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a35      	ldr	r2, [pc, #212]	; (8002c40 <HAL_DMA_Abort+0x620>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d01d      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a34      	ldr	r2, [pc, #208]	; (8002c44 <HAL_DMA_Abort+0x624>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d018      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a32      	ldr	r2, [pc, #200]	; (8002c48 <HAL_DMA_Abort+0x628>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d013      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a31      	ldr	r2, [pc, #196]	; (8002c4c <HAL_DMA_Abort+0x62c>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d00e      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a2f      	ldr	r2, [pc, #188]	; (8002c50 <HAL_DMA_Abort+0x630>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d009      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a2e      	ldr	r2, [pc, #184]	; (8002c54 <HAL_DMA_Abort+0x634>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d004      	beq.n	8002baa <HAL_DMA_Abort+0x58a>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a2c      	ldr	r2, [pc, #176]	; (8002c58 <HAL_DMA_Abort+0x638>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d101      	bne.n	8002bae <HAL_DMA_Abort+0x58e>
 8002baa:	2301      	movs	r3, #1
 8002bac:	e000      	b.n	8002bb0 <HAL_DMA_Abort+0x590>
 8002bae:	2300      	movs	r3, #0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d015      	beq.n	8002be0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002bbc:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d00c      	beq.n	8002be0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bd0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002bd4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002bde:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	40020010 	.word	0x40020010
 8002c00:	40020028 	.word	0x40020028
 8002c04:	40020040 	.word	0x40020040
 8002c08:	40020058 	.word	0x40020058
 8002c0c:	40020070 	.word	0x40020070
 8002c10:	40020088 	.word	0x40020088
 8002c14:	400200a0 	.word	0x400200a0
 8002c18:	400200b8 	.word	0x400200b8
 8002c1c:	40020410 	.word	0x40020410
 8002c20:	40020428 	.word	0x40020428
 8002c24:	40020440 	.word	0x40020440
 8002c28:	40020458 	.word	0x40020458
 8002c2c:	40020470 	.word	0x40020470
 8002c30:	40020488 	.word	0x40020488
 8002c34:	400204a0 	.word	0x400204a0
 8002c38:	400204b8 	.word	0x400204b8
 8002c3c:	58025408 	.word	0x58025408
 8002c40:	5802541c 	.word	0x5802541c
 8002c44:	58025430 	.word	0x58025430
 8002c48:	58025444 	.word	0x58025444
 8002c4c:	58025458 	.word	0x58025458
 8002c50:	5802546c 	.word	0x5802546c
 8002c54:	58025480 	.word	0x58025480
 8002c58:	58025494 	.word	0x58025494

08002c5c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e237      	b.n	80030de <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d004      	beq.n	8002c84 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2280      	movs	r2, #128	; 0x80
 8002c7e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e22c      	b.n	80030de <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a5c      	ldr	r2, [pc, #368]	; (8002dfc <HAL_DMA_Abort_IT+0x1a0>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d04a      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a5b      	ldr	r2, [pc, #364]	; (8002e00 <HAL_DMA_Abort_IT+0x1a4>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d045      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a59      	ldr	r2, [pc, #356]	; (8002e04 <HAL_DMA_Abort_IT+0x1a8>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d040      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a58      	ldr	r2, [pc, #352]	; (8002e08 <HAL_DMA_Abort_IT+0x1ac>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d03b      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a56      	ldr	r2, [pc, #344]	; (8002e0c <HAL_DMA_Abort_IT+0x1b0>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d036      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a55      	ldr	r2, [pc, #340]	; (8002e10 <HAL_DMA_Abort_IT+0x1b4>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d031      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a53      	ldr	r2, [pc, #332]	; (8002e14 <HAL_DMA_Abort_IT+0x1b8>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d02c      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a52      	ldr	r2, [pc, #328]	; (8002e18 <HAL_DMA_Abort_IT+0x1bc>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d027      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a50      	ldr	r2, [pc, #320]	; (8002e1c <HAL_DMA_Abort_IT+0x1c0>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d022      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a4f      	ldr	r2, [pc, #316]	; (8002e20 <HAL_DMA_Abort_IT+0x1c4>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d01d      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a4d      	ldr	r2, [pc, #308]	; (8002e24 <HAL_DMA_Abort_IT+0x1c8>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d018      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a4c      	ldr	r2, [pc, #304]	; (8002e28 <HAL_DMA_Abort_IT+0x1cc>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d013      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a4a      	ldr	r2, [pc, #296]	; (8002e2c <HAL_DMA_Abort_IT+0x1d0>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d00e      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a49      	ldr	r2, [pc, #292]	; (8002e30 <HAL_DMA_Abort_IT+0x1d4>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d009      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a47      	ldr	r2, [pc, #284]	; (8002e34 <HAL_DMA_Abort_IT+0x1d8>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d004      	beq.n	8002d24 <HAL_DMA_Abort_IT+0xc8>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a46      	ldr	r2, [pc, #280]	; (8002e38 <HAL_DMA_Abort_IT+0x1dc>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d101      	bne.n	8002d28 <HAL_DMA_Abort_IT+0xcc>
 8002d24:	2301      	movs	r3, #1
 8002d26:	e000      	b.n	8002d2a <HAL_DMA_Abort_IT+0xce>
 8002d28:	2300      	movs	r3, #0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f000 8086 	beq.w	8002e3c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2204      	movs	r2, #4
 8002d34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a2f      	ldr	r2, [pc, #188]	; (8002dfc <HAL_DMA_Abort_IT+0x1a0>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d04a      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a2e      	ldr	r2, [pc, #184]	; (8002e00 <HAL_DMA_Abort_IT+0x1a4>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d045      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a2c      	ldr	r2, [pc, #176]	; (8002e04 <HAL_DMA_Abort_IT+0x1a8>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d040      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a2b      	ldr	r2, [pc, #172]	; (8002e08 <HAL_DMA_Abort_IT+0x1ac>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d03b      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a29      	ldr	r2, [pc, #164]	; (8002e0c <HAL_DMA_Abort_IT+0x1b0>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d036      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a28      	ldr	r2, [pc, #160]	; (8002e10 <HAL_DMA_Abort_IT+0x1b4>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d031      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a26      	ldr	r2, [pc, #152]	; (8002e14 <HAL_DMA_Abort_IT+0x1b8>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d02c      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a25      	ldr	r2, [pc, #148]	; (8002e18 <HAL_DMA_Abort_IT+0x1bc>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d027      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a23      	ldr	r2, [pc, #140]	; (8002e1c <HAL_DMA_Abort_IT+0x1c0>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d022      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a22      	ldr	r2, [pc, #136]	; (8002e20 <HAL_DMA_Abort_IT+0x1c4>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d01d      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a20      	ldr	r2, [pc, #128]	; (8002e24 <HAL_DMA_Abort_IT+0x1c8>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d018      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a1f      	ldr	r2, [pc, #124]	; (8002e28 <HAL_DMA_Abort_IT+0x1cc>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d013      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a1d      	ldr	r2, [pc, #116]	; (8002e2c <HAL_DMA_Abort_IT+0x1d0>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d00e      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a1c      	ldr	r2, [pc, #112]	; (8002e30 <HAL_DMA_Abort_IT+0x1d4>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d009      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a1a      	ldr	r2, [pc, #104]	; (8002e34 <HAL_DMA_Abort_IT+0x1d8>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d004      	beq.n	8002dd8 <HAL_DMA_Abort_IT+0x17c>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a19      	ldr	r2, [pc, #100]	; (8002e38 <HAL_DMA_Abort_IT+0x1dc>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d108      	bne.n	8002dea <HAL_DMA_Abort_IT+0x18e>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f022 0201 	bic.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]
 8002de8:	e178      	b.n	80030dc <HAL_DMA_Abort_IT+0x480>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f022 0201 	bic.w	r2, r2, #1
 8002df8:	601a      	str	r2, [r3, #0]
 8002dfa:	e16f      	b.n	80030dc <HAL_DMA_Abort_IT+0x480>
 8002dfc:	40020010 	.word	0x40020010
 8002e00:	40020028 	.word	0x40020028
 8002e04:	40020040 	.word	0x40020040
 8002e08:	40020058 	.word	0x40020058
 8002e0c:	40020070 	.word	0x40020070
 8002e10:	40020088 	.word	0x40020088
 8002e14:	400200a0 	.word	0x400200a0
 8002e18:	400200b8 	.word	0x400200b8
 8002e1c:	40020410 	.word	0x40020410
 8002e20:	40020428 	.word	0x40020428
 8002e24:	40020440 	.word	0x40020440
 8002e28:	40020458 	.word	0x40020458
 8002e2c:	40020470 	.word	0x40020470
 8002e30:	40020488 	.word	0x40020488
 8002e34:	400204a0 	.word	0x400204a0
 8002e38:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 020e 	bic.w	r2, r2, #14
 8002e4a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a6c      	ldr	r2, [pc, #432]	; (8003004 <HAL_DMA_Abort_IT+0x3a8>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d04a      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a6b      	ldr	r2, [pc, #428]	; (8003008 <HAL_DMA_Abort_IT+0x3ac>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d045      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a69      	ldr	r2, [pc, #420]	; (800300c <HAL_DMA_Abort_IT+0x3b0>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d040      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a68      	ldr	r2, [pc, #416]	; (8003010 <HAL_DMA_Abort_IT+0x3b4>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d03b      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a66      	ldr	r2, [pc, #408]	; (8003014 <HAL_DMA_Abort_IT+0x3b8>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d036      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a65      	ldr	r2, [pc, #404]	; (8003018 <HAL_DMA_Abort_IT+0x3bc>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d031      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a63      	ldr	r2, [pc, #396]	; (800301c <HAL_DMA_Abort_IT+0x3c0>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d02c      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a62      	ldr	r2, [pc, #392]	; (8003020 <HAL_DMA_Abort_IT+0x3c4>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d027      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a60      	ldr	r2, [pc, #384]	; (8003024 <HAL_DMA_Abort_IT+0x3c8>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d022      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a5f      	ldr	r2, [pc, #380]	; (8003028 <HAL_DMA_Abort_IT+0x3cc>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d01d      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a5d      	ldr	r2, [pc, #372]	; (800302c <HAL_DMA_Abort_IT+0x3d0>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d018      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a5c      	ldr	r2, [pc, #368]	; (8003030 <HAL_DMA_Abort_IT+0x3d4>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d013      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a5a      	ldr	r2, [pc, #360]	; (8003034 <HAL_DMA_Abort_IT+0x3d8>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d00e      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a59      	ldr	r2, [pc, #356]	; (8003038 <HAL_DMA_Abort_IT+0x3dc>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d009      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a57      	ldr	r2, [pc, #348]	; (800303c <HAL_DMA_Abort_IT+0x3e0>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d004      	beq.n	8002eec <HAL_DMA_Abort_IT+0x290>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a56      	ldr	r2, [pc, #344]	; (8003040 <HAL_DMA_Abort_IT+0x3e4>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d108      	bne.n	8002efe <HAL_DMA_Abort_IT+0x2a2>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 0201 	bic.w	r2, r2, #1
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	e007      	b.n	8002f0e <HAL_DMA_Abort_IT+0x2b2>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 0201 	bic.w	r2, r2, #1
 8002f0c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a3c      	ldr	r2, [pc, #240]	; (8003004 <HAL_DMA_Abort_IT+0x3a8>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d072      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a3a      	ldr	r2, [pc, #232]	; (8003008 <HAL_DMA_Abort_IT+0x3ac>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d06d      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a39      	ldr	r2, [pc, #228]	; (800300c <HAL_DMA_Abort_IT+0x3b0>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d068      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a37      	ldr	r2, [pc, #220]	; (8003010 <HAL_DMA_Abort_IT+0x3b4>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d063      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a36      	ldr	r2, [pc, #216]	; (8003014 <HAL_DMA_Abort_IT+0x3b8>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d05e      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a34      	ldr	r2, [pc, #208]	; (8003018 <HAL_DMA_Abort_IT+0x3bc>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d059      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a33      	ldr	r2, [pc, #204]	; (800301c <HAL_DMA_Abort_IT+0x3c0>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d054      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a31      	ldr	r2, [pc, #196]	; (8003020 <HAL_DMA_Abort_IT+0x3c4>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d04f      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a30      	ldr	r2, [pc, #192]	; (8003024 <HAL_DMA_Abort_IT+0x3c8>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d04a      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a2e      	ldr	r2, [pc, #184]	; (8003028 <HAL_DMA_Abort_IT+0x3cc>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d045      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a2d      	ldr	r2, [pc, #180]	; (800302c <HAL_DMA_Abort_IT+0x3d0>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d040      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a2b      	ldr	r2, [pc, #172]	; (8003030 <HAL_DMA_Abort_IT+0x3d4>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d03b      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a2a      	ldr	r2, [pc, #168]	; (8003034 <HAL_DMA_Abort_IT+0x3d8>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d036      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a28      	ldr	r2, [pc, #160]	; (8003038 <HAL_DMA_Abort_IT+0x3dc>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d031      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a27      	ldr	r2, [pc, #156]	; (800303c <HAL_DMA_Abort_IT+0x3e0>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d02c      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a25      	ldr	r2, [pc, #148]	; (8003040 <HAL_DMA_Abort_IT+0x3e4>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d027      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a24      	ldr	r2, [pc, #144]	; (8003044 <HAL_DMA_Abort_IT+0x3e8>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d022      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a22      	ldr	r2, [pc, #136]	; (8003048 <HAL_DMA_Abort_IT+0x3ec>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d01d      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a21      	ldr	r2, [pc, #132]	; (800304c <HAL_DMA_Abort_IT+0x3f0>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d018      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a1f      	ldr	r2, [pc, #124]	; (8003050 <HAL_DMA_Abort_IT+0x3f4>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d013      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a1e      	ldr	r2, [pc, #120]	; (8003054 <HAL_DMA_Abort_IT+0x3f8>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d00e      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a1c      	ldr	r2, [pc, #112]	; (8003058 <HAL_DMA_Abort_IT+0x3fc>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d009      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a1b      	ldr	r2, [pc, #108]	; (800305c <HAL_DMA_Abort_IT+0x400>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d004      	beq.n	8002ffe <HAL_DMA_Abort_IT+0x3a2>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a19      	ldr	r2, [pc, #100]	; (8003060 <HAL_DMA_Abort_IT+0x404>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d132      	bne.n	8003064 <HAL_DMA_Abort_IT+0x408>
 8002ffe:	2301      	movs	r3, #1
 8003000:	e031      	b.n	8003066 <HAL_DMA_Abort_IT+0x40a>
 8003002:	bf00      	nop
 8003004:	40020010 	.word	0x40020010
 8003008:	40020028 	.word	0x40020028
 800300c:	40020040 	.word	0x40020040
 8003010:	40020058 	.word	0x40020058
 8003014:	40020070 	.word	0x40020070
 8003018:	40020088 	.word	0x40020088
 800301c:	400200a0 	.word	0x400200a0
 8003020:	400200b8 	.word	0x400200b8
 8003024:	40020410 	.word	0x40020410
 8003028:	40020428 	.word	0x40020428
 800302c:	40020440 	.word	0x40020440
 8003030:	40020458 	.word	0x40020458
 8003034:	40020470 	.word	0x40020470
 8003038:	40020488 	.word	0x40020488
 800303c:	400204a0 	.word	0x400204a0
 8003040:	400204b8 	.word	0x400204b8
 8003044:	58025408 	.word	0x58025408
 8003048:	5802541c 	.word	0x5802541c
 800304c:	58025430 	.word	0x58025430
 8003050:	58025444 	.word	0x58025444
 8003054:	58025458 	.word	0x58025458
 8003058:	5802546c 	.word	0x5802546c
 800305c:	58025480 	.word	0x58025480
 8003060:	58025494 	.word	0x58025494
 8003064:	2300      	movs	r3, #0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d028      	beq.n	80030bc <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003074:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003078:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800307e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003084:	f003 031f 	and.w	r3, r3, #31
 8003088:	2201      	movs	r2, #1
 800308a:	409a      	lsls	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003094:	687a      	ldr	r2, [r7, #4]
 8003096:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003098:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00c      	beq.n	80030bc <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80030ac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030b0:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80030ba:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d003      	beq.n	80030dc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
 80030e6:	bf00      	nop

080030e8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b08a      	sub	sp, #40	; 0x28
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80030f0:	2300      	movs	r3, #0
 80030f2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80030f4:	4b67      	ldr	r3, [pc, #412]	; (8003294 <HAL_DMA_IRQHandler+0x1ac>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a67      	ldr	r2, [pc, #412]	; (8003298 <HAL_DMA_IRQHandler+0x1b0>)
 80030fa:	fba2 2303 	umull	r2, r3, r2, r3
 80030fe:	0a9b      	lsrs	r3, r3, #10
 8003100:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003106:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800310c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800310e:	6a3b      	ldr	r3, [r7, #32]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a5f      	ldr	r2, [pc, #380]	; (800329c <HAL_DMA_IRQHandler+0x1b4>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d04a      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a5d      	ldr	r2, [pc, #372]	; (80032a0 <HAL_DMA_IRQHandler+0x1b8>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d045      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a5c      	ldr	r2, [pc, #368]	; (80032a4 <HAL_DMA_IRQHandler+0x1bc>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d040      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a5a      	ldr	r2, [pc, #360]	; (80032a8 <HAL_DMA_IRQHandler+0x1c0>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d03b      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a59      	ldr	r2, [pc, #356]	; (80032ac <HAL_DMA_IRQHandler+0x1c4>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d036      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a57      	ldr	r2, [pc, #348]	; (80032b0 <HAL_DMA_IRQHandler+0x1c8>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d031      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a56      	ldr	r2, [pc, #344]	; (80032b4 <HAL_DMA_IRQHandler+0x1cc>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d02c      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a54      	ldr	r2, [pc, #336]	; (80032b8 <HAL_DMA_IRQHandler+0x1d0>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d027      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a53      	ldr	r2, [pc, #332]	; (80032bc <HAL_DMA_IRQHandler+0x1d4>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d022      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a51      	ldr	r2, [pc, #324]	; (80032c0 <HAL_DMA_IRQHandler+0x1d8>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d01d      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a50      	ldr	r2, [pc, #320]	; (80032c4 <HAL_DMA_IRQHandler+0x1dc>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d018      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a4e      	ldr	r2, [pc, #312]	; (80032c8 <HAL_DMA_IRQHandler+0x1e0>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d013      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a4d      	ldr	r2, [pc, #308]	; (80032cc <HAL_DMA_IRQHandler+0x1e4>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d00e      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a4b      	ldr	r2, [pc, #300]	; (80032d0 <HAL_DMA_IRQHandler+0x1e8>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d009      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a4a      	ldr	r2, [pc, #296]	; (80032d4 <HAL_DMA_IRQHandler+0x1ec>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d004      	beq.n	80031ba <HAL_DMA_IRQHandler+0xd2>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a48      	ldr	r2, [pc, #288]	; (80032d8 <HAL_DMA_IRQHandler+0x1f0>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d101      	bne.n	80031be <HAL_DMA_IRQHandler+0xd6>
 80031ba:	2301      	movs	r3, #1
 80031bc:	e000      	b.n	80031c0 <HAL_DMA_IRQHandler+0xd8>
 80031be:	2300      	movs	r3, #0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 842b 	beq.w	8003a1c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ca:	f003 031f 	and.w	r3, r3, #31
 80031ce:	2208      	movs	r2, #8
 80031d0:	409a      	lsls	r2, r3
 80031d2:	69bb      	ldr	r3, [r7, #24]
 80031d4:	4013      	ands	r3, r2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	f000 80a2 	beq.w	8003320 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a2e      	ldr	r2, [pc, #184]	; (800329c <HAL_DMA_IRQHandler+0x1b4>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d04a      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a2d      	ldr	r2, [pc, #180]	; (80032a0 <HAL_DMA_IRQHandler+0x1b8>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d045      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a2b      	ldr	r2, [pc, #172]	; (80032a4 <HAL_DMA_IRQHandler+0x1bc>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d040      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a2a      	ldr	r2, [pc, #168]	; (80032a8 <HAL_DMA_IRQHandler+0x1c0>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d03b      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a28      	ldr	r2, [pc, #160]	; (80032ac <HAL_DMA_IRQHandler+0x1c4>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d036      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a27      	ldr	r2, [pc, #156]	; (80032b0 <HAL_DMA_IRQHandler+0x1c8>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d031      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a25      	ldr	r2, [pc, #148]	; (80032b4 <HAL_DMA_IRQHandler+0x1cc>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d02c      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a24      	ldr	r2, [pc, #144]	; (80032b8 <HAL_DMA_IRQHandler+0x1d0>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d027      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a22      	ldr	r2, [pc, #136]	; (80032bc <HAL_DMA_IRQHandler+0x1d4>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d022      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a21      	ldr	r2, [pc, #132]	; (80032c0 <HAL_DMA_IRQHandler+0x1d8>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d01d      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a1f      	ldr	r2, [pc, #124]	; (80032c4 <HAL_DMA_IRQHandler+0x1dc>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d018      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a1e      	ldr	r2, [pc, #120]	; (80032c8 <HAL_DMA_IRQHandler+0x1e0>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d013      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a1c      	ldr	r2, [pc, #112]	; (80032cc <HAL_DMA_IRQHandler+0x1e4>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d00e      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a1b      	ldr	r2, [pc, #108]	; (80032d0 <HAL_DMA_IRQHandler+0x1e8>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d009      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a19      	ldr	r2, [pc, #100]	; (80032d4 <HAL_DMA_IRQHandler+0x1ec>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d004      	beq.n	800327c <HAL_DMA_IRQHandler+0x194>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a18      	ldr	r2, [pc, #96]	; (80032d8 <HAL_DMA_IRQHandler+0x1f0>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d12f      	bne.n	80032dc <HAL_DMA_IRQHandler+0x1f4>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0304 	and.w	r3, r3, #4
 8003286:	2b00      	cmp	r3, #0
 8003288:	bf14      	ite	ne
 800328a:	2301      	movne	r3, #1
 800328c:	2300      	moveq	r3, #0
 800328e:	b2db      	uxtb	r3, r3
 8003290:	e02e      	b.n	80032f0 <HAL_DMA_IRQHandler+0x208>
 8003292:	bf00      	nop
 8003294:	24000004 	.word	0x24000004
 8003298:	1b4e81b5 	.word	0x1b4e81b5
 800329c:	40020010 	.word	0x40020010
 80032a0:	40020028 	.word	0x40020028
 80032a4:	40020040 	.word	0x40020040
 80032a8:	40020058 	.word	0x40020058
 80032ac:	40020070 	.word	0x40020070
 80032b0:	40020088 	.word	0x40020088
 80032b4:	400200a0 	.word	0x400200a0
 80032b8:	400200b8 	.word	0x400200b8
 80032bc:	40020410 	.word	0x40020410
 80032c0:	40020428 	.word	0x40020428
 80032c4:	40020440 	.word	0x40020440
 80032c8:	40020458 	.word	0x40020458
 80032cc:	40020470 	.word	0x40020470
 80032d0:	40020488 	.word	0x40020488
 80032d4:	400204a0 	.word	0x400204a0
 80032d8:	400204b8 	.word	0x400204b8
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0308 	and.w	r3, r3, #8
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	bf14      	ite	ne
 80032ea:	2301      	movne	r3, #1
 80032ec:	2300      	moveq	r3, #0
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d015      	beq.n	8003320 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 0204 	bic.w	r2, r2, #4
 8003302:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003308:	f003 031f 	and.w	r3, r3, #31
 800330c:	2208      	movs	r2, #8
 800330e:	409a      	lsls	r2, r3
 8003310:	6a3b      	ldr	r3, [r7, #32]
 8003312:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003318:	f043 0201 	orr.w	r2, r3, #1
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003324:	f003 031f 	and.w	r3, r3, #31
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	fa22 f303 	lsr.w	r3, r2, r3
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	2b00      	cmp	r3, #0
 8003334:	d06e      	beq.n	8003414 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a69      	ldr	r2, [pc, #420]	; (80034e0 <HAL_DMA_IRQHandler+0x3f8>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d04a      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a67      	ldr	r2, [pc, #412]	; (80034e4 <HAL_DMA_IRQHandler+0x3fc>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d045      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a66      	ldr	r2, [pc, #408]	; (80034e8 <HAL_DMA_IRQHandler+0x400>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d040      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a64      	ldr	r2, [pc, #400]	; (80034ec <HAL_DMA_IRQHandler+0x404>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d03b      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a63      	ldr	r2, [pc, #396]	; (80034f0 <HAL_DMA_IRQHandler+0x408>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d036      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a61      	ldr	r2, [pc, #388]	; (80034f4 <HAL_DMA_IRQHandler+0x40c>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d031      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a60      	ldr	r2, [pc, #384]	; (80034f8 <HAL_DMA_IRQHandler+0x410>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d02c      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a5e      	ldr	r2, [pc, #376]	; (80034fc <HAL_DMA_IRQHandler+0x414>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d027      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a5d      	ldr	r2, [pc, #372]	; (8003500 <HAL_DMA_IRQHandler+0x418>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d022      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a5b      	ldr	r2, [pc, #364]	; (8003504 <HAL_DMA_IRQHandler+0x41c>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d01d      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a5a      	ldr	r2, [pc, #360]	; (8003508 <HAL_DMA_IRQHandler+0x420>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d018      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a58      	ldr	r2, [pc, #352]	; (800350c <HAL_DMA_IRQHandler+0x424>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d013      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a57      	ldr	r2, [pc, #348]	; (8003510 <HAL_DMA_IRQHandler+0x428>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d00e      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a55      	ldr	r2, [pc, #340]	; (8003514 <HAL_DMA_IRQHandler+0x42c>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d009      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a54      	ldr	r2, [pc, #336]	; (8003518 <HAL_DMA_IRQHandler+0x430>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d004      	beq.n	80033d6 <HAL_DMA_IRQHandler+0x2ee>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a52      	ldr	r2, [pc, #328]	; (800351c <HAL_DMA_IRQHandler+0x434>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d10a      	bne.n	80033ec <HAL_DMA_IRQHandler+0x304>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	695b      	ldr	r3, [r3, #20]
 80033dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	bf14      	ite	ne
 80033e4:	2301      	movne	r3, #1
 80033e6:	2300      	moveq	r3, #0
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	e003      	b.n	80033f4 <HAL_DMA_IRQHandler+0x30c>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2300      	movs	r3, #0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00d      	beq.n	8003414 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033fc:	f003 031f 	and.w	r3, r3, #31
 8003400:	2201      	movs	r2, #1
 8003402:	409a      	lsls	r2, r3
 8003404:	6a3b      	ldr	r3, [r7, #32]
 8003406:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800340c:	f043 0202 	orr.w	r2, r3, #2
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003418:	f003 031f 	and.w	r3, r3, #31
 800341c:	2204      	movs	r2, #4
 800341e:	409a      	lsls	r2, r3
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	4013      	ands	r3, r2
 8003424:	2b00      	cmp	r3, #0
 8003426:	f000 808f 	beq.w	8003548 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a2c      	ldr	r2, [pc, #176]	; (80034e0 <HAL_DMA_IRQHandler+0x3f8>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d04a      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a2a      	ldr	r2, [pc, #168]	; (80034e4 <HAL_DMA_IRQHandler+0x3fc>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d045      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a29      	ldr	r2, [pc, #164]	; (80034e8 <HAL_DMA_IRQHandler+0x400>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d040      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a27      	ldr	r2, [pc, #156]	; (80034ec <HAL_DMA_IRQHandler+0x404>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d03b      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a26      	ldr	r2, [pc, #152]	; (80034f0 <HAL_DMA_IRQHandler+0x408>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d036      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a24      	ldr	r2, [pc, #144]	; (80034f4 <HAL_DMA_IRQHandler+0x40c>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d031      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a23      	ldr	r2, [pc, #140]	; (80034f8 <HAL_DMA_IRQHandler+0x410>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d02c      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a21      	ldr	r2, [pc, #132]	; (80034fc <HAL_DMA_IRQHandler+0x414>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d027      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a20      	ldr	r2, [pc, #128]	; (8003500 <HAL_DMA_IRQHandler+0x418>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d022      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a1e      	ldr	r2, [pc, #120]	; (8003504 <HAL_DMA_IRQHandler+0x41c>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d01d      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a1d      	ldr	r2, [pc, #116]	; (8003508 <HAL_DMA_IRQHandler+0x420>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d018      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a1b      	ldr	r2, [pc, #108]	; (800350c <HAL_DMA_IRQHandler+0x424>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d013      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a1a      	ldr	r2, [pc, #104]	; (8003510 <HAL_DMA_IRQHandler+0x428>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d00e      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a18      	ldr	r2, [pc, #96]	; (8003514 <HAL_DMA_IRQHandler+0x42c>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d009      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a17      	ldr	r2, [pc, #92]	; (8003518 <HAL_DMA_IRQHandler+0x430>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d004      	beq.n	80034ca <HAL_DMA_IRQHandler+0x3e2>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a15      	ldr	r2, [pc, #84]	; (800351c <HAL_DMA_IRQHandler+0x434>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d12a      	bne.n	8003520 <HAL_DMA_IRQHandler+0x438>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0302 	and.w	r3, r3, #2
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	bf14      	ite	ne
 80034d8:	2301      	movne	r3, #1
 80034da:	2300      	moveq	r3, #0
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	e023      	b.n	8003528 <HAL_DMA_IRQHandler+0x440>
 80034e0:	40020010 	.word	0x40020010
 80034e4:	40020028 	.word	0x40020028
 80034e8:	40020040 	.word	0x40020040
 80034ec:	40020058 	.word	0x40020058
 80034f0:	40020070 	.word	0x40020070
 80034f4:	40020088 	.word	0x40020088
 80034f8:	400200a0 	.word	0x400200a0
 80034fc:	400200b8 	.word	0x400200b8
 8003500:	40020410 	.word	0x40020410
 8003504:	40020428 	.word	0x40020428
 8003508:	40020440 	.word	0x40020440
 800350c:	40020458 	.word	0x40020458
 8003510:	40020470 	.word	0x40020470
 8003514:	40020488 	.word	0x40020488
 8003518:	400204a0 	.word	0x400204a0
 800351c:	400204b8 	.word	0x400204b8
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	2300      	movs	r3, #0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d00d      	beq.n	8003548 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003530:	f003 031f 	and.w	r3, r3, #31
 8003534:	2204      	movs	r2, #4
 8003536:	409a      	lsls	r2, r3
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003540:	f043 0204 	orr.w	r2, r3, #4
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800354c:	f003 031f 	and.w	r3, r3, #31
 8003550:	2210      	movs	r2, #16
 8003552:	409a      	lsls	r2, r3
 8003554:	69bb      	ldr	r3, [r7, #24]
 8003556:	4013      	ands	r3, r2
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 80a6 	beq.w	80036aa <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a85      	ldr	r2, [pc, #532]	; (8003778 <HAL_DMA_IRQHandler+0x690>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d04a      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a83      	ldr	r2, [pc, #524]	; (800377c <HAL_DMA_IRQHandler+0x694>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d045      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a82      	ldr	r2, [pc, #520]	; (8003780 <HAL_DMA_IRQHandler+0x698>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d040      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a80      	ldr	r2, [pc, #512]	; (8003784 <HAL_DMA_IRQHandler+0x69c>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d03b      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a7f      	ldr	r2, [pc, #508]	; (8003788 <HAL_DMA_IRQHandler+0x6a0>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d036      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a7d      	ldr	r2, [pc, #500]	; (800378c <HAL_DMA_IRQHandler+0x6a4>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d031      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a7c      	ldr	r2, [pc, #496]	; (8003790 <HAL_DMA_IRQHandler+0x6a8>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d02c      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a7a      	ldr	r2, [pc, #488]	; (8003794 <HAL_DMA_IRQHandler+0x6ac>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d027      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a79      	ldr	r2, [pc, #484]	; (8003798 <HAL_DMA_IRQHandler+0x6b0>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d022      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a77      	ldr	r2, [pc, #476]	; (800379c <HAL_DMA_IRQHandler+0x6b4>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d01d      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a76      	ldr	r2, [pc, #472]	; (80037a0 <HAL_DMA_IRQHandler+0x6b8>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d018      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a74      	ldr	r2, [pc, #464]	; (80037a4 <HAL_DMA_IRQHandler+0x6bc>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d013      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a73      	ldr	r2, [pc, #460]	; (80037a8 <HAL_DMA_IRQHandler+0x6c0>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d00e      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a71      	ldr	r2, [pc, #452]	; (80037ac <HAL_DMA_IRQHandler+0x6c4>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d009      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a70      	ldr	r2, [pc, #448]	; (80037b0 <HAL_DMA_IRQHandler+0x6c8>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d004      	beq.n	80035fe <HAL_DMA_IRQHandler+0x516>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a6e      	ldr	r2, [pc, #440]	; (80037b4 <HAL_DMA_IRQHandler+0x6cc>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d10a      	bne.n	8003614 <HAL_DMA_IRQHandler+0x52c>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0308 	and.w	r3, r3, #8
 8003608:	2b00      	cmp	r3, #0
 800360a:	bf14      	ite	ne
 800360c:	2301      	movne	r3, #1
 800360e:	2300      	moveq	r3, #0
 8003610:	b2db      	uxtb	r3, r3
 8003612:	e009      	b.n	8003628 <HAL_DMA_IRQHandler+0x540>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0304 	and.w	r3, r3, #4
 800361e:	2b00      	cmp	r3, #0
 8003620:	bf14      	ite	ne
 8003622:	2301      	movne	r3, #1
 8003624:	2300      	moveq	r3, #0
 8003626:	b2db      	uxtb	r3, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	d03e      	beq.n	80036aa <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003630:	f003 031f 	and.w	r3, r3, #31
 8003634:	2210      	movs	r2, #16
 8003636:	409a      	lsls	r2, r3
 8003638:	6a3b      	ldr	r3, [r7, #32]
 800363a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d018      	beq.n	800367c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d108      	bne.n	800366a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365c:	2b00      	cmp	r3, #0
 800365e:	d024      	beq.n	80036aa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	4798      	blx	r3
 8003668:	e01f      	b.n	80036aa <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800366e:	2b00      	cmp	r3, #0
 8003670:	d01b      	beq.n	80036aa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	4798      	blx	r3
 800367a:	e016      	b.n	80036aa <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003686:	2b00      	cmp	r3, #0
 8003688:	d107      	bne.n	800369a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681a      	ldr	r2, [r3, #0]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f022 0208 	bic.w	r2, r2, #8
 8003698:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d003      	beq.n	80036aa <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ae:	f003 031f 	and.w	r3, r3, #31
 80036b2:	2220      	movs	r2, #32
 80036b4:	409a      	lsls	r2, r3
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	4013      	ands	r3, r2
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f000 8110 	beq.w	80038e0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a2c      	ldr	r2, [pc, #176]	; (8003778 <HAL_DMA_IRQHandler+0x690>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d04a      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a2b      	ldr	r2, [pc, #172]	; (800377c <HAL_DMA_IRQHandler+0x694>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d045      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a29      	ldr	r2, [pc, #164]	; (8003780 <HAL_DMA_IRQHandler+0x698>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d040      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a28      	ldr	r2, [pc, #160]	; (8003784 <HAL_DMA_IRQHandler+0x69c>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d03b      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a26      	ldr	r2, [pc, #152]	; (8003788 <HAL_DMA_IRQHandler+0x6a0>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d036      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a25      	ldr	r2, [pc, #148]	; (800378c <HAL_DMA_IRQHandler+0x6a4>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d031      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a23      	ldr	r2, [pc, #140]	; (8003790 <HAL_DMA_IRQHandler+0x6a8>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d02c      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a22      	ldr	r2, [pc, #136]	; (8003794 <HAL_DMA_IRQHandler+0x6ac>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d027      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a20      	ldr	r2, [pc, #128]	; (8003798 <HAL_DMA_IRQHandler+0x6b0>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d022      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a1f      	ldr	r2, [pc, #124]	; (800379c <HAL_DMA_IRQHandler+0x6b4>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d01d      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a1d      	ldr	r2, [pc, #116]	; (80037a0 <HAL_DMA_IRQHandler+0x6b8>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d018      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a1c      	ldr	r2, [pc, #112]	; (80037a4 <HAL_DMA_IRQHandler+0x6bc>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d013      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a1a      	ldr	r2, [pc, #104]	; (80037a8 <HAL_DMA_IRQHandler+0x6c0>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d00e      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a19      	ldr	r2, [pc, #100]	; (80037ac <HAL_DMA_IRQHandler+0x6c4>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d009      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a17      	ldr	r2, [pc, #92]	; (80037b0 <HAL_DMA_IRQHandler+0x6c8>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d004      	beq.n	8003760 <HAL_DMA_IRQHandler+0x678>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a16      	ldr	r2, [pc, #88]	; (80037b4 <HAL_DMA_IRQHandler+0x6cc>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d12b      	bne.n	80037b8 <HAL_DMA_IRQHandler+0x6d0>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0310 	and.w	r3, r3, #16
 800376a:	2b00      	cmp	r3, #0
 800376c:	bf14      	ite	ne
 800376e:	2301      	movne	r3, #1
 8003770:	2300      	moveq	r3, #0
 8003772:	b2db      	uxtb	r3, r3
 8003774:	e02a      	b.n	80037cc <HAL_DMA_IRQHandler+0x6e4>
 8003776:	bf00      	nop
 8003778:	40020010 	.word	0x40020010
 800377c:	40020028 	.word	0x40020028
 8003780:	40020040 	.word	0x40020040
 8003784:	40020058 	.word	0x40020058
 8003788:	40020070 	.word	0x40020070
 800378c:	40020088 	.word	0x40020088
 8003790:	400200a0 	.word	0x400200a0
 8003794:	400200b8 	.word	0x400200b8
 8003798:	40020410 	.word	0x40020410
 800379c:	40020428 	.word	0x40020428
 80037a0:	40020440 	.word	0x40020440
 80037a4:	40020458 	.word	0x40020458
 80037a8:	40020470 	.word	0x40020470
 80037ac:	40020488 	.word	0x40020488
 80037b0:	400204a0 	.word	0x400204a0
 80037b4:	400204b8 	.word	0x400204b8
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	bf14      	ite	ne
 80037c6:	2301      	movne	r3, #1
 80037c8:	2300      	moveq	r3, #0
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	f000 8087 	beq.w	80038e0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d6:	f003 031f 	and.w	r3, r3, #31
 80037da:	2220      	movs	r2, #32
 80037dc:	409a      	lsls	r2, r3
 80037de:	6a3b      	ldr	r3, [r7, #32]
 80037e0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b04      	cmp	r3, #4
 80037ec:	d139      	bne.n	8003862 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 0216 	bic.w	r2, r2, #22
 80037fc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	695a      	ldr	r2, [r3, #20]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800380c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003812:	2b00      	cmp	r3, #0
 8003814:	d103      	bne.n	800381e <HAL_DMA_IRQHandler+0x736>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800381a:	2b00      	cmp	r3, #0
 800381c:	d007      	beq.n	800382e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f022 0208 	bic.w	r2, r2, #8
 800382c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003832:	f003 031f 	and.w	r3, r3, #31
 8003836:	223f      	movs	r2, #63	; 0x3f
 8003838:	409a      	lsls	r2, r3
 800383a:	6a3b      	ldr	r3, [r7, #32]
 800383c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2201      	movs	r2, #1
 8003842:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003852:	2b00      	cmp	r3, #0
 8003854:	f000 834a 	beq.w	8003eec <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	4798      	blx	r3
          }
          return;
 8003860:	e344      	b.n	8003eec <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800386c:	2b00      	cmp	r3, #0
 800386e:	d018      	beq.n	80038a2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d108      	bne.n	8003890 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003882:	2b00      	cmp	r3, #0
 8003884:	d02c      	beq.n	80038e0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	4798      	blx	r3
 800388e:	e027      	b.n	80038e0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003894:	2b00      	cmp	r3, #0
 8003896:	d023      	beq.n	80038e0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	4798      	blx	r3
 80038a0:	e01e      	b.n	80038e0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d10f      	bne.n	80038d0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f022 0210 	bic.w	r2, r2, #16
 80038be:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d003      	beq.n	80038e0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	f000 8306 	beq.w	8003ef6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	f000 8088 	beq.w	8003a08 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2204      	movs	r2, #4
 80038fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a7a      	ldr	r2, [pc, #488]	; (8003af0 <HAL_DMA_IRQHandler+0xa08>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d04a      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a79      	ldr	r2, [pc, #484]	; (8003af4 <HAL_DMA_IRQHandler+0xa0c>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d045      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a77      	ldr	r2, [pc, #476]	; (8003af8 <HAL_DMA_IRQHandler+0xa10>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d040      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a76      	ldr	r2, [pc, #472]	; (8003afc <HAL_DMA_IRQHandler+0xa14>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d03b      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a74      	ldr	r2, [pc, #464]	; (8003b00 <HAL_DMA_IRQHandler+0xa18>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d036      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a73      	ldr	r2, [pc, #460]	; (8003b04 <HAL_DMA_IRQHandler+0xa1c>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d031      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a71      	ldr	r2, [pc, #452]	; (8003b08 <HAL_DMA_IRQHandler+0xa20>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d02c      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a70      	ldr	r2, [pc, #448]	; (8003b0c <HAL_DMA_IRQHandler+0xa24>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d027      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a6e      	ldr	r2, [pc, #440]	; (8003b10 <HAL_DMA_IRQHandler+0xa28>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d022      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a6d      	ldr	r2, [pc, #436]	; (8003b14 <HAL_DMA_IRQHandler+0xa2c>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d01d      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a6b      	ldr	r2, [pc, #428]	; (8003b18 <HAL_DMA_IRQHandler+0xa30>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d018      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a6a      	ldr	r2, [pc, #424]	; (8003b1c <HAL_DMA_IRQHandler+0xa34>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d013      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a68      	ldr	r2, [pc, #416]	; (8003b20 <HAL_DMA_IRQHandler+0xa38>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d00e      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a67      	ldr	r2, [pc, #412]	; (8003b24 <HAL_DMA_IRQHandler+0xa3c>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d009      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a65      	ldr	r2, [pc, #404]	; (8003b28 <HAL_DMA_IRQHandler+0xa40>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d004      	beq.n	80039a0 <HAL_DMA_IRQHandler+0x8b8>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a64      	ldr	r2, [pc, #400]	; (8003b2c <HAL_DMA_IRQHandler+0xa44>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d108      	bne.n	80039b2 <HAL_DMA_IRQHandler+0x8ca>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f022 0201 	bic.w	r2, r2, #1
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	e007      	b.n	80039c2 <HAL_DMA_IRQHandler+0x8da>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 0201 	bic.w	r2, r2, #1
 80039c0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	3301      	adds	r3, #1
 80039c6:	60fb      	str	r3, [r7, #12]
 80039c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d307      	bcc.n	80039de <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0301 	and.w	r3, r3, #1
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d1f2      	bne.n	80039c2 <HAL_DMA_IRQHandler+0x8da>
 80039dc:	e000      	b.n	80039e0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80039de:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0301 	and.w	r3, r3, #1
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d004      	beq.n	80039f8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2203      	movs	r2, #3
 80039f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80039f6:	e003      	b.n	8003a00 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	f000 8272 	beq.w	8003ef6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	4798      	blx	r3
 8003a1a:	e26c      	b.n	8003ef6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a43      	ldr	r2, [pc, #268]	; (8003b30 <HAL_DMA_IRQHandler+0xa48>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d022      	beq.n	8003a6c <HAL_DMA_IRQHandler+0x984>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a42      	ldr	r2, [pc, #264]	; (8003b34 <HAL_DMA_IRQHandler+0xa4c>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d01d      	beq.n	8003a6c <HAL_DMA_IRQHandler+0x984>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a40      	ldr	r2, [pc, #256]	; (8003b38 <HAL_DMA_IRQHandler+0xa50>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d018      	beq.n	8003a6c <HAL_DMA_IRQHandler+0x984>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a3f      	ldr	r2, [pc, #252]	; (8003b3c <HAL_DMA_IRQHandler+0xa54>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d013      	beq.n	8003a6c <HAL_DMA_IRQHandler+0x984>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a3d      	ldr	r2, [pc, #244]	; (8003b40 <HAL_DMA_IRQHandler+0xa58>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d00e      	beq.n	8003a6c <HAL_DMA_IRQHandler+0x984>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a3c      	ldr	r2, [pc, #240]	; (8003b44 <HAL_DMA_IRQHandler+0xa5c>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d009      	beq.n	8003a6c <HAL_DMA_IRQHandler+0x984>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a3a      	ldr	r2, [pc, #232]	; (8003b48 <HAL_DMA_IRQHandler+0xa60>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d004      	beq.n	8003a6c <HAL_DMA_IRQHandler+0x984>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a39      	ldr	r2, [pc, #228]	; (8003b4c <HAL_DMA_IRQHandler+0xa64>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d101      	bne.n	8003a70 <HAL_DMA_IRQHandler+0x988>
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	e000      	b.n	8003a72 <HAL_DMA_IRQHandler+0x98a>
 8003a70:	2300      	movs	r3, #0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	f000 823f 	beq.w	8003ef6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a84:	f003 031f 	and.w	r3, r3, #31
 8003a88:	2204      	movs	r2, #4
 8003a8a:	409a      	lsls	r2, r3
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	4013      	ands	r3, r2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	f000 80cd 	beq.w	8003c30 <HAL_DMA_IRQHandler+0xb48>
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	f003 0304 	and.w	r3, r3, #4
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	f000 80c7 	beq.w	8003c30 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aa6:	f003 031f 	and.w	r3, r3, #31
 8003aaa:	2204      	movs	r2, #4
 8003aac:	409a      	lsls	r2, r3
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d049      	beq.n	8003b50 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d109      	bne.n	8003ada <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f000 8210 	beq.w	8003ef0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ad8:	e20a      	b.n	8003ef0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	f000 8206 	beq.w	8003ef0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003aec:	e200      	b.n	8003ef0 <HAL_DMA_IRQHandler+0xe08>
 8003aee:	bf00      	nop
 8003af0:	40020010 	.word	0x40020010
 8003af4:	40020028 	.word	0x40020028
 8003af8:	40020040 	.word	0x40020040
 8003afc:	40020058 	.word	0x40020058
 8003b00:	40020070 	.word	0x40020070
 8003b04:	40020088 	.word	0x40020088
 8003b08:	400200a0 	.word	0x400200a0
 8003b0c:	400200b8 	.word	0x400200b8
 8003b10:	40020410 	.word	0x40020410
 8003b14:	40020428 	.word	0x40020428
 8003b18:	40020440 	.word	0x40020440
 8003b1c:	40020458 	.word	0x40020458
 8003b20:	40020470 	.word	0x40020470
 8003b24:	40020488 	.word	0x40020488
 8003b28:	400204a0 	.word	0x400204a0
 8003b2c:	400204b8 	.word	0x400204b8
 8003b30:	58025408 	.word	0x58025408
 8003b34:	5802541c 	.word	0x5802541c
 8003b38:	58025430 	.word	0x58025430
 8003b3c:	58025444 	.word	0x58025444
 8003b40:	58025458 	.word	0x58025458
 8003b44:	5802546c 	.word	0x5802546c
 8003b48:	58025480 	.word	0x58025480
 8003b4c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	f003 0320 	and.w	r3, r3, #32
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d160      	bne.n	8003c1c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a7f      	ldr	r2, [pc, #508]	; (8003d5c <HAL_DMA_IRQHandler+0xc74>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d04a      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a7d      	ldr	r2, [pc, #500]	; (8003d60 <HAL_DMA_IRQHandler+0xc78>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d045      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a7c      	ldr	r2, [pc, #496]	; (8003d64 <HAL_DMA_IRQHandler+0xc7c>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d040      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a7a      	ldr	r2, [pc, #488]	; (8003d68 <HAL_DMA_IRQHandler+0xc80>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d03b      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a79      	ldr	r2, [pc, #484]	; (8003d6c <HAL_DMA_IRQHandler+0xc84>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d036      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a77      	ldr	r2, [pc, #476]	; (8003d70 <HAL_DMA_IRQHandler+0xc88>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d031      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a76      	ldr	r2, [pc, #472]	; (8003d74 <HAL_DMA_IRQHandler+0xc8c>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d02c      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a74      	ldr	r2, [pc, #464]	; (8003d78 <HAL_DMA_IRQHandler+0xc90>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d027      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a73      	ldr	r2, [pc, #460]	; (8003d7c <HAL_DMA_IRQHandler+0xc94>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d022      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a71      	ldr	r2, [pc, #452]	; (8003d80 <HAL_DMA_IRQHandler+0xc98>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d01d      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a70      	ldr	r2, [pc, #448]	; (8003d84 <HAL_DMA_IRQHandler+0xc9c>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d018      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a6e      	ldr	r2, [pc, #440]	; (8003d88 <HAL_DMA_IRQHandler+0xca0>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d013      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a6d      	ldr	r2, [pc, #436]	; (8003d8c <HAL_DMA_IRQHandler+0xca4>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d00e      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a6b      	ldr	r2, [pc, #428]	; (8003d90 <HAL_DMA_IRQHandler+0xca8>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d009      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a6a      	ldr	r2, [pc, #424]	; (8003d94 <HAL_DMA_IRQHandler+0xcac>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d004      	beq.n	8003bfa <HAL_DMA_IRQHandler+0xb12>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a68      	ldr	r2, [pc, #416]	; (8003d98 <HAL_DMA_IRQHandler+0xcb0>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d108      	bne.n	8003c0c <HAL_DMA_IRQHandler+0xb24>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f022 0208 	bic.w	r2, r2, #8
 8003c08:	601a      	str	r2, [r3, #0]
 8003c0a:	e007      	b.n	8003c1c <HAL_DMA_IRQHandler+0xb34>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f022 0204 	bic.w	r2, r2, #4
 8003c1a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	f000 8165 	beq.w	8003ef0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c2e:	e15f      	b.n	8003ef0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c34:	f003 031f 	and.w	r3, r3, #31
 8003c38:	2202      	movs	r2, #2
 8003c3a:	409a      	lsls	r2, r3
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	4013      	ands	r3, r2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f000 80c5 	beq.w	8003dd0 <HAL_DMA_IRQHandler+0xce8>
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 80bf 	beq.w	8003dd0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c56:	f003 031f 	and.w	r3, r3, #31
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	409a      	lsls	r2, r3
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d018      	beq.n	8003c9e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d109      	bne.n	8003c8a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f000 813a 	beq.w	8003ef4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c84:	6878      	ldr	r0, [r7, #4]
 8003c86:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c88:	e134      	b.n	8003ef4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	f000 8130 	beq.w	8003ef4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c9c:	e12a      	b.n	8003ef4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	f003 0320 	and.w	r3, r3, #32
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	f040 8089 	bne.w	8003dbc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a2b      	ldr	r2, [pc, #172]	; (8003d5c <HAL_DMA_IRQHandler+0xc74>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d04a      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a29      	ldr	r2, [pc, #164]	; (8003d60 <HAL_DMA_IRQHandler+0xc78>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d045      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a28      	ldr	r2, [pc, #160]	; (8003d64 <HAL_DMA_IRQHandler+0xc7c>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d040      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a26      	ldr	r2, [pc, #152]	; (8003d68 <HAL_DMA_IRQHandler+0xc80>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d03b      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a25      	ldr	r2, [pc, #148]	; (8003d6c <HAL_DMA_IRQHandler+0xc84>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d036      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a23      	ldr	r2, [pc, #140]	; (8003d70 <HAL_DMA_IRQHandler+0xc88>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d031      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a22      	ldr	r2, [pc, #136]	; (8003d74 <HAL_DMA_IRQHandler+0xc8c>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d02c      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a20      	ldr	r2, [pc, #128]	; (8003d78 <HAL_DMA_IRQHandler+0xc90>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d027      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a1f      	ldr	r2, [pc, #124]	; (8003d7c <HAL_DMA_IRQHandler+0xc94>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d022      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a1d      	ldr	r2, [pc, #116]	; (8003d80 <HAL_DMA_IRQHandler+0xc98>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d01d      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a1c      	ldr	r2, [pc, #112]	; (8003d84 <HAL_DMA_IRQHandler+0xc9c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d018      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a1a      	ldr	r2, [pc, #104]	; (8003d88 <HAL_DMA_IRQHandler+0xca0>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d013      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a19      	ldr	r2, [pc, #100]	; (8003d8c <HAL_DMA_IRQHandler+0xca4>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d00e      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a17      	ldr	r2, [pc, #92]	; (8003d90 <HAL_DMA_IRQHandler+0xca8>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d009      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a16      	ldr	r2, [pc, #88]	; (8003d94 <HAL_DMA_IRQHandler+0xcac>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d004      	beq.n	8003d4a <HAL_DMA_IRQHandler+0xc62>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a14      	ldr	r2, [pc, #80]	; (8003d98 <HAL_DMA_IRQHandler+0xcb0>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d128      	bne.n	8003d9c <HAL_DMA_IRQHandler+0xcb4>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f022 0214 	bic.w	r2, r2, #20
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	e027      	b.n	8003dac <HAL_DMA_IRQHandler+0xcc4>
 8003d5c:	40020010 	.word	0x40020010
 8003d60:	40020028 	.word	0x40020028
 8003d64:	40020040 	.word	0x40020040
 8003d68:	40020058 	.word	0x40020058
 8003d6c:	40020070 	.word	0x40020070
 8003d70:	40020088 	.word	0x40020088
 8003d74:	400200a0 	.word	0x400200a0
 8003d78:	400200b8 	.word	0x400200b8
 8003d7c:	40020410 	.word	0x40020410
 8003d80:	40020428 	.word	0x40020428
 8003d84:	40020440 	.word	0x40020440
 8003d88:	40020458 	.word	0x40020458
 8003d8c:	40020470 	.word	0x40020470
 8003d90:	40020488 	.word	0x40020488
 8003d94:	400204a0 	.word	0x400204a0
 8003d98:	400204b8 	.word	0x400204b8
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 020a 	bic.w	r2, r2, #10
 8003daa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	f000 8097 	beq.w	8003ef4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003dce:	e091      	b.n	8003ef4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dd4:	f003 031f 	and.w	r3, r3, #31
 8003dd8:	2208      	movs	r2, #8
 8003dda:	409a      	lsls	r2, r3
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	4013      	ands	r3, r2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f000 8088 	beq.w	8003ef6 <HAL_DMA_IRQHandler+0xe0e>
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	f003 0308 	and.w	r3, r3, #8
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f000 8082 	beq.w	8003ef6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a41      	ldr	r2, [pc, #260]	; (8003efc <HAL_DMA_IRQHandler+0xe14>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d04a      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a3f      	ldr	r2, [pc, #252]	; (8003f00 <HAL_DMA_IRQHandler+0xe18>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d045      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	4a3e      	ldr	r2, [pc, #248]	; (8003f04 <HAL_DMA_IRQHandler+0xe1c>)
 8003e0c:	4293      	cmp	r3, r2
 8003e0e:	d040      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a3c      	ldr	r2, [pc, #240]	; (8003f08 <HAL_DMA_IRQHandler+0xe20>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d03b      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a3b      	ldr	r2, [pc, #236]	; (8003f0c <HAL_DMA_IRQHandler+0xe24>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d036      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a39      	ldr	r2, [pc, #228]	; (8003f10 <HAL_DMA_IRQHandler+0xe28>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d031      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a38      	ldr	r2, [pc, #224]	; (8003f14 <HAL_DMA_IRQHandler+0xe2c>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d02c      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a36      	ldr	r2, [pc, #216]	; (8003f18 <HAL_DMA_IRQHandler+0xe30>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d027      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a35      	ldr	r2, [pc, #212]	; (8003f1c <HAL_DMA_IRQHandler+0xe34>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d022      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a33      	ldr	r2, [pc, #204]	; (8003f20 <HAL_DMA_IRQHandler+0xe38>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d01d      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a32      	ldr	r2, [pc, #200]	; (8003f24 <HAL_DMA_IRQHandler+0xe3c>)
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d018      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a30      	ldr	r2, [pc, #192]	; (8003f28 <HAL_DMA_IRQHandler+0xe40>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d013      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a2f      	ldr	r2, [pc, #188]	; (8003f2c <HAL_DMA_IRQHandler+0xe44>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d00e      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a2d      	ldr	r2, [pc, #180]	; (8003f30 <HAL_DMA_IRQHandler+0xe48>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d009      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a2c      	ldr	r2, [pc, #176]	; (8003f34 <HAL_DMA_IRQHandler+0xe4c>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d004      	beq.n	8003e92 <HAL_DMA_IRQHandler+0xdaa>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4a2a      	ldr	r2, [pc, #168]	; (8003f38 <HAL_DMA_IRQHandler+0xe50>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d108      	bne.n	8003ea4 <HAL_DMA_IRQHandler+0xdbc>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f022 021c 	bic.w	r2, r2, #28
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	e007      	b.n	8003eb4 <HAL_DMA_IRQHandler+0xdcc>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f022 020e 	bic.w	r2, r2, #14
 8003eb2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eb8:	f003 031f 	and.w	r3, r3, #31
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	409a      	lsls	r2, r3
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d009      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	4798      	blx	r3
 8003eea:	e004      	b.n	8003ef6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003eec:	bf00      	nop
 8003eee:	e002      	b.n	8003ef6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ef0:	bf00      	nop
 8003ef2:	e000      	b.n	8003ef6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ef4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003ef6:	3728      	adds	r7, #40	; 0x28
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	40020010 	.word	0x40020010
 8003f00:	40020028 	.word	0x40020028
 8003f04:	40020040 	.word	0x40020040
 8003f08:	40020058 	.word	0x40020058
 8003f0c:	40020070 	.word	0x40020070
 8003f10:	40020088 	.word	0x40020088
 8003f14:	400200a0 	.word	0x400200a0
 8003f18:	400200b8 	.word	0x400200b8
 8003f1c:	40020410 	.word	0x40020410
 8003f20:	40020428 	.word	0x40020428
 8003f24:	40020440 	.word	0x40020440
 8003f28:	40020458 	.word	0x40020458
 8003f2c:	40020470 	.word	0x40020470
 8003f30:	40020488 	.word	0x40020488
 8003f34:	400204a0 	.word	0x400204a0
 8003f38:	400204b8 	.word	0x400204b8

08003f3c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b087      	sub	sp, #28
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	60f8      	str	r0, [r7, #12]
 8003f44:	60b9      	str	r1, [r7, #8]
 8003f46:	607a      	str	r2, [r7, #4]
 8003f48:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f4e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f54:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a7f      	ldr	r2, [pc, #508]	; (8004158 <DMA_SetConfig+0x21c>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d072      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a7d      	ldr	r2, [pc, #500]	; (800415c <DMA_SetConfig+0x220>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d06d      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a7c      	ldr	r2, [pc, #496]	; (8004160 <DMA_SetConfig+0x224>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d068      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a7a      	ldr	r2, [pc, #488]	; (8004164 <DMA_SetConfig+0x228>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d063      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a79      	ldr	r2, [pc, #484]	; (8004168 <DMA_SetConfig+0x22c>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d05e      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a77      	ldr	r2, [pc, #476]	; (800416c <DMA_SetConfig+0x230>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d059      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a76      	ldr	r2, [pc, #472]	; (8004170 <DMA_SetConfig+0x234>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d054      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a74      	ldr	r2, [pc, #464]	; (8004174 <DMA_SetConfig+0x238>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d04f      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a73      	ldr	r2, [pc, #460]	; (8004178 <DMA_SetConfig+0x23c>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d04a      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a71      	ldr	r2, [pc, #452]	; (800417c <DMA_SetConfig+0x240>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d045      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a70      	ldr	r2, [pc, #448]	; (8004180 <DMA_SetConfig+0x244>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d040      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a6e      	ldr	r2, [pc, #440]	; (8004184 <DMA_SetConfig+0x248>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d03b      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a6d      	ldr	r2, [pc, #436]	; (8004188 <DMA_SetConfig+0x24c>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d036      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a6b      	ldr	r2, [pc, #428]	; (800418c <DMA_SetConfig+0x250>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d031      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a6a      	ldr	r2, [pc, #424]	; (8004190 <DMA_SetConfig+0x254>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d02c      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a68      	ldr	r2, [pc, #416]	; (8004194 <DMA_SetConfig+0x258>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d027      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a67      	ldr	r2, [pc, #412]	; (8004198 <DMA_SetConfig+0x25c>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d022      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a65      	ldr	r2, [pc, #404]	; (800419c <DMA_SetConfig+0x260>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d01d      	beq.n	8004046 <DMA_SetConfig+0x10a>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a64      	ldr	r2, [pc, #400]	; (80041a0 <DMA_SetConfig+0x264>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d018      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a62      	ldr	r2, [pc, #392]	; (80041a4 <DMA_SetConfig+0x268>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d013      	beq.n	8004046 <DMA_SetConfig+0x10a>
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a61      	ldr	r2, [pc, #388]	; (80041a8 <DMA_SetConfig+0x26c>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d00e      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a5f      	ldr	r2, [pc, #380]	; (80041ac <DMA_SetConfig+0x270>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d009      	beq.n	8004046 <DMA_SetConfig+0x10a>
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a5e      	ldr	r2, [pc, #376]	; (80041b0 <DMA_SetConfig+0x274>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d004      	beq.n	8004046 <DMA_SetConfig+0x10a>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a5c      	ldr	r2, [pc, #368]	; (80041b4 <DMA_SetConfig+0x278>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d101      	bne.n	800404a <DMA_SetConfig+0x10e>
 8004046:	2301      	movs	r3, #1
 8004048:	e000      	b.n	800404c <DMA_SetConfig+0x110>
 800404a:	2300      	movs	r3, #0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00d      	beq.n	800406c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004058:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800405e:	2b00      	cmp	r3, #0
 8004060:	d004      	beq.n	800406c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004066:	68fa      	ldr	r2, [r7, #12]
 8004068:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800406a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a39      	ldr	r2, [pc, #228]	; (8004158 <DMA_SetConfig+0x21c>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d04a      	beq.n	800410c <DMA_SetConfig+0x1d0>
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a38      	ldr	r2, [pc, #224]	; (800415c <DMA_SetConfig+0x220>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d045      	beq.n	800410c <DMA_SetConfig+0x1d0>
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a36      	ldr	r2, [pc, #216]	; (8004160 <DMA_SetConfig+0x224>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d040      	beq.n	800410c <DMA_SetConfig+0x1d0>
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a35      	ldr	r2, [pc, #212]	; (8004164 <DMA_SetConfig+0x228>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d03b      	beq.n	800410c <DMA_SetConfig+0x1d0>
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a33      	ldr	r2, [pc, #204]	; (8004168 <DMA_SetConfig+0x22c>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d036      	beq.n	800410c <DMA_SetConfig+0x1d0>
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a32      	ldr	r2, [pc, #200]	; (800416c <DMA_SetConfig+0x230>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d031      	beq.n	800410c <DMA_SetConfig+0x1d0>
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a30      	ldr	r2, [pc, #192]	; (8004170 <DMA_SetConfig+0x234>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d02c      	beq.n	800410c <DMA_SetConfig+0x1d0>
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a2f      	ldr	r2, [pc, #188]	; (8004174 <DMA_SetConfig+0x238>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d027      	beq.n	800410c <DMA_SetConfig+0x1d0>
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a2d      	ldr	r2, [pc, #180]	; (8004178 <DMA_SetConfig+0x23c>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d022      	beq.n	800410c <DMA_SetConfig+0x1d0>
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a2c      	ldr	r2, [pc, #176]	; (800417c <DMA_SetConfig+0x240>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d01d      	beq.n	800410c <DMA_SetConfig+0x1d0>
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a2a      	ldr	r2, [pc, #168]	; (8004180 <DMA_SetConfig+0x244>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d018      	beq.n	800410c <DMA_SetConfig+0x1d0>
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a29      	ldr	r2, [pc, #164]	; (8004184 <DMA_SetConfig+0x248>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d013      	beq.n	800410c <DMA_SetConfig+0x1d0>
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a27      	ldr	r2, [pc, #156]	; (8004188 <DMA_SetConfig+0x24c>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d00e      	beq.n	800410c <DMA_SetConfig+0x1d0>
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a26      	ldr	r2, [pc, #152]	; (800418c <DMA_SetConfig+0x250>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d009      	beq.n	800410c <DMA_SetConfig+0x1d0>
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a24      	ldr	r2, [pc, #144]	; (8004190 <DMA_SetConfig+0x254>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d004      	beq.n	800410c <DMA_SetConfig+0x1d0>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a23      	ldr	r2, [pc, #140]	; (8004194 <DMA_SetConfig+0x258>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d101      	bne.n	8004110 <DMA_SetConfig+0x1d4>
 800410c:	2301      	movs	r3, #1
 800410e:	e000      	b.n	8004112 <DMA_SetConfig+0x1d6>
 8004110:	2300      	movs	r3, #0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d059      	beq.n	80041ca <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800411a:	f003 031f 	and.w	r3, r3, #31
 800411e:	223f      	movs	r2, #63	; 0x3f
 8004120:	409a      	lsls	r2, r3
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004134:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	683a      	ldr	r2, [r7, #0]
 800413c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	2b40      	cmp	r3, #64	; 0x40
 8004144:	d138      	bne.n	80041b8 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68ba      	ldr	r2, [r7, #8]
 8004154:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004156:	e086      	b.n	8004266 <DMA_SetConfig+0x32a>
 8004158:	40020010 	.word	0x40020010
 800415c:	40020028 	.word	0x40020028
 8004160:	40020040 	.word	0x40020040
 8004164:	40020058 	.word	0x40020058
 8004168:	40020070 	.word	0x40020070
 800416c:	40020088 	.word	0x40020088
 8004170:	400200a0 	.word	0x400200a0
 8004174:	400200b8 	.word	0x400200b8
 8004178:	40020410 	.word	0x40020410
 800417c:	40020428 	.word	0x40020428
 8004180:	40020440 	.word	0x40020440
 8004184:	40020458 	.word	0x40020458
 8004188:	40020470 	.word	0x40020470
 800418c:	40020488 	.word	0x40020488
 8004190:	400204a0 	.word	0x400204a0
 8004194:	400204b8 	.word	0x400204b8
 8004198:	58025408 	.word	0x58025408
 800419c:	5802541c 	.word	0x5802541c
 80041a0:	58025430 	.word	0x58025430
 80041a4:	58025444 	.word	0x58025444
 80041a8:	58025458 	.word	0x58025458
 80041ac:	5802546c 	.word	0x5802546c
 80041b0:	58025480 	.word	0x58025480
 80041b4:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	68ba      	ldr	r2, [r7, #8]
 80041be:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	60da      	str	r2, [r3, #12]
}
 80041c8:	e04d      	b.n	8004266 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a29      	ldr	r2, [pc, #164]	; (8004274 <DMA_SetConfig+0x338>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d022      	beq.n	800421a <DMA_SetConfig+0x2de>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a27      	ldr	r2, [pc, #156]	; (8004278 <DMA_SetConfig+0x33c>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d01d      	beq.n	800421a <DMA_SetConfig+0x2de>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a26      	ldr	r2, [pc, #152]	; (800427c <DMA_SetConfig+0x340>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d018      	beq.n	800421a <DMA_SetConfig+0x2de>
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a24      	ldr	r2, [pc, #144]	; (8004280 <DMA_SetConfig+0x344>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d013      	beq.n	800421a <DMA_SetConfig+0x2de>
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a23      	ldr	r2, [pc, #140]	; (8004284 <DMA_SetConfig+0x348>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d00e      	beq.n	800421a <DMA_SetConfig+0x2de>
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a21      	ldr	r2, [pc, #132]	; (8004288 <DMA_SetConfig+0x34c>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d009      	beq.n	800421a <DMA_SetConfig+0x2de>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a20      	ldr	r2, [pc, #128]	; (800428c <DMA_SetConfig+0x350>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d004      	beq.n	800421a <DMA_SetConfig+0x2de>
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a1e      	ldr	r2, [pc, #120]	; (8004290 <DMA_SetConfig+0x354>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d101      	bne.n	800421e <DMA_SetConfig+0x2e2>
 800421a:	2301      	movs	r3, #1
 800421c:	e000      	b.n	8004220 <DMA_SetConfig+0x2e4>
 800421e:	2300      	movs	r3, #0
 8004220:	2b00      	cmp	r3, #0
 8004222:	d020      	beq.n	8004266 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004228:	f003 031f 	and.w	r3, r3, #31
 800422c:	2201      	movs	r2, #1
 800422e:	409a      	lsls	r2, r3
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	683a      	ldr	r2, [r7, #0]
 800423a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	2b40      	cmp	r3, #64	; 0x40
 8004242:	d108      	bne.n	8004256 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	68ba      	ldr	r2, [r7, #8]
 8004252:	60da      	str	r2, [r3, #12]
}
 8004254:	e007      	b.n	8004266 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68ba      	ldr	r2, [r7, #8]
 800425c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	60da      	str	r2, [r3, #12]
}
 8004266:	bf00      	nop
 8004268:	371c      	adds	r7, #28
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	58025408 	.word	0x58025408
 8004278:	5802541c 	.word	0x5802541c
 800427c:	58025430 	.word	0x58025430
 8004280:	58025444 	.word	0x58025444
 8004284:	58025458 	.word	0x58025458
 8004288:	5802546c 	.word	0x5802546c
 800428c:	58025480 	.word	0x58025480
 8004290:	58025494 	.word	0x58025494

08004294 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a42      	ldr	r2, [pc, #264]	; (80043ac <DMA_CalcBaseAndBitshift+0x118>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d04a      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a41      	ldr	r2, [pc, #260]	; (80043b0 <DMA_CalcBaseAndBitshift+0x11c>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d045      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a3f      	ldr	r2, [pc, #252]	; (80043b4 <DMA_CalcBaseAndBitshift+0x120>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d040      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a3e      	ldr	r2, [pc, #248]	; (80043b8 <DMA_CalcBaseAndBitshift+0x124>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d03b      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a3c      	ldr	r2, [pc, #240]	; (80043bc <DMA_CalcBaseAndBitshift+0x128>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d036      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a3b      	ldr	r2, [pc, #236]	; (80043c0 <DMA_CalcBaseAndBitshift+0x12c>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d031      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a39      	ldr	r2, [pc, #228]	; (80043c4 <DMA_CalcBaseAndBitshift+0x130>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d02c      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a38      	ldr	r2, [pc, #224]	; (80043c8 <DMA_CalcBaseAndBitshift+0x134>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d027      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a36      	ldr	r2, [pc, #216]	; (80043cc <DMA_CalcBaseAndBitshift+0x138>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d022      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a35      	ldr	r2, [pc, #212]	; (80043d0 <DMA_CalcBaseAndBitshift+0x13c>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d01d      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a33      	ldr	r2, [pc, #204]	; (80043d4 <DMA_CalcBaseAndBitshift+0x140>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d018      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a32      	ldr	r2, [pc, #200]	; (80043d8 <DMA_CalcBaseAndBitshift+0x144>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d013      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a30      	ldr	r2, [pc, #192]	; (80043dc <DMA_CalcBaseAndBitshift+0x148>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d00e      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a2f      	ldr	r2, [pc, #188]	; (80043e0 <DMA_CalcBaseAndBitshift+0x14c>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d009      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a2d      	ldr	r2, [pc, #180]	; (80043e4 <DMA_CalcBaseAndBitshift+0x150>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d004      	beq.n	800433c <DMA_CalcBaseAndBitshift+0xa8>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a2c      	ldr	r2, [pc, #176]	; (80043e8 <DMA_CalcBaseAndBitshift+0x154>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d101      	bne.n	8004340 <DMA_CalcBaseAndBitshift+0xac>
 800433c:	2301      	movs	r3, #1
 800433e:	e000      	b.n	8004342 <DMA_CalcBaseAndBitshift+0xae>
 8004340:	2300      	movs	r3, #0
 8004342:	2b00      	cmp	r3, #0
 8004344:	d024      	beq.n	8004390 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	b2db      	uxtb	r3, r3
 800434c:	3b10      	subs	r3, #16
 800434e:	4a27      	ldr	r2, [pc, #156]	; (80043ec <DMA_CalcBaseAndBitshift+0x158>)
 8004350:	fba2 2303 	umull	r2, r3, r2, r3
 8004354:	091b      	lsrs	r3, r3, #4
 8004356:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f003 0307 	and.w	r3, r3, #7
 800435e:	4a24      	ldr	r2, [pc, #144]	; (80043f0 <DMA_CalcBaseAndBitshift+0x15c>)
 8004360:	5cd3      	ldrb	r3, [r2, r3]
 8004362:	461a      	mov	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2b03      	cmp	r3, #3
 800436c:	d908      	bls.n	8004380 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	461a      	mov	r2, r3
 8004374:	4b1f      	ldr	r3, [pc, #124]	; (80043f4 <DMA_CalcBaseAndBitshift+0x160>)
 8004376:	4013      	ands	r3, r2
 8004378:	1d1a      	adds	r2, r3, #4
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	659a      	str	r2, [r3, #88]	; 0x58
 800437e:	e00d      	b.n	800439c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	461a      	mov	r2, r3
 8004386:	4b1b      	ldr	r3, [pc, #108]	; (80043f4 <DMA_CalcBaseAndBitshift+0x160>)
 8004388:	4013      	ands	r3, r2
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	6593      	str	r3, [r2, #88]	; 0x58
 800438e:	e005      	b.n	800439c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3714      	adds	r7, #20
 80043a4:	46bd      	mov	sp, r7
 80043a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043aa:	4770      	bx	lr
 80043ac:	40020010 	.word	0x40020010
 80043b0:	40020028 	.word	0x40020028
 80043b4:	40020040 	.word	0x40020040
 80043b8:	40020058 	.word	0x40020058
 80043bc:	40020070 	.word	0x40020070
 80043c0:	40020088 	.word	0x40020088
 80043c4:	400200a0 	.word	0x400200a0
 80043c8:	400200b8 	.word	0x400200b8
 80043cc:	40020410 	.word	0x40020410
 80043d0:	40020428 	.word	0x40020428
 80043d4:	40020440 	.word	0x40020440
 80043d8:	40020458 	.word	0x40020458
 80043dc:	40020470 	.word	0x40020470
 80043e0:	40020488 	.word	0x40020488
 80043e4:	400204a0 	.word	0x400204a0
 80043e8:	400204b8 	.word	0x400204b8
 80043ec:	aaaaaaab 	.word	0xaaaaaaab
 80043f0:	0800a06c 	.word	0x0800a06c
 80043f4:	fffffc00 	.word	0xfffffc00

080043f8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004400:	2300      	movs	r3, #0
 8004402:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	699b      	ldr	r3, [r3, #24]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d120      	bne.n	800444e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004410:	2b03      	cmp	r3, #3
 8004412:	d858      	bhi.n	80044c6 <DMA_CheckFifoParam+0xce>
 8004414:	a201      	add	r2, pc, #4	; (adr r2, 800441c <DMA_CheckFifoParam+0x24>)
 8004416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800441a:	bf00      	nop
 800441c:	0800442d 	.word	0x0800442d
 8004420:	0800443f 	.word	0x0800443f
 8004424:	0800442d 	.word	0x0800442d
 8004428:	080044c7 	.word	0x080044c7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004430:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d048      	beq.n	80044ca <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800443c:	e045      	b.n	80044ca <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004442:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004446:	d142      	bne.n	80044ce <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800444c:	e03f      	b.n	80044ce <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	699b      	ldr	r3, [r3, #24]
 8004452:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004456:	d123      	bne.n	80044a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800445c:	2b03      	cmp	r3, #3
 800445e:	d838      	bhi.n	80044d2 <DMA_CheckFifoParam+0xda>
 8004460:	a201      	add	r2, pc, #4	; (adr r2, 8004468 <DMA_CheckFifoParam+0x70>)
 8004462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004466:	bf00      	nop
 8004468:	08004479 	.word	0x08004479
 800446c:	0800447f 	.word	0x0800447f
 8004470:	08004479 	.word	0x08004479
 8004474:	08004491 	.word	0x08004491
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004478:	2301      	movs	r3, #1
 800447a:	73fb      	strb	r3, [r7, #15]
        break;
 800447c:	e030      	b.n	80044e0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004482:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d025      	beq.n	80044d6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800448e:	e022      	b.n	80044d6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004494:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004498:	d11f      	bne.n	80044da <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800449e:	e01c      	b.n	80044da <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d902      	bls.n	80044ae <DMA_CheckFifoParam+0xb6>
 80044a8:	2b03      	cmp	r3, #3
 80044aa:	d003      	beq.n	80044b4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80044ac:	e018      	b.n	80044e0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	73fb      	strb	r3, [r7, #15]
        break;
 80044b2:	e015      	b.n	80044e0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d00e      	beq.n	80044de <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	73fb      	strb	r3, [r7, #15]
    break;
 80044c4:	e00b      	b.n	80044de <DMA_CheckFifoParam+0xe6>
        break;
 80044c6:	bf00      	nop
 80044c8:	e00a      	b.n	80044e0 <DMA_CheckFifoParam+0xe8>
        break;
 80044ca:	bf00      	nop
 80044cc:	e008      	b.n	80044e0 <DMA_CheckFifoParam+0xe8>
        break;
 80044ce:	bf00      	nop
 80044d0:	e006      	b.n	80044e0 <DMA_CheckFifoParam+0xe8>
        break;
 80044d2:	bf00      	nop
 80044d4:	e004      	b.n	80044e0 <DMA_CheckFifoParam+0xe8>
        break;
 80044d6:	bf00      	nop
 80044d8:	e002      	b.n	80044e0 <DMA_CheckFifoParam+0xe8>
        break;
 80044da:	bf00      	nop
 80044dc:	e000      	b.n	80044e0 <DMA_CheckFifoParam+0xe8>
    break;
 80044de:	bf00      	nop
    }
  }

  return status;
 80044e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3714      	adds	r7, #20
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop

080044f0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b085      	sub	sp, #20
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a38      	ldr	r2, [pc, #224]	; (80045e4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d022      	beq.n	800454e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a36      	ldr	r2, [pc, #216]	; (80045e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d01d      	beq.n	800454e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a35      	ldr	r2, [pc, #212]	; (80045ec <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d018      	beq.n	800454e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a33      	ldr	r2, [pc, #204]	; (80045f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d013      	beq.n	800454e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a32      	ldr	r2, [pc, #200]	; (80045f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d00e      	beq.n	800454e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a30      	ldr	r2, [pc, #192]	; (80045f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d009      	beq.n	800454e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a2f      	ldr	r2, [pc, #188]	; (80045fc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d004      	beq.n	800454e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a2d      	ldr	r2, [pc, #180]	; (8004600 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d101      	bne.n	8004552 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800454e:	2301      	movs	r3, #1
 8004550:	e000      	b.n	8004554 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004552:	2300      	movs	r3, #0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d01a      	beq.n	800458e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	b2db      	uxtb	r3, r3
 800455e:	3b08      	subs	r3, #8
 8004560:	4a28      	ldr	r2, [pc, #160]	; (8004604 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004562:	fba2 2303 	umull	r2, r3, r2, r3
 8004566:	091b      	lsrs	r3, r3, #4
 8004568:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	4b26      	ldr	r3, [pc, #152]	; (8004608 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800456e:	4413      	add	r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	461a      	mov	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	4a24      	ldr	r2, [pc, #144]	; (800460c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800457c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f003 031f 	and.w	r3, r3, #31
 8004584:	2201      	movs	r2, #1
 8004586:	409a      	lsls	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800458c:	e024      	b.n	80045d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	b2db      	uxtb	r3, r3
 8004594:	3b10      	subs	r3, #16
 8004596:	4a1e      	ldr	r2, [pc, #120]	; (8004610 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004598:	fba2 2303 	umull	r2, r3, r2, r3
 800459c:	091b      	lsrs	r3, r3, #4
 800459e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	4a1c      	ldr	r2, [pc, #112]	; (8004614 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d806      	bhi.n	80045b6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	4a1b      	ldr	r2, [pc, #108]	; (8004618 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d902      	bls.n	80045b6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	3308      	adds	r3, #8
 80045b4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80045b6:	68fa      	ldr	r2, [r7, #12]
 80045b8:	4b18      	ldr	r3, [pc, #96]	; (800461c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80045ba:	4413      	add	r3, r2
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	461a      	mov	r2, r3
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a16      	ldr	r2, [pc, #88]	; (8004620 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80045c8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f003 031f 	and.w	r3, r3, #31
 80045d0:	2201      	movs	r2, #1
 80045d2:	409a      	lsls	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	669a      	str	r2, [r3, #104]	; 0x68
}
 80045d8:	bf00      	nop
 80045da:	3714      	adds	r7, #20
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr
 80045e4:	58025408 	.word	0x58025408
 80045e8:	5802541c 	.word	0x5802541c
 80045ec:	58025430 	.word	0x58025430
 80045f0:	58025444 	.word	0x58025444
 80045f4:	58025458 	.word	0x58025458
 80045f8:	5802546c 	.word	0x5802546c
 80045fc:	58025480 	.word	0x58025480
 8004600:	58025494 	.word	0x58025494
 8004604:	cccccccd 	.word	0xcccccccd
 8004608:	16009600 	.word	0x16009600
 800460c:	58025880 	.word	0x58025880
 8004610:	aaaaaaab 	.word	0xaaaaaaab
 8004614:	400204b8 	.word	0x400204b8
 8004618:	4002040f 	.word	0x4002040f
 800461c:	10008200 	.word	0x10008200
 8004620:	40020880 	.word	0x40020880

08004624 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	b2db      	uxtb	r3, r3
 8004632:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d04a      	beq.n	80046d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2b08      	cmp	r3, #8
 800463e:	d847      	bhi.n	80046d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a25      	ldr	r2, [pc, #148]	; (80046dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d022      	beq.n	8004690 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a24      	ldr	r2, [pc, #144]	; (80046e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d01d      	beq.n	8004690 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a22      	ldr	r2, [pc, #136]	; (80046e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d018      	beq.n	8004690 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a21      	ldr	r2, [pc, #132]	; (80046e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d013      	beq.n	8004690 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a1f      	ldr	r2, [pc, #124]	; (80046ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d00e      	beq.n	8004690 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a1e      	ldr	r2, [pc, #120]	; (80046f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d009      	beq.n	8004690 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a1c      	ldr	r2, [pc, #112]	; (80046f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d004      	beq.n	8004690 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a1b      	ldr	r2, [pc, #108]	; (80046f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d101      	bne.n	8004694 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004690:	2301      	movs	r3, #1
 8004692:	e000      	b.n	8004696 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004694:	2300      	movs	r3, #0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d00a      	beq.n	80046b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	4b17      	ldr	r3, [pc, #92]	; (80046fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800469e:	4413      	add	r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	461a      	mov	r2, r3
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a15      	ldr	r2, [pc, #84]	; (8004700 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80046ac:	671a      	str	r2, [r3, #112]	; 0x70
 80046ae:	e009      	b.n	80046c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80046b0:	68fa      	ldr	r2, [r7, #12]
 80046b2:	4b14      	ldr	r3, [pc, #80]	; (8004704 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80046b4:	4413      	add	r3, r2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	461a      	mov	r2, r3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a11      	ldr	r2, [pc, #68]	; (8004708 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80046c2:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	3b01      	subs	r3, #1
 80046c8:	2201      	movs	r2, #1
 80046ca:	409a      	lsls	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80046d0:	bf00      	nop
 80046d2:	3714      	adds	r7, #20
 80046d4:	46bd      	mov	sp, r7
 80046d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046da:	4770      	bx	lr
 80046dc:	58025408 	.word	0x58025408
 80046e0:	5802541c 	.word	0x5802541c
 80046e4:	58025430 	.word	0x58025430
 80046e8:	58025444 	.word	0x58025444
 80046ec:	58025458 	.word	0x58025458
 80046f0:	5802546c 	.word	0x5802546c
 80046f4:	58025480 	.word	0x58025480
 80046f8:	58025494 	.word	0x58025494
 80046fc:	1600963f 	.word	0x1600963f
 8004700:	58025940 	.word	0x58025940
 8004704:	1000823f 	.word	0x1000823f
 8004708:	40020940 	.word	0x40020940

0800470c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800470c:	b480      	push	{r7}
 800470e:	b089      	sub	sp, #36	; 0x24
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004716:	2300      	movs	r3, #0
 8004718:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800471a:	4b86      	ldr	r3, [pc, #536]	; (8004934 <HAL_GPIO_Init+0x228>)
 800471c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800471e:	e18c      	b.n	8004a3a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	2101      	movs	r1, #1
 8004726:	69fb      	ldr	r3, [r7, #28]
 8004728:	fa01 f303 	lsl.w	r3, r1, r3
 800472c:	4013      	ands	r3, r2
 800472e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	2b00      	cmp	r3, #0
 8004734:	f000 817e 	beq.w	8004a34 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	f003 0303 	and.w	r3, r3, #3
 8004740:	2b01      	cmp	r3, #1
 8004742:	d005      	beq.n	8004750 <HAL_GPIO_Init+0x44>
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	f003 0303 	and.w	r3, r3, #3
 800474c:	2b02      	cmp	r3, #2
 800474e:	d130      	bne.n	80047b2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	005b      	lsls	r3, r3, #1
 800475a:	2203      	movs	r2, #3
 800475c:	fa02 f303 	lsl.w	r3, r2, r3
 8004760:	43db      	mvns	r3, r3
 8004762:	69ba      	ldr	r2, [r7, #24]
 8004764:	4013      	ands	r3, r2
 8004766:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	68da      	ldr	r2, [r3, #12]
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	005b      	lsls	r3, r3, #1
 8004770:	fa02 f303 	lsl.w	r3, r2, r3
 8004774:	69ba      	ldr	r2, [r7, #24]
 8004776:	4313      	orrs	r3, r2
 8004778:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	69ba      	ldr	r2, [r7, #24]
 800477e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004786:	2201      	movs	r2, #1
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	fa02 f303 	lsl.w	r3, r2, r3
 800478e:	43db      	mvns	r3, r3
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	4013      	ands	r3, r2
 8004794:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	091b      	lsrs	r3, r3, #4
 800479c:	f003 0201 	and.w	r2, r3, #1
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	fa02 f303 	lsl.w	r3, r2, r3
 80047a6:	69ba      	ldr	r2, [r7, #24]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	69ba      	ldr	r2, [r7, #24]
 80047b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f003 0303 	and.w	r3, r3, #3
 80047ba:	2b03      	cmp	r3, #3
 80047bc:	d017      	beq.n	80047ee <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	005b      	lsls	r3, r3, #1
 80047c8:	2203      	movs	r2, #3
 80047ca:	fa02 f303 	lsl.w	r3, r2, r3
 80047ce:	43db      	mvns	r3, r3
 80047d0:	69ba      	ldr	r2, [r7, #24]
 80047d2:	4013      	ands	r3, r2
 80047d4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	689a      	ldr	r2, [r3, #8]
 80047da:	69fb      	ldr	r3, [r7, #28]
 80047dc:	005b      	lsls	r3, r3, #1
 80047de:	fa02 f303 	lsl.w	r3, r2, r3
 80047e2:	69ba      	ldr	r2, [r7, #24]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	69ba      	ldr	r2, [r7, #24]
 80047ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	f003 0303 	and.w	r3, r3, #3
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d123      	bne.n	8004842 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	08da      	lsrs	r2, r3, #3
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	3208      	adds	r2, #8
 8004802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004806:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004808:	69fb      	ldr	r3, [r7, #28]
 800480a:	f003 0307 	and.w	r3, r3, #7
 800480e:	009b      	lsls	r3, r3, #2
 8004810:	220f      	movs	r2, #15
 8004812:	fa02 f303 	lsl.w	r3, r2, r3
 8004816:	43db      	mvns	r3, r3
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	4013      	ands	r3, r2
 800481c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	691a      	ldr	r2, [r3, #16]
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	f003 0307 	and.w	r3, r3, #7
 8004828:	009b      	lsls	r3, r3, #2
 800482a:	fa02 f303 	lsl.w	r3, r2, r3
 800482e:	69ba      	ldr	r2, [r7, #24]
 8004830:	4313      	orrs	r3, r2
 8004832:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	08da      	lsrs	r2, r3, #3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	3208      	adds	r2, #8
 800483c:	69b9      	ldr	r1, [r7, #24]
 800483e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	005b      	lsls	r3, r3, #1
 800484c:	2203      	movs	r2, #3
 800484e:	fa02 f303 	lsl.w	r3, r2, r3
 8004852:	43db      	mvns	r3, r3
 8004854:	69ba      	ldr	r2, [r7, #24]
 8004856:	4013      	ands	r3, r2
 8004858:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f003 0203 	and.w	r2, r3, #3
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	005b      	lsls	r3, r3, #1
 8004866:	fa02 f303 	lsl.w	r3, r2, r3
 800486a:	69ba      	ldr	r2, [r7, #24]
 800486c:	4313      	orrs	r3, r2
 800486e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	69ba      	ldr	r2, [r7, #24]
 8004874:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800487e:	2b00      	cmp	r3, #0
 8004880:	f000 80d8 	beq.w	8004a34 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004884:	4b2c      	ldr	r3, [pc, #176]	; (8004938 <HAL_GPIO_Init+0x22c>)
 8004886:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800488a:	4a2b      	ldr	r2, [pc, #172]	; (8004938 <HAL_GPIO_Init+0x22c>)
 800488c:	f043 0302 	orr.w	r3, r3, #2
 8004890:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004894:	4b28      	ldr	r3, [pc, #160]	; (8004938 <HAL_GPIO_Init+0x22c>)
 8004896:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800489a:	f003 0302 	and.w	r3, r3, #2
 800489e:	60fb      	str	r3, [r7, #12]
 80048a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80048a2:	4a26      	ldr	r2, [pc, #152]	; (800493c <HAL_GPIO_Init+0x230>)
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	089b      	lsrs	r3, r3, #2
 80048a8:	3302      	adds	r3, #2
 80048aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	f003 0303 	and.w	r3, r3, #3
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	220f      	movs	r2, #15
 80048ba:	fa02 f303 	lsl.w	r3, r2, r3
 80048be:	43db      	mvns	r3, r3
 80048c0:	69ba      	ldr	r2, [r7, #24]
 80048c2:	4013      	ands	r3, r2
 80048c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a1d      	ldr	r2, [pc, #116]	; (8004940 <HAL_GPIO_Init+0x234>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d04a      	beq.n	8004964 <HAL_GPIO_Init+0x258>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a1c      	ldr	r2, [pc, #112]	; (8004944 <HAL_GPIO_Init+0x238>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d02b      	beq.n	800492e <HAL_GPIO_Init+0x222>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	4a1b      	ldr	r2, [pc, #108]	; (8004948 <HAL_GPIO_Init+0x23c>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d025      	beq.n	800492a <HAL_GPIO_Init+0x21e>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4a1a      	ldr	r2, [pc, #104]	; (800494c <HAL_GPIO_Init+0x240>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d01f      	beq.n	8004926 <HAL_GPIO_Init+0x21a>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a19      	ldr	r2, [pc, #100]	; (8004950 <HAL_GPIO_Init+0x244>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d019      	beq.n	8004922 <HAL_GPIO_Init+0x216>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a18      	ldr	r2, [pc, #96]	; (8004954 <HAL_GPIO_Init+0x248>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d013      	beq.n	800491e <HAL_GPIO_Init+0x212>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4a17      	ldr	r2, [pc, #92]	; (8004958 <HAL_GPIO_Init+0x24c>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d00d      	beq.n	800491a <HAL_GPIO_Init+0x20e>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	4a16      	ldr	r2, [pc, #88]	; (800495c <HAL_GPIO_Init+0x250>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d007      	beq.n	8004916 <HAL_GPIO_Init+0x20a>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	4a15      	ldr	r2, [pc, #84]	; (8004960 <HAL_GPIO_Init+0x254>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d101      	bne.n	8004912 <HAL_GPIO_Init+0x206>
 800490e:	2309      	movs	r3, #9
 8004910:	e029      	b.n	8004966 <HAL_GPIO_Init+0x25a>
 8004912:	230a      	movs	r3, #10
 8004914:	e027      	b.n	8004966 <HAL_GPIO_Init+0x25a>
 8004916:	2307      	movs	r3, #7
 8004918:	e025      	b.n	8004966 <HAL_GPIO_Init+0x25a>
 800491a:	2306      	movs	r3, #6
 800491c:	e023      	b.n	8004966 <HAL_GPIO_Init+0x25a>
 800491e:	2305      	movs	r3, #5
 8004920:	e021      	b.n	8004966 <HAL_GPIO_Init+0x25a>
 8004922:	2304      	movs	r3, #4
 8004924:	e01f      	b.n	8004966 <HAL_GPIO_Init+0x25a>
 8004926:	2303      	movs	r3, #3
 8004928:	e01d      	b.n	8004966 <HAL_GPIO_Init+0x25a>
 800492a:	2302      	movs	r3, #2
 800492c:	e01b      	b.n	8004966 <HAL_GPIO_Init+0x25a>
 800492e:	2301      	movs	r3, #1
 8004930:	e019      	b.n	8004966 <HAL_GPIO_Init+0x25a>
 8004932:	bf00      	nop
 8004934:	58000080 	.word	0x58000080
 8004938:	58024400 	.word	0x58024400
 800493c:	58000400 	.word	0x58000400
 8004940:	58020000 	.word	0x58020000
 8004944:	58020400 	.word	0x58020400
 8004948:	58020800 	.word	0x58020800
 800494c:	58020c00 	.word	0x58020c00
 8004950:	58021000 	.word	0x58021000
 8004954:	58021400 	.word	0x58021400
 8004958:	58021800 	.word	0x58021800
 800495c:	58021c00 	.word	0x58021c00
 8004960:	58022400 	.word	0x58022400
 8004964:	2300      	movs	r3, #0
 8004966:	69fa      	ldr	r2, [r7, #28]
 8004968:	f002 0203 	and.w	r2, r2, #3
 800496c:	0092      	lsls	r2, r2, #2
 800496e:	4093      	lsls	r3, r2
 8004970:	69ba      	ldr	r2, [r7, #24]
 8004972:	4313      	orrs	r3, r2
 8004974:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004976:	4938      	ldr	r1, [pc, #224]	; (8004a58 <HAL_GPIO_Init+0x34c>)
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	089b      	lsrs	r3, r3, #2
 800497c:	3302      	adds	r3, #2
 800497e:	69ba      	ldr	r2, [r7, #24]
 8004980:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004984:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	43db      	mvns	r3, r3
 8004990:	69ba      	ldr	r2, [r7, #24]
 8004992:	4013      	ands	r3, r2
 8004994:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d003      	beq.n	80049aa <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80049aa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80049b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	43db      	mvns	r3, r3
 80049be:	69ba      	ldr	r2, [r7, #24]
 80049c0:	4013      	ands	r3, r2
 80049c2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d003      	beq.n	80049d8 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80049d0:	69ba      	ldr	r2, [r7, #24]
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80049d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	43db      	mvns	r3, r3
 80049ea:	69ba      	ldr	r2, [r7, #24]
 80049ec:	4013      	ands	r3, r2
 80049ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d003      	beq.n	8004a04 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80049fc:	69ba      	ldr	r2, [r7, #24]
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	69ba      	ldr	r2, [r7, #24]
 8004a08:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	43db      	mvns	r3, r3
 8004a14:	69ba      	ldr	r2, [r7, #24]
 8004a16:	4013      	ands	r3, r2
 8004a18:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d003      	beq.n	8004a2e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8004a26:	69ba      	ldr	r2, [r7, #24]
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	69ba      	ldr	r2, [r7, #24]
 8004a32:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	3301      	adds	r3, #1
 8004a38:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	69fb      	ldr	r3, [r7, #28]
 8004a40:	fa22 f303 	lsr.w	r3, r2, r3
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	f47f ae6b 	bne.w	8004720 <HAL_GPIO_Init+0x14>
  }
}
 8004a4a:	bf00      	nop
 8004a4c:	bf00      	nop
 8004a4e:	3724      	adds	r7, #36	; 0x24
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr
 8004a58:	58000400 	.word	0x58000400

08004a5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	460b      	mov	r3, r1
 8004a66:	807b      	strh	r3, [r7, #2]
 8004a68:	4613      	mov	r3, r2
 8004a6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004a6c:	787b      	ldrb	r3, [r7, #1]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d003      	beq.n	8004a7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a72:	887a      	ldrh	r2, [r7, #2]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004a78:	e003      	b.n	8004a82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004a7a:	887b      	ldrh	r3, [r7, #2]
 8004a7c:	041a      	lsls	r2, r3, #16
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	619a      	str	r2, [r3, #24]
}
 8004a82:	bf00      	nop
 8004a84:	370c      	adds	r7, #12
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr

08004a8e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004a8e:	b480      	push	{r7}
 8004a90:	b085      	sub	sp, #20
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
 8004a96:	460b      	mov	r3, r1
 8004a98:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	695b      	ldr	r3, [r3, #20]
 8004a9e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004aa0:	887a      	ldrh	r2, [r7, #2]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	041a      	lsls	r2, r3, #16
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	43d9      	mvns	r1, r3
 8004aac:	887b      	ldrh	r3, [r7, #2]
 8004aae:	400b      	ands	r3, r1
 8004ab0:	431a      	orrs	r2, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	619a      	str	r2, [r3, #24]
}
 8004ab6:	bf00      	nop
 8004ab8:	3714      	adds	r7, #20
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
	...

08004ac4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004acc:	4b19      	ldr	r3, [pc, #100]	; (8004b34 <HAL_PWREx_ConfigSupply+0x70>)
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	f003 0304 	and.w	r3, r3, #4
 8004ad4:	2b04      	cmp	r3, #4
 8004ad6:	d00a      	beq.n	8004aee <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004ad8:	4b16      	ldr	r3, [pc, #88]	; (8004b34 <HAL_PWREx_ConfigSupply+0x70>)
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	f003 0307 	and.w	r3, r3, #7
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d001      	beq.n	8004aea <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	e01f      	b.n	8004b2a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004aea:	2300      	movs	r3, #0
 8004aec:	e01d      	b.n	8004b2a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004aee:	4b11      	ldr	r3, [pc, #68]	; (8004b34 <HAL_PWREx_ConfigSupply+0x70>)
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	f023 0207 	bic.w	r2, r3, #7
 8004af6:	490f      	ldr	r1, [pc, #60]	; (8004b34 <HAL_PWREx_ConfigSupply+0x70>)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004afe:	f7fc fc8d 	bl	800141c <HAL_GetTick>
 8004b02:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004b04:	e009      	b.n	8004b1a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004b06:	f7fc fc89 	bl	800141c <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b14:	d901      	bls.n	8004b1a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e007      	b.n	8004b2a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004b1a:	4b06      	ldr	r3, [pc, #24]	; (8004b34 <HAL_PWREx_ConfigSupply+0x70>)
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b26:	d1ee      	bne.n	8004b06 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004b28:	2300      	movs	r3, #0
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3710      	adds	r7, #16
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	58024800 	.word	0x58024800

08004b38 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b08c      	sub	sp, #48	; 0x30
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d101      	bne.n	8004b4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e39d      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	f000 8087 	beq.w	8004c66 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b58:	4b88      	ldr	r3, [pc, #544]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b60:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004b62:	4b86      	ldr	r3, [pc, #536]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b66:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004b68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b6a:	2b10      	cmp	r3, #16
 8004b6c:	d007      	beq.n	8004b7e <HAL_RCC_OscConfig+0x46>
 8004b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b70:	2b18      	cmp	r3, #24
 8004b72:	d110      	bne.n	8004b96 <HAL_RCC_OscConfig+0x5e>
 8004b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b76:	f003 0303 	and.w	r3, r3, #3
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d10b      	bne.n	8004b96 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b7e:	4b7f      	ldr	r3, [pc, #508]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d06c      	beq.n	8004c64 <HAL_RCC_OscConfig+0x12c>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d168      	bne.n	8004c64 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e377      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b9e:	d106      	bne.n	8004bae <HAL_RCC_OscConfig+0x76>
 8004ba0:	4b76      	ldr	r3, [pc, #472]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a75      	ldr	r2, [pc, #468]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004ba6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004baa:	6013      	str	r3, [r2, #0]
 8004bac:	e02e      	b.n	8004c0c <HAL_RCC_OscConfig+0xd4>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d10c      	bne.n	8004bd0 <HAL_RCC_OscConfig+0x98>
 8004bb6:	4b71      	ldr	r3, [pc, #452]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a70      	ldr	r2, [pc, #448]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004bbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bc0:	6013      	str	r3, [r2, #0]
 8004bc2:	4b6e      	ldr	r3, [pc, #440]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a6d      	ldr	r2, [pc, #436]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004bc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bcc:	6013      	str	r3, [r2, #0]
 8004bce:	e01d      	b.n	8004c0c <HAL_RCC_OscConfig+0xd4>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004bd8:	d10c      	bne.n	8004bf4 <HAL_RCC_OscConfig+0xbc>
 8004bda:	4b68      	ldr	r3, [pc, #416]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a67      	ldr	r2, [pc, #412]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004be0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004be4:	6013      	str	r3, [r2, #0]
 8004be6:	4b65      	ldr	r3, [pc, #404]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a64      	ldr	r2, [pc, #400]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004bec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bf0:	6013      	str	r3, [r2, #0]
 8004bf2:	e00b      	b.n	8004c0c <HAL_RCC_OscConfig+0xd4>
 8004bf4:	4b61      	ldr	r3, [pc, #388]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a60      	ldr	r2, [pc, #384]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004bfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004bfe:	6013      	str	r3, [r2, #0]
 8004c00:	4b5e      	ldr	r3, [pc, #376]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a5d      	ldr	r2, [pc, #372]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004c06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d013      	beq.n	8004c3c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c14:	f7fc fc02 	bl	800141c <HAL_GetTick>
 8004c18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c1a:	e008      	b.n	8004c2e <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c1c:	f7fc fbfe 	bl	800141c <HAL_GetTick>
 8004c20:	4602      	mov	r2, r0
 8004c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c24:	1ad3      	subs	r3, r2, r3
 8004c26:	2b64      	cmp	r3, #100	; 0x64
 8004c28:	d901      	bls.n	8004c2e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004c2a:	2303      	movs	r3, #3
 8004c2c:	e32b      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c2e:	4b53      	ldr	r3, [pc, #332]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d0f0      	beq.n	8004c1c <HAL_RCC_OscConfig+0xe4>
 8004c3a:	e014      	b.n	8004c66 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c3c:	f7fc fbee 	bl	800141c <HAL_GetTick>
 8004c40:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004c42:	e008      	b.n	8004c56 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c44:	f7fc fbea 	bl	800141c <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b64      	cmp	r3, #100	; 0x64
 8004c50:	d901      	bls.n	8004c56 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e317      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004c56:	4b49      	ldr	r3, [pc, #292]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1f0      	bne.n	8004c44 <HAL_RCC_OscConfig+0x10c>
 8004c62:	e000      	b.n	8004c66 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0302 	and.w	r3, r3, #2
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	f000 808c 	beq.w	8004d8c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c74:	4b41      	ldr	r3, [pc, #260]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004c76:	691b      	ldr	r3, [r3, #16]
 8004c78:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c7c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004c7e:	4b3f      	ldr	r3, [pc, #252]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c82:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004c84:	6a3b      	ldr	r3, [r7, #32]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d007      	beq.n	8004c9a <HAL_RCC_OscConfig+0x162>
 8004c8a:	6a3b      	ldr	r3, [r7, #32]
 8004c8c:	2b18      	cmp	r3, #24
 8004c8e:	d137      	bne.n	8004d00 <HAL_RCC_OscConfig+0x1c8>
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	f003 0303 	and.w	r3, r3, #3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d132      	bne.n	8004d00 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c9a:	4b38      	ldr	r3, [pc, #224]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0304 	and.w	r3, r3, #4
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d005      	beq.n	8004cb2 <HAL_RCC_OscConfig+0x17a>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d101      	bne.n	8004cb2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e2e9      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004cb2:	4b32      	ldr	r3, [pc, #200]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f023 0219 	bic.w	r2, r3, #25
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	492f      	ldr	r1, [pc, #188]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004cc4:	f7fc fbaa 	bl	800141c <HAL_GetTick>
 8004cc8:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004cca:	e008      	b.n	8004cde <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ccc:	f7fc fba6 	bl	800141c <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d901      	bls.n	8004cde <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e2d3      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004cde:	4b27      	ldr	r3, [pc, #156]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0304 	and.w	r3, r3, #4
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d0f0      	beq.n	8004ccc <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cea:	4b24      	ldr	r3, [pc, #144]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	691b      	ldr	r3, [r3, #16]
 8004cf6:	061b      	lsls	r3, r3, #24
 8004cf8:	4920      	ldr	r1, [pc, #128]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cfe:	e045      	b.n	8004d8c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d026      	beq.n	8004d56 <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004d08:	4b1c      	ldr	r3, [pc, #112]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f023 0219 	bic.w	r2, r3, #25
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	4919      	ldr	r1, [pc, #100]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004d16:	4313      	orrs	r3, r2
 8004d18:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d1a:	f7fc fb7f 	bl	800141c <HAL_GetTick>
 8004d1e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d20:	e008      	b.n	8004d34 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d22:	f7fc fb7b 	bl	800141c <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	d901      	bls.n	8004d34 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e2a8      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d34:	4b11      	ldr	r3, [pc, #68]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0304 	and.w	r3, r3, #4
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d0f0      	beq.n	8004d22 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d40:	4b0e      	ldr	r3, [pc, #56]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	061b      	lsls	r3, r3, #24
 8004d4e:	490b      	ldr	r1, [pc, #44]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004d50:	4313      	orrs	r3, r2
 8004d52:	604b      	str	r3, [r1, #4]
 8004d54:	e01a      	b.n	8004d8c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d56:	4b09      	ldr	r3, [pc, #36]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a08      	ldr	r2, [pc, #32]	; (8004d7c <HAL_RCC_OscConfig+0x244>)
 8004d5c:	f023 0301 	bic.w	r3, r3, #1
 8004d60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d62:	f7fc fb5b 	bl	800141c <HAL_GetTick>
 8004d66:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d68:	e00a      	b.n	8004d80 <HAL_RCC_OscConfig+0x248>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d6a:	f7fc fb57 	bl	800141c <HAL_GetTick>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	d903      	bls.n	8004d80 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e284      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
 8004d7c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004d80:	4b96      	ldr	r3, [pc, #600]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0304 	and.w	r3, r3, #4
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d1ee      	bne.n	8004d6a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0310 	and.w	r3, r3, #16
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d06a      	beq.n	8004e6e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d98:	4b90      	ldr	r3, [pc, #576]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004d9a:	691b      	ldr	r3, [r3, #16]
 8004d9c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004da0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004da2:	4b8e      	ldr	r3, [pc, #568]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004da6:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	2b08      	cmp	r3, #8
 8004dac:	d007      	beq.n	8004dbe <HAL_RCC_OscConfig+0x286>
 8004dae:	69bb      	ldr	r3, [r7, #24]
 8004db0:	2b18      	cmp	r3, #24
 8004db2:	d11b      	bne.n	8004dec <HAL_RCC_OscConfig+0x2b4>
 8004db4:	697b      	ldr	r3, [r7, #20]
 8004db6:	f003 0303 	and.w	r3, r3, #3
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d116      	bne.n	8004dec <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004dbe:	4b87      	ldr	r3, [pc, #540]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d005      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x29e>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	69db      	ldr	r3, [r3, #28]
 8004dce:	2b80      	cmp	r3, #128	; 0x80
 8004dd0:	d001      	beq.n	8004dd6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e257      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004dd6:	4b81      	ldr	r3, [pc, #516]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a1b      	ldr	r3, [r3, #32]
 8004de2:	061b      	lsls	r3, r3, #24
 8004de4:	497d      	ldr	r1, [pc, #500]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004dea:	e040      	b.n	8004e6e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	69db      	ldr	r3, [r3, #28]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d023      	beq.n	8004e3c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004df4:	4b79      	ldr	r3, [pc, #484]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a78      	ldr	r2, [pc, #480]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004dfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004dfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e00:	f7fc fb0c 	bl	800141c <HAL_GetTick>
 8004e04:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004e06:	e008      	b.n	8004e1a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004e08:	f7fc fb08 	bl	800141c <HAL_GetTick>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d901      	bls.n	8004e1a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004e16:	2303      	movs	r3, #3
 8004e18:	e235      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004e1a:	4b70      	ldr	r3, [pc, #448]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d0f0      	beq.n	8004e08 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004e26:	4b6d      	ldr	r3, [pc, #436]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	061b      	lsls	r3, r3, #24
 8004e34:	4969      	ldr	r1, [pc, #420]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	60cb      	str	r3, [r1, #12]
 8004e3a:	e018      	b.n	8004e6e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004e3c:	4b67      	ldr	r3, [pc, #412]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a66      	ldr	r2, [pc, #408]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004e42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e48:	f7fc fae8 	bl	800141c <HAL_GetTick>
 8004e4c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004e4e:	e008      	b.n	8004e62 <HAL_RCC_OscConfig+0x32a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004e50:	f7fc fae4 	bl	800141c <HAL_GetTick>
 8004e54:	4602      	mov	r2, r0
 8004e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d901      	bls.n	8004e62 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e211      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004e62:	4b5e      	ldr	r3, [pc, #376]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1f0      	bne.n	8004e50 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0308 	and.w	r3, r3, #8
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d036      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d019      	beq.n	8004eb6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e82:	4b56      	ldr	r3, [pc, #344]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004e84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e86:	4a55      	ldr	r2, [pc, #340]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004e88:	f043 0301 	orr.w	r3, r3, #1
 8004e8c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e8e:	f7fc fac5 	bl	800141c <HAL_GetTick>
 8004e92:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004e94:	e008      	b.n	8004ea8 <HAL_RCC_OscConfig+0x370>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e96:	f7fc fac1 	bl	800141c <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d901      	bls.n	8004ea8 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e1ee      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004ea8:	4b4c      	ldr	r3, [pc, #304]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004eaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eac:	f003 0302 	and.w	r3, r3, #2
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d0f0      	beq.n	8004e96 <HAL_RCC_OscConfig+0x35e>
 8004eb4:	e018      	b.n	8004ee8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eb6:	4b49      	ldr	r3, [pc, #292]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004eb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eba:	4a48      	ldr	r2, [pc, #288]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004ebc:	f023 0301 	bic.w	r3, r3, #1
 8004ec0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ec2:	f7fc faab 	bl	800141c <HAL_GetTick>
 8004ec6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004ec8:	e008      	b.n	8004edc <HAL_RCC_OscConfig+0x3a4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004eca:	f7fc faa7 	bl	800141c <HAL_GetTick>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	2b02      	cmp	r3, #2
 8004ed6:	d901      	bls.n	8004edc <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8004ed8:	2303      	movs	r3, #3
 8004eda:	e1d4      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004edc:	4b3f      	ldr	r3, [pc, #252]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004ede:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ee0:	f003 0302 	and.w	r3, r3, #2
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d1f0      	bne.n	8004eca <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0320 	and.w	r3, r3, #32
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d036      	beq.n	8004f62 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d019      	beq.n	8004f30 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004efc:	4b37      	ldr	r3, [pc, #220]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a36      	ldr	r2, [pc, #216]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004f02:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004f06:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004f08:	f7fc fa88 	bl	800141c <HAL_GetTick>
 8004f0c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f0e:	e008      	b.n	8004f22 <HAL_RCC_OscConfig+0x3ea>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004f10:	f7fc fa84 	bl	800141c <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	2b02      	cmp	r3, #2
 8004f1c:	d901      	bls.n	8004f22 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e1b1      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004f22:	4b2e      	ldr	r3, [pc, #184]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d0f0      	beq.n	8004f10 <HAL_RCC_OscConfig+0x3d8>
 8004f2e:	e018      	b.n	8004f62 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f30:	4b2a      	ldr	r3, [pc, #168]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a29      	ldr	r2, [pc, #164]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004f36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f3a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004f3c:	f7fc fa6e 	bl	800141c <HAL_GetTick>
 8004f40:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f42:	e008      	b.n	8004f56 <HAL_RCC_OscConfig+0x41e>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004f44:	f7fc fa6a 	bl	800141c <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e197      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f56:	4b21      	ldr	r3, [pc, #132]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1f0      	bne.n	8004f44 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 0304 	and.w	r3, r3, #4
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f000 8086 	beq.w	800507c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004f70:	4b1b      	ldr	r3, [pc, #108]	; (8004fe0 <HAL_RCC_OscConfig+0x4a8>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a1a      	ldr	r2, [pc, #104]	; (8004fe0 <HAL_RCC_OscConfig+0x4a8>)
 8004f76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f7a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f7c:	f7fc fa4e 	bl	800141c <HAL_GetTick>
 8004f80:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f82:	e008      	b.n	8004f96 <HAL_RCC_OscConfig+0x45e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004f84:	f7fc fa4a 	bl	800141c <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b64      	cmp	r3, #100	; 0x64
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e177      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f96:	4b12      	ldr	r3, [pc, #72]	; (8004fe0 <HAL_RCC_OscConfig+0x4a8>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d0f0      	beq.n	8004f84 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d106      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x480>
 8004faa:	4b0c      	ldr	r3, [pc, #48]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004fac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fae:	4a0b      	ldr	r2, [pc, #44]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004fb0:	f043 0301 	orr.w	r3, r3, #1
 8004fb4:	6713      	str	r3, [r2, #112]	; 0x70
 8004fb6:	e032      	b.n	800501e <HAL_RCC_OscConfig+0x4e6>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d111      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x4ac>
 8004fc0:	4b06      	ldr	r3, [pc, #24]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004fc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fc4:	4a05      	ldr	r2, [pc, #20]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004fc6:	f023 0301 	bic.w	r3, r3, #1
 8004fca:	6713      	str	r3, [r2, #112]	; 0x70
 8004fcc:	4b03      	ldr	r3, [pc, #12]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fd0:	4a02      	ldr	r2, [pc, #8]	; (8004fdc <HAL_RCC_OscConfig+0x4a4>)
 8004fd2:	f023 0304 	bic.w	r3, r3, #4
 8004fd6:	6713      	str	r3, [r2, #112]	; 0x70
 8004fd8:	e021      	b.n	800501e <HAL_RCC_OscConfig+0x4e6>
 8004fda:	bf00      	nop
 8004fdc:	58024400 	.word	0x58024400
 8004fe0:	58024800 	.word	0x58024800
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	2b05      	cmp	r3, #5
 8004fea:	d10c      	bne.n	8005006 <HAL_RCC_OscConfig+0x4ce>
 8004fec:	4b83      	ldr	r3, [pc, #524]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8004fee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ff0:	4a82      	ldr	r2, [pc, #520]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8004ff2:	f043 0304 	orr.w	r3, r3, #4
 8004ff6:	6713      	str	r3, [r2, #112]	; 0x70
 8004ff8:	4b80      	ldr	r3, [pc, #512]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8004ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ffc:	4a7f      	ldr	r2, [pc, #508]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8004ffe:	f043 0301 	orr.w	r3, r3, #1
 8005002:	6713      	str	r3, [r2, #112]	; 0x70
 8005004:	e00b      	b.n	800501e <HAL_RCC_OscConfig+0x4e6>
 8005006:	4b7d      	ldr	r3, [pc, #500]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800500a:	4a7c      	ldr	r2, [pc, #496]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 800500c:	f023 0301 	bic.w	r3, r3, #1
 8005010:	6713      	str	r3, [r2, #112]	; 0x70
 8005012:	4b7a      	ldr	r3, [pc, #488]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005016:	4a79      	ldr	r2, [pc, #484]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005018:	f023 0304 	bic.w	r3, r3, #4
 800501c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d015      	beq.n	8005052 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005026:	f7fc f9f9 	bl	800141c <HAL_GetTick>
 800502a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800502c:	e00a      	b.n	8005044 <HAL_RCC_OscConfig+0x50c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800502e:	f7fc f9f5 	bl	800141c <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	f241 3288 	movw	r2, #5000	; 0x1388
 800503c:	4293      	cmp	r3, r2
 800503e:	d901      	bls.n	8005044 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e120      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005044:	4b6d      	ldr	r3, [pc, #436]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005048:	f003 0302 	and.w	r3, r3, #2
 800504c:	2b00      	cmp	r3, #0
 800504e:	d0ee      	beq.n	800502e <HAL_RCC_OscConfig+0x4f6>
 8005050:	e014      	b.n	800507c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005052:	f7fc f9e3 	bl	800141c <HAL_GetTick>
 8005056:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005058:	e00a      	b.n	8005070 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800505a:	f7fc f9df 	bl	800141c <HAL_GetTick>
 800505e:	4602      	mov	r2, r0
 8005060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	f241 3288 	movw	r2, #5000	; 0x1388
 8005068:	4293      	cmp	r3, r2
 800506a:	d901      	bls.n	8005070 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800506c:	2303      	movs	r3, #3
 800506e:	e10a      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005070:	4b62      	ldr	r3, [pc, #392]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005072:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005074:	f003 0302 	and.w	r3, r3, #2
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1ee      	bne.n	800505a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005080:	2b00      	cmp	r3, #0
 8005082:	f000 80ff 	beq.w	8005284 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005086:	4b5d      	ldr	r3, [pc, #372]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800508e:	2b18      	cmp	r3, #24
 8005090:	f000 80ba 	beq.w	8005208 <HAL_RCC_OscConfig+0x6d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005098:	2b02      	cmp	r3, #2
 800509a:	f040 8095 	bne.w	80051c8 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800509e:	4b57      	ldr	r3, [pc, #348]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a56      	ldr	r2, [pc, #344]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 80050a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050aa:	f7fc f9b7 	bl	800141c <HAL_GetTick>
 80050ae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050b0:	e008      	b.n	80050c4 <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050b2:	f7fc f9b3 	bl	800141c <HAL_GetTick>
 80050b6:	4602      	mov	r2, r0
 80050b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d901      	bls.n	80050c4 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e0e0      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050c4:	4b4d      	ldr	r3, [pc, #308]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1f0      	bne.n	80050b2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050d0:	4b4a      	ldr	r3, [pc, #296]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 80050d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80050d4:	4b4a      	ldr	r3, [pc, #296]	; (8005200 <HAL_RCC_OscConfig+0x6c8>)
 80050d6:	4013      	ands	r3, r2
 80050d8:	687a      	ldr	r2, [r7, #4]
 80050da:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80050dc:	687a      	ldr	r2, [r7, #4]
 80050de:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80050e0:	0112      	lsls	r2, r2, #4
 80050e2:	430a      	orrs	r2, r1
 80050e4:	4945      	ldr	r1, [pc, #276]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 80050e6:	4313      	orrs	r3, r2
 80050e8:	628b      	str	r3, [r1, #40]	; 0x28
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ee:	3b01      	subs	r3, #1
 80050f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050f8:	3b01      	subs	r3, #1
 80050fa:	025b      	lsls	r3, r3, #9
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	431a      	orrs	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005104:	3b01      	subs	r3, #1
 8005106:	041b      	lsls	r3, r3, #16
 8005108:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800510c:	431a      	orrs	r2, r3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005112:	3b01      	subs	r3, #1
 8005114:	061b      	lsls	r3, r3, #24
 8005116:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800511a:	4938      	ldr	r1, [pc, #224]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 800511c:	4313      	orrs	r3, r2
 800511e:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8005120:	4b36      	ldr	r3, [pc, #216]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005124:	4a35      	ldr	r2, [pc, #212]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005126:	f023 0301 	bic.w	r3, r3, #1
 800512a:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800512c:	4b33      	ldr	r3, [pc, #204]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 800512e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005130:	4b34      	ldr	r3, [pc, #208]	; (8005204 <HAL_RCC_OscConfig+0x6cc>)
 8005132:	4013      	ands	r3, r2
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005138:	00d2      	lsls	r2, r2, #3
 800513a:	4930      	ldr	r1, [pc, #192]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 800513c:	4313      	orrs	r3, r2
 800513e:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005140:	4b2e      	ldr	r3, [pc, #184]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005144:	f023 020c 	bic.w	r2, r3, #12
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514c:	492b      	ldr	r1, [pc, #172]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 800514e:	4313      	orrs	r3, r2
 8005150:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005152:	4b2a      	ldr	r3, [pc, #168]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005156:	f023 0202 	bic.w	r2, r3, #2
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800515e:	4927      	ldr	r1, [pc, #156]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005160:	4313      	orrs	r3, r2
 8005162:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005164:	4b25      	ldr	r3, [pc, #148]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005168:	4a24      	ldr	r2, [pc, #144]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 800516a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800516e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005170:	4b22      	ldr	r3, [pc, #136]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005174:	4a21      	ldr	r2, [pc, #132]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005176:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800517a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800517c:	4b1f      	ldr	r3, [pc, #124]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 800517e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005180:	4a1e      	ldr	r2, [pc, #120]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005182:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005186:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8005188:	4b1c      	ldr	r3, [pc, #112]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 800518a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800518c:	4a1b      	ldr	r2, [pc, #108]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 800518e:	f043 0301 	orr.w	r3, r3, #1
 8005192:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005194:	4b19      	ldr	r3, [pc, #100]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a18      	ldr	r2, [pc, #96]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 800519a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800519e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051a0:	f7fc f93c 	bl	800141c <HAL_GetTick>
 80051a4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051a6:	e008      	b.n	80051ba <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051a8:	f7fc f938 	bl	800141c <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d901      	bls.n	80051ba <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e065      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80051ba:	4b10      	ldr	r3, [pc, #64]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d0f0      	beq.n	80051a8 <HAL_RCC_OscConfig+0x670>
 80051c6:	e05d      	b.n	8005284 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051c8:	4b0c      	ldr	r3, [pc, #48]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a0b      	ldr	r2, [pc, #44]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 80051ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80051d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d4:	f7fc f922 	bl	800141c <HAL_GetTick>
 80051d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80051da:	e008      	b.n	80051ee <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051dc:	f7fc f91e 	bl	800141c <HAL_GetTick>
 80051e0:	4602      	mov	r2, r0
 80051e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	2b02      	cmp	r3, #2
 80051e8:	d901      	bls.n	80051ee <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e04b      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80051ee:	4b03      	ldr	r3, [pc, #12]	; (80051fc <HAL_RCC_OscConfig+0x6c4>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d1f0      	bne.n	80051dc <HAL_RCC_OscConfig+0x6a4>
 80051fa:	e043      	b.n	8005284 <HAL_RCC_OscConfig+0x74c>
 80051fc:	58024400 	.word	0x58024400
 8005200:	fffffc0c 	.word	0xfffffc0c
 8005204:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005208:	4b21      	ldr	r3, [pc, #132]	; (8005290 <HAL_RCC_OscConfig+0x758>)
 800520a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800520c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800520e:	4b20      	ldr	r3, [pc, #128]	; (8005290 <HAL_RCC_OscConfig+0x758>)
 8005210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005212:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005218:	2b01      	cmp	r3, #1
 800521a:	d031      	beq.n	8005280 <HAL_RCC_OscConfig+0x748>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	f003 0203 	and.w	r2, r3, #3
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005226:	429a      	cmp	r2, r3
 8005228:	d12a      	bne.n	8005280 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	091b      	lsrs	r3, r3, #4
 800522e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005236:	429a      	cmp	r2, r3
 8005238:	d122      	bne.n	8005280 <HAL_RCC_OscConfig+0x748>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005244:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005246:	429a      	cmp	r2, r3
 8005248:	d11a      	bne.n	8005280 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	0a5b      	lsrs	r3, r3, #9
 800524e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005256:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005258:	429a      	cmp	r2, r3
 800525a:	d111      	bne.n	8005280 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	0c1b      	lsrs	r3, r3, #16
 8005260:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005268:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800526a:	429a      	cmp	r2, r3
 800526c:	d108      	bne.n	8005280 <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	0e1b      	lsrs	r3, r3, #24
 8005272:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800527a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800527c:	429a      	cmp	r2, r3
 800527e:	d001      	beq.n	8005284 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e000      	b.n	8005286 <HAL_RCC_OscConfig+0x74e>
      }
    }
  }
  return HAL_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3730      	adds	r7, #48	; 0x30
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	58024400 	.word	0x58024400

08005294 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b086      	sub	sp, #24
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d101      	bne.n	80052a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e19c      	b.n	80055e2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052a8:	4b8a      	ldr	r3, [pc, #552]	; (80054d4 <HAL_RCC_ClockConfig+0x240>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 030f 	and.w	r3, r3, #15
 80052b0:	683a      	ldr	r2, [r7, #0]
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d910      	bls.n	80052d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052b6:	4b87      	ldr	r3, [pc, #540]	; (80054d4 <HAL_RCC_ClockConfig+0x240>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f023 020f 	bic.w	r2, r3, #15
 80052be:	4985      	ldr	r1, [pc, #532]	; (80054d4 <HAL_RCC_ClockConfig+0x240>)
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052c6:	4b83      	ldr	r3, [pc, #524]	; (80054d4 <HAL_RCC_ClockConfig+0x240>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 030f 	and.w	r3, r3, #15
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d001      	beq.n	80052d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e184      	b.n	80055e2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 0304 	and.w	r3, r3, #4
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d010      	beq.n	8005306 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	691a      	ldr	r2, [r3, #16]
 80052e8:	4b7b      	ldr	r3, [pc, #492]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d908      	bls.n	8005306 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80052f4:	4b78      	ldr	r3, [pc, #480]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 80052f6:	699b      	ldr	r3, [r3, #24]
 80052f8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	691b      	ldr	r3, [r3, #16]
 8005300:	4975      	ldr	r1, [pc, #468]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005302:	4313      	orrs	r3, r2
 8005304:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0308 	and.w	r3, r3, #8
 800530e:	2b00      	cmp	r3, #0
 8005310:	d010      	beq.n	8005334 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	695a      	ldr	r2, [r3, #20]
 8005316:	4b70      	ldr	r3, [pc, #448]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005318:	69db      	ldr	r3, [r3, #28]
 800531a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800531e:	429a      	cmp	r2, r3
 8005320:	d908      	bls.n	8005334 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005322:	4b6d      	ldr	r3, [pc, #436]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005324:	69db      	ldr	r3, [r3, #28]
 8005326:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	496a      	ldr	r1, [pc, #424]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005330:	4313      	orrs	r3, r2
 8005332:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0310 	and.w	r3, r3, #16
 800533c:	2b00      	cmp	r3, #0
 800533e:	d010      	beq.n	8005362 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	699a      	ldr	r2, [r3, #24]
 8005344:	4b64      	ldr	r3, [pc, #400]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005346:	69db      	ldr	r3, [r3, #28]
 8005348:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800534c:	429a      	cmp	r2, r3
 800534e:	d908      	bls.n	8005362 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005350:	4b61      	ldr	r3, [pc, #388]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005352:	69db      	ldr	r3, [r3, #28]
 8005354:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	699b      	ldr	r3, [r3, #24]
 800535c:	495e      	ldr	r1, [pc, #376]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 800535e:	4313      	orrs	r3, r2
 8005360:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0320 	and.w	r3, r3, #32
 800536a:	2b00      	cmp	r3, #0
 800536c:	d010      	beq.n	8005390 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	69da      	ldr	r2, [r3, #28]
 8005372:	4b59      	ldr	r3, [pc, #356]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005374:	6a1b      	ldr	r3, [r3, #32]
 8005376:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800537a:	429a      	cmp	r2, r3
 800537c:	d908      	bls.n	8005390 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800537e:	4b56      	ldr	r3, [pc, #344]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005380:	6a1b      	ldr	r3, [r3, #32]
 8005382:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	69db      	ldr	r3, [r3, #28]
 800538a:	4953      	ldr	r1, [pc, #332]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 800538c:	4313      	orrs	r3, r2
 800538e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0302 	and.w	r3, r3, #2
 8005398:	2b00      	cmp	r3, #0
 800539a:	d010      	beq.n	80053be <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	68da      	ldr	r2, [r3, #12]
 80053a0:	4b4d      	ldr	r3, [pc, #308]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 80053a2:	699b      	ldr	r3, [r3, #24]
 80053a4:	f003 030f 	and.w	r3, r3, #15
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d908      	bls.n	80053be <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053ac:	4b4a      	ldr	r3, [pc, #296]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	f023 020f 	bic.w	r2, r3, #15
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	4947      	ldr	r1, [pc, #284]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d055      	beq.n	8005476 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80053ca:	4b43      	ldr	r3, [pc, #268]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 80053cc:	699b      	ldr	r3, [r3, #24]
 80053ce:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	4940      	ldr	r1, [pc, #256]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	2b02      	cmp	r3, #2
 80053e2:	d107      	bne.n	80053f4 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80053e4:	4b3c      	ldr	r3, [pc, #240]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d121      	bne.n	8005434 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e0f6      	b.n	80055e2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	2b03      	cmp	r3, #3
 80053fa:	d107      	bne.n	800540c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80053fc:	4b36      	ldr	r3, [pc, #216]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005404:	2b00      	cmp	r3, #0
 8005406:	d115      	bne.n	8005434 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e0ea      	b.n	80055e2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d107      	bne.n	8005424 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005414:	4b30      	ldr	r3, [pc, #192]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800541c:	2b00      	cmp	r3, #0
 800541e:	d109      	bne.n	8005434 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	e0de      	b.n	80055e2 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005424:	4b2c      	ldr	r3, [pc, #176]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0304 	and.w	r3, r3, #4
 800542c:	2b00      	cmp	r3, #0
 800542e:	d101      	bne.n	8005434 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e0d6      	b.n	80055e2 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005434:	4b28      	ldr	r3, [pc, #160]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005436:	691b      	ldr	r3, [r3, #16]
 8005438:	f023 0207 	bic.w	r2, r3, #7
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	4925      	ldr	r1, [pc, #148]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005442:	4313      	orrs	r3, r2
 8005444:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005446:	f7fb ffe9 	bl	800141c <HAL_GetTick>
 800544a:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800544c:	e00a      	b.n	8005464 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800544e:	f7fb ffe5 	bl	800141c <HAL_GetTick>
 8005452:	4602      	mov	r2, r0
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	1ad3      	subs	r3, r2, r3
 8005458:	f241 3288 	movw	r2, #5000	; 0x1388
 800545c:	4293      	cmp	r3, r2
 800545e:	d901      	bls.n	8005464 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e0be      	b.n	80055e2 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005464:	4b1c      	ldr	r3, [pc, #112]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005466:	691b      	ldr	r3, [r3, #16]
 8005468:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	00db      	lsls	r3, r3, #3
 8005472:	429a      	cmp	r2, r3
 8005474:	d1eb      	bne.n	800544e <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0302 	and.w	r3, r3, #2
 800547e:	2b00      	cmp	r3, #0
 8005480:	d010      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	68da      	ldr	r2, [r3, #12]
 8005486:	4b14      	ldr	r3, [pc, #80]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f003 030f 	and.w	r3, r3, #15
 800548e:	429a      	cmp	r2, r3
 8005490:	d208      	bcs.n	80054a4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005492:	4b11      	ldr	r3, [pc, #68]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 8005494:	699b      	ldr	r3, [r3, #24]
 8005496:	f023 020f 	bic.w	r2, r3, #15
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	490e      	ldr	r1, [pc, #56]	; (80054d8 <HAL_RCC_ClockConfig+0x244>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80054a4:	4b0b      	ldr	r3, [pc, #44]	; (80054d4 <HAL_RCC_ClockConfig+0x240>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 030f 	and.w	r3, r3, #15
 80054ac:	683a      	ldr	r2, [r7, #0]
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d214      	bcs.n	80054dc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80054b2:	4b08      	ldr	r3, [pc, #32]	; (80054d4 <HAL_RCC_ClockConfig+0x240>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f023 020f 	bic.w	r2, r3, #15
 80054ba:	4906      	ldr	r1, [pc, #24]	; (80054d4 <HAL_RCC_ClockConfig+0x240>)
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	4313      	orrs	r3, r2
 80054c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80054c2:	4b04      	ldr	r3, [pc, #16]	; (80054d4 <HAL_RCC_ClockConfig+0x240>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 030f 	and.w	r3, r3, #15
 80054ca:	683a      	ldr	r2, [r7, #0]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d005      	beq.n	80054dc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e086      	b.n	80055e2 <HAL_RCC_ClockConfig+0x34e>
 80054d4:	52002000 	.word	0x52002000
 80054d8:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 0304 	and.w	r3, r3, #4
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d010      	beq.n	800550a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	691a      	ldr	r2, [r3, #16]
 80054ec:	4b3f      	ldr	r3, [pc, #252]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 80054ee:	699b      	ldr	r3, [r3, #24]
 80054f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d208      	bcs.n	800550a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80054f8:	4b3c      	ldr	r3, [pc, #240]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	691b      	ldr	r3, [r3, #16]
 8005504:	4939      	ldr	r1, [pc, #228]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 8005506:	4313      	orrs	r3, r2
 8005508:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0308 	and.w	r3, r3, #8
 8005512:	2b00      	cmp	r3, #0
 8005514:	d010      	beq.n	8005538 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	695a      	ldr	r2, [r3, #20]
 800551a:	4b34      	ldr	r3, [pc, #208]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 800551c:	69db      	ldr	r3, [r3, #28]
 800551e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005522:	429a      	cmp	r2, r3
 8005524:	d208      	bcs.n	8005538 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005526:	4b31      	ldr	r3, [pc, #196]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 8005528:	69db      	ldr	r3, [r3, #28]
 800552a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	695b      	ldr	r3, [r3, #20]
 8005532:	492e      	ldr	r1, [pc, #184]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 8005534:	4313      	orrs	r3, r2
 8005536:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0310 	and.w	r3, r3, #16
 8005540:	2b00      	cmp	r3, #0
 8005542:	d010      	beq.n	8005566 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	699a      	ldr	r2, [r3, #24]
 8005548:	4b28      	ldr	r3, [pc, #160]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 800554a:	69db      	ldr	r3, [r3, #28]
 800554c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005550:	429a      	cmp	r2, r3
 8005552:	d208      	bcs.n	8005566 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005554:	4b25      	ldr	r3, [pc, #148]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 8005556:	69db      	ldr	r3, [r3, #28]
 8005558:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	699b      	ldr	r3, [r3, #24]
 8005560:	4922      	ldr	r1, [pc, #136]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 8005562:	4313      	orrs	r3, r2
 8005564:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 0320 	and.w	r3, r3, #32
 800556e:	2b00      	cmp	r3, #0
 8005570:	d010      	beq.n	8005594 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	69da      	ldr	r2, [r3, #28]
 8005576:	4b1d      	ldr	r3, [pc, #116]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800557e:	429a      	cmp	r2, r3
 8005580:	d208      	bcs.n	8005594 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005582:	4b1a      	ldr	r3, [pc, #104]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 8005584:	6a1b      	ldr	r3, [r3, #32]
 8005586:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	69db      	ldr	r3, [r3, #28]
 800558e:	4917      	ldr	r1, [pc, #92]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 8005590:	4313      	orrs	r3, r2
 8005592:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005594:	f000 f834 	bl	8005600 <HAL_RCC_GetSysClockFreq>
 8005598:	4602      	mov	r2, r0
 800559a:	4b14      	ldr	r3, [pc, #80]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 800559c:	699b      	ldr	r3, [r3, #24]
 800559e:	0a1b      	lsrs	r3, r3, #8
 80055a0:	f003 030f 	and.w	r3, r3, #15
 80055a4:	4912      	ldr	r1, [pc, #72]	; (80055f0 <HAL_RCC_ClockConfig+0x35c>)
 80055a6:	5ccb      	ldrb	r3, [r1, r3]
 80055a8:	f003 031f 	and.w	r3, r3, #31
 80055ac:	fa22 f303 	lsr.w	r3, r2, r3
 80055b0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80055b2:	4b0e      	ldr	r3, [pc, #56]	; (80055ec <HAL_RCC_ClockConfig+0x358>)
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	f003 030f 	and.w	r3, r3, #15
 80055ba:	4a0d      	ldr	r2, [pc, #52]	; (80055f0 <HAL_RCC_ClockConfig+0x35c>)
 80055bc:	5cd3      	ldrb	r3, [r2, r3]
 80055be:	f003 031f 	and.w	r3, r3, #31
 80055c2:	693a      	ldr	r2, [r7, #16]
 80055c4:	fa22 f303 	lsr.w	r3, r2, r3
 80055c8:	4a0a      	ldr	r2, [pc, #40]	; (80055f4 <HAL_RCC_ClockConfig+0x360>)
 80055ca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80055cc:	4a0a      	ldr	r2, [pc, #40]	; (80055f8 <HAL_RCC_ClockConfig+0x364>)
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80055d2:	4b0a      	ldr	r3, [pc, #40]	; (80055fc <HAL_RCC_ClockConfig+0x368>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4618      	mov	r0, r3
 80055d8:	f7fb fed6 	bl	8001388 <HAL_InitTick>
 80055dc:	4603      	mov	r3, r0
 80055de:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80055e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3718      	adds	r7, #24
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}
 80055ea:	bf00      	nop
 80055ec:	58024400 	.word	0x58024400
 80055f0:	0800a05c 	.word	0x0800a05c
 80055f4:	24000008 	.word	0x24000008
 80055f8:	24000004 	.word	0x24000004
 80055fc:	2400000c 	.word	0x2400000c

08005600 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005600:	b480      	push	{r7}
 8005602:	b089      	sub	sp, #36	; 0x24
 8005604:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005606:	4bb3      	ldr	r3, [pc, #716]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005608:	691b      	ldr	r3, [r3, #16]
 800560a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800560e:	2b18      	cmp	r3, #24
 8005610:	f200 8155 	bhi.w	80058be <HAL_RCC_GetSysClockFreq+0x2be>
 8005614:	a201      	add	r2, pc, #4	; (adr r2, 800561c <HAL_RCC_GetSysClockFreq+0x1c>)
 8005616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800561a:	bf00      	nop
 800561c:	08005681 	.word	0x08005681
 8005620:	080058bf 	.word	0x080058bf
 8005624:	080058bf 	.word	0x080058bf
 8005628:	080058bf 	.word	0x080058bf
 800562c:	080058bf 	.word	0x080058bf
 8005630:	080058bf 	.word	0x080058bf
 8005634:	080058bf 	.word	0x080058bf
 8005638:	080058bf 	.word	0x080058bf
 800563c:	080056a7 	.word	0x080056a7
 8005640:	080058bf 	.word	0x080058bf
 8005644:	080058bf 	.word	0x080058bf
 8005648:	080058bf 	.word	0x080058bf
 800564c:	080058bf 	.word	0x080058bf
 8005650:	080058bf 	.word	0x080058bf
 8005654:	080058bf 	.word	0x080058bf
 8005658:	080058bf 	.word	0x080058bf
 800565c:	080056ad 	.word	0x080056ad
 8005660:	080058bf 	.word	0x080058bf
 8005664:	080058bf 	.word	0x080058bf
 8005668:	080058bf 	.word	0x080058bf
 800566c:	080058bf 	.word	0x080058bf
 8005670:	080058bf 	.word	0x080058bf
 8005674:	080058bf 	.word	0x080058bf
 8005678:	080058bf 	.word	0x080058bf
 800567c:	080056b3 	.word	0x080056b3
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005680:	4b94      	ldr	r3, [pc, #592]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0320 	and.w	r3, r3, #32
 8005688:	2b00      	cmp	r3, #0
 800568a:	d009      	beq.n	80056a0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800568c:	4b91      	ldr	r3, [pc, #580]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	08db      	lsrs	r3, r3, #3
 8005692:	f003 0303 	and.w	r3, r3, #3
 8005696:	4a90      	ldr	r2, [pc, #576]	; (80058d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005698:	fa22 f303 	lsr.w	r3, r2, r3
 800569c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800569e:	e111      	b.n	80058c4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80056a0:	4b8d      	ldr	r3, [pc, #564]	; (80058d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80056a2:	61bb      	str	r3, [r7, #24]
    break;
 80056a4:	e10e      	b.n	80058c4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80056a6:	4b8d      	ldr	r3, [pc, #564]	; (80058dc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80056a8:	61bb      	str	r3, [r7, #24]
    break;
 80056aa:	e10b      	b.n	80058c4 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80056ac:	4b8c      	ldr	r3, [pc, #560]	; (80058e0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80056ae:	61bb      	str	r3, [r7, #24]
    break;
 80056b0:	e108      	b.n	80058c4 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80056b2:	4b88      	ldr	r3, [pc, #544]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056b6:	f003 0303 	and.w	r3, r3, #3
 80056ba:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80056bc:	4b85      	ldr	r3, [pc, #532]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056c0:	091b      	lsrs	r3, r3, #4
 80056c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056c6:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80056c8:	4b82      	ldr	r3, [pc, #520]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056cc:	f003 0301 	and.w	r3, r3, #1
 80056d0:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80056d2:	4b80      	ldr	r3, [pc, #512]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80056d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056d6:	08db      	lsrs	r3, r3, #3
 80056d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80056dc:	68fa      	ldr	r2, [r7, #12]
 80056de:	fb02 f303 	mul.w	r3, r2, r3
 80056e2:	ee07 3a90 	vmov	s15, r3
 80056e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056ea:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	f000 80e1 	beq.w	80058b8 <HAL_RCC_GetSysClockFreq+0x2b8>
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	2b02      	cmp	r3, #2
 80056fa:	f000 8083 	beq.w	8005804 <HAL_RCC_GetSysClockFreq+0x204>
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	2b02      	cmp	r3, #2
 8005702:	f200 80a1 	bhi.w	8005848 <HAL_RCC_GetSysClockFreq+0x248>
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d003      	beq.n	8005714 <HAL_RCC_GetSysClockFreq+0x114>
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	2b01      	cmp	r3, #1
 8005710:	d056      	beq.n	80057c0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005712:	e099      	b.n	8005848 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005714:	4b6f      	ldr	r3, [pc, #444]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f003 0320 	and.w	r3, r3, #32
 800571c:	2b00      	cmp	r3, #0
 800571e:	d02d      	beq.n	800577c <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005720:	4b6c      	ldr	r3, [pc, #432]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	08db      	lsrs	r3, r3, #3
 8005726:	f003 0303 	and.w	r3, r3, #3
 800572a:	4a6b      	ldr	r2, [pc, #428]	; (80058d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800572c:	fa22 f303 	lsr.w	r3, r2, r3
 8005730:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	ee07 3a90 	vmov	s15, r3
 8005738:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	ee07 3a90 	vmov	s15, r3
 8005742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005746:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800574a:	4b62      	ldr	r3, [pc, #392]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800574c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800574e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005752:	ee07 3a90 	vmov	s15, r3
 8005756:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800575a:	ed97 6a02 	vldr	s12, [r7, #8]
 800575e:	eddf 5a61 	vldr	s11, [pc, #388]	; 80058e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005762:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005766:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800576a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800576e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005776:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800577a:	e087      	b.n	800588c <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	ee07 3a90 	vmov	s15, r3
 8005782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005786:	eddf 6a58 	vldr	s13, [pc, #352]	; 80058e8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800578a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800578e:	4b51      	ldr	r3, [pc, #324]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005796:	ee07 3a90 	vmov	s15, r3
 800579a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800579e:	ed97 6a02 	vldr	s12, [r7, #8]
 80057a2:	eddf 5a50 	vldr	s11, [pc, #320]	; 80058e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80057a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80057b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80057be:	e065      	b.n	800588c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	ee07 3a90 	vmov	s15, r3
 80057c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057ca:	eddf 6a48 	vldr	s13, [pc, #288]	; 80058ec <HAL_RCC_GetSysClockFreq+0x2ec>
 80057ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057d2:	4b40      	ldr	r3, [pc, #256]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057da:	ee07 3a90 	vmov	s15, r3
 80057de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80057e6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80058e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80057ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80057f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005802:	e043      	b.n	800588c <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	ee07 3a90 	vmov	s15, r3
 800580a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800580e:	eddf 6a38 	vldr	s13, [pc, #224]	; 80058f0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005816:	4b2f      	ldr	r3, [pc, #188]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800581a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800581e:	ee07 3a90 	vmov	s15, r3
 8005822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005826:	ed97 6a02 	vldr	s12, [r7, #8]
 800582a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80058e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800582e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005836:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800583a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800583e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005842:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005846:	e021      	b.n	800588c <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	ee07 3a90 	vmov	s15, r3
 800584e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005852:	eddf 6a26 	vldr	s13, [pc, #152]	; 80058ec <HAL_RCC_GetSysClockFreq+0x2ec>
 8005856:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800585a:	4b1e      	ldr	r3, [pc, #120]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800585c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800585e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005862:	ee07 3a90 	vmov	s15, r3
 8005866:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800586a:	ed97 6a02 	vldr	s12, [r7, #8]
 800586e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80058e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005872:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005876:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800587a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800587e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005882:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005886:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800588a:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800588c:	4b11      	ldr	r3, [pc, #68]	; (80058d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800588e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005890:	0a5b      	lsrs	r3, r3, #9
 8005892:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005896:	3301      	adds	r3, #1
 8005898:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	ee07 3a90 	vmov	s15, r3
 80058a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80058a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80058a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058b0:	ee17 3a90 	vmov	r3, s15
 80058b4:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80058b6:	e005      	b.n	80058c4 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80058b8:	2300      	movs	r3, #0
 80058ba:	61bb      	str	r3, [r7, #24]
    break;
 80058bc:	e002      	b.n	80058c4 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80058be:	4b07      	ldr	r3, [pc, #28]	; (80058dc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80058c0:	61bb      	str	r3, [r7, #24]
    break;
 80058c2:	bf00      	nop
  }

  return sysclockfreq;
 80058c4:	69bb      	ldr	r3, [r7, #24]
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3724      	adds	r7, #36	; 0x24
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	58024400 	.word	0x58024400
 80058d8:	03d09000 	.word	0x03d09000
 80058dc:	003d0900 	.word	0x003d0900
 80058e0:	007a1200 	.word	0x007a1200
 80058e4:	46000000 	.word	0x46000000
 80058e8:	4c742400 	.word	0x4c742400
 80058ec:	4a742400 	.word	0x4a742400
 80058f0:	4af42400 	.word	0x4af42400

080058f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b082      	sub	sp, #8
 80058f8:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80058fa:	f7ff fe81 	bl	8005600 <HAL_RCC_GetSysClockFreq>
 80058fe:	4602      	mov	r2, r0
 8005900:	4b10      	ldr	r3, [pc, #64]	; (8005944 <HAL_RCC_GetHCLKFreq+0x50>)
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	0a1b      	lsrs	r3, r3, #8
 8005906:	f003 030f 	and.w	r3, r3, #15
 800590a:	490f      	ldr	r1, [pc, #60]	; (8005948 <HAL_RCC_GetHCLKFreq+0x54>)
 800590c:	5ccb      	ldrb	r3, [r1, r3]
 800590e:	f003 031f 	and.w	r3, r3, #31
 8005912:	fa22 f303 	lsr.w	r3, r2, r3
 8005916:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005918:	4b0a      	ldr	r3, [pc, #40]	; (8005944 <HAL_RCC_GetHCLKFreq+0x50>)
 800591a:	699b      	ldr	r3, [r3, #24]
 800591c:	f003 030f 	and.w	r3, r3, #15
 8005920:	4a09      	ldr	r2, [pc, #36]	; (8005948 <HAL_RCC_GetHCLKFreq+0x54>)
 8005922:	5cd3      	ldrb	r3, [r2, r3]
 8005924:	f003 031f 	and.w	r3, r3, #31
 8005928:	687a      	ldr	r2, [r7, #4]
 800592a:	fa22 f303 	lsr.w	r3, r2, r3
 800592e:	4a07      	ldr	r2, [pc, #28]	; (800594c <HAL_RCC_GetHCLKFreq+0x58>)
 8005930:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005932:	4a07      	ldr	r2, [pc, #28]	; (8005950 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005938:	4b04      	ldr	r3, [pc, #16]	; (800594c <HAL_RCC_GetHCLKFreq+0x58>)
 800593a:	681b      	ldr	r3, [r3, #0]
}
 800593c:	4618      	mov	r0, r3
 800593e:	3708      	adds	r7, #8
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}
 8005944:	58024400 	.word	0x58024400
 8005948:	0800a05c 	.word	0x0800a05c
 800594c:	24000008 	.word	0x24000008
 8005950:	24000004 	.word	0x24000004

08005954 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005958:	f7ff ffcc 	bl	80058f4 <HAL_RCC_GetHCLKFreq>
 800595c:	4602      	mov	r2, r0
 800595e:	4b06      	ldr	r3, [pc, #24]	; (8005978 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005960:	69db      	ldr	r3, [r3, #28]
 8005962:	091b      	lsrs	r3, r3, #4
 8005964:	f003 0307 	and.w	r3, r3, #7
 8005968:	4904      	ldr	r1, [pc, #16]	; (800597c <HAL_RCC_GetPCLK1Freq+0x28>)
 800596a:	5ccb      	ldrb	r3, [r1, r3]
 800596c:	f003 031f 	and.w	r3, r3, #31
 8005970:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005974:	4618      	mov	r0, r3
 8005976:	bd80      	pop	{r7, pc}
 8005978:	58024400 	.word	0x58024400
 800597c:	0800a05c 	.word	0x0800a05c

08005980 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005984:	f7ff ffb6 	bl	80058f4 <HAL_RCC_GetHCLKFreq>
 8005988:	4602      	mov	r2, r0
 800598a:	4b06      	ldr	r3, [pc, #24]	; (80059a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800598c:	69db      	ldr	r3, [r3, #28]
 800598e:	0a1b      	lsrs	r3, r3, #8
 8005990:	f003 0307 	and.w	r3, r3, #7
 8005994:	4904      	ldr	r1, [pc, #16]	; (80059a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005996:	5ccb      	ldrb	r3, [r1, r3]
 8005998:	f003 031f 	and.w	r3, r3, #31
 800599c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80059a0:	4618      	mov	r0, r3
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	58024400 	.word	0x58024400
 80059a8:	0800a05c 	.word	0x0800a05c

080059ac <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b086      	sub	sp, #24
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80059b4:	2300      	movs	r3, #0
 80059b6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80059b8:	2300      	movs	r3, #0
 80059ba:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d03f      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80059cc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80059d0:	d02a      	beq.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80059d2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80059d6:	d824      	bhi.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80059d8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80059dc:	d018      	beq.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80059de:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80059e2:	d81e      	bhi.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d003      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80059e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80059ec:	d007      	beq.n	80059fe <HAL_RCCEx_PeriphCLKConfig+0x52>
 80059ee:	e018      	b.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059f0:	4ba4      	ldr	r3, [pc, #656]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80059f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059f4:	4aa3      	ldr	r2, [pc, #652]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80059f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80059fa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80059fc:	e015      	b.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	3304      	adds	r3, #4
 8005a02:	2102      	movs	r1, #2
 8005a04:	4618      	mov	r0, r3
 8005a06:	f001 f989 	bl	8006d1c <RCCEx_PLL2_Config>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005a0e:	e00c      	b.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	3324      	adds	r3, #36	; 0x24
 8005a14:	2102      	movs	r1, #2
 8005a16:	4618      	mov	r0, r3
 8005a18:	f001 fa32 	bl	8006e80 <RCCEx_PLL3_Config>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8005a20:	e003      	b.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	75fb      	strb	r3, [r7, #23]
      break;
 8005a26:	e000      	b.n	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005a28:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a2a:	7dfb      	ldrb	r3, [r7, #23]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d109      	bne.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005a30:	4b94      	ldr	r3, [pc, #592]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005a32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005a34:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a3c:	4991      	ldr	r1, [pc, #580]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	650b      	str	r3, [r1, #80]	; 0x50
 8005a42:	e001      	b.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a44:	7dfb      	ldrb	r3, [r7, #23]
 8005a46:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d03d      	beq.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a58:	2b04      	cmp	r3, #4
 8005a5a:	d826      	bhi.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005a5c:	a201      	add	r2, pc, #4	; (adr r2, 8005a64 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8005a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a62:	bf00      	nop
 8005a64:	08005a79 	.word	0x08005a79
 8005a68:	08005a87 	.word	0x08005a87
 8005a6c:	08005a99 	.word	0x08005a99
 8005a70:	08005ab1 	.word	0x08005ab1
 8005a74:	08005ab1 	.word	0x08005ab1
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a78:	4b82      	ldr	r3, [pc, #520]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a7c:	4a81      	ldr	r2, [pc, #516]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005a7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a82:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005a84:	e015      	b.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	3304      	adds	r3, #4
 8005a8a:	2100      	movs	r1, #0
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f001 f945 	bl	8006d1c <RCCEx_PLL2_Config>
 8005a92:	4603      	mov	r3, r0
 8005a94:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005a96:	e00c      	b.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	3324      	adds	r3, #36	; 0x24
 8005a9c:	2100      	movs	r1, #0
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f001 f9ee 	bl	8006e80 <RCCEx_PLL3_Config>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005aa8:	e003      	b.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	75fb      	strb	r3, [r7, #23]
      break;
 8005aae:	e000      	b.n	8005ab2 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005ab0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ab2:	7dfb      	ldrb	r3, [r7, #23]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d109      	bne.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ab8:	4b72      	ldr	r3, [pc, #456]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005aba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005abc:	f023 0207 	bic.w	r2, r3, #7
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ac4:	496f      	ldr	r1, [pc, #444]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	650b      	str	r3, [r1, #80]	; 0x50
 8005aca:	e001      	b.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005acc:	7dfb      	ldrb	r3, [r7, #23]
 8005ace:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d051      	beq.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005ae2:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8005ae6:	d036      	beq.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005ae8:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8005aec:	d830      	bhi.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005aee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005af2:	d032      	beq.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8005af4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005af8:	d82a      	bhi.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005afa:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005afe:	d02e      	beq.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8005b00:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005b04:	d824      	bhi.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005b06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b0a:	d018      	beq.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x192>
 8005b0c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b10:	d81e      	bhi.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d003      	beq.n	8005b1e <HAL_RCCEx_PeriphCLKConfig+0x172>
 8005b16:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005b1a:	d007      	beq.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x180>
 8005b1c:	e018      	b.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b1e:	4b59      	ldr	r3, [pc, #356]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b22:	4a58      	ldr	r2, [pc, #352]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005b24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b28:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005b2a:	e019      	b.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	3304      	adds	r3, #4
 8005b30:	2100      	movs	r1, #0
 8005b32:	4618      	mov	r0, r3
 8005b34:	f001 f8f2 	bl	8006d1c <RCCEx_PLL2_Config>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005b3c:	e010      	b.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	3324      	adds	r3, #36	; 0x24
 8005b42:	2100      	movs	r1, #0
 8005b44:	4618      	mov	r0, r3
 8005b46:	f001 f99b 	bl	8006e80 <RCCEx_PLL3_Config>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005b4e:	e007      	b.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	75fb      	strb	r3, [r7, #23]
      break;
 8005b54:	e004      	b.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8005b56:	bf00      	nop
 8005b58:	e002      	b.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8005b5a:	bf00      	nop
 8005b5c:	e000      	b.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8005b5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b60:	7dfb      	ldrb	r3, [r7, #23]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d10a      	bne.n	8005b7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8005b66:	4b47      	ldr	r3, [pc, #284]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b6a:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005b74:	4943      	ldr	r1, [pc, #268]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	658b      	str	r3, [r1, #88]	; 0x58
 8005b7a:	e001      	b.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b7c:	7dfb      	ldrb	r3, [r7, #23]
 8005b7e:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d051      	beq.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005b92:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8005b96:	d036      	beq.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8005b98:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8005b9c:	d830      	bhi.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8005b9e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005ba2:	d032      	beq.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8005ba4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005ba8:	d82a      	bhi.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8005baa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005bae:	d02e      	beq.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x262>
 8005bb0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005bb4:	d824      	bhi.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8005bb6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005bba:	d018      	beq.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x242>
 8005bbc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005bc0:	d81e      	bhi.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d003      	beq.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0x222>
 8005bc6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005bca:	d007      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x230>
 8005bcc:	e018      	b.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bce:	4b2d      	ldr	r3, [pc, #180]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bd2:	4a2c      	ldr	r2, [pc, #176]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005bd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bd8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005bda:	e019      	b.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	3304      	adds	r3, #4
 8005be0:	2100      	movs	r1, #0
 8005be2:	4618      	mov	r0, r3
 8005be4:	f001 f89a 	bl	8006d1c <RCCEx_PLL2_Config>
 8005be8:	4603      	mov	r3, r0
 8005bea:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005bec:	e010      	b.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	3324      	adds	r3, #36	; 0x24
 8005bf2:	2100      	movs	r1, #0
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f001 f943 	bl	8006e80 <RCCEx_PLL3_Config>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005bfe:	e007      	b.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	75fb      	strb	r3, [r7, #23]
      break;
 8005c04:	e004      	b.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8005c06:	bf00      	nop
 8005c08:	e002      	b.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8005c0a:	bf00      	nop
 8005c0c:	e000      	b.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8005c0e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c10:	7dfb      	ldrb	r3, [r7, #23]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10a      	bne.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005c16:	4b1b      	ldr	r3, [pc, #108]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c1a:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005c24:	4917      	ldr	r1, [pc, #92]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005c26:	4313      	orrs	r3, r2
 8005c28:	658b      	str	r3, [r1, #88]	; 0x58
 8005c2a:	e001      	b.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c2c:	7dfb      	ldrb	r3, [r7, #23]
 8005c2e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d035      	beq.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c40:	2b30      	cmp	r3, #48	; 0x30
 8005c42:	d01c      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005c44:	2b30      	cmp	r3, #48	; 0x30
 8005c46:	d817      	bhi.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8005c48:	2b20      	cmp	r3, #32
 8005c4a:	d00c      	beq.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8005c4c:	2b20      	cmp	r3, #32
 8005c4e:	d813      	bhi.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d019      	beq.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8005c54:	2b10      	cmp	r3, #16
 8005c56:	d10f      	bne.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c58:	4b0a      	ldr	r3, [pc, #40]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c5c:	4a09      	ldr	r2, [pc, #36]	; (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005c5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c62:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8005c64:	e011      	b.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x2de>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	3304      	adds	r3, #4
 8005c6a:	2102      	movs	r1, #2
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f001 f855 	bl	8006d1c <RCCEx_PLL2_Config>
 8005c72:	4603      	mov	r3, r0
 8005c74:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8005c76:	e008      	b.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	75fb      	strb	r3, [r7, #23]
      break;
 8005c7c:	e005      	b.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x2de>
      break;
 8005c7e:	bf00      	nop
 8005c80:	e003      	b.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8005c82:	bf00      	nop
 8005c84:	58024400 	.word	0x58024400
      break;
 8005c88:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c8a:	7dfb      	ldrb	r3, [r7, #23]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d109      	bne.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005c90:	4ba3      	ldr	r3, [pc, #652]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005c92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c94:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c9c:	49a0      	ldr	r1, [pc, #640]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005ca2:	e001      	b.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ca4:	7dfb      	ldrb	r3, [r7, #23]
 8005ca6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d047      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cb8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005cbc:	d030      	beq.n	8005d20 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8005cbe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005cc2:	d82a      	bhi.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8005cc4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005cc8:	d02c      	beq.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x378>
 8005cca:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005cce:	d824      	bhi.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8005cd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cd4:	d018      	beq.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8005cd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cda:	d81e      	bhi.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d003      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8005ce0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ce4:	d007      	beq.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005ce6:	e018      	b.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ce8:	4b8d      	ldr	r3, [pc, #564]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cec:	4a8c      	ldr	r2, [pc, #560]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005cee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cf2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005cf4:	e017      	b.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	3304      	adds	r3, #4
 8005cfa:	2100      	movs	r1, #0
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f001 f80d 	bl	8006d1c <RCCEx_PLL2_Config>
 8005d02:	4603      	mov	r3, r0
 8005d04:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005d06:	e00e      	b.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	3324      	adds	r3, #36	; 0x24
 8005d0c:	2100      	movs	r1, #0
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f001 f8b6 	bl	8006e80 <RCCEx_PLL3_Config>
 8005d14:	4603      	mov	r3, r0
 8005d16:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005d18:	e005      	b.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	75fb      	strb	r3, [r7, #23]
      break;
 8005d1e:	e002      	b.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8005d20:	bf00      	nop
 8005d22:	e000      	b.n	8005d26 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8005d24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d26:	7dfb      	ldrb	r3, [r7, #23]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d109      	bne.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005d2c:	4b7c      	ldr	r3, [pc, #496]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005d2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d30:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d38:	4979      	ldr	r1, [pc, #484]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005d3a:	4313      	orrs	r3, r2
 8005d3c:	650b      	str	r3, [r1, #80]	; 0x50
 8005d3e:	e001      	b.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d40:	7dfb      	ldrb	r3, [r7, #23]
 8005d42:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d049      	beq.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d58:	d02e      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8005d5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d5e:	d828      	bhi.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8005d60:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005d64:	d02a      	beq.n	8005dbc <HAL_RCCEx_PeriphCLKConfig+0x410>
 8005d66:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005d6a:	d822      	bhi.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8005d6c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005d70:	d026      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8005d72:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005d76:	d81c      	bhi.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8005d78:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d7c:	d010      	beq.n	8005da0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8005d7e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d82:	d816      	bhi.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x406>
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d01d      	beq.n	8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8005d88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d8c:	d111      	bne.n	8005db2 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	3304      	adds	r3, #4
 8005d92:	2101      	movs	r1, #1
 8005d94:	4618      	mov	r0, r3
 8005d96:	f000 ffc1 	bl	8006d1c <RCCEx_PLL2_Config>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005d9e:	e012      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	3324      	adds	r3, #36	; 0x24
 8005da4:	2101      	movs	r1, #1
 8005da6:	4618      	mov	r0, r3
 8005da8:	f001 f86a 	bl	8006e80 <RCCEx_PLL3_Config>
 8005dac:	4603      	mov	r3, r0
 8005dae:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005db0:	e009      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	75fb      	strb	r3, [r7, #23]
      break;
 8005db6:	e006      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8005db8:	bf00      	nop
 8005dba:	e004      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8005dbc:	bf00      	nop
 8005dbe:	e002      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8005dc0:	bf00      	nop
 8005dc2:	e000      	b.n	8005dc6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 8005dc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005dc6:	7dfb      	ldrb	r3, [r7, #23]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d109      	bne.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005dcc:	4b54      	ldr	r3, [pc, #336]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005dce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005dd0:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dd8:	4951      	ldr	r1, [pc, #324]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	650b      	str	r3, [r1, #80]	; 0x50
 8005dde:	e001      	b.n	8005de4 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005de0:	7dfb      	ldrb	r3, [r7, #23]
 8005de2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d04b      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005df6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005dfa:	d02e      	beq.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8005dfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005e00:	d828      	bhi.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005e02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e06:	d02a      	beq.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8005e08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e0c:	d822      	bhi.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005e0e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005e12:	d026      	beq.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8005e14:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005e18:	d81c      	bhi.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005e1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e1e:	d010      	beq.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0x496>
 8005e20:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e24:	d816      	bhi.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d01d      	beq.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8005e2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005e2e:	d111      	bne.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	3304      	adds	r3, #4
 8005e34:	2101      	movs	r1, #1
 8005e36:	4618      	mov	r0, r3
 8005e38:	f000 ff70 	bl	8006d1c <RCCEx_PLL2_Config>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005e40:	e012      	b.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	3324      	adds	r3, #36	; 0x24
 8005e46:	2101      	movs	r1, #1
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f001 f819 	bl	8006e80 <RCCEx_PLL3_Config>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005e52:	e009      	b.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	75fb      	strb	r3, [r7, #23]
      break;
 8005e58:	e006      	b.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8005e5a:	bf00      	nop
 8005e5c:	e004      	b.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8005e5e:	bf00      	nop
 8005e60:	e002      	b.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8005e62:	bf00      	nop
 8005e64:	e000      	b.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8005e66:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e68:	7dfb      	ldrb	r3, [r7, #23]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10a      	bne.n	8005e84 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005e6e:	4b2c      	ldr	r3, [pc, #176]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e72:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005e7c:	4928      	ldr	r1, [pc, #160]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	658b      	str	r3, [r1, #88]	; 0x58
 8005e82:	e001      	b.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e84:	7dfb      	ldrb	r3, [r7, #23]
 8005e86:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d02f      	beq.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e9c:	d00e      	beq.n	8005ebc <HAL_RCCEx_PeriphCLKConfig+0x510>
 8005e9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ea2:	d814      	bhi.n	8005ece <HAL_RCCEx_PeriphCLKConfig+0x522>
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d015      	beq.n	8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x528>
 8005ea8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005eac:	d10f      	bne.n	8005ece <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005eae:	4b1c      	ldr	r3, [pc, #112]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb2:	4a1b      	ldr	r2, [pc, #108]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005eb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005eb8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005eba:	e00c      	b.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	3304      	adds	r3, #4
 8005ec0:	2101      	movs	r1, #1
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f000 ff2a 	bl	8006d1c <RCCEx_PLL2_Config>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005ecc:	e003      	b.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	75fb      	strb	r3, [r7, #23]
      break;
 8005ed2:	e000      	b.n	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 8005ed4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ed6:	7dfb      	ldrb	r3, [r7, #23]
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d109      	bne.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005edc:	4b10      	ldr	r3, [pc, #64]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005ede:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ee0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ee8:	490d      	ldr	r1, [pc, #52]	; (8005f20 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8005eea:	4313      	orrs	r3, r2
 8005eec:	650b      	str	r3, [r1, #80]	; 0x50
 8005eee:	e001      	b.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ef0:	7dfb      	ldrb	r3, [r7, #23]
 8005ef2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d034      	beq.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f04:	2b03      	cmp	r3, #3
 8005f06:	d81d      	bhi.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8005f08:	a201      	add	r2, pc, #4	; (adr r2, 8005f10 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8005f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f0e:	bf00      	nop
 8005f10:	08005f4b 	.word	0x08005f4b
 8005f14:	08005f25 	.word	0x08005f25
 8005f18:	08005f33 	.word	0x08005f33
 8005f1c:	08005f4b 	.word	0x08005f4b
 8005f20:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f24:	4bb1      	ldr	r3, [pc, #708]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8005f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f28:	4ab0      	ldr	r2, [pc, #704]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8005f2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f2e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005f30:	e00c      	b.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0x5a0>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	3304      	adds	r3, #4
 8005f36:	2102      	movs	r1, #2
 8005f38:	4618      	mov	r0, r3
 8005f3a:	f000 feef 	bl	8006d1c <RCCEx_PLL2_Config>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005f42:	e003      	b.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	75fb      	strb	r3, [r7, #23]
      break;
 8005f48:	e000      	b.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      break;
 8005f4a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f4c:	7dfb      	ldrb	r3, [r7, #23]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d109      	bne.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005f52:	4ba6      	ldr	r3, [pc, #664]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8005f54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f56:	f023 0203 	bic.w	r2, r3, #3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f5e:	49a3      	ldr	r1, [pc, #652]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8005f60:	4313      	orrs	r3, r2
 8005f62:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005f64:	e001      	b.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x5be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f66:	7dfb      	ldrb	r3, [r7, #23]
 8005f68:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	f000 8086 	beq.w	8006084 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f78:	4b9d      	ldr	r3, [pc, #628]	; (80061f0 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a9c      	ldr	r2, [pc, #624]	; (80061f0 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8005f7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f82:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f84:	f7fb fa4a 	bl	800141c <HAL_GetTick>
 8005f88:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f8a:	e009      	b.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f8c:	f7fb fa46 	bl	800141c <HAL_GetTick>
 8005f90:	4602      	mov	r2, r0
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	1ad3      	subs	r3, r2, r3
 8005f96:	2b64      	cmp	r3, #100	; 0x64
 8005f98:	d902      	bls.n	8005fa0 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 8005f9a:	2303      	movs	r3, #3
 8005f9c:	75fb      	strb	r3, [r7, #23]
        break;
 8005f9e:	e005      	b.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0x600>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005fa0:	4b93      	ldr	r3, [pc, #588]	; (80061f0 <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d0ef      	beq.n	8005f8c <HAL_RCCEx_PeriphCLKConfig+0x5e0>
      }
    }

    if(ret == HAL_OK)
 8005fac:	7dfb      	ldrb	r3, [r7, #23]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d166      	bne.n	8006080 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005fb2:	4b8e      	ldr	r3, [pc, #568]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8005fb4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005fbc:	4053      	eors	r3, r2
 8005fbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d013      	beq.n	8005fee <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005fc6:	4b89      	ldr	r3, [pc, #548]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8005fc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fce:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005fd0:	4b86      	ldr	r3, [pc, #536]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8005fd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fd4:	4a85      	ldr	r2, [pc, #532]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8005fd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fda:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005fdc:	4b83      	ldr	r3, [pc, #524]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8005fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fe0:	4a82      	ldr	r2, [pc, #520]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8005fe2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fe6:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005fe8:	4a80      	ldr	r2, [pc, #512]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005ff4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ff8:	d115      	bne.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ffa:	f7fb fa0f 	bl	800141c <HAL_GetTick>
 8005ffe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006000:	e00b      	b.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006002:	f7fb fa0b 	bl	800141c <HAL_GetTick>
 8006006:	4602      	mov	r2, r0
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006010:	4293      	cmp	r3, r2
 8006012:	d902      	bls.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	75fb      	strb	r3, [r7, #23]
            break;
 8006018:	e005      	b.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800601a:	4b74      	ldr	r3, [pc, #464]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800601c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800601e:	f003 0302 	and.w	r3, r3, #2
 8006022:	2b00      	cmp	r3, #0
 8006024:	d0ed      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 8006026:	7dfb      	ldrb	r3, [r7, #23]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d126      	bne.n	800607a <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006036:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800603a:	d10d      	bne.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 800603c:	4b6b      	ldr	r3, [pc, #428]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800604a:	0919      	lsrs	r1, r3, #4
 800604c:	4b69      	ldr	r3, [pc, #420]	; (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800604e:	400b      	ands	r3, r1
 8006050:	4966      	ldr	r1, [pc, #408]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8006052:	4313      	orrs	r3, r2
 8006054:	610b      	str	r3, [r1, #16]
 8006056:	e005      	b.n	8006064 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 8006058:	4b64      	ldr	r3, [pc, #400]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800605a:	691b      	ldr	r3, [r3, #16]
 800605c:	4a63      	ldr	r2, [pc, #396]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800605e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006062:	6113      	str	r3, [r2, #16]
 8006064:	4b61      	ldr	r3, [pc, #388]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8006066:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800606e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006072:	495e      	ldr	r1, [pc, #376]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8006074:	4313      	orrs	r3, r2
 8006076:	670b      	str	r3, [r1, #112]	; 0x70
 8006078:	e004      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800607a:	7dfb      	ldrb	r3, [r7, #23]
 800607c:	75bb      	strb	r3, [r7, #22]
 800607e:	e001      	b.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006080:	7dfb      	ldrb	r3, [r7, #23]
 8006082:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0301 	and.w	r3, r3, #1
 800608c:	2b00      	cmp	r3, #0
 800608e:	d07e      	beq.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x7e2>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006094:	2b28      	cmp	r3, #40	; 0x28
 8006096:	d867      	bhi.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8006098:	a201      	add	r2, pc, #4	; (adr r2, 80060a0 <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 800609a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800609e:	bf00      	nop
 80060a0:	0800616f 	.word	0x0800616f
 80060a4:	08006169 	.word	0x08006169
 80060a8:	08006169 	.word	0x08006169
 80060ac:	08006169 	.word	0x08006169
 80060b0:	08006169 	.word	0x08006169
 80060b4:	08006169 	.word	0x08006169
 80060b8:	08006169 	.word	0x08006169
 80060bc:	08006169 	.word	0x08006169
 80060c0:	08006145 	.word	0x08006145
 80060c4:	08006169 	.word	0x08006169
 80060c8:	08006169 	.word	0x08006169
 80060cc:	08006169 	.word	0x08006169
 80060d0:	08006169 	.word	0x08006169
 80060d4:	08006169 	.word	0x08006169
 80060d8:	08006169 	.word	0x08006169
 80060dc:	08006169 	.word	0x08006169
 80060e0:	08006157 	.word	0x08006157
 80060e4:	08006169 	.word	0x08006169
 80060e8:	08006169 	.word	0x08006169
 80060ec:	08006169 	.word	0x08006169
 80060f0:	08006169 	.word	0x08006169
 80060f4:	08006169 	.word	0x08006169
 80060f8:	08006169 	.word	0x08006169
 80060fc:	08006169 	.word	0x08006169
 8006100:	0800616f 	.word	0x0800616f
 8006104:	08006169 	.word	0x08006169
 8006108:	08006169 	.word	0x08006169
 800610c:	08006169 	.word	0x08006169
 8006110:	08006169 	.word	0x08006169
 8006114:	08006169 	.word	0x08006169
 8006118:	08006169 	.word	0x08006169
 800611c:	08006169 	.word	0x08006169
 8006120:	0800616f 	.word	0x0800616f
 8006124:	08006169 	.word	0x08006169
 8006128:	08006169 	.word	0x08006169
 800612c:	08006169 	.word	0x08006169
 8006130:	08006169 	.word	0x08006169
 8006134:	08006169 	.word	0x08006169
 8006138:	08006169 	.word	0x08006169
 800613c:	08006169 	.word	0x08006169
 8006140:	0800616f 	.word	0x0800616f
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	3304      	adds	r3, #4
 8006148:	2101      	movs	r1, #1
 800614a:	4618      	mov	r0, r3
 800614c:	f000 fde6 	bl	8006d1c <RCCEx_PLL2_Config>
 8006150:	4603      	mov	r3, r0
 8006152:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006154:	e00c      	b.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	3324      	adds	r3, #36	; 0x24
 800615a:	2101      	movs	r1, #1
 800615c:	4618      	mov	r0, r3
 800615e:	f000 fe8f 	bl	8006e80 <RCCEx_PLL3_Config>
 8006162:	4603      	mov	r3, r0
 8006164:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006166:	e003      	b.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	75fb      	strb	r3, [r7, #23]
      break;
 800616c:	e000      	b.n	8006170 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 800616e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006170:	7dfb      	ldrb	r3, [r7, #23]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d109      	bne.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x7de>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006176:	4b1d      	ldr	r3, [pc, #116]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8006178:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800617a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006182:	491a      	ldr	r1, [pc, #104]	; (80061ec <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8006184:	4313      	orrs	r3, r2
 8006186:	654b      	str	r3, [r1, #84]	; 0x54
 8006188:	e001      	b.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800618a:	7dfb      	ldrb	r3, [r7, #23]
 800618c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f003 0302 	and.w	r3, r3, #2
 8006196:	2b00      	cmp	r3, #0
 8006198:	d03e      	beq.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x86c>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800619e:	2b05      	cmp	r3, #5
 80061a0:	d820      	bhi.n	80061e4 <HAL_RCCEx_PeriphCLKConfig+0x838>
 80061a2:	a201      	add	r2, pc, #4	; (adr r2, 80061a8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
 80061a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a8:	080061f9 	.word	0x080061f9
 80061ac:	080061c1 	.word	0x080061c1
 80061b0:	080061d3 	.word	0x080061d3
 80061b4:	080061f9 	.word	0x080061f9
 80061b8:	080061f9 	.word	0x080061f9
 80061bc:	080061f9 	.word	0x080061f9
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	3304      	adds	r3, #4
 80061c4:	2101      	movs	r1, #1
 80061c6:	4618      	mov	r0, r3
 80061c8:	f000 fda8 	bl	8006d1c <RCCEx_PLL2_Config>
 80061cc:	4603      	mov	r3, r0
 80061ce:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80061d0:	e013      	b.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x84e>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	3324      	adds	r3, #36	; 0x24
 80061d6:	2101      	movs	r1, #1
 80061d8:	4618      	mov	r0, r3
 80061da:	f000 fe51 	bl	8006e80 <RCCEx_PLL3_Config>
 80061de:	4603      	mov	r3, r0
 80061e0:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80061e2:	e00a      	b.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x84e>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	75fb      	strb	r3, [r7, #23]
      break;
 80061e8:	e007      	b.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x84e>
 80061ea:	bf00      	nop
 80061ec:	58024400 	.word	0x58024400
 80061f0:	58024800 	.word	0x58024800
 80061f4:	00ffffcf 	.word	0x00ffffcf
      break;
 80061f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80061fa:	7dfb      	ldrb	r3, [r7, #23]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d109      	bne.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x868>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006200:	4b9f      	ldr	r3, [pc, #636]	; (8006480 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8006202:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006204:	f023 0207 	bic.w	r2, r3, #7
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800620c:	499c      	ldr	r1, [pc, #624]	; (8006480 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800620e:	4313      	orrs	r3, r2
 8006210:	654b      	str	r3, [r1, #84]	; 0x54
 8006212:	e001      	b.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x86c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006214:	7dfb      	ldrb	r3, [r7, #23]
 8006216:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 0304 	and.w	r3, r3, #4
 8006220:	2b00      	cmp	r3, #0
 8006222:	d039      	beq.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800622a:	2b05      	cmp	r3, #5
 800622c:	d820      	bhi.n	8006270 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 800622e:	a201      	add	r2, pc, #4	; (adr r2, 8006234 <HAL_RCCEx_PeriphCLKConfig+0x888>)
 8006230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006234:	08006277 	.word	0x08006277
 8006238:	0800624d 	.word	0x0800624d
 800623c:	0800625f 	.word	0x0800625f
 8006240:	08006277 	.word	0x08006277
 8006244:	08006277 	.word	0x08006277
 8006248:	08006277 	.word	0x08006277
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	3304      	adds	r3, #4
 8006250:	2101      	movs	r1, #1
 8006252:	4618      	mov	r0, r3
 8006254:	f000 fd62 	bl	8006d1c <RCCEx_PLL2_Config>
 8006258:	4603      	mov	r3, r0
 800625a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800625c:	e00c      	b.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x8cc>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	3324      	adds	r3, #36	; 0x24
 8006262:	2101      	movs	r1, #1
 8006264:	4618      	mov	r0, r3
 8006266:	f000 fe0b 	bl	8006e80 <RCCEx_PLL3_Config>
 800626a:	4603      	mov	r3, r0
 800626c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800626e:	e003      	b.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	75fb      	strb	r3, [r7, #23]
      break;
 8006274:	e000      	b.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      break;
 8006276:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006278:	7dfb      	ldrb	r3, [r7, #23]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d10a      	bne.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800627e:	4b80      	ldr	r3, [pc, #512]	; (8006480 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8006280:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006282:	f023 0207 	bic.w	r2, r3, #7
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800628c:	497c      	ldr	r1, [pc, #496]	; (8006480 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800628e:	4313      	orrs	r3, r2
 8006290:	658b      	str	r3, [r1, #88]	; 0x58
 8006292:	e001      	b.n	8006298 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006294:	7dfb      	ldrb	r3, [r7, #23]
 8006296:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0320 	and.w	r3, r3, #32
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d04b      	beq.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x990>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80062ae:	d02e      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x962>
 80062b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80062b4:	d828      	bhi.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80062b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062ba:	d02a      	beq.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x966>
 80062bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062c0:	d822      	bhi.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80062c2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80062c6:	d026      	beq.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 80062c8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80062cc:	d81c      	bhi.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80062ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062d2:	d010      	beq.n	80062f6 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 80062d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062d8:	d816      	bhi.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d01d      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80062de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80062e2:	d111      	bne.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	3304      	adds	r3, #4
 80062e8:	2100      	movs	r1, #0
 80062ea:	4618      	mov	r0, r3
 80062ec:	f000 fd16 	bl	8006d1c <RCCEx_PLL2_Config>
 80062f0:	4603      	mov	r3, r0
 80062f2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80062f4:	e012      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x970>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	3324      	adds	r3, #36	; 0x24
 80062fa:	2102      	movs	r1, #2
 80062fc:	4618      	mov	r0, r3
 80062fe:	f000 fdbf 	bl	8006e80 <RCCEx_PLL3_Config>
 8006302:	4603      	mov	r3, r0
 8006304:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006306:	e009      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x970>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	75fb      	strb	r3, [r7, #23]
      break;
 800630c:	e006      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800630e:	bf00      	nop
 8006310:	e004      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8006312:	bf00      	nop
 8006314:	e002      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8006316:	bf00      	nop
 8006318:	e000      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800631a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800631c:	7dfb      	ldrb	r3, [r7, #23]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d10a      	bne.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x98c>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006322:	4b57      	ldr	r3, [pc, #348]	; (8006480 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8006324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006326:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006330:	4953      	ldr	r1, [pc, #332]	; (8006480 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8006332:	4313      	orrs	r3, r2
 8006334:	654b      	str	r3, [r1, #84]	; 0x54
 8006336:	e001      	b.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x990>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006338:	7dfb      	ldrb	r3, [r7, #23]
 800633a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006344:	2b00      	cmp	r3, #0
 8006346:	d04b      	beq.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800634e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006352:	d02e      	beq.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0xa06>
 8006354:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006358:	d828      	bhi.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800635a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800635e:	d02a      	beq.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8006360:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006364:	d822      	bhi.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8006366:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800636a:	d026      	beq.n	80063ba <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 800636c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006370:	d81c      	bhi.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8006372:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006376:	d010      	beq.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 8006378:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800637c:	d816      	bhi.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800637e:	2b00      	cmp	r3, #0
 8006380:	d01d      	beq.n	80063be <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8006382:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006386:	d111      	bne.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0xa00>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	3304      	adds	r3, #4
 800638c:	2100      	movs	r1, #0
 800638e:	4618      	mov	r0, r3
 8006390:	f000 fcc4 	bl	8006d1c <RCCEx_PLL2_Config>
 8006394:	4603      	mov	r3, r0
 8006396:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006398:	e012      	b.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xa14>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	3324      	adds	r3, #36	; 0x24
 800639e:	2102      	movs	r1, #2
 80063a0:	4618      	mov	r0, r3
 80063a2:	f000 fd6d 	bl	8006e80 <RCCEx_PLL3_Config>
 80063a6:	4603      	mov	r3, r0
 80063a8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80063aa:	e009      	b.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	75fb      	strb	r3, [r7, #23]
      break;
 80063b0:	e006      	b.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80063b2:	bf00      	nop
 80063b4:	e004      	b.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80063b6:	bf00      	nop
 80063b8:	e002      	b.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80063ba:	bf00      	nop
 80063bc:	e000      	b.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80063be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063c0:	7dfb      	ldrb	r3, [r7, #23]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d10a      	bne.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0xa30>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80063c6:	4b2e      	ldr	r3, [pc, #184]	; (8006480 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80063c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063ca:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063d4:	492a      	ldr	r1, [pc, #168]	; (8006480 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80063d6:	4313      	orrs	r3, r2
 80063d8:	658b      	str	r3, [r1, #88]	; 0x58
 80063da:	e001      	b.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063dc:	7dfb      	ldrb	r3, [r7, #23]
 80063de:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d04d      	beq.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80063f2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80063f6:	d02e      	beq.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 80063f8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80063fc:	d828      	bhi.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80063fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006402:	d02a      	beq.n	800645a <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8006404:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006408:	d822      	bhi.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800640a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800640e:	d026      	beq.n	800645e <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8006410:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006414:	d81c      	bhi.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8006416:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800641a:	d010      	beq.n	800643e <HAL_RCCEx_PeriphCLKConfig+0xa92>
 800641c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006420:	d816      	bhi.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8006422:	2b00      	cmp	r3, #0
 8006424:	d01d      	beq.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8006426:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800642a:	d111      	bne.n	8006450 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	3304      	adds	r3, #4
 8006430:	2100      	movs	r1, #0
 8006432:	4618      	mov	r0, r3
 8006434:	f000 fc72 	bl	8006d1c <RCCEx_PLL2_Config>
 8006438:	4603      	mov	r3, r0
 800643a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800643c:	e012      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0xab8>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	3324      	adds	r3, #36	; 0x24
 8006442:	2102      	movs	r1, #2
 8006444:	4618      	mov	r0, r3
 8006446:	f000 fd1b 	bl	8006e80 <RCCEx_PLL3_Config>
 800644a:	4603      	mov	r3, r0
 800644c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800644e:	e009      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	75fb      	strb	r3, [r7, #23]
      break;
 8006454:	e006      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8006456:	bf00      	nop
 8006458:	e004      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800645a:	bf00      	nop
 800645c:	e002      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800645e:	bf00      	nop
 8006460:	e000      	b.n	8006464 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8006462:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006464:	7dfb      	ldrb	r3, [r7, #23]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d10c      	bne.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800646a:	4b05      	ldr	r3, [pc, #20]	; (8006480 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800646c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800646e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006478:	4901      	ldr	r1, [pc, #4]	; (8006480 <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800647a:	4313      	orrs	r3, r2
 800647c:	658b      	str	r3, [r1, #88]	; 0x58
 800647e:	e003      	b.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8006480:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006484:	7dfb      	ldrb	r3, [r7, #23]
 8006486:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 0308 	and.w	r3, r3, #8
 8006490:	2b00      	cmp	r3, #0
 8006492:	d018      	beq.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006498:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800649c:	d10a      	bne.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	3324      	adds	r3, #36	; 0x24
 80064a2:	2102      	movs	r1, #2
 80064a4:	4618      	mov	r0, r3
 80064a6:	f000 fceb 	bl	8006e80 <RCCEx_PLL3_Config>
 80064aa:	4603      	mov	r3, r0
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d001      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80064b4:	4b8a      	ldr	r3, [pc, #552]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80064b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064b8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064c0:	4987      	ldr	r1, [pc, #540]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80064c2:	4313      	orrs	r3, r2
 80064c4:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f003 0310 	and.w	r3, r3, #16
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d01a      	beq.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064dc:	d10a      	bne.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	3324      	adds	r3, #36	; 0x24
 80064e2:	2102      	movs	r1, #2
 80064e4:	4618      	mov	r0, r3
 80064e6:	f000 fccb 	bl	8006e80 <RCCEx_PLL3_Config>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d001      	beq.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80064f4:	4b7a      	ldr	r3, [pc, #488]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80064f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006502:	4977      	ldr	r1, [pc, #476]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8006504:	4313      	orrs	r3, r2
 8006506:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006510:	2b00      	cmp	r3, #0
 8006512:	d034      	beq.n	800657e <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800651a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800651e:	d01d      	beq.n	800655c <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8006520:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006524:	d817      	bhi.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8006526:	2b00      	cmp	r3, #0
 8006528:	d003      	beq.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 800652a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800652e:	d009      	beq.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006530:	e011      	b.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	3304      	adds	r3, #4
 8006536:	2100      	movs	r1, #0
 8006538:	4618      	mov	r0, r3
 800653a:	f000 fbef 	bl	8006d1c <RCCEx_PLL2_Config>
 800653e:	4603      	mov	r3, r0
 8006540:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006542:	e00c      	b.n	800655e <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	3324      	adds	r3, #36	; 0x24
 8006548:	2102      	movs	r1, #2
 800654a:	4618      	mov	r0, r3
 800654c:	f000 fc98 	bl	8006e80 <RCCEx_PLL3_Config>
 8006550:	4603      	mov	r3, r0
 8006552:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006554:	e003      	b.n	800655e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006556:	2301      	movs	r3, #1
 8006558:	75fb      	strb	r3, [r7, #23]
      break;
 800655a:	e000      	b.n	800655e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 800655c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800655e:	7dfb      	ldrb	r3, [r7, #23]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d10a      	bne.n	800657a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006564:	4b5e      	ldr	r3, [pc, #376]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8006566:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006568:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006572:	495b      	ldr	r1, [pc, #364]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8006574:	4313      	orrs	r3, r2
 8006576:	658b      	str	r3, [r1, #88]	; 0x58
 8006578:	e001      	b.n	800657e <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800657a:	7dfb      	ldrb	r3, [r7, #23]
 800657c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006586:	2b00      	cmp	r3, #0
 8006588:	d033      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006590:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006594:	d01c      	beq.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006596:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800659a:	d816      	bhi.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800659c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065a0:	d003      	beq.n	80065aa <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 80065a2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80065a6:	d007      	beq.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 80065a8:	e00f      	b.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065aa:	4b4d      	ldr	r3, [pc, #308]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80065ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ae:	4a4c      	ldr	r2, [pc, #304]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80065b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065b4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80065b6:	e00c      	b.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	3324      	adds	r3, #36	; 0x24
 80065bc:	2101      	movs	r1, #1
 80065be:	4618      	mov	r0, r3
 80065c0:	f000 fc5e 	bl	8006e80 <RCCEx_PLL3_Config>
 80065c4:	4603      	mov	r3, r0
 80065c6:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80065c8:	e003      	b.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	75fb      	strb	r3, [r7, #23]
      break;
 80065ce:	e000      	b.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 80065d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065d2:	7dfb      	ldrb	r3, [r7, #23]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d10a      	bne.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80065d8:	4b41      	ldr	r3, [pc, #260]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80065da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80065e6:	493e      	ldr	r1, [pc, #248]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80065e8:	4313      	orrs	r3, r2
 80065ea:	654b      	str	r3, [r1, #84]	; 0x54
 80065ec:	e001      	b.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ee:	7dfb      	ldrb	r3, [r7, #23]
 80065f0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d029      	beq.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0xca6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006602:	2b00      	cmp	r3, #0
 8006604:	d003      	beq.n	800660e <HAL_RCCEx_PeriphCLKConfig+0xc62>
 8006606:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800660a:	d007      	beq.n	800661c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800660c:	e00f      	b.n	800662e <HAL_RCCEx_PeriphCLKConfig+0xc82>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800660e:	4b34      	ldr	r3, [pc, #208]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8006610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006612:	4a33      	ldr	r2, [pc, #204]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8006614:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006618:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800661a:	e00b      	b.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0xc88>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	3304      	adds	r3, #4
 8006620:	2102      	movs	r1, #2
 8006622:	4618      	mov	r0, r3
 8006624:	f000 fb7a 	bl	8006d1c <RCCEx_PLL2_Config>
 8006628:	4603      	mov	r3, r0
 800662a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800662c:	e002      	b.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0xc88>

    default:
      ret = HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	75fb      	strb	r3, [r7, #23]
      break;
 8006632:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006634:	7dfb      	ldrb	r3, [r7, #23]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d109      	bne.n	800664e <HAL_RCCEx_PeriphCLKConfig+0xca2>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800663a:	4b29      	ldr	r3, [pc, #164]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 800663c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800663e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006646:	4926      	ldr	r1, [pc, #152]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8006648:	4313      	orrs	r3, r2
 800664a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800664c:	e001      	b.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0xca6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800664e:	7dfb      	ldrb	r3, [r7, #23]
 8006650:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800665a:	2b00      	cmp	r3, #0
 800665c:	d00a      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	3324      	adds	r3, #36	; 0x24
 8006662:	2102      	movs	r1, #2
 8006664:	4618      	mov	r0, r3
 8006666:	f000 fc0b 	bl	8006e80 <RCCEx_PLL3_Config>
 800666a:	4603      	mov	r3, r0
 800666c:	2b00      	cmp	r3, #0
 800666e:	d001      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
    {
      status=HAL_ERROR;
 8006670:	2301      	movs	r3, #1
 8006672:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800667c:	2b00      	cmp	r3, #0
 800667e:	d033      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006684:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006688:	d017      	beq.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 800668a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800668e:	d811      	bhi.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8006690:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006694:	d013      	beq.n	80066be <HAL_RCCEx_PeriphCLKConfig+0xd12>
 8006696:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800669a:	d80b      	bhi.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800669c:	2b00      	cmp	r3, #0
 800669e:	d010      	beq.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
 80066a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066a4:	d106      	bne.n	80066b4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066a6:	4b0e      	ldr	r3, [pc, #56]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80066a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066aa:	4a0d      	ldr	r2, [pc, #52]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80066ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80066b0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80066b2:	e007      	b.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80066b4:	2301      	movs	r3, #1
 80066b6:	75fb      	strb	r3, [r7, #23]
      break;
 80066b8:	e004      	b.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 80066ba:	bf00      	nop
 80066bc:	e002      	b.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 80066be:	bf00      	nop
 80066c0:	e000      	b.n	80066c4 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 80066c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066c4:	7dfb      	ldrb	r3, [r7, #23]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d10c      	bne.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80066ca:	4b05      	ldr	r3, [pc, #20]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80066cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80066d6:	4902      	ldr	r1, [pc, #8]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80066d8:	4313      	orrs	r3, r2
 80066da:	654b      	str	r3, [r1, #84]	; 0x54
 80066dc:	e004      	b.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
 80066de:	bf00      	nop
 80066e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066e4:	7dfb      	ldrb	r3, [r7, #23]
 80066e6:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d008      	beq.n	8006706 <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80066f4:	4b29      	ldr	r3, [pc, #164]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 80066f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066f8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006700:	4926      	ldr	r1, [pc, #152]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006702:	4313      	orrs	r3, r2
 8006704:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d008      	beq.n	8006724 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006712:	4b22      	ldr	r3, [pc, #136]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006714:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006716:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800671e:	491f      	ldr	r1, [pc, #124]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006720:	4313      	orrs	r3, r2
 8006722:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800672c:	2b00      	cmp	r3, #0
 800672e:	d00d      	beq.n	800674c <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006730:	4b1a      	ldr	r3, [pc, #104]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	4a19      	ldr	r2, [pc, #100]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006736:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800673a:	6113      	str	r3, [r2, #16]
 800673c:	4b17      	ldr	r3, [pc, #92]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 800673e:	691a      	ldr	r2, [r3, #16]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006746:	4915      	ldr	r1, [pc, #84]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006748:	4313      	orrs	r3, r2
 800674a:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	2b00      	cmp	r3, #0
 8006752:	da08      	bge.n	8006766 <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006754:	4b11      	ldr	r3, [pc, #68]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006756:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006758:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006760:	490e      	ldr	r1, [pc, #56]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006762:	4313      	orrs	r3, r2
 8006764:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d009      	beq.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006772:	4b0a      	ldr	r3, [pc, #40]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006774:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006776:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006780:	4906      	ldr	r1, [pc, #24]	; (800679c <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006782:	4313      	orrs	r3, r2
 8006784:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8006786:	7dbb      	ldrb	r3, [r7, #22]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d101      	bne.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 800678c:	2300      	movs	r3, #0
 800678e:	e000      	b.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8006790:	2301      	movs	r3, #1
}
 8006792:	4618      	mov	r0, r3
 8006794:	3718      	adds	r7, #24
 8006796:	46bd      	mov	sp, r7
 8006798:	bd80      	pop	{r7, pc}
 800679a:	bf00      	nop
 800679c:	58024400 	.word	0x58024400

080067a0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80067a4:	f7ff f8a6 	bl	80058f4 <HAL_RCC_GetHCLKFreq>
 80067a8:	4602      	mov	r2, r0
 80067aa:	4b06      	ldr	r3, [pc, #24]	; (80067c4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80067ac:	6a1b      	ldr	r3, [r3, #32]
 80067ae:	091b      	lsrs	r3, r3, #4
 80067b0:	f003 0307 	and.w	r3, r3, #7
 80067b4:	4904      	ldr	r1, [pc, #16]	; (80067c8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80067b6:	5ccb      	ldrb	r3, [r1, r3]
 80067b8:	f003 031f 	and.w	r3, r3, #31
 80067bc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	bd80      	pop	{r7, pc}
 80067c4:	58024400 	.word	0x58024400
 80067c8:	0800a05c 	.word	0x0800a05c

080067cc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b089      	sub	sp, #36	; 0x24
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80067d4:	4ba1      	ldr	r3, [pc, #644]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067d8:	f003 0303 	and.w	r3, r3, #3
 80067dc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80067de:	4b9f      	ldr	r3, [pc, #636]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067e2:	0b1b      	lsrs	r3, r3, #12
 80067e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80067e8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80067ea:	4b9c      	ldr	r3, [pc, #624]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ee:	091b      	lsrs	r3, r3, #4
 80067f0:	f003 0301 	and.w	r3, r3, #1
 80067f4:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80067f6:	4b99      	ldr	r3, [pc, #612]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067fa:	08db      	lsrs	r3, r3, #3
 80067fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	fb02 f303 	mul.w	r3, r2, r3
 8006806:	ee07 3a90 	vmov	s15, r3
 800680a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800680e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	2b00      	cmp	r3, #0
 8006816:	f000 8111 	beq.w	8006a3c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	2b02      	cmp	r3, #2
 800681e:	f000 8083 	beq.w	8006928 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	2b02      	cmp	r3, #2
 8006826:	f200 80a1 	bhi.w	800696c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800682a:	69bb      	ldr	r3, [r7, #24]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d003      	beq.n	8006838 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d056      	beq.n	80068e4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006836:	e099      	b.n	800696c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006838:	4b88      	ldr	r3, [pc, #544]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f003 0320 	and.w	r3, r3, #32
 8006840:	2b00      	cmp	r3, #0
 8006842:	d02d      	beq.n	80068a0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006844:	4b85      	ldr	r3, [pc, #532]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	08db      	lsrs	r3, r3, #3
 800684a:	f003 0303 	and.w	r3, r3, #3
 800684e:	4a84      	ldr	r2, [pc, #528]	; (8006a60 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006850:	fa22 f303 	lsr.w	r3, r2, r3
 8006854:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	ee07 3a90 	vmov	s15, r3
 800685c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	ee07 3a90 	vmov	s15, r3
 8006866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800686a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800686e:	4b7b      	ldr	r3, [pc, #492]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006876:	ee07 3a90 	vmov	s15, r3
 800687a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800687e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006882:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006a64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006886:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800688a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800688e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006892:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800689a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800689e:	e087      	b.n	80069b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	ee07 3a90 	vmov	s15, r3
 80068a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068aa:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8006a68 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80068ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068b2:	4b6a      	ldr	r3, [pc, #424]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068ba:	ee07 3a90 	vmov	s15, r3
 80068be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80068c6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006a64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80068ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80068d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068de:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80068e2:	e065      	b.n	80069b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	ee07 3a90 	vmov	s15, r3
 80068ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068ee:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006a6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80068f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068f6:	4b59      	ldr	r3, [pc, #356]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068fe:	ee07 3a90 	vmov	s15, r3
 8006902:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006906:	ed97 6a03 	vldr	s12, [r7, #12]
 800690a:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006a64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800690e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006912:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006916:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800691a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800691e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006922:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006926:	e043      	b.n	80069b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	ee07 3a90 	vmov	s15, r3
 800692e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006932:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006a70 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8006936:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800693a:	4b48      	ldr	r3, [pc, #288]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800693c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800693e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006942:	ee07 3a90 	vmov	s15, r3
 8006946:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800694a:	ed97 6a03 	vldr	s12, [r7, #12]
 800694e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006a64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006952:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800695a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800695e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006966:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800696a:	e021      	b.n	80069b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	ee07 3a90 	vmov	s15, r3
 8006972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006976:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006a6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800697a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800697e:	4b37      	ldr	r3, [pc, #220]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006982:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006986:	ee07 3a90 	vmov	s15, r3
 800698a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800698e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006992:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006a64 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006996:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800699a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800699e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80069a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069aa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80069ae:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80069b0:	4b2a      	ldr	r3, [pc, #168]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069b4:	0a5b      	lsrs	r3, r3, #9
 80069b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069ba:	ee07 3a90 	vmov	s15, r3
 80069be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069c2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80069c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80069ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80069ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80069d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069d6:	ee17 2a90 	vmov	r2, s15
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80069de:	4b1f      	ldr	r3, [pc, #124]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069e2:	0c1b      	lsrs	r3, r3, #16
 80069e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069e8:	ee07 3a90 	vmov	s15, r3
 80069ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069f0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80069f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80069f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80069fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a00:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a04:	ee17 2a90 	vmov	r2, s15
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8006a0c:	4b13      	ldr	r3, [pc, #76]	; (8006a5c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a10:	0e1b      	lsrs	r3, r3, #24
 8006a12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a16:	ee07 3a90 	vmov	s15, r3
 8006a1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006a22:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a26:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a32:	ee17 2a90 	vmov	r2, s15
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006a3a:	e008      	b.n	8006a4e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	609a      	str	r2, [r3, #8]
}
 8006a4e:	bf00      	nop
 8006a50:	3724      	adds	r7, #36	; 0x24
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop
 8006a5c:	58024400 	.word	0x58024400
 8006a60:	03d09000 	.word	0x03d09000
 8006a64:	46000000 	.word	0x46000000
 8006a68:	4c742400 	.word	0x4c742400
 8006a6c:	4a742400 	.word	0x4a742400
 8006a70:	4af42400 	.word	0x4af42400

08006a74 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8006a74:	b480      	push	{r7}
 8006a76:	b089      	sub	sp, #36	; 0x24
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006a7c:	4ba1      	ldr	r3, [pc, #644]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a80:	f003 0303 	and.w	r3, r3, #3
 8006a84:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8006a86:	4b9f      	ldr	r3, [pc, #636]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a8a:	0d1b      	lsrs	r3, r3, #20
 8006a8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a90:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006a92:	4b9c      	ldr	r3, [pc, #624]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a96:	0a1b      	lsrs	r3, r3, #8
 8006a98:	f003 0301 	and.w	r3, r3, #1
 8006a9c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8006a9e:	4b99      	ldr	r3, [pc, #612]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aa2:	08db      	lsrs	r3, r3, #3
 8006aa4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006aa8:	693a      	ldr	r2, [r7, #16]
 8006aaa:	fb02 f303 	mul.w	r3, r2, r3
 8006aae:	ee07 3a90 	vmov	s15, r3
 8006ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ab6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	f000 8111 	beq.w	8006ce4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006ac2:	69bb      	ldr	r3, [r7, #24]
 8006ac4:	2b02      	cmp	r3, #2
 8006ac6:	f000 8083 	beq.w	8006bd0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006aca:	69bb      	ldr	r3, [r7, #24]
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	f200 80a1 	bhi.w	8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006ad2:	69bb      	ldr	r3, [r7, #24]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d003      	beq.n	8006ae0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006ad8:	69bb      	ldr	r3, [r7, #24]
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d056      	beq.n	8006b8c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006ade:	e099      	b.n	8006c14 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ae0:	4b88      	ldr	r3, [pc, #544]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f003 0320 	and.w	r3, r3, #32
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d02d      	beq.n	8006b48 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006aec:	4b85      	ldr	r3, [pc, #532]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	08db      	lsrs	r3, r3, #3
 8006af2:	f003 0303 	and.w	r3, r3, #3
 8006af6:	4a84      	ldr	r2, [pc, #528]	; (8006d08 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006af8:	fa22 f303 	lsr.w	r3, r2, r3
 8006afc:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	ee07 3a90 	vmov	s15, r3
 8006b04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	ee07 3a90 	vmov	s15, r3
 8006b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b16:	4b7b      	ldr	r3, [pc, #492]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b1e:	ee07 3a90 	vmov	s15, r3
 8006b22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b26:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b2a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006d0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006b2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b42:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006b46:	e087      	b.n	8006c58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	ee07 3a90 	vmov	s15, r3
 8006b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b52:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8006d10 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006b56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b5a:	4b6a      	ldr	r3, [pc, #424]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b62:	ee07 3a90 	vmov	s15, r3
 8006b66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b6e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006d0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006b72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b86:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006b8a:	e065      	b.n	8006c58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	ee07 3a90 	vmov	s15, r3
 8006b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b96:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006b9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b9e:	4b59      	ldr	r3, [pc, #356]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ba2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ba6:	ee07 3a90 	vmov	s15, r3
 8006baa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bae:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bb2:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006d0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006bb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bbe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006bc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bca:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006bce:	e043      	b.n	8006c58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	ee07 3a90 	vmov	s15, r3
 8006bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bda:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006d18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006bde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006be2:	4b48      	ldr	r3, [pc, #288]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bea:	ee07 3a90 	vmov	s15, r3
 8006bee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bf2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bf6:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006d0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006bfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006bfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c02:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006c06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c0e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006c12:	e021      	b.n	8006c58 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006c14:	697b      	ldr	r3, [r7, #20]
 8006c16:	ee07 3a90 	vmov	s15, r3
 8006c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c1e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006d14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006c22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c26:	4b37      	ldr	r3, [pc, #220]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c2e:	ee07 3a90 	vmov	s15, r3
 8006c32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c36:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c3a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006d0c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006c3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c46:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006c4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c52:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006c56:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8006c58:	4b2a      	ldr	r3, [pc, #168]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c5c:	0a5b      	lsrs	r3, r3, #9
 8006c5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c62:	ee07 3a90 	vmov	s15, r3
 8006c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c6a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006c6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c72:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c7e:	ee17 2a90 	vmov	r2, s15
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8006c86:	4b1f      	ldr	r3, [pc, #124]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c8a:	0c1b      	lsrs	r3, r3, #16
 8006c8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c90:	ee07 3a90 	vmov	s15, r3
 8006c94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c98:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006c9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ca0:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ca4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ca8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cac:	ee17 2a90 	vmov	r2, s15
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8006cb4:	4b13      	ldr	r3, [pc, #76]	; (8006d04 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cb8:	0e1b      	lsrs	r3, r3, #24
 8006cba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006cbe:	ee07 3a90 	vmov	s15, r3
 8006cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cc6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006cca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006cce:	edd7 6a07 	vldr	s13, [r7, #28]
 8006cd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cda:	ee17 2a90 	vmov	r2, s15
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006ce2:	e008      	b.n	8006cf6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	609a      	str	r2, [r3, #8]
}
 8006cf6:	bf00      	nop
 8006cf8:	3724      	adds	r7, #36	; 0x24
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop
 8006d04:	58024400 	.word	0x58024400
 8006d08:	03d09000 	.word	0x03d09000
 8006d0c:	46000000 	.word	0x46000000
 8006d10:	4c742400 	.word	0x4c742400
 8006d14:	4a742400 	.word	0x4a742400
 8006d18:	4af42400 	.word	0x4af42400

08006d1c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b084      	sub	sp, #16
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006d26:	2300      	movs	r3, #0
 8006d28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006d2a:	4b53      	ldr	r3, [pc, #332]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d2e:	f003 0303 	and.w	r3, r3, #3
 8006d32:	2b03      	cmp	r3, #3
 8006d34:	d101      	bne.n	8006d3a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	e099      	b.n	8006e6e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006d3a:	4b4f      	ldr	r3, [pc, #316]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a4e      	ldr	r2, [pc, #312]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006d40:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006d44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d46:	f7fa fb69 	bl	800141c <HAL_GetTick>
 8006d4a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006d4c:	e008      	b.n	8006d60 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006d4e:	f7fa fb65 	bl	800141c <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	2b02      	cmp	r3, #2
 8006d5a:	d901      	bls.n	8006d60 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006d5c:	2303      	movs	r3, #3
 8006d5e:	e086      	b.n	8006e6e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006d60:	4b45      	ldr	r3, [pc, #276]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d1f0      	bne.n	8006d4e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006d6c:	4b42      	ldr	r3, [pc, #264]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d70:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	031b      	lsls	r3, r3, #12
 8006d7a:	493f      	ldr	r1, [pc, #252]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	628b      	str	r3, [r1, #40]	; 0x28
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	3b01      	subs	r3, #1
 8006d86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	3b01      	subs	r3, #1
 8006d90:	025b      	lsls	r3, r3, #9
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	431a      	orrs	r2, r3
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	68db      	ldr	r3, [r3, #12]
 8006d9a:	3b01      	subs	r3, #1
 8006d9c:	041b      	lsls	r3, r3, #16
 8006d9e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006da2:	431a      	orrs	r2, r3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	3b01      	subs	r3, #1
 8006daa:	061b      	lsls	r3, r3, #24
 8006dac:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006db0:	4931      	ldr	r1, [pc, #196]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006db2:	4313      	orrs	r3, r2
 8006db4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006db6:	4b30      	ldr	r3, [pc, #192]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	695b      	ldr	r3, [r3, #20]
 8006dc2:	492d      	ldr	r1, [pc, #180]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006dc8:	4b2b      	ldr	r3, [pc, #172]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dcc:	f023 0220 	bic.w	r2, r3, #32
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	4928      	ldr	r1, [pc, #160]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006dda:	4b27      	ldr	r3, [pc, #156]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dde:	4a26      	ldr	r2, [pc, #152]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006de0:	f023 0310 	bic.w	r3, r3, #16
 8006de4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006de6:	4b24      	ldr	r3, [pc, #144]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006de8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006dea:	4b24      	ldr	r3, [pc, #144]	; (8006e7c <RCCEx_PLL2_Config+0x160>)
 8006dec:	4013      	ands	r3, r2
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	69d2      	ldr	r2, [r2, #28]
 8006df2:	00d2      	lsls	r2, r2, #3
 8006df4:	4920      	ldr	r1, [pc, #128]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006df6:	4313      	orrs	r3, r2
 8006df8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006dfa:	4b1f      	ldr	r3, [pc, #124]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dfe:	4a1e      	ldr	r2, [pc, #120]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006e00:	f043 0310 	orr.w	r3, r3, #16
 8006e04:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d106      	bne.n	8006e1a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8006e0c:	4b1a      	ldr	r3, [pc, #104]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e10:	4a19      	ldr	r2, [pc, #100]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006e12:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e16:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006e18:	e00f      	b.n	8006e3a <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d106      	bne.n	8006e2e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8006e20:	4b15      	ldr	r3, [pc, #84]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e24:	4a14      	ldr	r2, [pc, #80]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006e26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006e2a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006e2c:	e005      	b.n	8006e3a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006e2e:	4b12      	ldr	r3, [pc, #72]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e32:	4a11      	ldr	r2, [pc, #68]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006e34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006e38:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006e3a:	4b0f      	ldr	r3, [pc, #60]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a0e      	ldr	r2, [pc, #56]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006e40:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006e44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e46:	f7fa fae9 	bl	800141c <HAL_GetTick>
 8006e4a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006e4c:	e008      	b.n	8006e60 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006e4e:	f7fa fae5 	bl	800141c <HAL_GetTick>
 8006e52:	4602      	mov	r2, r0
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	1ad3      	subs	r3, r2, r3
 8006e58:	2b02      	cmp	r3, #2
 8006e5a:	d901      	bls.n	8006e60 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e006      	b.n	8006e6e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006e60:	4b05      	ldr	r3, [pc, #20]	; (8006e78 <RCCEx_PLL2_Config+0x15c>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d0f0      	beq.n	8006e4e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3710      	adds	r7, #16
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	58024400 	.word	0x58024400
 8006e7c:	ffff0007 	.word	0xffff0007

08006e80 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b084      	sub	sp, #16
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006e8e:	4b53      	ldr	r3, [pc, #332]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e92:	f003 0303 	and.w	r3, r3, #3
 8006e96:	2b03      	cmp	r3, #3
 8006e98:	d101      	bne.n	8006e9e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e099      	b.n	8006fd2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006e9e:	4b4f      	ldr	r3, [pc, #316]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a4e      	ldr	r2, [pc, #312]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006ea4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ea8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006eaa:	f7fa fab7 	bl	800141c <HAL_GetTick>
 8006eae:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006eb0:	e008      	b.n	8006ec4 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8006eb2:	f7fa fab3 	bl	800141c <HAL_GetTick>
 8006eb6:	4602      	mov	r2, r0
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	1ad3      	subs	r3, r2, r3
 8006ebc:	2b02      	cmp	r3, #2
 8006ebe:	d901      	bls.n	8006ec4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006ec0:	2303      	movs	r3, #3
 8006ec2:	e086      	b.n	8006fd2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006ec4:	4b45      	ldr	r3, [pc, #276]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d1f0      	bne.n	8006eb2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006ed0:	4b42      	ldr	r3, [pc, #264]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006ed2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ed4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	051b      	lsls	r3, r3, #20
 8006ede:	493f      	ldr	r1, [pc, #252]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	628b      	str	r3, [r1, #40]	; 0x28
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	685b      	ldr	r3, [r3, #4]
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	3b01      	subs	r3, #1
 8006ef4:	025b      	lsls	r3, r3, #9
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	431a      	orrs	r2, r3
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	3b01      	subs	r3, #1
 8006f00:	041b      	lsls	r3, r3, #16
 8006f02:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006f06:	431a      	orrs	r2, r3
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	691b      	ldr	r3, [r3, #16]
 8006f0c:	3b01      	subs	r3, #1
 8006f0e:	061b      	lsls	r3, r3, #24
 8006f10:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006f14:	4931      	ldr	r1, [pc, #196]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f16:	4313      	orrs	r3, r2
 8006f18:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006f1a:	4b30      	ldr	r3, [pc, #192]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f1e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	695b      	ldr	r3, [r3, #20]
 8006f26:	492d      	ldr	r1, [pc, #180]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006f2c:	4b2b      	ldr	r3, [pc, #172]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f30:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	699b      	ldr	r3, [r3, #24]
 8006f38:	4928      	ldr	r1, [pc, #160]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006f3e:	4b27      	ldr	r3, [pc, #156]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f42:	4a26      	ldr	r2, [pc, #152]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f48:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006f4a:	4b24      	ldr	r3, [pc, #144]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f4e:	4b24      	ldr	r3, [pc, #144]	; (8006fe0 <RCCEx_PLL3_Config+0x160>)
 8006f50:	4013      	ands	r3, r2
 8006f52:	687a      	ldr	r2, [r7, #4]
 8006f54:	69d2      	ldr	r2, [r2, #28]
 8006f56:	00d2      	lsls	r2, r2, #3
 8006f58:	4920      	ldr	r1, [pc, #128]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f5a:	4313      	orrs	r3, r2
 8006f5c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006f5e:	4b1f      	ldr	r3, [pc, #124]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f62:	4a1e      	ldr	r2, [pc, #120]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f68:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d106      	bne.n	8006f7e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006f70:	4b1a      	ldr	r3, [pc, #104]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f74:	4a19      	ldr	r2, [pc, #100]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f76:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006f7a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006f7c:	e00f      	b.n	8006f9e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d106      	bne.n	8006f92 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006f84:	4b15      	ldr	r3, [pc, #84]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f88:	4a14      	ldr	r2, [pc, #80]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f8a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006f8e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006f90:	e005      	b.n	8006f9e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006f92:	4b12      	ldr	r3, [pc, #72]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f96:	4a11      	ldr	r2, [pc, #68]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006f98:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006f9c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006f9e:	4b0f      	ldr	r3, [pc, #60]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a0e      	ldr	r2, [pc, #56]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006fa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fa8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006faa:	f7fa fa37 	bl	800141c <HAL_GetTick>
 8006fae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006fb0:	e008      	b.n	8006fc4 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8006fb2:	f7fa fa33 	bl	800141c <HAL_GetTick>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	1ad3      	subs	r3, r2, r3
 8006fbc:	2b02      	cmp	r3, #2
 8006fbe:	d901      	bls.n	8006fc4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006fc0:	2303      	movs	r3, #3
 8006fc2:	e006      	b.n	8006fd2 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006fc4:	4b05      	ldr	r3, [pc, #20]	; (8006fdc <RCCEx_PLL3_Config+0x15c>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d0f0      	beq.n	8006fb2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006fd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3710      	adds	r7, #16
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}
 8006fda:	bf00      	nop
 8006fdc:	58024400 	.word	0x58024400
 8006fe0:	ffff0007 	.word	0xffff0007

08006fe4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b082      	sub	sp, #8
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d101      	bne.n	8006ff6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	e042      	b.n	800707c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d106      	bne.n	800700e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f7f9 ff79 	bl	8000f00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2224      	movs	r2, #36	; 0x24
 8007012:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f022 0201 	bic.w	r2, r2, #1
 8007024:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 fc7c 	bl	8007924 <UART_SetConfig>
 800702c:	4603      	mov	r3, r0
 800702e:	2b01      	cmp	r3, #1
 8007030:	d101      	bne.n	8007036 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	e022      	b.n	800707c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800703a:	2b00      	cmp	r3, #0
 800703c:	d002      	beq.n	8007044 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f001 fadc 	bl	80085fc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	685a      	ldr	r2, [r3, #4]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007052:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	689a      	ldr	r2, [r3, #8]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007062:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f042 0201 	orr.w	r2, r2, #1
 8007072:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f001 fb63 	bl	8008740 <UART_CheckIdleState>
 800707a:	4603      	mov	r3, r0
}
 800707c:	4618      	mov	r0, r3
 800707e:	3708      	adds	r7, #8
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b08a      	sub	sp, #40	; 0x28
 8007088:	af00      	add	r7, sp, #0
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	60b9      	str	r1, [r7, #8]
 800708e:	4613      	mov	r3, r2
 8007090:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007098:	2b20      	cmp	r3, #32
 800709a:	d17a      	bne.n	8007192 <HAL_UART_Transmit_DMA+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d002      	beq.n	80070a8 <HAL_UART_Transmit_DMA+0x24>
 80070a2:	88fb      	ldrh	r3, [r7, #6]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d101      	bne.n	80070ac <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	e073      	b.n	8007194 <HAL_UART_Transmit_DMA+0x110>
    }

    __HAL_LOCK(huart);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d101      	bne.n	80070ba <HAL_UART_Transmit_DMA+0x36>
 80070b6:	2302      	movs	r3, #2
 80070b8:	e06c      	b.n	8007194 <HAL_UART_Transmit_DMA+0x110>
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2201      	movs	r2, #1
 80070be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	68ba      	ldr	r2, [r7, #8]
 80070c6:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	88fa      	ldrh	r2, [r7, #6]
 80070cc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	88fa      	ldrh	r2, [r7, #6]
 80070d4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2200      	movs	r2, #0
 80070dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2221      	movs	r2, #33	; 0x21
 80070e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d02c      	beq.n	800714a <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80070f4:	4a29      	ldr	r2, [pc, #164]	; (800719c <HAL_UART_Transmit_DMA+0x118>)
 80070f6:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80070fc:	4a28      	ldr	r2, [pc, #160]	; (80071a0 <HAL_UART_Transmit_DMA+0x11c>)
 80070fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007104:	4a27      	ldr	r2, [pc, #156]	; (80071a4 <HAL_UART_Transmit_DMA+0x120>)
 8007106:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800710c:	2200      	movs	r2, #0
 800710e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007118:	4619      	mov	r1, r3
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	3328      	adds	r3, #40	; 0x28
 8007120:	461a      	mov	r2, r3
 8007122:	88fb      	ldrh	r3, [r7, #6]
 8007124:	f7fb f812 	bl	800214c <HAL_DMA_Start_IT>
 8007128:	4603      	mov	r3, r0
 800712a:	2b00      	cmp	r3, #0
 800712c:	d00d      	beq.n	800714a <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2210      	movs	r2, #16
 8007132:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2200      	movs	r2, #0
 800713a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	2220      	movs	r2, #32
 8007142:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 8007146:	2301      	movs	r3, #1
 8007148:	e024      	b.n	8007194 <HAL_UART_Transmit_DMA+0x110>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2240      	movs	r2, #64	; 0x40
 8007150:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2200      	movs	r2, #0
 8007156:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	3308      	adds	r3, #8
 8007160:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	e853 3f00 	ldrex	r3, [r3]
 8007168:	613b      	str	r3, [r7, #16]
   return(result);
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007170:	627b      	str	r3, [r7, #36]	; 0x24
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	3308      	adds	r3, #8
 8007178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800717a:	623a      	str	r2, [r7, #32]
 800717c:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800717e:	69f9      	ldr	r1, [r7, #28]
 8007180:	6a3a      	ldr	r2, [r7, #32]
 8007182:	e841 2300 	strex	r3, r2, [r1]
 8007186:	61bb      	str	r3, [r7, #24]
   return(result);
 8007188:	69bb      	ldr	r3, [r7, #24]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d1e5      	bne.n	800715a <HAL_UART_Transmit_DMA+0xd6>

    return HAL_OK;
 800718e:	2300      	movs	r3, #0
 8007190:	e000      	b.n	8007194 <HAL_UART_Transmit_DMA+0x110>
  }
  else
  {
    return HAL_BUSY;
 8007192:	2302      	movs	r3, #2
  }
}
 8007194:	4618      	mov	r0, r3
 8007196:	3728      	adds	r7, #40	; 0x28
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}
 800719c:	08008ab5 	.word	0x08008ab5
 80071a0:	08008b4b 	.word	0x08008b4b
 80071a4:	08008b67 	.word	0x08008b67

080071a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b0ba      	sub	sp, #232	; 0xe8
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	69db      	ldr	r3, [r3, #28]
 80071b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80071ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80071d2:	f640 030f 	movw	r3, #2063	; 0x80f
 80071d6:	4013      	ands	r3, r2
 80071d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80071dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d11b      	bne.n	800721c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80071e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80071e8:	f003 0320 	and.w	r3, r3, #32
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d015      	beq.n	800721c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80071f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80071f4:	f003 0320 	and.w	r3, r3, #32
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d105      	bne.n	8007208 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80071fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007204:	2b00      	cmp	r3, #0
 8007206:	d009      	beq.n	800721c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800720c:	2b00      	cmp	r3, #0
 800720e:	f000 835a 	beq.w	80078c6 <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	4798      	blx	r3
      }
      return;
 800721a:	e354      	b.n	80078c6 <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800721c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007220:	2b00      	cmp	r3, #0
 8007222:	f000 811f 	beq.w	8007464 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007226:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800722a:	4b8b      	ldr	r3, [pc, #556]	; (8007458 <HAL_UART_IRQHandler+0x2b0>)
 800722c:	4013      	ands	r3, r2
 800722e:	2b00      	cmp	r3, #0
 8007230:	d106      	bne.n	8007240 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007232:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8007236:	4b89      	ldr	r3, [pc, #548]	; (800745c <HAL_UART_IRQHandler+0x2b4>)
 8007238:	4013      	ands	r3, r2
 800723a:	2b00      	cmp	r3, #0
 800723c:	f000 8112 	beq.w	8007464 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007244:	f003 0301 	and.w	r3, r3, #1
 8007248:	2b00      	cmp	r3, #0
 800724a:	d011      	beq.n	8007270 <HAL_UART_IRQHandler+0xc8>
 800724c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007254:	2b00      	cmp	r3, #0
 8007256:	d00b      	beq.n	8007270 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	2201      	movs	r2, #1
 800725e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007266:	f043 0201 	orr.w	r2, r3, #1
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007270:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007274:	f003 0302 	and.w	r3, r3, #2
 8007278:	2b00      	cmp	r3, #0
 800727a:	d011      	beq.n	80072a0 <HAL_UART_IRQHandler+0xf8>
 800727c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007280:	f003 0301 	and.w	r3, r3, #1
 8007284:	2b00      	cmp	r3, #0
 8007286:	d00b      	beq.n	80072a0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	2202      	movs	r2, #2
 800728e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007296:	f043 0204 	orr.w	r2, r3, #4
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072a4:	f003 0304 	and.w	r3, r3, #4
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d011      	beq.n	80072d0 <HAL_UART_IRQHandler+0x128>
 80072ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072b0:	f003 0301 	and.w	r3, r3, #1
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d00b      	beq.n	80072d0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2204      	movs	r2, #4
 80072be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80072c6:	f043 0202 	orr.w	r2, r3, #2
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80072d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072d4:	f003 0308 	and.w	r3, r3, #8
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d017      	beq.n	800730c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80072dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80072e0:	f003 0320 	and.w	r3, r3, #32
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d105      	bne.n	80072f4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80072e8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80072ec:	4b5a      	ldr	r3, [pc, #360]	; (8007458 <HAL_UART_IRQHandler+0x2b0>)
 80072ee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d00b      	beq.n	800730c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	2208      	movs	r2, #8
 80072fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007302:	f043 0208 	orr.w	r2, r3, #8
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800730c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007310:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007314:	2b00      	cmp	r3, #0
 8007316:	d012      	beq.n	800733e <HAL_UART_IRQHandler+0x196>
 8007318:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800731c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007320:	2b00      	cmp	r3, #0
 8007322:	d00c      	beq.n	800733e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800732c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007334:	f043 0220 	orr.w	r2, r3, #32
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007344:	2b00      	cmp	r3, #0
 8007346:	f000 82c0 	beq.w	80078ca <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800734a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800734e:	f003 0320 	and.w	r3, r3, #32
 8007352:	2b00      	cmp	r3, #0
 8007354:	d013      	beq.n	800737e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007356:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800735a:	f003 0320 	and.w	r3, r3, #32
 800735e:	2b00      	cmp	r3, #0
 8007360:	d105      	bne.n	800736e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007362:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007366:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800736a:	2b00      	cmp	r3, #0
 800736c:	d007      	beq.n	800737e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007372:	2b00      	cmp	r3, #0
 8007374:	d003      	beq.n	800737e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800737a:	6878      	ldr	r0, [r7, #4]
 800737c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007384:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007392:	2b40      	cmp	r3, #64	; 0x40
 8007394:	d005      	beq.n	80073a2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007396:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800739a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d04f      	beq.n	8007442 <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f001 fb20 	bl	80089e8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	689b      	ldr	r3, [r3, #8]
 80073ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073b2:	2b40      	cmp	r3, #64	; 0x40
 80073b4:	d141      	bne.n	800743a <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	3308      	adds	r3, #8
 80073bc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80073c4:	e853 3f00 	ldrex	r3, [r3]
 80073c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80073cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80073d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	3308      	adds	r3, #8
 80073de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80073e2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80073e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80073ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80073f2:	e841 2300 	strex	r3, r2, [r1]
 80073f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80073fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d1d9      	bne.n	80073b6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007406:	2b00      	cmp	r3, #0
 8007408:	d013      	beq.n	8007432 <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800740e:	4a14      	ldr	r2, [pc, #80]	; (8007460 <HAL_UART_IRQHandler+0x2b8>)
 8007410:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007416:	4618      	mov	r0, r3
 8007418:	f7fb fc20 	bl	8002c5c <HAL_DMA_Abort_IT>
 800741c:	4603      	mov	r3, r0
 800741e:	2b00      	cmp	r3, #0
 8007420:	d017      	beq.n	8007452 <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007426:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800742c:	4610      	mov	r0, r2
 800742e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007430:	e00f      	b.n	8007452 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007432:	6878      	ldr	r0, [r7, #4]
 8007434:	f000 fa60 	bl	80078f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007438:	e00b      	b.n	8007452 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f000 fa5c 	bl	80078f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007440:	e007      	b.n	8007452 <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f000 fa58 	bl	80078f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8007450:	e23b      	b.n	80078ca <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007452:	bf00      	nop
    return;
 8007454:	e239      	b.n	80078ca <HAL_UART_IRQHandler+0x722>
 8007456:	bf00      	nop
 8007458:	10000001 	.word	0x10000001
 800745c:	04000120 	.word	0x04000120
 8007460:	08008be7 	.word	0x08008be7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007468:	2b01      	cmp	r3, #1
 800746a:	f040 81ce 	bne.w	800780a <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800746e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007472:	f003 0310 	and.w	r3, r3, #16
 8007476:	2b00      	cmp	r3, #0
 8007478:	f000 81c7 	beq.w	800780a <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800747c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007480:	f003 0310 	and.w	r3, r3, #16
 8007484:	2b00      	cmp	r3, #0
 8007486:	f000 81c0 	beq.w	800780a <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	2210      	movs	r2, #16
 8007490:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	689b      	ldr	r3, [r3, #8]
 8007498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800749c:	2b40      	cmp	r3, #64	; 0x40
 800749e:	f040 813b 	bne.w	8007718 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a8b      	ldr	r2, [pc, #556]	; (80076d8 <HAL_UART_IRQHandler+0x530>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d059      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a89      	ldr	r2, [pc, #548]	; (80076dc <HAL_UART_IRQHandler+0x534>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d053      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a87      	ldr	r2, [pc, #540]	; (80076e0 <HAL_UART_IRQHandler+0x538>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d04d      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a85      	ldr	r2, [pc, #532]	; (80076e4 <HAL_UART_IRQHandler+0x53c>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d047      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a83      	ldr	r2, [pc, #524]	; (80076e8 <HAL_UART_IRQHandler+0x540>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d041      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a81      	ldr	r2, [pc, #516]	; (80076ec <HAL_UART_IRQHandler+0x544>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d03b      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a7f      	ldr	r2, [pc, #508]	; (80076f0 <HAL_UART_IRQHandler+0x548>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d035      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a7d      	ldr	r2, [pc, #500]	; (80076f4 <HAL_UART_IRQHandler+0x54c>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d02f      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a7b      	ldr	r2, [pc, #492]	; (80076f8 <HAL_UART_IRQHandler+0x550>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d029      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a79      	ldr	r2, [pc, #484]	; (80076fc <HAL_UART_IRQHandler+0x554>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d023      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a77      	ldr	r2, [pc, #476]	; (8007700 <HAL_UART_IRQHandler+0x558>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d01d      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a75      	ldr	r2, [pc, #468]	; (8007704 <HAL_UART_IRQHandler+0x55c>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d017      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a73      	ldr	r2, [pc, #460]	; (8007708 <HAL_UART_IRQHandler+0x560>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d011      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a71      	ldr	r2, [pc, #452]	; (800770c <HAL_UART_IRQHandler+0x564>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d00b      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a6f      	ldr	r2, [pc, #444]	; (8007710 <HAL_UART_IRQHandler+0x568>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d005      	beq.n	8007562 <HAL_UART_IRQHandler+0x3ba>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a6d      	ldr	r2, [pc, #436]	; (8007714 <HAL_UART_IRQHandler+0x56c>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d105      	bne.n	800756e <HAL_UART_IRQHandler+0x3c6>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	b29b      	uxth	r3, r3
 800756c:	e004      	b.n	8007578 <HAL_UART_IRQHandler+0x3d0>
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	b29b      	uxth	r3, r3
 8007578:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800757c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007580:	2b00      	cmp	r3, #0
 8007582:	f000 81a4 	beq.w	80078ce <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800758c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007590:	429a      	cmp	r2, r3
 8007592:	f080 819c 	bcs.w	80078ce <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800759c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80075a4:	69db      	ldr	r3, [r3, #28]
 80075a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075aa:	f000 8086 	beq.w	80076ba <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80075ba:	e853 3f00 	ldrex	r3, [r3]
 80075be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80075c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80075c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80075ca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	461a      	mov	r2, r3
 80075d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80075d8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80075dc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075e0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80075e4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80075e8:	e841 2300 	strex	r3, r2, [r1]
 80075ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80075f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d1da      	bne.n	80075ae <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	3308      	adds	r3, #8
 80075fe:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007600:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007602:	e853 3f00 	ldrex	r3, [r3]
 8007606:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007608:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800760a:	f023 0301 	bic.w	r3, r3, #1
 800760e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	3308      	adds	r3, #8
 8007618:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800761c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007620:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007622:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007624:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007628:	e841 2300 	strex	r3, r2, [r1]
 800762c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800762e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007630:	2b00      	cmp	r3, #0
 8007632:	d1e1      	bne.n	80075f8 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	3308      	adds	r3, #8
 800763a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800763c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800763e:	e853 3f00 	ldrex	r3, [r3]
 8007642:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007644:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007646:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800764a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	3308      	adds	r3, #8
 8007654:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007658:	66fa      	str	r2, [r7, #108]	; 0x6c
 800765a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800765c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800765e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007660:	e841 2300 	strex	r3, r2, [r1]
 8007664:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007666:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007668:	2b00      	cmp	r3, #0
 800766a:	d1e3      	bne.n	8007634 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2220      	movs	r2, #32
 8007670:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007680:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007682:	e853 3f00 	ldrex	r3, [r3]
 8007686:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007688:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800768a:	f023 0310 	bic.w	r3, r3, #16
 800768e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	461a      	mov	r2, r3
 8007698:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800769c:	65bb      	str	r3, [r7, #88]	; 0x58
 800769e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076a0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80076a2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80076a4:	e841 2300 	strex	r3, r2, [r1]
 80076a8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80076aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d1e4      	bne.n	800767a <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80076b4:	4618      	mov	r0, r3
 80076b6:	f7fa ffb3 	bl	8002620 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	1ad3      	subs	r3, r2, r3
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	4619      	mov	r1, r3
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f000 f91c 	bl	800790c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80076d4:	e0fb      	b.n	80078ce <HAL_UART_IRQHandler+0x726>
 80076d6:	bf00      	nop
 80076d8:	40020010 	.word	0x40020010
 80076dc:	40020028 	.word	0x40020028
 80076e0:	40020040 	.word	0x40020040
 80076e4:	40020058 	.word	0x40020058
 80076e8:	40020070 	.word	0x40020070
 80076ec:	40020088 	.word	0x40020088
 80076f0:	400200a0 	.word	0x400200a0
 80076f4:	400200b8 	.word	0x400200b8
 80076f8:	40020410 	.word	0x40020410
 80076fc:	40020428 	.word	0x40020428
 8007700:	40020440 	.word	0x40020440
 8007704:	40020458 	.word	0x40020458
 8007708:	40020470 	.word	0x40020470
 800770c:	40020488 	.word	0x40020488
 8007710:	400204a0 	.word	0x400204a0
 8007714:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007724:	b29b      	uxth	r3, r3
 8007726:	1ad3      	subs	r3, r2, r3
 8007728:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007732:	b29b      	uxth	r3, r3
 8007734:	2b00      	cmp	r3, #0
 8007736:	f000 80cc 	beq.w	80078d2 <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800773a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800773e:	2b00      	cmp	r3, #0
 8007740:	f000 80c7 	beq.w	80078d2 <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800774c:	e853 3f00 	ldrex	r3, [r3]
 8007750:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007754:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007758:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	461a      	mov	r2, r3
 8007762:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007766:	647b      	str	r3, [r7, #68]	; 0x44
 8007768:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800776c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800776e:	e841 2300 	strex	r3, r2, [r1]
 8007772:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007774:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1e4      	bne.n	8007744 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	3308      	adds	r3, #8
 8007780:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007784:	e853 3f00 	ldrex	r3, [r3]
 8007788:	623b      	str	r3, [r7, #32]
   return(result);
 800778a:	6a3a      	ldr	r2, [r7, #32]
 800778c:	4b54      	ldr	r3, [pc, #336]	; (80078e0 <HAL_UART_IRQHandler+0x738>)
 800778e:	4013      	ands	r3, r2
 8007790:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	3308      	adds	r3, #8
 800779a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800779e:	633a      	str	r2, [r7, #48]	; 0x30
 80077a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80077a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077a6:	e841 2300 	strex	r3, r2, [r1]
 80077aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80077ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d1e3      	bne.n	800777a <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	2220      	movs	r2, #32
 80077b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2200      	movs	r2, #0
 80077be:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2200      	movs	r2, #0
 80077c4:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	e853 3f00 	ldrex	r3, [r3]
 80077d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	f023 0310 	bic.w	r3, r3, #16
 80077da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	461a      	mov	r2, r3
 80077e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80077e8:	61fb      	str	r3, [r7, #28]
 80077ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ec:	69b9      	ldr	r1, [r7, #24]
 80077ee:	69fa      	ldr	r2, [r7, #28]
 80077f0:	e841 2300 	strex	r3, r2, [r1]
 80077f4:	617b      	str	r3, [r7, #20]
   return(result);
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d1e4      	bne.n	80077c6 <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007800:	4619      	mov	r1, r3
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 f882 	bl	800790c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007808:	e063      	b.n	80078d2 <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800780a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800780e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007812:	2b00      	cmp	r3, #0
 8007814:	d00e      	beq.n	8007834 <HAL_UART_IRQHandler+0x68c>
 8007816:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800781a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800781e:	2b00      	cmp	r3, #0
 8007820:	d008      	beq.n	8007834 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800782a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f001 fa1b 	bl	8008c68 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007832:	e051      	b.n	80078d8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007838:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800783c:	2b00      	cmp	r3, #0
 800783e:	d014      	beq.n	800786a <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007848:	2b00      	cmp	r3, #0
 800784a:	d105      	bne.n	8007858 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800784c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007850:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007854:	2b00      	cmp	r3, #0
 8007856:	d008      	beq.n	800786a <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800785c:	2b00      	cmp	r3, #0
 800785e:	d03a      	beq.n	80078d6 <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	4798      	blx	r3
    }
    return;
 8007868:	e035      	b.n	80078d6 <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800786a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800786e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007872:	2b00      	cmp	r3, #0
 8007874:	d009      	beq.n	800788a <HAL_UART_IRQHandler+0x6e2>
 8007876:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800787a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800787e:	2b00      	cmp	r3, #0
 8007880:	d003      	beq.n	800788a <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f001 f9c5 	bl	8008c12 <UART_EndTransmit_IT>
    return;
 8007888:	e026      	b.n	80078d8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800788a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800788e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007892:	2b00      	cmp	r3, #0
 8007894:	d009      	beq.n	80078aa <HAL_UART_IRQHandler+0x702>
 8007896:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800789a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d003      	beq.n	80078aa <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f001 f9f4 	bl	8008c90 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80078a8:	e016      	b.n	80078d8 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80078aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d010      	beq.n	80078d8 <HAL_UART_IRQHandler+0x730>
 80078b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	da0c      	bge.n	80078d8 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f001 f9dc 	bl	8008c7c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80078c4:	e008      	b.n	80078d8 <HAL_UART_IRQHandler+0x730>
      return;
 80078c6:	bf00      	nop
 80078c8:	e006      	b.n	80078d8 <HAL_UART_IRQHandler+0x730>
    return;
 80078ca:	bf00      	nop
 80078cc:	e004      	b.n	80078d8 <HAL_UART_IRQHandler+0x730>
      return;
 80078ce:	bf00      	nop
 80078d0:	e002      	b.n	80078d8 <HAL_UART_IRQHandler+0x730>
      return;
 80078d2:	bf00      	nop
 80078d4:	e000      	b.n	80078d8 <HAL_UART_IRQHandler+0x730>
    return;
 80078d6:	bf00      	nop
  }
}
 80078d8:	37e8      	adds	r7, #232	; 0xe8
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop
 80078e0:	effffffe 	.word	0xeffffffe

080078e4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b083      	sub	sp, #12
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80078ec:	bf00      	nop
 80078ee:	370c      	adds	r7, #12
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr

080078f8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007900:	bf00      	nop
 8007902:	370c      	adds	r7, #12
 8007904:	46bd      	mov	sp, r7
 8007906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790a:	4770      	bx	lr

0800790c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800790c:	b480      	push	{r7}
 800790e:	b083      	sub	sp, #12
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
 8007914:	460b      	mov	r3, r1
 8007916:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007918:	bf00      	nop
 800791a:	370c      	adds	r7, #12
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007924:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007928:	b092      	sub	sp, #72	; 0x48
 800792a:	af00      	add	r7, sp, #0
 800792c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800792e:	2300      	movs	r3, #0
 8007930:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007934:	697b      	ldr	r3, [r7, #20]
 8007936:	689a      	ldr	r2, [r3, #8]
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	691b      	ldr	r3, [r3, #16]
 800793c:	431a      	orrs	r2, r3
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	695b      	ldr	r3, [r3, #20]
 8007942:	431a      	orrs	r2, r3
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	69db      	ldr	r3, [r3, #28]
 8007948:	4313      	orrs	r3, r2
 800794a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	4bbe      	ldr	r3, [pc, #760]	; (8007c4c <UART_SetConfig+0x328>)
 8007954:	4013      	ands	r3, r2
 8007956:	697a      	ldr	r2, [r7, #20]
 8007958:	6812      	ldr	r2, [r2, #0]
 800795a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800795c:	430b      	orrs	r3, r1
 800795e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800796a:	697b      	ldr	r3, [r7, #20]
 800796c:	68da      	ldr	r2, [r3, #12]
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	430a      	orrs	r2, r1
 8007974:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	699b      	ldr	r3, [r3, #24]
 800797a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4ab3      	ldr	r2, [pc, #716]	; (8007c50 <UART_SetConfig+0x32c>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d004      	beq.n	8007990 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	6a1b      	ldr	r3, [r3, #32]
 800798a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800798c:	4313      	orrs	r3, r2
 800798e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	689a      	ldr	r2, [r3, #8]
 8007996:	4baf      	ldr	r3, [pc, #700]	; (8007c54 <UART_SetConfig+0x330>)
 8007998:	4013      	ands	r3, r2
 800799a:	697a      	ldr	r2, [r7, #20]
 800799c:	6812      	ldr	r2, [r2, #0]
 800799e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80079a0:	430b      	orrs	r3, r1
 80079a2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80079a4:	697b      	ldr	r3, [r7, #20]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079aa:	f023 010f 	bic.w	r1, r3, #15
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	430a      	orrs	r2, r1
 80079b8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80079ba:	697b      	ldr	r3, [r7, #20]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4aa6      	ldr	r2, [pc, #664]	; (8007c58 <UART_SetConfig+0x334>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d177      	bne.n	8007ab4 <UART_SetConfig+0x190>
 80079c4:	4ba5      	ldr	r3, [pc, #660]	; (8007c5c <UART_SetConfig+0x338>)
 80079c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80079cc:	2b28      	cmp	r3, #40	; 0x28
 80079ce:	d86d      	bhi.n	8007aac <UART_SetConfig+0x188>
 80079d0:	a201      	add	r2, pc, #4	; (adr r2, 80079d8 <UART_SetConfig+0xb4>)
 80079d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079d6:	bf00      	nop
 80079d8:	08007a7d 	.word	0x08007a7d
 80079dc:	08007aad 	.word	0x08007aad
 80079e0:	08007aad 	.word	0x08007aad
 80079e4:	08007aad 	.word	0x08007aad
 80079e8:	08007aad 	.word	0x08007aad
 80079ec:	08007aad 	.word	0x08007aad
 80079f0:	08007aad 	.word	0x08007aad
 80079f4:	08007aad 	.word	0x08007aad
 80079f8:	08007a85 	.word	0x08007a85
 80079fc:	08007aad 	.word	0x08007aad
 8007a00:	08007aad 	.word	0x08007aad
 8007a04:	08007aad 	.word	0x08007aad
 8007a08:	08007aad 	.word	0x08007aad
 8007a0c:	08007aad 	.word	0x08007aad
 8007a10:	08007aad 	.word	0x08007aad
 8007a14:	08007aad 	.word	0x08007aad
 8007a18:	08007a8d 	.word	0x08007a8d
 8007a1c:	08007aad 	.word	0x08007aad
 8007a20:	08007aad 	.word	0x08007aad
 8007a24:	08007aad 	.word	0x08007aad
 8007a28:	08007aad 	.word	0x08007aad
 8007a2c:	08007aad 	.word	0x08007aad
 8007a30:	08007aad 	.word	0x08007aad
 8007a34:	08007aad 	.word	0x08007aad
 8007a38:	08007a95 	.word	0x08007a95
 8007a3c:	08007aad 	.word	0x08007aad
 8007a40:	08007aad 	.word	0x08007aad
 8007a44:	08007aad 	.word	0x08007aad
 8007a48:	08007aad 	.word	0x08007aad
 8007a4c:	08007aad 	.word	0x08007aad
 8007a50:	08007aad 	.word	0x08007aad
 8007a54:	08007aad 	.word	0x08007aad
 8007a58:	08007a9d 	.word	0x08007a9d
 8007a5c:	08007aad 	.word	0x08007aad
 8007a60:	08007aad 	.word	0x08007aad
 8007a64:	08007aad 	.word	0x08007aad
 8007a68:	08007aad 	.word	0x08007aad
 8007a6c:	08007aad 	.word	0x08007aad
 8007a70:	08007aad 	.word	0x08007aad
 8007a74:	08007aad 	.word	0x08007aad
 8007a78:	08007aa5 	.word	0x08007aa5
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a82:	e326      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007a84:	2304      	movs	r3, #4
 8007a86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a8a:	e322      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007a8c:	2308      	movs	r3, #8
 8007a8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a92:	e31e      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007a94:	2310      	movs	r3, #16
 8007a96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a9a:	e31a      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007a9c:	2320      	movs	r3, #32
 8007a9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007aa2:	e316      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007aa4:	2340      	movs	r3, #64	; 0x40
 8007aa6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007aaa:	e312      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007aac:	2380      	movs	r3, #128	; 0x80
 8007aae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007ab2:	e30e      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a69      	ldr	r2, [pc, #420]	; (8007c60 <UART_SetConfig+0x33c>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d130      	bne.n	8007b20 <UART_SetConfig+0x1fc>
 8007abe:	4b67      	ldr	r3, [pc, #412]	; (8007c5c <UART_SetConfig+0x338>)
 8007ac0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ac2:	f003 0307 	and.w	r3, r3, #7
 8007ac6:	2b05      	cmp	r3, #5
 8007ac8:	d826      	bhi.n	8007b18 <UART_SetConfig+0x1f4>
 8007aca:	a201      	add	r2, pc, #4	; (adr r2, 8007ad0 <UART_SetConfig+0x1ac>)
 8007acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ad0:	08007ae9 	.word	0x08007ae9
 8007ad4:	08007af1 	.word	0x08007af1
 8007ad8:	08007af9 	.word	0x08007af9
 8007adc:	08007b01 	.word	0x08007b01
 8007ae0:	08007b09 	.word	0x08007b09
 8007ae4:	08007b11 	.word	0x08007b11
 8007ae8:	2300      	movs	r3, #0
 8007aea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007aee:	e2f0      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007af0:	2304      	movs	r3, #4
 8007af2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007af6:	e2ec      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007af8:	2308      	movs	r3, #8
 8007afa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007afe:	e2e8      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007b00:	2310      	movs	r3, #16
 8007b02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b06:	e2e4      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007b08:	2320      	movs	r3, #32
 8007b0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b0e:	e2e0      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007b10:	2340      	movs	r3, #64	; 0x40
 8007b12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b16:	e2dc      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007b18:	2380      	movs	r3, #128	; 0x80
 8007b1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b1e:	e2d8      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a4f      	ldr	r2, [pc, #316]	; (8007c64 <UART_SetConfig+0x340>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d130      	bne.n	8007b8c <UART_SetConfig+0x268>
 8007b2a:	4b4c      	ldr	r3, [pc, #304]	; (8007c5c <UART_SetConfig+0x338>)
 8007b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b2e:	f003 0307 	and.w	r3, r3, #7
 8007b32:	2b05      	cmp	r3, #5
 8007b34:	d826      	bhi.n	8007b84 <UART_SetConfig+0x260>
 8007b36:	a201      	add	r2, pc, #4	; (adr r2, 8007b3c <UART_SetConfig+0x218>)
 8007b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b3c:	08007b55 	.word	0x08007b55
 8007b40:	08007b5d 	.word	0x08007b5d
 8007b44:	08007b65 	.word	0x08007b65
 8007b48:	08007b6d 	.word	0x08007b6d
 8007b4c:	08007b75 	.word	0x08007b75
 8007b50:	08007b7d 	.word	0x08007b7d
 8007b54:	2300      	movs	r3, #0
 8007b56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b5a:	e2ba      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007b5c:	2304      	movs	r3, #4
 8007b5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b62:	e2b6      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007b64:	2308      	movs	r3, #8
 8007b66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b6a:	e2b2      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007b6c:	2310      	movs	r3, #16
 8007b6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b72:	e2ae      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007b74:	2320      	movs	r3, #32
 8007b76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b7a:	e2aa      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007b7c:	2340      	movs	r3, #64	; 0x40
 8007b7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b82:	e2a6      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007b84:	2380      	movs	r3, #128	; 0x80
 8007b86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b8a:	e2a2      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007b8c:	697b      	ldr	r3, [r7, #20]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a35      	ldr	r2, [pc, #212]	; (8007c68 <UART_SetConfig+0x344>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d130      	bne.n	8007bf8 <UART_SetConfig+0x2d4>
 8007b96:	4b31      	ldr	r3, [pc, #196]	; (8007c5c <UART_SetConfig+0x338>)
 8007b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b9a:	f003 0307 	and.w	r3, r3, #7
 8007b9e:	2b05      	cmp	r3, #5
 8007ba0:	d826      	bhi.n	8007bf0 <UART_SetConfig+0x2cc>
 8007ba2:	a201      	add	r2, pc, #4	; (adr r2, 8007ba8 <UART_SetConfig+0x284>)
 8007ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba8:	08007bc1 	.word	0x08007bc1
 8007bac:	08007bc9 	.word	0x08007bc9
 8007bb0:	08007bd1 	.word	0x08007bd1
 8007bb4:	08007bd9 	.word	0x08007bd9
 8007bb8:	08007be1 	.word	0x08007be1
 8007bbc:	08007be9 	.word	0x08007be9
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007bc6:	e284      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007bc8:	2304      	movs	r3, #4
 8007bca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007bce:	e280      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007bd0:	2308      	movs	r3, #8
 8007bd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007bd6:	e27c      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007bd8:	2310      	movs	r3, #16
 8007bda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007bde:	e278      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007be0:	2320      	movs	r3, #32
 8007be2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007be6:	e274      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007be8:	2340      	movs	r3, #64	; 0x40
 8007bea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007bee:	e270      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007bf0:	2380      	movs	r3, #128	; 0x80
 8007bf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007bf6:	e26c      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4a1b      	ldr	r2, [pc, #108]	; (8007c6c <UART_SetConfig+0x348>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d142      	bne.n	8007c88 <UART_SetConfig+0x364>
 8007c02:	4b16      	ldr	r3, [pc, #88]	; (8007c5c <UART_SetConfig+0x338>)
 8007c04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c06:	f003 0307 	and.w	r3, r3, #7
 8007c0a:	2b05      	cmp	r3, #5
 8007c0c:	d838      	bhi.n	8007c80 <UART_SetConfig+0x35c>
 8007c0e:	a201      	add	r2, pc, #4	; (adr r2, 8007c14 <UART_SetConfig+0x2f0>)
 8007c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c14:	08007c2d 	.word	0x08007c2d
 8007c18:	08007c35 	.word	0x08007c35
 8007c1c:	08007c3d 	.word	0x08007c3d
 8007c20:	08007c45 	.word	0x08007c45
 8007c24:	08007c71 	.word	0x08007c71
 8007c28:	08007c79 	.word	0x08007c79
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c32:	e24e      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007c34:	2304      	movs	r3, #4
 8007c36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c3a:	e24a      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007c3c:	2308      	movs	r3, #8
 8007c3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c42:	e246      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007c44:	2310      	movs	r3, #16
 8007c46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c4a:	e242      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007c4c:	cfff69f3 	.word	0xcfff69f3
 8007c50:	58000c00 	.word	0x58000c00
 8007c54:	11fff4ff 	.word	0x11fff4ff
 8007c58:	40011000 	.word	0x40011000
 8007c5c:	58024400 	.word	0x58024400
 8007c60:	40004400 	.word	0x40004400
 8007c64:	40004800 	.word	0x40004800
 8007c68:	40004c00 	.word	0x40004c00
 8007c6c:	40005000 	.word	0x40005000
 8007c70:	2320      	movs	r3, #32
 8007c72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c76:	e22c      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007c78:	2340      	movs	r3, #64	; 0x40
 8007c7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c7e:	e228      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007c80:	2380      	movs	r3, #128	; 0x80
 8007c82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c86:	e224      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4ab1      	ldr	r2, [pc, #708]	; (8007f54 <UART_SetConfig+0x630>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d176      	bne.n	8007d80 <UART_SetConfig+0x45c>
 8007c92:	4bb1      	ldr	r3, [pc, #708]	; (8007f58 <UART_SetConfig+0x634>)
 8007c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c96:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007c9a:	2b28      	cmp	r3, #40	; 0x28
 8007c9c:	d86c      	bhi.n	8007d78 <UART_SetConfig+0x454>
 8007c9e:	a201      	add	r2, pc, #4	; (adr r2, 8007ca4 <UART_SetConfig+0x380>)
 8007ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca4:	08007d49 	.word	0x08007d49
 8007ca8:	08007d79 	.word	0x08007d79
 8007cac:	08007d79 	.word	0x08007d79
 8007cb0:	08007d79 	.word	0x08007d79
 8007cb4:	08007d79 	.word	0x08007d79
 8007cb8:	08007d79 	.word	0x08007d79
 8007cbc:	08007d79 	.word	0x08007d79
 8007cc0:	08007d79 	.word	0x08007d79
 8007cc4:	08007d51 	.word	0x08007d51
 8007cc8:	08007d79 	.word	0x08007d79
 8007ccc:	08007d79 	.word	0x08007d79
 8007cd0:	08007d79 	.word	0x08007d79
 8007cd4:	08007d79 	.word	0x08007d79
 8007cd8:	08007d79 	.word	0x08007d79
 8007cdc:	08007d79 	.word	0x08007d79
 8007ce0:	08007d79 	.word	0x08007d79
 8007ce4:	08007d59 	.word	0x08007d59
 8007ce8:	08007d79 	.word	0x08007d79
 8007cec:	08007d79 	.word	0x08007d79
 8007cf0:	08007d79 	.word	0x08007d79
 8007cf4:	08007d79 	.word	0x08007d79
 8007cf8:	08007d79 	.word	0x08007d79
 8007cfc:	08007d79 	.word	0x08007d79
 8007d00:	08007d79 	.word	0x08007d79
 8007d04:	08007d61 	.word	0x08007d61
 8007d08:	08007d79 	.word	0x08007d79
 8007d0c:	08007d79 	.word	0x08007d79
 8007d10:	08007d79 	.word	0x08007d79
 8007d14:	08007d79 	.word	0x08007d79
 8007d18:	08007d79 	.word	0x08007d79
 8007d1c:	08007d79 	.word	0x08007d79
 8007d20:	08007d79 	.word	0x08007d79
 8007d24:	08007d69 	.word	0x08007d69
 8007d28:	08007d79 	.word	0x08007d79
 8007d2c:	08007d79 	.word	0x08007d79
 8007d30:	08007d79 	.word	0x08007d79
 8007d34:	08007d79 	.word	0x08007d79
 8007d38:	08007d79 	.word	0x08007d79
 8007d3c:	08007d79 	.word	0x08007d79
 8007d40:	08007d79 	.word	0x08007d79
 8007d44:	08007d71 	.word	0x08007d71
 8007d48:	2301      	movs	r3, #1
 8007d4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d4e:	e1c0      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007d50:	2304      	movs	r3, #4
 8007d52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d56:	e1bc      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007d58:	2308      	movs	r3, #8
 8007d5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d5e:	e1b8      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007d60:	2310      	movs	r3, #16
 8007d62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d66:	e1b4      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007d68:	2320      	movs	r3, #32
 8007d6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d6e:	e1b0      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007d70:	2340      	movs	r3, #64	; 0x40
 8007d72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d76:	e1ac      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007d78:	2380      	movs	r3, #128	; 0x80
 8007d7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d7e:	e1a8      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a75      	ldr	r2, [pc, #468]	; (8007f5c <UART_SetConfig+0x638>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d130      	bne.n	8007dec <UART_SetConfig+0x4c8>
 8007d8a:	4b73      	ldr	r3, [pc, #460]	; (8007f58 <UART_SetConfig+0x634>)
 8007d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d8e:	f003 0307 	and.w	r3, r3, #7
 8007d92:	2b05      	cmp	r3, #5
 8007d94:	d826      	bhi.n	8007de4 <UART_SetConfig+0x4c0>
 8007d96:	a201      	add	r2, pc, #4	; (adr r2, 8007d9c <UART_SetConfig+0x478>)
 8007d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d9c:	08007db5 	.word	0x08007db5
 8007da0:	08007dbd 	.word	0x08007dbd
 8007da4:	08007dc5 	.word	0x08007dc5
 8007da8:	08007dcd 	.word	0x08007dcd
 8007dac:	08007dd5 	.word	0x08007dd5
 8007db0:	08007ddd 	.word	0x08007ddd
 8007db4:	2300      	movs	r3, #0
 8007db6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007dba:	e18a      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007dbc:	2304      	movs	r3, #4
 8007dbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007dc2:	e186      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007dc4:	2308      	movs	r3, #8
 8007dc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007dca:	e182      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007dcc:	2310      	movs	r3, #16
 8007dce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007dd2:	e17e      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007dd4:	2320      	movs	r3, #32
 8007dd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007dda:	e17a      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007ddc:	2340      	movs	r3, #64	; 0x40
 8007dde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007de2:	e176      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007de4:	2380      	movs	r3, #128	; 0x80
 8007de6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007dea:	e172      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a5b      	ldr	r2, [pc, #364]	; (8007f60 <UART_SetConfig+0x63c>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d130      	bne.n	8007e58 <UART_SetConfig+0x534>
 8007df6:	4b58      	ldr	r3, [pc, #352]	; (8007f58 <UART_SetConfig+0x634>)
 8007df8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dfa:	f003 0307 	and.w	r3, r3, #7
 8007dfe:	2b05      	cmp	r3, #5
 8007e00:	d826      	bhi.n	8007e50 <UART_SetConfig+0x52c>
 8007e02:	a201      	add	r2, pc, #4	; (adr r2, 8007e08 <UART_SetConfig+0x4e4>)
 8007e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e08:	08007e21 	.word	0x08007e21
 8007e0c:	08007e29 	.word	0x08007e29
 8007e10:	08007e31 	.word	0x08007e31
 8007e14:	08007e39 	.word	0x08007e39
 8007e18:	08007e41 	.word	0x08007e41
 8007e1c:	08007e49 	.word	0x08007e49
 8007e20:	2300      	movs	r3, #0
 8007e22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e26:	e154      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007e28:	2304      	movs	r3, #4
 8007e2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e2e:	e150      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007e30:	2308      	movs	r3, #8
 8007e32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e36:	e14c      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007e38:	2310      	movs	r3, #16
 8007e3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e3e:	e148      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007e40:	2320      	movs	r3, #32
 8007e42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e46:	e144      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007e48:	2340      	movs	r3, #64	; 0x40
 8007e4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e4e:	e140      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007e50:	2380      	movs	r3, #128	; 0x80
 8007e52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007e56:	e13c      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a41      	ldr	r2, [pc, #260]	; (8007f64 <UART_SetConfig+0x640>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	f040 8082 	bne.w	8007f68 <UART_SetConfig+0x644>
 8007e64:	4b3c      	ldr	r3, [pc, #240]	; (8007f58 <UART_SetConfig+0x634>)
 8007e66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e68:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007e6c:	2b28      	cmp	r3, #40	; 0x28
 8007e6e:	d86d      	bhi.n	8007f4c <UART_SetConfig+0x628>
 8007e70:	a201      	add	r2, pc, #4	; (adr r2, 8007e78 <UART_SetConfig+0x554>)
 8007e72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e76:	bf00      	nop
 8007e78:	08007f1d 	.word	0x08007f1d
 8007e7c:	08007f4d 	.word	0x08007f4d
 8007e80:	08007f4d 	.word	0x08007f4d
 8007e84:	08007f4d 	.word	0x08007f4d
 8007e88:	08007f4d 	.word	0x08007f4d
 8007e8c:	08007f4d 	.word	0x08007f4d
 8007e90:	08007f4d 	.word	0x08007f4d
 8007e94:	08007f4d 	.word	0x08007f4d
 8007e98:	08007f25 	.word	0x08007f25
 8007e9c:	08007f4d 	.word	0x08007f4d
 8007ea0:	08007f4d 	.word	0x08007f4d
 8007ea4:	08007f4d 	.word	0x08007f4d
 8007ea8:	08007f4d 	.word	0x08007f4d
 8007eac:	08007f4d 	.word	0x08007f4d
 8007eb0:	08007f4d 	.word	0x08007f4d
 8007eb4:	08007f4d 	.word	0x08007f4d
 8007eb8:	08007f2d 	.word	0x08007f2d
 8007ebc:	08007f4d 	.word	0x08007f4d
 8007ec0:	08007f4d 	.word	0x08007f4d
 8007ec4:	08007f4d 	.word	0x08007f4d
 8007ec8:	08007f4d 	.word	0x08007f4d
 8007ecc:	08007f4d 	.word	0x08007f4d
 8007ed0:	08007f4d 	.word	0x08007f4d
 8007ed4:	08007f4d 	.word	0x08007f4d
 8007ed8:	08007f35 	.word	0x08007f35
 8007edc:	08007f4d 	.word	0x08007f4d
 8007ee0:	08007f4d 	.word	0x08007f4d
 8007ee4:	08007f4d 	.word	0x08007f4d
 8007ee8:	08007f4d 	.word	0x08007f4d
 8007eec:	08007f4d 	.word	0x08007f4d
 8007ef0:	08007f4d 	.word	0x08007f4d
 8007ef4:	08007f4d 	.word	0x08007f4d
 8007ef8:	08007f3d 	.word	0x08007f3d
 8007efc:	08007f4d 	.word	0x08007f4d
 8007f00:	08007f4d 	.word	0x08007f4d
 8007f04:	08007f4d 	.word	0x08007f4d
 8007f08:	08007f4d 	.word	0x08007f4d
 8007f0c:	08007f4d 	.word	0x08007f4d
 8007f10:	08007f4d 	.word	0x08007f4d
 8007f14:	08007f4d 	.word	0x08007f4d
 8007f18:	08007f45 	.word	0x08007f45
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007f22:	e0d6      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007f24:	2304      	movs	r3, #4
 8007f26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007f2a:	e0d2      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007f2c:	2308      	movs	r3, #8
 8007f2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007f32:	e0ce      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007f34:	2310      	movs	r3, #16
 8007f36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007f3a:	e0ca      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007f3c:	2320      	movs	r3, #32
 8007f3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007f42:	e0c6      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007f44:	2340      	movs	r3, #64	; 0x40
 8007f46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007f4a:	e0c2      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007f4c:	2380      	movs	r3, #128	; 0x80
 8007f4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007f52:	e0be      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8007f54:	40011400 	.word	0x40011400
 8007f58:	58024400 	.word	0x58024400
 8007f5c:	40007800 	.word	0x40007800
 8007f60:	40007c00 	.word	0x40007c00
 8007f64:	40011800 	.word	0x40011800
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4aad      	ldr	r2, [pc, #692]	; (8008224 <UART_SetConfig+0x900>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d176      	bne.n	8008060 <UART_SetConfig+0x73c>
 8007f72:	4bad      	ldr	r3, [pc, #692]	; (8008228 <UART_SetConfig+0x904>)
 8007f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007f7a:	2b28      	cmp	r3, #40	; 0x28
 8007f7c:	d86c      	bhi.n	8008058 <UART_SetConfig+0x734>
 8007f7e:	a201      	add	r2, pc, #4	; (adr r2, 8007f84 <UART_SetConfig+0x660>)
 8007f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f84:	08008029 	.word	0x08008029
 8007f88:	08008059 	.word	0x08008059
 8007f8c:	08008059 	.word	0x08008059
 8007f90:	08008059 	.word	0x08008059
 8007f94:	08008059 	.word	0x08008059
 8007f98:	08008059 	.word	0x08008059
 8007f9c:	08008059 	.word	0x08008059
 8007fa0:	08008059 	.word	0x08008059
 8007fa4:	08008031 	.word	0x08008031
 8007fa8:	08008059 	.word	0x08008059
 8007fac:	08008059 	.word	0x08008059
 8007fb0:	08008059 	.word	0x08008059
 8007fb4:	08008059 	.word	0x08008059
 8007fb8:	08008059 	.word	0x08008059
 8007fbc:	08008059 	.word	0x08008059
 8007fc0:	08008059 	.word	0x08008059
 8007fc4:	08008039 	.word	0x08008039
 8007fc8:	08008059 	.word	0x08008059
 8007fcc:	08008059 	.word	0x08008059
 8007fd0:	08008059 	.word	0x08008059
 8007fd4:	08008059 	.word	0x08008059
 8007fd8:	08008059 	.word	0x08008059
 8007fdc:	08008059 	.word	0x08008059
 8007fe0:	08008059 	.word	0x08008059
 8007fe4:	08008041 	.word	0x08008041
 8007fe8:	08008059 	.word	0x08008059
 8007fec:	08008059 	.word	0x08008059
 8007ff0:	08008059 	.word	0x08008059
 8007ff4:	08008059 	.word	0x08008059
 8007ff8:	08008059 	.word	0x08008059
 8007ffc:	08008059 	.word	0x08008059
 8008000:	08008059 	.word	0x08008059
 8008004:	08008049 	.word	0x08008049
 8008008:	08008059 	.word	0x08008059
 800800c:	08008059 	.word	0x08008059
 8008010:	08008059 	.word	0x08008059
 8008014:	08008059 	.word	0x08008059
 8008018:	08008059 	.word	0x08008059
 800801c:	08008059 	.word	0x08008059
 8008020:	08008059 	.word	0x08008059
 8008024:	08008051 	.word	0x08008051
 8008028:	2301      	movs	r3, #1
 800802a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800802e:	e050      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8008030:	2304      	movs	r3, #4
 8008032:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008036:	e04c      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8008038:	2308      	movs	r3, #8
 800803a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800803e:	e048      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8008040:	2310      	movs	r3, #16
 8008042:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008046:	e044      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8008048:	2320      	movs	r3, #32
 800804a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800804e:	e040      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8008050:	2340      	movs	r3, #64	; 0x40
 8008052:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8008056:	e03c      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8008058:	2380      	movs	r3, #128	; 0x80
 800805a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800805e:	e038      	b.n	80080d2 <UART_SetConfig+0x7ae>
 8008060:	697b      	ldr	r3, [r7, #20]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a71      	ldr	r2, [pc, #452]	; (800822c <UART_SetConfig+0x908>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d130      	bne.n	80080cc <UART_SetConfig+0x7a8>
 800806a:	4b6f      	ldr	r3, [pc, #444]	; (8008228 <UART_SetConfig+0x904>)
 800806c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800806e:	f003 0307 	and.w	r3, r3, #7
 8008072:	2b05      	cmp	r3, #5
 8008074:	d826      	bhi.n	80080c4 <UART_SetConfig+0x7a0>
 8008076:	a201      	add	r2, pc, #4	; (adr r2, 800807c <UART_SetConfig+0x758>)
 8008078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800807c:	08008095 	.word	0x08008095
 8008080:	0800809d 	.word	0x0800809d
 8008084:	080080a5 	.word	0x080080a5
 8008088:	080080ad 	.word	0x080080ad
 800808c:	080080b5 	.word	0x080080b5
 8008090:	080080bd 	.word	0x080080bd
 8008094:	2302      	movs	r3, #2
 8008096:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800809a:	e01a      	b.n	80080d2 <UART_SetConfig+0x7ae>
 800809c:	2304      	movs	r3, #4
 800809e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80080a2:	e016      	b.n	80080d2 <UART_SetConfig+0x7ae>
 80080a4:	2308      	movs	r3, #8
 80080a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80080aa:	e012      	b.n	80080d2 <UART_SetConfig+0x7ae>
 80080ac:	2310      	movs	r3, #16
 80080ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80080b2:	e00e      	b.n	80080d2 <UART_SetConfig+0x7ae>
 80080b4:	2320      	movs	r3, #32
 80080b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80080ba:	e00a      	b.n	80080d2 <UART_SetConfig+0x7ae>
 80080bc:	2340      	movs	r3, #64	; 0x40
 80080be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80080c2:	e006      	b.n	80080d2 <UART_SetConfig+0x7ae>
 80080c4:	2380      	movs	r3, #128	; 0x80
 80080c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80080ca:	e002      	b.n	80080d2 <UART_SetConfig+0x7ae>
 80080cc:	2380      	movs	r3, #128	; 0x80
 80080ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4a55      	ldr	r2, [pc, #340]	; (800822c <UART_SetConfig+0x908>)
 80080d8:	4293      	cmp	r3, r2
 80080da:	f040 80f8 	bne.w	80082ce <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80080de:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80080e2:	2b20      	cmp	r3, #32
 80080e4:	dc46      	bgt.n	8008174 <UART_SetConfig+0x850>
 80080e6:	2b02      	cmp	r3, #2
 80080e8:	db75      	blt.n	80081d6 <UART_SetConfig+0x8b2>
 80080ea:	3b02      	subs	r3, #2
 80080ec:	2b1e      	cmp	r3, #30
 80080ee:	d872      	bhi.n	80081d6 <UART_SetConfig+0x8b2>
 80080f0:	a201      	add	r2, pc, #4	; (adr r2, 80080f8 <UART_SetConfig+0x7d4>)
 80080f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080f6:	bf00      	nop
 80080f8:	0800817b 	.word	0x0800817b
 80080fc:	080081d7 	.word	0x080081d7
 8008100:	08008183 	.word	0x08008183
 8008104:	080081d7 	.word	0x080081d7
 8008108:	080081d7 	.word	0x080081d7
 800810c:	080081d7 	.word	0x080081d7
 8008110:	08008193 	.word	0x08008193
 8008114:	080081d7 	.word	0x080081d7
 8008118:	080081d7 	.word	0x080081d7
 800811c:	080081d7 	.word	0x080081d7
 8008120:	080081d7 	.word	0x080081d7
 8008124:	080081d7 	.word	0x080081d7
 8008128:	080081d7 	.word	0x080081d7
 800812c:	080081d7 	.word	0x080081d7
 8008130:	080081a3 	.word	0x080081a3
 8008134:	080081d7 	.word	0x080081d7
 8008138:	080081d7 	.word	0x080081d7
 800813c:	080081d7 	.word	0x080081d7
 8008140:	080081d7 	.word	0x080081d7
 8008144:	080081d7 	.word	0x080081d7
 8008148:	080081d7 	.word	0x080081d7
 800814c:	080081d7 	.word	0x080081d7
 8008150:	080081d7 	.word	0x080081d7
 8008154:	080081d7 	.word	0x080081d7
 8008158:	080081d7 	.word	0x080081d7
 800815c:	080081d7 	.word	0x080081d7
 8008160:	080081d7 	.word	0x080081d7
 8008164:	080081d7 	.word	0x080081d7
 8008168:	080081d7 	.word	0x080081d7
 800816c:	080081d7 	.word	0x080081d7
 8008170:	080081c9 	.word	0x080081c9
 8008174:	2b40      	cmp	r3, #64	; 0x40
 8008176:	d02a      	beq.n	80081ce <UART_SetConfig+0x8aa>
 8008178:	e02d      	b.n	80081d6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800817a:	f7fe fb11 	bl	80067a0 <HAL_RCCEx_GetD3PCLK1Freq>
 800817e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008180:	e02f      	b.n	80081e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008182:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008186:	4618      	mov	r0, r3
 8008188:	f7fe fb20 	bl	80067cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800818c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800818e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008190:	e027      	b.n	80081e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008192:	f107 0318 	add.w	r3, r7, #24
 8008196:	4618      	mov	r0, r3
 8008198:	f7fe fc6c 	bl	8006a74 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800819c:	69fb      	ldr	r3, [r7, #28]
 800819e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80081a0:	e01f      	b.n	80081e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80081a2:	4b21      	ldr	r3, [pc, #132]	; (8008228 <UART_SetConfig+0x904>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f003 0320 	and.w	r3, r3, #32
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d009      	beq.n	80081c2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80081ae:	4b1e      	ldr	r3, [pc, #120]	; (8008228 <UART_SetConfig+0x904>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	08db      	lsrs	r3, r3, #3
 80081b4:	f003 0303 	and.w	r3, r3, #3
 80081b8:	4a1d      	ldr	r2, [pc, #116]	; (8008230 <UART_SetConfig+0x90c>)
 80081ba:	fa22 f303 	lsr.w	r3, r2, r3
 80081be:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80081c0:	e00f      	b.n	80081e2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80081c2:	4b1b      	ldr	r3, [pc, #108]	; (8008230 <UART_SetConfig+0x90c>)
 80081c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80081c6:	e00c      	b.n	80081e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80081c8:	4b1a      	ldr	r3, [pc, #104]	; (8008234 <UART_SetConfig+0x910>)
 80081ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80081cc:	e009      	b.n	80081e2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80081d4:	e005      	b.n	80081e2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80081d6:	2300      	movs	r3, #0
 80081d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80081da:	2301      	movs	r3, #1
 80081dc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80081e0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80081e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	f000 81ee 	beq.w	80085c6 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ee:	4a12      	ldr	r2, [pc, #72]	; (8008238 <UART_SetConfig+0x914>)
 80081f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081f4:	461a      	mov	r2, r3
 80081f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80081fc:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	685a      	ldr	r2, [r3, #4]
 8008202:	4613      	mov	r3, r2
 8008204:	005b      	lsls	r3, r3, #1
 8008206:	4413      	add	r3, r2
 8008208:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800820a:	429a      	cmp	r2, r3
 800820c:	d305      	bcc.n	800821a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800820e:	697b      	ldr	r3, [r7, #20]
 8008210:	685b      	ldr	r3, [r3, #4]
 8008212:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008214:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008216:	429a      	cmp	r2, r3
 8008218:	d910      	bls.n	800823c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800821a:	2301      	movs	r3, #1
 800821c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8008220:	e1d1      	b.n	80085c6 <UART_SetConfig+0xca2>
 8008222:	bf00      	nop
 8008224:	40011c00 	.word	0x40011c00
 8008228:	58024400 	.word	0x58024400
 800822c:	58000c00 	.word	0x58000c00
 8008230:	03d09000 	.word	0x03d09000
 8008234:	003d0900 	.word	0x003d0900
 8008238:	0800a074 	.word	0x0800a074
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800823c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800823e:	2200      	movs	r2, #0
 8008240:	60bb      	str	r3, [r7, #8]
 8008242:	60fa      	str	r2, [r7, #12]
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008248:	4ac0      	ldr	r2, [pc, #768]	; (800854c <UART_SetConfig+0xc28>)
 800824a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800824e:	b29b      	uxth	r3, r3
 8008250:	2200      	movs	r2, #0
 8008252:	603b      	str	r3, [r7, #0]
 8008254:	607a      	str	r2, [r7, #4]
 8008256:	e9d7 2300 	ldrd	r2, r3, [r7]
 800825a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800825e:	f7f8 f8a7 	bl	80003b0 <__aeabi_uldivmod>
 8008262:	4602      	mov	r2, r0
 8008264:	460b      	mov	r3, r1
 8008266:	4610      	mov	r0, r2
 8008268:	4619      	mov	r1, r3
 800826a:	f04f 0200 	mov.w	r2, #0
 800826e:	f04f 0300 	mov.w	r3, #0
 8008272:	020b      	lsls	r3, r1, #8
 8008274:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008278:	0202      	lsls	r2, r0, #8
 800827a:	6979      	ldr	r1, [r7, #20]
 800827c:	6849      	ldr	r1, [r1, #4]
 800827e:	0849      	lsrs	r1, r1, #1
 8008280:	2000      	movs	r0, #0
 8008282:	460c      	mov	r4, r1
 8008284:	4605      	mov	r5, r0
 8008286:	eb12 0804 	adds.w	r8, r2, r4
 800828a:	eb43 0905 	adc.w	r9, r3, r5
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	685b      	ldr	r3, [r3, #4]
 8008292:	2200      	movs	r2, #0
 8008294:	469a      	mov	sl, r3
 8008296:	4693      	mov	fp, r2
 8008298:	4652      	mov	r2, sl
 800829a:	465b      	mov	r3, fp
 800829c:	4640      	mov	r0, r8
 800829e:	4649      	mov	r1, r9
 80082a0:	f7f8 f886 	bl	80003b0 <__aeabi_uldivmod>
 80082a4:	4602      	mov	r2, r0
 80082a6:	460b      	mov	r3, r1
 80082a8:	4613      	mov	r3, r2
 80082aa:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80082ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80082b2:	d308      	bcc.n	80082c6 <UART_SetConfig+0x9a2>
 80082b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80082ba:	d204      	bcs.n	80082c6 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 80082bc:	697b      	ldr	r3, [r7, #20]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80082c2:	60da      	str	r2, [r3, #12]
 80082c4:	e17f      	b.n	80085c6 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80082cc:	e17b      	b.n	80085c6 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	69db      	ldr	r3, [r3, #28]
 80082d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082d6:	f040 80bd 	bne.w	8008454 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 80082da:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80082de:	2b20      	cmp	r3, #32
 80082e0:	dc48      	bgt.n	8008374 <UART_SetConfig+0xa50>
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	db7b      	blt.n	80083de <UART_SetConfig+0xaba>
 80082e6:	2b20      	cmp	r3, #32
 80082e8:	d879      	bhi.n	80083de <UART_SetConfig+0xaba>
 80082ea:	a201      	add	r2, pc, #4	; (adr r2, 80082f0 <UART_SetConfig+0x9cc>)
 80082ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082f0:	0800837b 	.word	0x0800837b
 80082f4:	08008383 	.word	0x08008383
 80082f8:	080083df 	.word	0x080083df
 80082fc:	080083df 	.word	0x080083df
 8008300:	0800838b 	.word	0x0800838b
 8008304:	080083df 	.word	0x080083df
 8008308:	080083df 	.word	0x080083df
 800830c:	080083df 	.word	0x080083df
 8008310:	0800839b 	.word	0x0800839b
 8008314:	080083df 	.word	0x080083df
 8008318:	080083df 	.word	0x080083df
 800831c:	080083df 	.word	0x080083df
 8008320:	080083df 	.word	0x080083df
 8008324:	080083df 	.word	0x080083df
 8008328:	080083df 	.word	0x080083df
 800832c:	080083df 	.word	0x080083df
 8008330:	080083ab 	.word	0x080083ab
 8008334:	080083df 	.word	0x080083df
 8008338:	080083df 	.word	0x080083df
 800833c:	080083df 	.word	0x080083df
 8008340:	080083df 	.word	0x080083df
 8008344:	080083df 	.word	0x080083df
 8008348:	080083df 	.word	0x080083df
 800834c:	080083df 	.word	0x080083df
 8008350:	080083df 	.word	0x080083df
 8008354:	080083df 	.word	0x080083df
 8008358:	080083df 	.word	0x080083df
 800835c:	080083df 	.word	0x080083df
 8008360:	080083df 	.word	0x080083df
 8008364:	080083df 	.word	0x080083df
 8008368:	080083df 	.word	0x080083df
 800836c:	080083df 	.word	0x080083df
 8008370:	080083d1 	.word	0x080083d1
 8008374:	2b40      	cmp	r3, #64	; 0x40
 8008376:	d02e      	beq.n	80083d6 <UART_SetConfig+0xab2>
 8008378:	e031      	b.n	80083de <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800837a:	f7fd faeb 	bl	8005954 <HAL_RCC_GetPCLK1Freq>
 800837e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008380:	e033      	b.n	80083ea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008382:	f7fd fafd 	bl	8005980 <HAL_RCC_GetPCLK2Freq>
 8008386:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008388:	e02f      	b.n	80083ea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800838a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800838e:	4618      	mov	r0, r3
 8008390:	f7fe fa1c 	bl	80067cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008396:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008398:	e027      	b.n	80083ea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800839a:	f107 0318 	add.w	r3, r7, #24
 800839e:	4618      	mov	r0, r3
 80083a0:	f7fe fb68 	bl	8006a74 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80083a4:	69fb      	ldr	r3, [r7, #28]
 80083a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80083a8:	e01f      	b.n	80083ea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80083aa:	4b69      	ldr	r3, [pc, #420]	; (8008550 <UART_SetConfig+0xc2c>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f003 0320 	and.w	r3, r3, #32
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d009      	beq.n	80083ca <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80083b6:	4b66      	ldr	r3, [pc, #408]	; (8008550 <UART_SetConfig+0xc2c>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	08db      	lsrs	r3, r3, #3
 80083bc:	f003 0303 	and.w	r3, r3, #3
 80083c0:	4a64      	ldr	r2, [pc, #400]	; (8008554 <UART_SetConfig+0xc30>)
 80083c2:	fa22 f303 	lsr.w	r3, r2, r3
 80083c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80083c8:	e00f      	b.n	80083ea <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 80083ca:	4b62      	ldr	r3, [pc, #392]	; (8008554 <UART_SetConfig+0xc30>)
 80083cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80083ce:	e00c      	b.n	80083ea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80083d0:	4b61      	ldr	r3, [pc, #388]	; (8008558 <UART_SetConfig+0xc34>)
 80083d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80083d4:	e009      	b.n	80083ea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80083d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80083da:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80083dc:	e005      	b.n	80083ea <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 80083de:	2300      	movs	r3, #0
 80083e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80083e2:	2301      	movs	r3, #1
 80083e4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80083e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80083ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	f000 80ea 	beq.w	80085c6 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083f6:	4a55      	ldr	r2, [pc, #340]	; (800854c <UART_SetConfig+0xc28>)
 80083f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80083fc:	461a      	mov	r2, r3
 80083fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008400:	fbb3 f3f2 	udiv	r3, r3, r2
 8008404:	005a      	lsls	r2, r3, #1
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	685b      	ldr	r3, [r3, #4]
 800840a:	085b      	lsrs	r3, r3, #1
 800840c:	441a      	add	r2, r3
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	685b      	ldr	r3, [r3, #4]
 8008412:	fbb2 f3f3 	udiv	r3, r2, r3
 8008416:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800841a:	2b0f      	cmp	r3, #15
 800841c:	d916      	bls.n	800844c <UART_SetConfig+0xb28>
 800841e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008420:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008424:	d212      	bcs.n	800844c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008428:	b29b      	uxth	r3, r3
 800842a:	f023 030f 	bic.w	r3, r3, #15
 800842e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008432:	085b      	lsrs	r3, r3, #1
 8008434:	b29b      	uxth	r3, r3
 8008436:	f003 0307 	and.w	r3, r3, #7
 800843a:	b29a      	uxth	r2, r3
 800843c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800843e:	4313      	orrs	r3, r2
 8008440:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8008448:	60da      	str	r2, [r3, #12]
 800844a:	e0bc      	b.n	80085c6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800844c:	2301      	movs	r3, #1
 800844e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8008452:	e0b8      	b.n	80085c6 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008454:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008458:	2b20      	cmp	r3, #32
 800845a:	dc4b      	bgt.n	80084f4 <UART_SetConfig+0xbd0>
 800845c:	2b00      	cmp	r3, #0
 800845e:	f2c0 8087 	blt.w	8008570 <UART_SetConfig+0xc4c>
 8008462:	2b20      	cmp	r3, #32
 8008464:	f200 8084 	bhi.w	8008570 <UART_SetConfig+0xc4c>
 8008468:	a201      	add	r2, pc, #4	; (adr r2, 8008470 <UART_SetConfig+0xb4c>)
 800846a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800846e:	bf00      	nop
 8008470:	080084fb 	.word	0x080084fb
 8008474:	08008503 	.word	0x08008503
 8008478:	08008571 	.word	0x08008571
 800847c:	08008571 	.word	0x08008571
 8008480:	0800850b 	.word	0x0800850b
 8008484:	08008571 	.word	0x08008571
 8008488:	08008571 	.word	0x08008571
 800848c:	08008571 	.word	0x08008571
 8008490:	0800851b 	.word	0x0800851b
 8008494:	08008571 	.word	0x08008571
 8008498:	08008571 	.word	0x08008571
 800849c:	08008571 	.word	0x08008571
 80084a0:	08008571 	.word	0x08008571
 80084a4:	08008571 	.word	0x08008571
 80084a8:	08008571 	.word	0x08008571
 80084ac:	08008571 	.word	0x08008571
 80084b0:	0800852b 	.word	0x0800852b
 80084b4:	08008571 	.word	0x08008571
 80084b8:	08008571 	.word	0x08008571
 80084bc:	08008571 	.word	0x08008571
 80084c0:	08008571 	.word	0x08008571
 80084c4:	08008571 	.word	0x08008571
 80084c8:	08008571 	.word	0x08008571
 80084cc:	08008571 	.word	0x08008571
 80084d0:	08008571 	.word	0x08008571
 80084d4:	08008571 	.word	0x08008571
 80084d8:	08008571 	.word	0x08008571
 80084dc:	08008571 	.word	0x08008571
 80084e0:	08008571 	.word	0x08008571
 80084e4:	08008571 	.word	0x08008571
 80084e8:	08008571 	.word	0x08008571
 80084ec:	08008571 	.word	0x08008571
 80084f0:	08008563 	.word	0x08008563
 80084f4:	2b40      	cmp	r3, #64	; 0x40
 80084f6:	d037      	beq.n	8008568 <UART_SetConfig+0xc44>
 80084f8:	e03a      	b.n	8008570 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084fa:	f7fd fa2b 	bl	8005954 <HAL_RCC_GetPCLK1Freq>
 80084fe:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008500:	e03c      	b.n	800857c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008502:	f7fd fa3d 	bl	8005980 <HAL_RCC_GetPCLK2Freq>
 8008506:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008508:	e038      	b.n	800857c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800850a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800850e:	4618      	mov	r0, r3
 8008510:	f7fe f95c 	bl	80067cc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008516:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008518:	e030      	b.n	800857c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800851a:	f107 0318 	add.w	r3, r7, #24
 800851e:	4618      	mov	r0, r3
 8008520:	f7fe faa8 	bl	8006a74 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008524:	69fb      	ldr	r3, [r7, #28]
 8008526:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008528:	e028      	b.n	800857c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800852a:	4b09      	ldr	r3, [pc, #36]	; (8008550 <UART_SetConfig+0xc2c>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f003 0320 	and.w	r3, r3, #32
 8008532:	2b00      	cmp	r3, #0
 8008534:	d012      	beq.n	800855c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008536:	4b06      	ldr	r3, [pc, #24]	; (8008550 <UART_SetConfig+0xc2c>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	08db      	lsrs	r3, r3, #3
 800853c:	f003 0303 	and.w	r3, r3, #3
 8008540:	4a04      	ldr	r2, [pc, #16]	; (8008554 <UART_SetConfig+0xc30>)
 8008542:	fa22 f303 	lsr.w	r3, r2, r3
 8008546:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008548:	e018      	b.n	800857c <UART_SetConfig+0xc58>
 800854a:	bf00      	nop
 800854c:	0800a074 	.word	0x0800a074
 8008550:	58024400 	.word	0x58024400
 8008554:	03d09000 	.word	0x03d09000
 8008558:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800855c:	4b24      	ldr	r3, [pc, #144]	; (80085f0 <UART_SetConfig+0xccc>)
 800855e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008560:	e00c      	b.n	800857c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008562:	4b24      	ldr	r3, [pc, #144]	; (80085f4 <UART_SetConfig+0xcd0>)
 8008564:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008566:	e009      	b.n	800857c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008568:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800856c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800856e:	e005      	b.n	800857c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8008570:	2300      	movs	r3, #0
 8008572:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8008574:	2301      	movs	r3, #1
 8008576:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800857a:	bf00      	nop
    }

    if (pclk != 0U)
 800857c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800857e:	2b00      	cmp	r3, #0
 8008580:	d021      	beq.n	80085c6 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008586:	4a1c      	ldr	r2, [pc, #112]	; (80085f8 <UART_SetConfig+0xcd4>)
 8008588:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800858c:	461a      	mov	r2, r3
 800858e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008590:	fbb3 f2f2 	udiv	r2, r3, r2
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	085b      	lsrs	r3, r3, #1
 800859a:	441a      	add	r2, r3
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	685b      	ldr	r3, [r3, #4]
 80085a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80085a4:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085a8:	2b0f      	cmp	r3, #15
 80085aa:	d909      	bls.n	80085c0 <UART_SetConfig+0xc9c>
 80085ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085b2:	d205      	bcs.n	80085c0 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80085b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085b6:	b29a      	uxth	r2, r3
 80085b8:	697b      	ldr	r3, [r7, #20]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	60da      	str	r2, [r3, #12]
 80085be:	e002      	b.n	80085c6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80085c0:	2301      	movs	r3, #1
 80085c2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	2201      	movs	r2, #1
 80085ca:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80085ce:	697b      	ldr	r3, [r7, #20]
 80085d0:	2201      	movs	r2, #1
 80085d2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	2200      	movs	r2, #0
 80085da:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	2200      	movs	r2, #0
 80085e0:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80085e2:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3748      	adds	r7, #72	; 0x48
 80085ea:	46bd      	mov	sp, r7
 80085ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80085f0:	03d09000 	.word	0x03d09000
 80085f4:	003d0900 	.word	0x003d0900
 80085f8:	0800a074 	.word	0x0800a074

080085fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b083      	sub	sp, #12
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008608:	f003 0301 	and.w	r3, r3, #1
 800860c:	2b00      	cmp	r3, #0
 800860e:	d00a      	beq.n	8008626 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	430a      	orrs	r2, r1
 8008624:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800862a:	f003 0302 	and.w	r3, r3, #2
 800862e:	2b00      	cmp	r3, #0
 8008630:	d00a      	beq.n	8008648 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	430a      	orrs	r2, r1
 8008646:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800864c:	f003 0304 	and.w	r3, r3, #4
 8008650:	2b00      	cmp	r3, #0
 8008652:	d00a      	beq.n	800866a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	685b      	ldr	r3, [r3, #4]
 800865a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	430a      	orrs	r2, r1
 8008668:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800866e:	f003 0308 	and.w	r3, r3, #8
 8008672:	2b00      	cmp	r3, #0
 8008674:	d00a      	beq.n	800868c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	430a      	orrs	r2, r1
 800868a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008690:	f003 0310 	and.w	r3, r3, #16
 8008694:	2b00      	cmp	r3, #0
 8008696:	d00a      	beq.n	80086ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	689b      	ldr	r3, [r3, #8]
 800869e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	430a      	orrs	r2, r1
 80086ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086b2:	f003 0320 	and.w	r3, r3, #32
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00a      	beq.n	80086d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	430a      	orrs	r2, r1
 80086ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d01a      	beq.n	8008712 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	430a      	orrs	r2, r1
 80086f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80086fa:	d10a      	bne.n	8008712 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	430a      	orrs	r2, r1
 8008710:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008716:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800871a:	2b00      	cmp	r3, #0
 800871c:	d00a      	beq.n	8008734 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	430a      	orrs	r2, r1
 8008732:	605a      	str	r2, [r3, #4]
  }
}
 8008734:	bf00      	nop
 8008736:	370c      	adds	r7, #12
 8008738:	46bd      	mov	sp, r7
 800873a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873e:	4770      	bx	lr

08008740 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008740:	b580      	push	{r7, lr}
 8008742:	b086      	sub	sp, #24
 8008744:	af02      	add	r7, sp, #8
 8008746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2200      	movs	r2, #0
 800874c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008750:	f7f8 fe64 	bl	800141c <HAL_GetTick>
 8008754:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f003 0308 	and.w	r3, r3, #8
 8008760:	2b08      	cmp	r3, #8
 8008762:	d10e      	bne.n	8008782 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008764:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008768:	9300      	str	r3, [sp, #0]
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2200      	movs	r2, #0
 800876e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 f82f 	bl	80087d6 <UART_WaitOnFlagUntilTimeout>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d001      	beq.n	8008782 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800877e:	2303      	movs	r3, #3
 8008780:	e025      	b.n	80087ce <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f003 0304 	and.w	r3, r3, #4
 800878c:	2b04      	cmp	r3, #4
 800878e:	d10e      	bne.n	80087ae <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008790:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008794:	9300      	str	r3, [sp, #0]
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	2200      	movs	r2, #0
 800879a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 f819 	bl	80087d6 <UART_WaitOnFlagUntilTimeout>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d001      	beq.n	80087ae <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087aa:	2303      	movs	r3, #3
 80087ac:	e00f      	b.n	80087ce <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2220      	movs	r2, #32
 80087b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	2220      	movs	r2, #32
 80087ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2200      	movs	r2, #0
 80087c2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2200      	movs	r2, #0
 80087c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80087cc:	2300      	movs	r3, #0
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	3710      	adds	r7, #16
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}

080087d6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80087d6:	b580      	push	{r7, lr}
 80087d8:	b09c      	sub	sp, #112	; 0x70
 80087da:	af00      	add	r7, sp, #0
 80087dc:	60f8      	str	r0, [r7, #12]
 80087de:	60b9      	str	r1, [r7, #8]
 80087e0:	603b      	str	r3, [r7, #0]
 80087e2:	4613      	mov	r3, r2
 80087e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087e6:	e0a9      	b.n	800893c <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80087ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80087ee:	f000 80a5 	beq.w	800893c <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087f2:	f7f8 fe13 	bl	800141c <HAL_GetTick>
 80087f6:	4602      	mov	r2, r0
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	1ad3      	subs	r3, r2, r3
 80087fc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80087fe:	429a      	cmp	r2, r3
 8008800:	d302      	bcc.n	8008808 <UART_WaitOnFlagUntilTimeout+0x32>
 8008802:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008804:	2b00      	cmp	r3, #0
 8008806:	d140      	bne.n	800888a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800880e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008810:	e853 3f00 	ldrex	r3, [r3]
 8008814:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008816:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008818:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800881c:	667b      	str	r3, [r7, #100]	; 0x64
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	461a      	mov	r2, r3
 8008824:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008826:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008828:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800882a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800882c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800882e:	e841 2300 	strex	r3, r2, [r1]
 8008832:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008834:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008836:	2b00      	cmp	r3, #0
 8008838:	d1e6      	bne.n	8008808 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	3308      	adds	r3, #8
 8008840:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008842:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008844:	e853 3f00 	ldrex	r3, [r3]
 8008848:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800884a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800884c:	f023 0301 	bic.w	r3, r3, #1
 8008850:	663b      	str	r3, [r7, #96]	; 0x60
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	3308      	adds	r3, #8
 8008858:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800885a:	64ba      	str	r2, [r7, #72]	; 0x48
 800885c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800885e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008860:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008862:	e841 2300 	strex	r3, r2, [r1]
 8008866:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008868:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800886a:	2b00      	cmp	r3, #0
 800886c:	d1e5      	bne.n	800883a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2220      	movs	r2, #32
 8008872:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2220      	movs	r2, #32
 800887a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2200      	movs	r2, #0
 8008882:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008886:	2303      	movs	r3, #3
 8008888:	e069      	b.n	800895e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f003 0304 	and.w	r3, r3, #4
 8008894:	2b00      	cmp	r3, #0
 8008896:	d051      	beq.n	800893c <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	69db      	ldr	r3, [r3, #28]
 800889e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80088a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088a6:	d149      	bne.n	800893c <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80088b0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088ba:	e853 3f00 	ldrex	r3, [r3]
 80088be:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80088c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80088c6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	461a      	mov	r2, r3
 80088ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80088d0:	637b      	str	r3, [r7, #52]	; 0x34
 80088d2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80088d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80088d8:	e841 2300 	strex	r3, r2, [r1]
 80088dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80088de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d1e6      	bne.n	80088b2 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	3308      	adds	r3, #8
 80088ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	e853 3f00 	ldrex	r3, [r3]
 80088f2:	613b      	str	r3, [r7, #16]
   return(result);
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	f023 0301 	bic.w	r3, r3, #1
 80088fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	3308      	adds	r3, #8
 8008902:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008904:	623a      	str	r2, [r7, #32]
 8008906:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008908:	69f9      	ldr	r1, [r7, #28]
 800890a:	6a3a      	ldr	r2, [r7, #32]
 800890c:	e841 2300 	strex	r3, r2, [r1]
 8008910:	61bb      	str	r3, [r7, #24]
   return(result);
 8008912:	69bb      	ldr	r3, [r7, #24]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d1e5      	bne.n	80088e4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2220      	movs	r2, #32
 800891c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	2220      	movs	r2, #32
 8008924:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2220      	movs	r2, #32
 800892c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2200      	movs	r2, #0
 8008934:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008938:	2303      	movs	r3, #3
 800893a:	e010      	b.n	800895e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	69da      	ldr	r2, [r3, #28]
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	4013      	ands	r3, r2
 8008946:	68ba      	ldr	r2, [r7, #8]
 8008948:	429a      	cmp	r2, r3
 800894a:	bf0c      	ite	eq
 800894c:	2301      	moveq	r3, #1
 800894e:	2300      	movne	r3, #0
 8008950:	b2db      	uxtb	r3, r3
 8008952:	461a      	mov	r2, r3
 8008954:	79fb      	ldrb	r3, [r7, #7]
 8008956:	429a      	cmp	r2, r3
 8008958:	f43f af46 	beq.w	80087e8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800895c:	2300      	movs	r3, #0
}
 800895e:	4618      	mov	r0, r3
 8008960:	3770      	adds	r7, #112	; 0x70
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}

08008966 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008966:	b480      	push	{r7}
 8008968:	b08f      	sub	sp, #60	; 0x3c
 800896a:	af00      	add	r7, sp, #0
 800896c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008974:	6a3b      	ldr	r3, [r7, #32]
 8008976:	e853 3f00 	ldrex	r3, [r3]
 800897a:	61fb      	str	r3, [r7, #28]
   return(result);
 800897c:	69fb      	ldr	r3, [r7, #28]
 800897e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008982:	637b      	str	r3, [r7, #52]	; 0x34
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	461a      	mov	r2, r3
 800898a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800898c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800898e:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008990:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008992:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008994:	e841 2300 	strex	r3, r2, [r1]
 8008998:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800899a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800899c:	2b00      	cmp	r3, #0
 800899e:	d1e6      	bne.n	800896e <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	3308      	adds	r3, #8
 80089a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	e853 3f00 	ldrex	r3, [r3]
 80089ae:	60bb      	str	r3, [r7, #8]
   return(result);
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80089b6:	633b      	str	r3, [r7, #48]	; 0x30
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	3308      	adds	r3, #8
 80089be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089c0:	61ba      	str	r2, [r7, #24]
 80089c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c4:	6979      	ldr	r1, [r7, #20]
 80089c6:	69ba      	ldr	r2, [r7, #24]
 80089c8:	e841 2300 	strex	r3, r2, [r1]
 80089cc:	613b      	str	r3, [r7, #16]
   return(result);
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d1e5      	bne.n	80089a0 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2220      	movs	r2, #32
 80089d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 80089dc:	bf00      	nop
 80089de:	373c      	adds	r7, #60	; 0x3c
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr

080089e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b095      	sub	sp, #84	; 0x54
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089f8:	e853 3f00 	ldrex	r3, [r3]
 80089fc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80089fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a00:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a04:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	461a      	mov	r2, r3
 8008a0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a0e:	643b      	str	r3, [r7, #64]	; 0x40
 8008a10:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a12:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008a14:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008a16:	e841 2300 	strex	r3, r2, [r1]
 8008a1a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d1e6      	bne.n	80089f0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	3308      	adds	r3, #8
 8008a28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2a:	6a3b      	ldr	r3, [r7, #32]
 8008a2c:	e853 3f00 	ldrex	r3, [r3]
 8008a30:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a32:	69fa      	ldr	r2, [r7, #28]
 8008a34:	4b1e      	ldr	r3, [pc, #120]	; (8008ab0 <UART_EndRxTransfer+0xc8>)
 8008a36:	4013      	ands	r3, r2
 8008a38:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	3308      	adds	r3, #8
 8008a40:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a42:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008a44:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a46:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a4a:	e841 2300 	strex	r3, r2, [r1]
 8008a4e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d1e5      	bne.n	8008a22 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d118      	bne.n	8008a90 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	e853 3f00 	ldrex	r3, [r3]
 8008a6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	f023 0310 	bic.w	r3, r3, #16
 8008a72:	647b      	str	r3, [r7, #68]	; 0x44
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	461a      	mov	r2, r3
 8008a7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a7c:	61bb      	str	r3, [r7, #24]
 8008a7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a80:	6979      	ldr	r1, [r7, #20]
 8008a82:	69ba      	ldr	r2, [r7, #24]
 8008a84:	e841 2300 	strex	r3, r2, [r1]
 8008a88:	613b      	str	r3, [r7, #16]
   return(result);
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d1e6      	bne.n	8008a5e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2220      	movs	r2, #32
 8008a94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	671a      	str	r2, [r3, #112]	; 0x70
}
 8008aa4:	bf00      	nop
 8008aa6:	3754      	adds	r7, #84	; 0x54
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr
 8008ab0:	effffffe 	.word	0xeffffffe

08008ab4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b090      	sub	sp, #64	; 0x40
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ac0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	69db      	ldr	r3, [r3, #28]
 8008ac6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008aca:	d037      	beq.n	8008b3c <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8008acc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008ad4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	3308      	adds	r3, #8
 8008ada:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ade:	e853 3f00 	ldrex	r3, [r3]
 8008ae2:	623b      	str	r3, [r7, #32]
   return(result);
 8008ae4:	6a3b      	ldr	r3, [r7, #32]
 8008ae6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008aea:	63bb      	str	r3, [r7, #56]	; 0x38
 8008aec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	3308      	adds	r3, #8
 8008af2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008af4:	633a      	str	r2, [r7, #48]	; 0x30
 8008af6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008af8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008afa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008afc:	e841 2300 	strex	r3, r2, [r1]
 8008b00:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d1e5      	bne.n	8008ad4 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	e853 3f00 	ldrex	r3, [r3]
 8008b14:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b1c:	637b      	str	r3, [r7, #52]	; 0x34
 8008b1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	461a      	mov	r2, r3
 8008b24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b26:	61fb      	str	r3, [r7, #28]
 8008b28:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b2a:	69b9      	ldr	r1, [r7, #24]
 8008b2c:	69fa      	ldr	r2, [r7, #28]
 8008b2e:	e841 2300 	strex	r3, r2, [r1]
 8008b32:	617b      	str	r3, [r7, #20]
   return(result);
 8008b34:	697b      	ldr	r3, [r7, #20]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d1e6      	bne.n	8008b08 <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008b3a:	e002      	b.n	8008b42 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8008b3c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008b3e:	f7f7 ff43 	bl	80009c8 <HAL_UART_TxCpltCallback>
}
 8008b42:	bf00      	nop
 8008b44:	3740      	adds	r7, #64	; 0x40
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}

08008b4a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008b4a:	b580      	push	{r7, lr}
 8008b4c:	b084      	sub	sp, #16
 8008b4e:	af00      	add	r7, sp, #0
 8008b50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b56:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008b58:	68f8      	ldr	r0, [r7, #12]
 8008b5a:	f7fe fec3 	bl	80078e4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b5e:	bf00      	nop
 8008b60:	3710      	adds	r7, #16
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}

08008b66 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008b66:	b580      	push	{r7, lr}
 8008b68:	b086      	sub	sp, #24
 8008b6a:	af00      	add	r7, sp, #0
 8008b6c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b72:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b7a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008b7c:	697b      	ldr	r3, [r7, #20]
 8008b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b82:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	689b      	ldr	r3, [r3, #8]
 8008b8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b8e:	2b80      	cmp	r3, #128	; 0x80
 8008b90:	d109      	bne.n	8008ba6 <UART_DMAError+0x40>
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	2b21      	cmp	r3, #33	; 0x21
 8008b96:	d106      	bne.n	8008ba6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8008ba0:	6978      	ldr	r0, [r7, #20]
 8008ba2:	f7ff fee0 	bl	8008966 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008ba6:	697b      	ldr	r3, [r7, #20]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	689b      	ldr	r3, [r3, #8]
 8008bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb0:	2b40      	cmp	r3, #64	; 0x40
 8008bb2:	d109      	bne.n	8008bc8 <UART_DMAError+0x62>
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	2b22      	cmp	r3, #34	; 0x22
 8008bb8:	d106      	bne.n	8008bc8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008bba:	697b      	ldr	r3, [r7, #20]
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8008bc2:	6978      	ldr	r0, [r7, #20]
 8008bc4:	f7ff ff10 	bl	80089e8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008bc8:	697b      	ldr	r3, [r7, #20]
 8008bca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008bce:	f043 0210 	orr.w	r2, r3, #16
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008bd8:	6978      	ldr	r0, [r7, #20]
 8008bda:	f7fe fe8d 	bl	80078f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008bde:	bf00      	nop
 8008be0:	3718      	adds	r7, #24
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd80      	pop	{r7, pc}

08008be6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008be6:	b580      	push	{r7, lr}
 8008be8:	b084      	sub	sp, #16
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bf2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c04:	68f8      	ldr	r0, [r7, #12]
 8008c06:	f7fe fe77 	bl	80078f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c0a:	bf00      	nop
 8008c0c:	3710      	adds	r7, #16
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}

08008c12 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c12:	b580      	push	{r7, lr}
 8008c14:	b088      	sub	sp, #32
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	e853 3f00 	ldrex	r3, [r3]
 8008c26:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c2e:	61fb      	str	r3, [r7, #28]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	461a      	mov	r2, r3
 8008c36:	69fb      	ldr	r3, [r7, #28]
 8008c38:	61bb      	str	r3, [r7, #24]
 8008c3a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c3c:	6979      	ldr	r1, [r7, #20]
 8008c3e:	69ba      	ldr	r2, [r7, #24]
 8008c40:	e841 2300 	strex	r3, r2, [r1]
 8008c44:	613b      	str	r3, [r7, #16]
   return(result);
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d1e6      	bne.n	8008c1a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2220      	movs	r2, #32
 8008c50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2200      	movs	r2, #0
 8008c58:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f7f7 feb4 	bl	80009c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c60:	bf00      	nop
 8008c62:	3720      	adds	r7, #32
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}

08008c68 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b083      	sub	sp, #12
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008c70:	bf00      	nop
 8008c72:	370c      	adds	r7, #12
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr

08008c7c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008c84:	bf00      	nop
 8008c86:	370c      	adds	r7, #12
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr

08008c90 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008c98:	bf00      	nop
 8008c9a:	370c      	adds	r7, #12
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008ca4:	b480      	push	{r7}
 8008ca6:	b085      	sub	sp, #20
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008cb2:	2b01      	cmp	r3, #1
 8008cb4:	d101      	bne.n	8008cba <HAL_UARTEx_DisableFifoMode+0x16>
 8008cb6:	2302      	movs	r3, #2
 8008cb8:	e027      	b.n	8008d0a <HAL_UARTEx_DisableFifoMode+0x66>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2224      	movs	r2, #36	; 0x24
 8008cc6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	681a      	ldr	r2, [r3, #0]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f022 0201 	bic.w	r2, r2, #1
 8008ce0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008ce8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2200      	movs	r2, #0
 8008cee:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	68fa      	ldr	r2, [r7, #12]
 8008cf6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2220      	movs	r2, #32
 8008cfc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008d08:	2300      	movs	r3, #0
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3714      	adds	r7, #20
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d14:	4770      	bx	lr

08008d16 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d16:	b580      	push	{r7, lr}
 8008d18:	b084      	sub	sp, #16
 8008d1a:	af00      	add	r7, sp, #0
 8008d1c:	6078      	str	r0, [r7, #4]
 8008d1e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d101      	bne.n	8008d2e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008d2a:	2302      	movs	r3, #2
 8008d2c:	e02d      	b.n	8008d8a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2201      	movs	r2, #1
 8008d32:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2224      	movs	r2, #36	; 0x24
 8008d3a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	681a      	ldr	r2, [r3, #0]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f022 0201 	bic.w	r2, r2, #1
 8008d54:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	683a      	ldr	r2, [r7, #0]
 8008d66:	430a      	orrs	r2, r1
 8008d68:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d6a:	6878      	ldr	r0, [r7, #4]
 8008d6c:	f000 f850 	bl	8008e10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	68fa      	ldr	r2, [r7, #12]
 8008d76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2220      	movs	r2, #32
 8008d7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2200      	movs	r2, #0
 8008d84:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008d88:	2300      	movs	r3, #0
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	3710      	adds	r7, #16
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}

08008d92 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d92:	b580      	push	{r7, lr}
 8008d94:	b084      	sub	sp, #16
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
 8008d9a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008da2:	2b01      	cmp	r3, #1
 8008da4:	d101      	bne.n	8008daa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008da6:	2302      	movs	r3, #2
 8008da8:	e02d      	b.n	8008e06 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2201      	movs	r2, #1
 8008dae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2224      	movs	r2, #36	; 0x24
 8008db6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	681a      	ldr	r2, [r3, #0]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	f022 0201 	bic.w	r2, r2, #1
 8008dd0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	689b      	ldr	r3, [r3, #8]
 8008dd8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	683a      	ldr	r2, [r7, #0]
 8008de2:	430a      	orrs	r2, r1
 8008de4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f000 f812 	bl	8008e10 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	68fa      	ldr	r2, [r7, #12]
 8008df2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2220      	movs	r2, #32
 8008df8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008e04:	2300      	movs	r3, #0
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3710      	adds	r7, #16
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}
	...

08008e10 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b085      	sub	sp, #20
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d108      	bne.n	8008e32 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2201      	movs	r2, #1
 8008e24:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2201      	movs	r2, #1
 8008e2c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008e30:	e031      	b.n	8008e96 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008e32:	2310      	movs	r3, #16
 8008e34:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008e36:	2310      	movs	r3, #16
 8008e38:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	0e5b      	lsrs	r3, r3, #25
 8008e42:	b2db      	uxtb	r3, r3
 8008e44:	f003 0307 	and.w	r3, r3, #7
 8008e48:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	689b      	ldr	r3, [r3, #8]
 8008e50:	0f5b      	lsrs	r3, r3, #29
 8008e52:	b2db      	uxtb	r3, r3
 8008e54:	f003 0307 	and.w	r3, r3, #7
 8008e58:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e5a:	7bbb      	ldrb	r3, [r7, #14]
 8008e5c:	7b3a      	ldrb	r2, [r7, #12]
 8008e5e:	4911      	ldr	r1, [pc, #68]	; (8008ea4 <UARTEx_SetNbDataToProcess+0x94>)
 8008e60:	5c8a      	ldrb	r2, [r1, r2]
 8008e62:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008e66:	7b3a      	ldrb	r2, [r7, #12]
 8008e68:	490f      	ldr	r1, [pc, #60]	; (8008ea8 <UARTEx_SetNbDataToProcess+0x98>)
 8008e6a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e6c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e70:	b29a      	uxth	r2, r3
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e78:	7bfb      	ldrb	r3, [r7, #15]
 8008e7a:	7b7a      	ldrb	r2, [r7, #13]
 8008e7c:	4909      	ldr	r1, [pc, #36]	; (8008ea4 <UARTEx_SetNbDataToProcess+0x94>)
 8008e7e:	5c8a      	ldrb	r2, [r1, r2]
 8008e80:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e84:	7b7a      	ldrb	r2, [r7, #13]
 8008e86:	4908      	ldr	r1, [pc, #32]	; (8008ea8 <UARTEx_SetNbDataToProcess+0x98>)
 8008e88:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e8a:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e8e:	b29a      	uxth	r2, r3
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008e96:	bf00      	nop
 8008e98:	3714      	adds	r7, #20
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea0:	4770      	bx	lr
 8008ea2:	bf00      	nop
 8008ea4:	0800a08c 	.word	0x0800a08c
 8008ea8:	0800a094 	.word	0x0800a094

08008eac <__errno>:
 8008eac:	4b01      	ldr	r3, [pc, #4]	; (8008eb4 <__errno+0x8>)
 8008eae:	6818      	ldr	r0, [r3, #0]
 8008eb0:	4770      	bx	lr
 8008eb2:	bf00      	nop
 8008eb4:	24000014 	.word	0x24000014

08008eb8 <__libc_init_array>:
 8008eb8:	b570      	push	{r4, r5, r6, lr}
 8008eba:	4d0d      	ldr	r5, [pc, #52]	; (8008ef0 <__libc_init_array+0x38>)
 8008ebc:	4c0d      	ldr	r4, [pc, #52]	; (8008ef4 <__libc_init_array+0x3c>)
 8008ebe:	1b64      	subs	r4, r4, r5
 8008ec0:	10a4      	asrs	r4, r4, #2
 8008ec2:	2600      	movs	r6, #0
 8008ec4:	42a6      	cmp	r6, r4
 8008ec6:	d109      	bne.n	8008edc <__libc_init_array+0x24>
 8008ec8:	4d0b      	ldr	r5, [pc, #44]	; (8008ef8 <__libc_init_array+0x40>)
 8008eca:	4c0c      	ldr	r4, [pc, #48]	; (8008efc <__libc_init_array+0x44>)
 8008ecc:	f001 f832 	bl	8009f34 <_init>
 8008ed0:	1b64      	subs	r4, r4, r5
 8008ed2:	10a4      	asrs	r4, r4, #2
 8008ed4:	2600      	movs	r6, #0
 8008ed6:	42a6      	cmp	r6, r4
 8008ed8:	d105      	bne.n	8008ee6 <__libc_init_array+0x2e>
 8008eda:	bd70      	pop	{r4, r5, r6, pc}
 8008edc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ee0:	4798      	blx	r3
 8008ee2:	3601      	adds	r6, #1
 8008ee4:	e7ee      	b.n	8008ec4 <__libc_init_array+0xc>
 8008ee6:	f855 3b04 	ldr.w	r3, [r5], #4
 8008eea:	4798      	blx	r3
 8008eec:	3601      	adds	r6, #1
 8008eee:	e7f2      	b.n	8008ed6 <__libc_init_array+0x1e>
 8008ef0:	0800a13c 	.word	0x0800a13c
 8008ef4:	0800a13c 	.word	0x0800a13c
 8008ef8:	0800a13c 	.word	0x0800a13c
 8008efc:	0800a140 	.word	0x0800a140

08008f00 <memcpy>:
 8008f00:	440a      	add	r2, r1
 8008f02:	4291      	cmp	r1, r2
 8008f04:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008f08:	d100      	bne.n	8008f0c <memcpy+0xc>
 8008f0a:	4770      	bx	lr
 8008f0c:	b510      	push	{r4, lr}
 8008f0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f16:	4291      	cmp	r1, r2
 8008f18:	d1f9      	bne.n	8008f0e <memcpy+0xe>
 8008f1a:	bd10      	pop	{r4, pc}

08008f1c <memset>:
 8008f1c:	4402      	add	r2, r0
 8008f1e:	4603      	mov	r3, r0
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d100      	bne.n	8008f26 <memset+0xa>
 8008f24:	4770      	bx	lr
 8008f26:	f803 1b01 	strb.w	r1, [r3], #1
 8008f2a:	e7f9      	b.n	8008f20 <memset+0x4>

08008f2c <iprintf>:
 8008f2c:	b40f      	push	{r0, r1, r2, r3}
 8008f2e:	4b0a      	ldr	r3, [pc, #40]	; (8008f58 <iprintf+0x2c>)
 8008f30:	b513      	push	{r0, r1, r4, lr}
 8008f32:	681c      	ldr	r4, [r3, #0]
 8008f34:	b124      	cbz	r4, 8008f40 <iprintf+0x14>
 8008f36:	69a3      	ldr	r3, [r4, #24]
 8008f38:	b913      	cbnz	r3, 8008f40 <iprintf+0x14>
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	f000 fa5e 	bl	80093fc <__sinit>
 8008f40:	ab05      	add	r3, sp, #20
 8008f42:	9a04      	ldr	r2, [sp, #16]
 8008f44:	68a1      	ldr	r1, [r4, #8]
 8008f46:	9301      	str	r3, [sp, #4]
 8008f48:	4620      	mov	r0, r4
 8008f4a:	f000 fc67 	bl	800981c <_vfiprintf_r>
 8008f4e:	b002      	add	sp, #8
 8008f50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f54:	b004      	add	sp, #16
 8008f56:	4770      	bx	lr
 8008f58:	24000014 	.word	0x24000014

08008f5c <_puts_r>:
 8008f5c:	b570      	push	{r4, r5, r6, lr}
 8008f5e:	460e      	mov	r6, r1
 8008f60:	4605      	mov	r5, r0
 8008f62:	b118      	cbz	r0, 8008f6c <_puts_r+0x10>
 8008f64:	6983      	ldr	r3, [r0, #24]
 8008f66:	b90b      	cbnz	r3, 8008f6c <_puts_r+0x10>
 8008f68:	f000 fa48 	bl	80093fc <__sinit>
 8008f6c:	69ab      	ldr	r3, [r5, #24]
 8008f6e:	68ac      	ldr	r4, [r5, #8]
 8008f70:	b913      	cbnz	r3, 8008f78 <_puts_r+0x1c>
 8008f72:	4628      	mov	r0, r5
 8008f74:	f000 fa42 	bl	80093fc <__sinit>
 8008f78:	4b2c      	ldr	r3, [pc, #176]	; (800902c <_puts_r+0xd0>)
 8008f7a:	429c      	cmp	r4, r3
 8008f7c:	d120      	bne.n	8008fc0 <_puts_r+0x64>
 8008f7e:	686c      	ldr	r4, [r5, #4]
 8008f80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f82:	07db      	lsls	r3, r3, #31
 8008f84:	d405      	bmi.n	8008f92 <_puts_r+0x36>
 8008f86:	89a3      	ldrh	r3, [r4, #12]
 8008f88:	0598      	lsls	r0, r3, #22
 8008f8a:	d402      	bmi.n	8008f92 <_puts_r+0x36>
 8008f8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f8e:	f000 fad3 	bl	8009538 <__retarget_lock_acquire_recursive>
 8008f92:	89a3      	ldrh	r3, [r4, #12]
 8008f94:	0719      	lsls	r1, r3, #28
 8008f96:	d51d      	bpl.n	8008fd4 <_puts_r+0x78>
 8008f98:	6923      	ldr	r3, [r4, #16]
 8008f9a:	b1db      	cbz	r3, 8008fd4 <_puts_r+0x78>
 8008f9c:	3e01      	subs	r6, #1
 8008f9e:	68a3      	ldr	r3, [r4, #8]
 8008fa0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008fa4:	3b01      	subs	r3, #1
 8008fa6:	60a3      	str	r3, [r4, #8]
 8008fa8:	bb39      	cbnz	r1, 8008ffa <_puts_r+0x9e>
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	da38      	bge.n	8009020 <_puts_r+0xc4>
 8008fae:	4622      	mov	r2, r4
 8008fb0:	210a      	movs	r1, #10
 8008fb2:	4628      	mov	r0, r5
 8008fb4:	f000 f848 	bl	8009048 <__swbuf_r>
 8008fb8:	3001      	adds	r0, #1
 8008fba:	d011      	beq.n	8008fe0 <_puts_r+0x84>
 8008fbc:	250a      	movs	r5, #10
 8008fbe:	e011      	b.n	8008fe4 <_puts_r+0x88>
 8008fc0:	4b1b      	ldr	r3, [pc, #108]	; (8009030 <_puts_r+0xd4>)
 8008fc2:	429c      	cmp	r4, r3
 8008fc4:	d101      	bne.n	8008fca <_puts_r+0x6e>
 8008fc6:	68ac      	ldr	r4, [r5, #8]
 8008fc8:	e7da      	b.n	8008f80 <_puts_r+0x24>
 8008fca:	4b1a      	ldr	r3, [pc, #104]	; (8009034 <_puts_r+0xd8>)
 8008fcc:	429c      	cmp	r4, r3
 8008fce:	bf08      	it	eq
 8008fd0:	68ec      	ldreq	r4, [r5, #12]
 8008fd2:	e7d5      	b.n	8008f80 <_puts_r+0x24>
 8008fd4:	4621      	mov	r1, r4
 8008fd6:	4628      	mov	r0, r5
 8008fd8:	f000 f888 	bl	80090ec <__swsetup_r>
 8008fdc:	2800      	cmp	r0, #0
 8008fde:	d0dd      	beq.n	8008f9c <_puts_r+0x40>
 8008fe0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008fe4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008fe6:	07da      	lsls	r2, r3, #31
 8008fe8:	d405      	bmi.n	8008ff6 <_puts_r+0x9a>
 8008fea:	89a3      	ldrh	r3, [r4, #12]
 8008fec:	059b      	lsls	r3, r3, #22
 8008fee:	d402      	bmi.n	8008ff6 <_puts_r+0x9a>
 8008ff0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ff2:	f000 faa2 	bl	800953a <__retarget_lock_release_recursive>
 8008ff6:	4628      	mov	r0, r5
 8008ff8:	bd70      	pop	{r4, r5, r6, pc}
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	da04      	bge.n	8009008 <_puts_r+0xac>
 8008ffe:	69a2      	ldr	r2, [r4, #24]
 8009000:	429a      	cmp	r2, r3
 8009002:	dc06      	bgt.n	8009012 <_puts_r+0xb6>
 8009004:	290a      	cmp	r1, #10
 8009006:	d004      	beq.n	8009012 <_puts_r+0xb6>
 8009008:	6823      	ldr	r3, [r4, #0]
 800900a:	1c5a      	adds	r2, r3, #1
 800900c:	6022      	str	r2, [r4, #0]
 800900e:	7019      	strb	r1, [r3, #0]
 8009010:	e7c5      	b.n	8008f9e <_puts_r+0x42>
 8009012:	4622      	mov	r2, r4
 8009014:	4628      	mov	r0, r5
 8009016:	f000 f817 	bl	8009048 <__swbuf_r>
 800901a:	3001      	adds	r0, #1
 800901c:	d1bf      	bne.n	8008f9e <_puts_r+0x42>
 800901e:	e7df      	b.n	8008fe0 <_puts_r+0x84>
 8009020:	6823      	ldr	r3, [r4, #0]
 8009022:	250a      	movs	r5, #10
 8009024:	1c5a      	adds	r2, r3, #1
 8009026:	6022      	str	r2, [r4, #0]
 8009028:	701d      	strb	r5, [r3, #0]
 800902a:	e7db      	b.n	8008fe4 <_puts_r+0x88>
 800902c:	0800a0c0 	.word	0x0800a0c0
 8009030:	0800a0e0 	.word	0x0800a0e0
 8009034:	0800a0a0 	.word	0x0800a0a0

08009038 <puts>:
 8009038:	4b02      	ldr	r3, [pc, #8]	; (8009044 <puts+0xc>)
 800903a:	4601      	mov	r1, r0
 800903c:	6818      	ldr	r0, [r3, #0]
 800903e:	f7ff bf8d 	b.w	8008f5c <_puts_r>
 8009042:	bf00      	nop
 8009044:	24000014 	.word	0x24000014

08009048 <__swbuf_r>:
 8009048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800904a:	460e      	mov	r6, r1
 800904c:	4614      	mov	r4, r2
 800904e:	4605      	mov	r5, r0
 8009050:	b118      	cbz	r0, 800905a <__swbuf_r+0x12>
 8009052:	6983      	ldr	r3, [r0, #24]
 8009054:	b90b      	cbnz	r3, 800905a <__swbuf_r+0x12>
 8009056:	f000 f9d1 	bl	80093fc <__sinit>
 800905a:	4b21      	ldr	r3, [pc, #132]	; (80090e0 <__swbuf_r+0x98>)
 800905c:	429c      	cmp	r4, r3
 800905e:	d12b      	bne.n	80090b8 <__swbuf_r+0x70>
 8009060:	686c      	ldr	r4, [r5, #4]
 8009062:	69a3      	ldr	r3, [r4, #24]
 8009064:	60a3      	str	r3, [r4, #8]
 8009066:	89a3      	ldrh	r3, [r4, #12]
 8009068:	071a      	lsls	r2, r3, #28
 800906a:	d52f      	bpl.n	80090cc <__swbuf_r+0x84>
 800906c:	6923      	ldr	r3, [r4, #16]
 800906e:	b36b      	cbz	r3, 80090cc <__swbuf_r+0x84>
 8009070:	6923      	ldr	r3, [r4, #16]
 8009072:	6820      	ldr	r0, [r4, #0]
 8009074:	1ac0      	subs	r0, r0, r3
 8009076:	6963      	ldr	r3, [r4, #20]
 8009078:	b2f6      	uxtb	r6, r6
 800907a:	4283      	cmp	r3, r0
 800907c:	4637      	mov	r7, r6
 800907e:	dc04      	bgt.n	800908a <__swbuf_r+0x42>
 8009080:	4621      	mov	r1, r4
 8009082:	4628      	mov	r0, r5
 8009084:	f000 f926 	bl	80092d4 <_fflush_r>
 8009088:	bb30      	cbnz	r0, 80090d8 <__swbuf_r+0x90>
 800908a:	68a3      	ldr	r3, [r4, #8]
 800908c:	3b01      	subs	r3, #1
 800908e:	60a3      	str	r3, [r4, #8]
 8009090:	6823      	ldr	r3, [r4, #0]
 8009092:	1c5a      	adds	r2, r3, #1
 8009094:	6022      	str	r2, [r4, #0]
 8009096:	701e      	strb	r6, [r3, #0]
 8009098:	6963      	ldr	r3, [r4, #20]
 800909a:	3001      	adds	r0, #1
 800909c:	4283      	cmp	r3, r0
 800909e:	d004      	beq.n	80090aa <__swbuf_r+0x62>
 80090a0:	89a3      	ldrh	r3, [r4, #12]
 80090a2:	07db      	lsls	r3, r3, #31
 80090a4:	d506      	bpl.n	80090b4 <__swbuf_r+0x6c>
 80090a6:	2e0a      	cmp	r6, #10
 80090a8:	d104      	bne.n	80090b4 <__swbuf_r+0x6c>
 80090aa:	4621      	mov	r1, r4
 80090ac:	4628      	mov	r0, r5
 80090ae:	f000 f911 	bl	80092d4 <_fflush_r>
 80090b2:	b988      	cbnz	r0, 80090d8 <__swbuf_r+0x90>
 80090b4:	4638      	mov	r0, r7
 80090b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090b8:	4b0a      	ldr	r3, [pc, #40]	; (80090e4 <__swbuf_r+0x9c>)
 80090ba:	429c      	cmp	r4, r3
 80090bc:	d101      	bne.n	80090c2 <__swbuf_r+0x7a>
 80090be:	68ac      	ldr	r4, [r5, #8]
 80090c0:	e7cf      	b.n	8009062 <__swbuf_r+0x1a>
 80090c2:	4b09      	ldr	r3, [pc, #36]	; (80090e8 <__swbuf_r+0xa0>)
 80090c4:	429c      	cmp	r4, r3
 80090c6:	bf08      	it	eq
 80090c8:	68ec      	ldreq	r4, [r5, #12]
 80090ca:	e7ca      	b.n	8009062 <__swbuf_r+0x1a>
 80090cc:	4621      	mov	r1, r4
 80090ce:	4628      	mov	r0, r5
 80090d0:	f000 f80c 	bl	80090ec <__swsetup_r>
 80090d4:	2800      	cmp	r0, #0
 80090d6:	d0cb      	beq.n	8009070 <__swbuf_r+0x28>
 80090d8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80090dc:	e7ea      	b.n	80090b4 <__swbuf_r+0x6c>
 80090de:	bf00      	nop
 80090e0:	0800a0c0 	.word	0x0800a0c0
 80090e4:	0800a0e0 	.word	0x0800a0e0
 80090e8:	0800a0a0 	.word	0x0800a0a0

080090ec <__swsetup_r>:
 80090ec:	4b32      	ldr	r3, [pc, #200]	; (80091b8 <__swsetup_r+0xcc>)
 80090ee:	b570      	push	{r4, r5, r6, lr}
 80090f0:	681d      	ldr	r5, [r3, #0]
 80090f2:	4606      	mov	r6, r0
 80090f4:	460c      	mov	r4, r1
 80090f6:	b125      	cbz	r5, 8009102 <__swsetup_r+0x16>
 80090f8:	69ab      	ldr	r3, [r5, #24]
 80090fa:	b913      	cbnz	r3, 8009102 <__swsetup_r+0x16>
 80090fc:	4628      	mov	r0, r5
 80090fe:	f000 f97d 	bl	80093fc <__sinit>
 8009102:	4b2e      	ldr	r3, [pc, #184]	; (80091bc <__swsetup_r+0xd0>)
 8009104:	429c      	cmp	r4, r3
 8009106:	d10f      	bne.n	8009128 <__swsetup_r+0x3c>
 8009108:	686c      	ldr	r4, [r5, #4]
 800910a:	89a3      	ldrh	r3, [r4, #12]
 800910c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009110:	0719      	lsls	r1, r3, #28
 8009112:	d42c      	bmi.n	800916e <__swsetup_r+0x82>
 8009114:	06dd      	lsls	r5, r3, #27
 8009116:	d411      	bmi.n	800913c <__swsetup_r+0x50>
 8009118:	2309      	movs	r3, #9
 800911a:	6033      	str	r3, [r6, #0]
 800911c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009120:	81a3      	strh	r3, [r4, #12]
 8009122:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009126:	e03e      	b.n	80091a6 <__swsetup_r+0xba>
 8009128:	4b25      	ldr	r3, [pc, #148]	; (80091c0 <__swsetup_r+0xd4>)
 800912a:	429c      	cmp	r4, r3
 800912c:	d101      	bne.n	8009132 <__swsetup_r+0x46>
 800912e:	68ac      	ldr	r4, [r5, #8]
 8009130:	e7eb      	b.n	800910a <__swsetup_r+0x1e>
 8009132:	4b24      	ldr	r3, [pc, #144]	; (80091c4 <__swsetup_r+0xd8>)
 8009134:	429c      	cmp	r4, r3
 8009136:	bf08      	it	eq
 8009138:	68ec      	ldreq	r4, [r5, #12]
 800913a:	e7e6      	b.n	800910a <__swsetup_r+0x1e>
 800913c:	0758      	lsls	r0, r3, #29
 800913e:	d512      	bpl.n	8009166 <__swsetup_r+0x7a>
 8009140:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009142:	b141      	cbz	r1, 8009156 <__swsetup_r+0x6a>
 8009144:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009148:	4299      	cmp	r1, r3
 800914a:	d002      	beq.n	8009152 <__swsetup_r+0x66>
 800914c:	4630      	mov	r0, r6
 800914e:	f000 fa5b 	bl	8009608 <_free_r>
 8009152:	2300      	movs	r3, #0
 8009154:	6363      	str	r3, [r4, #52]	; 0x34
 8009156:	89a3      	ldrh	r3, [r4, #12]
 8009158:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800915c:	81a3      	strh	r3, [r4, #12]
 800915e:	2300      	movs	r3, #0
 8009160:	6063      	str	r3, [r4, #4]
 8009162:	6923      	ldr	r3, [r4, #16]
 8009164:	6023      	str	r3, [r4, #0]
 8009166:	89a3      	ldrh	r3, [r4, #12]
 8009168:	f043 0308 	orr.w	r3, r3, #8
 800916c:	81a3      	strh	r3, [r4, #12]
 800916e:	6923      	ldr	r3, [r4, #16]
 8009170:	b94b      	cbnz	r3, 8009186 <__swsetup_r+0x9a>
 8009172:	89a3      	ldrh	r3, [r4, #12]
 8009174:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800917c:	d003      	beq.n	8009186 <__swsetup_r+0x9a>
 800917e:	4621      	mov	r1, r4
 8009180:	4630      	mov	r0, r6
 8009182:	f000 fa01 	bl	8009588 <__smakebuf_r>
 8009186:	89a0      	ldrh	r0, [r4, #12]
 8009188:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800918c:	f010 0301 	ands.w	r3, r0, #1
 8009190:	d00a      	beq.n	80091a8 <__swsetup_r+0xbc>
 8009192:	2300      	movs	r3, #0
 8009194:	60a3      	str	r3, [r4, #8]
 8009196:	6963      	ldr	r3, [r4, #20]
 8009198:	425b      	negs	r3, r3
 800919a:	61a3      	str	r3, [r4, #24]
 800919c:	6923      	ldr	r3, [r4, #16]
 800919e:	b943      	cbnz	r3, 80091b2 <__swsetup_r+0xc6>
 80091a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80091a4:	d1ba      	bne.n	800911c <__swsetup_r+0x30>
 80091a6:	bd70      	pop	{r4, r5, r6, pc}
 80091a8:	0781      	lsls	r1, r0, #30
 80091aa:	bf58      	it	pl
 80091ac:	6963      	ldrpl	r3, [r4, #20]
 80091ae:	60a3      	str	r3, [r4, #8]
 80091b0:	e7f4      	b.n	800919c <__swsetup_r+0xb0>
 80091b2:	2000      	movs	r0, #0
 80091b4:	e7f7      	b.n	80091a6 <__swsetup_r+0xba>
 80091b6:	bf00      	nop
 80091b8:	24000014 	.word	0x24000014
 80091bc:	0800a0c0 	.word	0x0800a0c0
 80091c0:	0800a0e0 	.word	0x0800a0e0
 80091c4:	0800a0a0 	.word	0x0800a0a0

080091c8 <__sflush_r>:
 80091c8:	898a      	ldrh	r2, [r1, #12]
 80091ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091ce:	4605      	mov	r5, r0
 80091d0:	0710      	lsls	r0, r2, #28
 80091d2:	460c      	mov	r4, r1
 80091d4:	d458      	bmi.n	8009288 <__sflush_r+0xc0>
 80091d6:	684b      	ldr	r3, [r1, #4]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	dc05      	bgt.n	80091e8 <__sflush_r+0x20>
 80091dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80091de:	2b00      	cmp	r3, #0
 80091e0:	dc02      	bgt.n	80091e8 <__sflush_r+0x20>
 80091e2:	2000      	movs	r0, #0
 80091e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091ea:	2e00      	cmp	r6, #0
 80091ec:	d0f9      	beq.n	80091e2 <__sflush_r+0x1a>
 80091ee:	2300      	movs	r3, #0
 80091f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80091f4:	682f      	ldr	r7, [r5, #0]
 80091f6:	602b      	str	r3, [r5, #0]
 80091f8:	d032      	beq.n	8009260 <__sflush_r+0x98>
 80091fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80091fc:	89a3      	ldrh	r3, [r4, #12]
 80091fe:	075a      	lsls	r2, r3, #29
 8009200:	d505      	bpl.n	800920e <__sflush_r+0x46>
 8009202:	6863      	ldr	r3, [r4, #4]
 8009204:	1ac0      	subs	r0, r0, r3
 8009206:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009208:	b10b      	cbz	r3, 800920e <__sflush_r+0x46>
 800920a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800920c:	1ac0      	subs	r0, r0, r3
 800920e:	2300      	movs	r3, #0
 8009210:	4602      	mov	r2, r0
 8009212:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009214:	6a21      	ldr	r1, [r4, #32]
 8009216:	4628      	mov	r0, r5
 8009218:	47b0      	blx	r6
 800921a:	1c43      	adds	r3, r0, #1
 800921c:	89a3      	ldrh	r3, [r4, #12]
 800921e:	d106      	bne.n	800922e <__sflush_r+0x66>
 8009220:	6829      	ldr	r1, [r5, #0]
 8009222:	291d      	cmp	r1, #29
 8009224:	d82c      	bhi.n	8009280 <__sflush_r+0xb8>
 8009226:	4a2a      	ldr	r2, [pc, #168]	; (80092d0 <__sflush_r+0x108>)
 8009228:	40ca      	lsrs	r2, r1
 800922a:	07d6      	lsls	r6, r2, #31
 800922c:	d528      	bpl.n	8009280 <__sflush_r+0xb8>
 800922e:	2200      	movs	r2, #0
 8009230:	6062      	str	r2, [r4, #4]
 8009232:	04d9      	lsls	r1, r3, #19
 8009234:	6922      	ldr	r2, [r4, #16]
 8009236:	6022      	str	r2, [r4, #0]
 8009238:	d504      	bpl.n	8009244 <__sflush_r+0x7c>
 800923a:	1c42      	adds	r2, r0, #1
 800923c:	d101      	bne.n	8009242 <__sflush_r+0x7a>
 800923e:	682b      	ldr	r3, [r5, #0]
 8009240:	b903      	cbnz	r3, 8009244 <__sflush_r+0x7c>
 8009242:	6560      	str	r0, [r4, #84]	; 0x54
 8009244:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009246:	602f      	str	r7, [r5, #0]
 8009248:	2900      	cmp	r1, #0
 800924a:	d0ca      	beq.n	80091e2 <__sflush_r+0x1a>
 800924c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009250:	4299      	cmp	r1, r3
 8009252:	d002      	beq.n	800925a <__sflush_r+0x92>
 8009254:	4628      	mov	r0, r5
 8009256:	f000 f9d7 	bl	8009608 <_free_r>
 800925a:	2000      	movs	r0, #0
 800925c:	6360      	str	r0, [r4, #52]	; 0x34
 800925e:	e7c1      	b.n	80091e4 <__sflush_r+0x1c>
 8009260:	6a21      	ldr	r1, [r4, #32]
 8009262:	2301      	movs	r3, #1
 8009264:	4628      	mov	r0, r5
 8009266:	47b0      	blx	r6
 8009268:	1c41      	adds	r1, r0, #1
 800926a:	d1c7      	bne.n	80091fc <__sflush_r+0x34>
 800926c:	682b      	ldr	r3, [r5, #0]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d0c4      	beq.n	80091fc <__sflush_r+0x34>
 8009272:	2b1d      	cmp	r3, #29
 8009274:	d001      	beq.n	800927a <__sflush_r+0xb2>
 8009276:	2b16      	cmp	r3, #22
 8009278:	d101      	bne.n	800927e <__sflush_r+0xb6>
 800927a:	602f      	str	r7, [r5, #0]
 800927c:	e7b1      	b.n	80091e2 <__sflush_r+0x1a>
 800927e:	89a3      	ldrh	r3, [r4, #12]
 8009280:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009284:	81a3      	strh	r3, [r4, #12]
 8009286:	e7ad      	b.n	80091e4 <__sflush_r+0x1c>
 8009288:	690f      	ldr	r7, [r1, #16]
 800928a:	2f00      	cmp	r7, #0
 800928c:	d0a9      	beq.n	80091e2 <__sflush_r+0x1a>
 800928e:	0793      	lsls	r3, r2, #30
 8009290:	680e      	ldr	r6, [r1, #0]
 8009292:	bf08      	it	eq
 8009294:	694b      	ldreq	r3, [r1, #20]
 8009296:	600f      	str	r7, [r1, #0]
 8009298:	bf18      	it	ne
 800929a:	2300      	movne	r3, #0
 800929c:	eba6 0807 	sub.w	r8, r6, r7
 80092a0:	608b      	str	r3, [r1, #8]
 80092a2:	f1b8 0f00 	cmp.w	r8, #0
 80092a6:	dd9c      	ble.n	80091e2 <__sflush_r+0x1a>
 80092a8:	6a21      	ldr	r1, [r4, #32]
 80092aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80092ac:	4643      	mov	r3, r8
 80092ae:	463a      	mov	r2, r7
 80092b0:	4628      	mov	r0, r5
 80092b2:	47b0      	blx	r6
 80092b4:	2800      	cmp	r0, #0
 80092b6:	dc06      	bgt.n	80092c6 <__sflush_r+0xfe>
 80092b8:	89a3      	ldrh	r3, [r4, #12]
 80092ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092be:	81a3      	strh	r3, [r4, #12]
 80092c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80092c4:	e78e      	b.n	80091e4 <__sflush_r+0x1c>
 80092c6:	4407      	add	r7, r0
 80092c8:	eba8 0800 	sub.w	r8, r8, r0
 80092cc:	e7e9      	b.n	80092a2 <__sflush_r+0xda>
 80092ce:	bf00      	nop
 80092d0:	20400001 	.word	0x20400001

080092d4 <_fflush_r>:
 80092d4:	b538      	push	{r3, r4, r5, lr}
 80092d6:	690b      	ldr	r3, [r1, #16]
 80092d8:	4605      	mov	r5, r0
 80092da:	460c      	mov	r4, r1
 80092dc:	b913      	cbnz	r3, 80092e4 <_fflush_r+0x10>
 80092de:	2500      	movs	r5, #0
 80092e0:	4628      	mov	r0, r5
 80092e2:	bd38      	pop	{r3, r4, r5, pc}
 80092e4:	b118      	cbz	r0, 80092ee <_fflush_r+0x1a>
 80092e6:	6983      	ldr	r3, [r0, #24]
 80092e8:	b90b      	cbnz	r3, 80092ee <_fflush_r+0x1a>
 80092ea:	f000 f887 	bl	80093fc <__sinit>
 80092ee:	4b14      	ldr	r3, [pc, #80]	; (8009340 <_fflush_r+0x6c>)
 80092f0:	429c      	cmp	r4, r3
 80092f2:	d11b      	bne.n	800932c <_fflush_r+0x58>
 80092f4:	686c      	ldr	r4, [r5, #4]
 80092f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d0ef      	beq.n	80092de <_fflush_r+0xa>
 80092fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009300:	07d0      	lsls	r0, r2, #31
 8009302:	d404      	bmi.n	800930e <_fflush_r+0x3a>
 8009304:	0599      	lsls	r1, r3, #22
 8009306:	d402      	bmi.n	800930e <_fflush_r+0x3a>
 8009308:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800930a:	f000 f915 	bl	8009538 <__retarget_lock_acquire_recursive>
 800930e:	4628      	mov	r0, r5
 8009310:	4621      	mov	r1, r4
 8009312:	f7ff ff59 	bl	80091c8 <__sflush_r>
 8009316:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009318:	07da      	lsls	r2, r3, #31
 800931a:	4605      	mov	r5, r0
 800931c:	d4e0      	bmi.n	80092e0 <_fflush_r+0xc>
 800931e:	89a3      	ldrh	r3, [r4, #12]
 8009320:	059b      	lsls	r3, r3, #22
 8009322:	d4dd      	bmi.n	80092e0 <_fflush_r+0xc>
 8009324:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009326:	f000 f908 	bl	800953a <__retarget_lock_release_recursive>
 800932a:	e7d9      	b.n	80092e0 <_fflush_r+0xc>
 800932c:	4b05      	ldr	r3, [pc, #20]	; (8009344 <_fflush_r+0x70>)
 800932e:	429c      	cmp	r4, r3
 8009330:	d101      	bne.n	8009336 <_fflush_r+0x62>
 8009332:	68ac      	ldr	r4, [r5, #8]
 8009334:	e7df      	b.n	80092f6 <_fflush_r+0x22>
 8009336:	4b04      	ldr	r3, [pc, #16]	; (8009348 <_fflush_r+0x74>)
 8009338:	429c      	cmp	r4, r3
 800933a:	bf08      	it	eq
 800933c:	68ec      	ldreq	r4, [r5, #12]
 800933e:	e7da      	b.n	80092f6 <_fflush_r+0x22>
 8009340:	0800a0c0 	.word	0x0800a0c0
 8009344:	0800a0e0 	.word	0x0800a0e0
 8009348:	0800a0a0 	.word	0x0800a0a0

0800934c <std>:
 800934c:	2300      	movs	r3, #0
 800934e:	b510      	push	{r4, lr}
 8009350:	4604      	mov	r4, r0
 8009352:	e9c0 3300 	strd	r3, r3, [r0]
 8009356:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800935a:	6083      	str	r3, [r0, #8]
 800935c:	8181      	strh	r1, [r0, #12]
 800935e:	6643      	str	r3, [r0, #100]	; 0x64
 8009360:	81c2      	strh	r2, [r0, #14]
 8009362:	6183      	str	r3, [r0, #24]
 8009364:	4619      	mov	r1, r3
 8009366:	2208      	movs	r2, #8
 8009368:	305c      	adds	r0, #92	; 0x5c
 800936a:	f7ff fdd7 	bl	8008f1c <memset>
 800936e:	4b05      	ldr	r3, [pc, #20]	; (8009384 <std+0x38>)
 8009370:	6263      	str	r3, [r4, #36]	; 0x24
 8009372:	4b05      	ldr	r3, [pc, #20]	; (8009388 <std+0x3c>)
 8009374:	62a3      	str	r3, [r4, #40]	; 0x28
 8009376:	4b05      	ldr	r3, [pc, #20]	; (800938c <std+0x40>)
 8009378:	62e3      	str	r3, [r4, #44]	; 0x2c
 800937a:	4b05      	ldr	r3, [pc, #20]	; (8009390 <std+0x44>)
 800937c:	6224      	str	r4, [r4, #32]
 800937e:	6323      	str	r3, [r4, #48]	; 0x30
 8009380:	bd10      	pop	{r4, pc}
 8009382:	bf00      	nop
 8009384:	08009dc5 	.word	0x08009dc5
 8009388:	08009de7 	.word	0x08009de7
 800938c:	08009e1f 	.word	0x08009e1f
 8009390:	08009e43 	.word	0x08009e43

08009394 <_cleanup_r>:
 8009394:	4901      	ldr	r1, [pc, #4]	; (800939c <_cleanup_r+0x8>)
 8009396:	f000 b8af 	b.w	80094f8 <_fwalk_reent>
 800939a:	bf00      	nop
 800939c:	080092d5 	.word	0x080092d5

080093a0 <__sfmoreglue>:
 80093a0:	b570      	push	{r4, r5, r6, lr}
 80093a2:	2268      	movs	r2, #104	; 0x68
 80093a4:	1e4d      	subs	r5, r1, #1
 80093a6:	4355      	muls	r5, r2
 80093a8:	460e      	mov	r6, r1
 80093aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80093ae:	f000 f997 	bl	80096e0 <_malloc_r>
 80093b2:	4604      	mov	r4, r0
 80093b4:	b140      	cbz	r0, 80093c8 <__sfmoreglue+0x28>
 80093b6:	2100      	movs	r1, #0
 80093b8:	e9c0 1600 	strd	r1, r6, [r0]
 80093bc:	300c      	adds	r0, #12
 80093be:	60a0      	str	r0, [r4, #8]
 80093c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80093c4:	f7ff fdaa 	bl	8008f1c <memset>
 80093c8:	4620      	mov	r0, r4
 80093ca:	bd70      	pop	{r4, r5, r6, pc}

080093cc <__sfp_lock_acquire>:
 80093cc:	4801      	ldr	r0, [pc, #4]	; (80093d4 <__sfp_lock_acquire+0x8>)
 80093ce:	f000 b8b3 	b.w	8009538 <__retarget_lock_acquire_recursive>
 80093d2:	bf00      	nop
 80093d4:	2400020d 	.word	0x2400020d

080093d8 <__sfp_lock_release>:
 80093d8:	4801      	ldr	r0, [pc, #4]	; (80093e0 <__sfp_lock_release+0x8>)
 80093da:	f000 b8ae 	b.w	800953a <__retarget_lock_release_recursive>
 80093de:	bf00      	nop
 80093e0:	2400020d 	.word	0x2400020d

080093e4 <__sinit_lock_acquire>:
 80093e4:	4801      	ldr	r0, [pc, #4]	; (80093ec <__sinit_lock_acquire+0x8>)
 80093e6:	f000 b8a7 	b.w	8009538 <__retarget_lock_acquire_recursive>
 80093ea:	bf00      	nop
 80093ec:	2400020e 	.word	0x2400020e

080093f0 <__sinit_lock_release>:
 80093f0:	4801      	ldr	r0, [pc, #4]	; (80093f8 <__sinit_lock_release+0x8>)
 80093f2:	f000 b8a2 	b.w	800953a <__retarget_lock_release_recursive>
 80093f6:	bf00      	nop
 80093f8:	2400020e 	.word	0x2400020e

080093fc <__sinit>:
 80093fc:	b510      	push	{r4, lr}
 80093fe:	4604      	mov	r4, r0
 8009400:	f7ff fff0 	bl	80093e4 <__sinit_lock_acquire>
 8009404:	69a3      	ldr	r3, [r4, #24]
 8009406:	b11b      	cbz	r3, 8009410 <__sinit+0x14>
 8009408:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800940c:	f7ff bff0 	b.w	80093f0 <__sinit_lock_release>
 8009410:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009414:	6523      	str	r3, [r4, #80]	; 0x50
 8009416:	4b13      	ldr	r3, [pc, #76]	; (8009464 <__sinit+0x68>)
 8009418:	4a13      	ldr	r2, [pc, #76]	; (8009468 <__sinit+0x6c>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	62a2      	str	r2, [r4, #40]	; 0x28
 800941e:	42a3      	cmp	r3, r4
 8009420:	bf04      	itt	eq
 8009422:	2301      	moveq	r3, #1
 8009424:	61a3      	streq	r3, [r4, #24]
 8009426:	4620      	mov	r0, r4
 8009428:	f000 f820 	bl	800946c <__sfp>
 800942c:	6060      	str	r0, [r4, #4]
 800942e:	4620      	mov	r0, r4
 8009430:	f000 f81c 	bl	800946c <__sfp>
 8009434:	60a0      	str	r0, [r4, #8]
 8009436:	4620      	mov	r0, r4
 8009438:	f000 f818 	bl	800946c <__sfp>
 800943c:	2200      	movs	r2, #0
 800943e:	60e0      	str	r0, [r4, #12]
 8009440:	2104      	movs	r1, #4
 8009442:	6860      	ldr	r0, [r4, #4]
 8009444:	f7ff ff82 	bl	800934c <std>
 8009448:	68a0      	ldr	r0, [r4, #8]
 800944a:	2201      	movs	r2, #1
 800944c:	2109      	movs	r1, #9
 800944e:	f7ff ff7d 	bl	800934c <std>
 8009452:	68e0      	ldr	r0, [r4, #12]
 8009454:	2202      	movs	r2, #2
 8009456:	2112      	movs	r1, #18
 8009458:	f7ff ff78 	bl	800934c <std>
 800945c:	2301      	movs	r3, #1
 800945e:	61a3      	str	r3, [r4, #24]
 8009460:	e7d2      	b.n	8009408 <__sinit+0xc>
 8009462:	bf00      	nop
 8009464:	0800a09c 	.word	0x0800a09c
 8009468:	08009395 	.word	0x08009395

0800946c <__sfp>:
 800946c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800946e:	4607      	mov	r7, r0
 8009470:	f7ff ffac 	bl	80093cc <__sfp_lock_acquire>
 8009474:	4b1e      	ldr	r3, [pc, #120]	; (80094f0 <__sfp+0x84>)
 8009476:	681e      	ldr	r6, [r3, #0]
 8009478:	69b3      	ldr	r3, [r6, #24]
 800947a:	b913      	cbnz	r3, 8009482 <__sfp+0x16>
 800947c:	4630      	mov	r0, r6
 800947e:	f7ff ffbd 	bl	80093fc <__sinit>
 8009482:	3648      	adds	r6, #72	; 0x48
 8009484:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009488:	3b01      	subs	r3, #1
 800948a:	d503      	bpl.n	8009494 <__sfp+0x28>
 800948c:	6833      	ldr	r3, [r6, #0]
 800948e:	b30b      	cbz	r3, 80094d4 <__sfp+0x68>
 8009490:	6836      	ldr	r6, [r6, #0]
 8009492:	e7f7      	b.n	8009484 <__sfp+0x18>
 8009494:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009498:	b9d5      	cbnz	r5, 80094d0 <__sfp+0x64>
 800949a:	4b16      	ldr	r3, [pc, #88]	; (80094f4 <__sfp+0x88>)
 800949c:	60e3      	str	r3, [r4, #12]
 800949e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80094a2:	6665      	str	r5, [r4, #100]	; 0x64
 80094a4:	f000 f847 	bl	8009536 <__retarget_lock_init_recursive>
 80094a8:	f7ff ff96 	bl	80093d8 <__sfp_lock_release>
 80094ac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80094b0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80094b4:	6025      	str	r5, [r4, #0]
 80094b6:	61a5      	str	r5, [r4, #24]
 80094b8:	2208      	movs	r2, #8
 80094ba:	4629      	mov	r1, r5
 80094bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80094c0:	f7ff fd2c 	bl	8008f1c <memset>
 80094c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80094c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80094cc:	4620      	mov	r0, r4
 80094ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094d0:	3468      	adds	r4, #104	; 0x68
 80094d2:	e7d9      	b.n	8009488 <__sfp+0x1c>
 80094d4:	2104      	movs	r1, #4
 80094d6:	4638      	mov	r0, r7
 80094d8:	f7ff ff62 	bl	80093a0 <__sfmoreglue>
 80094dc:	4604      	mov	r4, r0
 80094de:	6030      	str	r0, [r6, #0]
 80094e0:	2800      	cmp	r0, #0
 80094e2:	d1d5      	bne.n	8009490 <__sfp+0x24>
 80094e4:	f7ff ff78 	bl	80093d8 <__sfp_lock_release>
 80094e8:	230c      	movs	r3, #12
 80094ea:	603b      	str	r3, [r7, #0]
 80094ec:	e7ee      	b.n	80094cc <__sfp+0x60>
 80094ee:	bf00      	nop
 80094f0:	0800a09c 	.word	0x0800a09c
 80094f4:	ffff0001 	.word	0xffff0001

080094f8 <_fwalk_reent>:
 80094f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094fc:	4606      	mov	r6, r0
 80094fe:	4688      	mov	r8, r1
 8009500:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009504:	2700      	movs	r7, #0
 8009506:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800950a:	f1b9 0901 	subs.w	r9, r9, #1
 800950e:	d505      	bpl.n	800951c <_fwalk_reent+0x24>
 8009510:	6824      	ldr	r4, [r4, #0]
 8009512:	2c00      	cmp	r4, #0
 8009514:	d1f7      	bne.n	8009506 <_fwalk_reent+0xe>
 8009516:	4638      	mov	r0, r7
 8009518:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800951c:	89ab      	ldrh	r3, [r5, #12]
 800951e:	2b01      	cmp	r3, #1
 8009520:	d907      	bls.n	8009532 <_fwalk_reent+0x3a>
 8009522:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009526:	3301      	adds	r3, #1
 8009528:	d003      	beq.n	8009532 <_fwalk_reent+0x3a>
 800952a:	4629      	mov	r1, r5
 800952c:	4630      	mov	r0, r6
 800952e:	47c0      	blx	r8
 8009530:	4307      	orrs	r7, r0
 8009532:	3568      	adds	r5, #104	; 0x68
 8009534:	e7e9      	b.n	800950a <_fwalk_reent+0x12>

08009536 <__retarget_lock_init_recursive>:
 8009536:	4770      	bx	lr

08009538 <__retarget_lock_acquire_recursive>:
 8009538:	4770      	bx	lr

0800953a <__retarget_lock_release_recursive>:
 800953a:	4770      	bx	lr

0800953c <__swhatbuf_r>:
 800953c:	b570      	push	{r4, r5, r6, lr}
 800953e:	460e      	mov	r6, r1
 8009540:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009544:	2900      	cmp	r1, #0
 8009546:	b096      	sub	sp, #88	; 0x58
 8009548:	4614      	mov	r4, r2
 800954a:	461d      	mov	r5, r3
 800954c:	da08      	bge.n	8009560 <__swhatbuf_r+0x24>
 800954e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009552:	2200      	movs	r2, #0
 8009554:	602a      	str	r2, [r5, #0]
 8009556:	061a      	lsls	r2, r3, #24
 8009558:	d410      	bmi.n	800957c <__swhatbuf_r+0x40>
 800955a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800955e:	e00e      	b.n	800957e <__swhatbuf_r+0x42>
 8009560:	466a      	mov	r2, sp
 8009562:	f000 fc95 	bl	8009e90 <_fstat_r>
 8009566:	2800      	cmp	r0, #0
 8009568:	dbf1      	blt.n	800954e <__swhatbuf_r+0x12>
 800956a:	9a01      	ldr	r2, [sp, #4]
 800956c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009570:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009574:	425a      	negs	r2, r3
 8009576:	415a      	adcs	r2, r3
 8009578:	602a      	str	r2, [r5, #0]
 800957a:	e7ee      	b.n	800955a <__swhatbuf_r+0x1e>
 800957c:	2340      	movs	r3, #64	; 0x40
 800957e:	2000      	movs	r0, #0
 8009580:	6023      	str	r3, [r4, #0]
 8009582:	b016      	add	sp, #88	; 0x58
 8009584:	bd70      	pop	{r4, r5, r6, pc}
	...

08009588 <__smakebuf_r>:
 8009588:	898b      	ldrh	r3, [r1, #12]
 800958a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800958c:	079d      	lsls	r5, r3, #30
 800958e:	4606      	mov	r6, r0
 8009590:	460c      	mov	r4, r1
 8009592:	d507      	bpl.n	80095a4 <__smakebuf_r+0x1c>
 8009594:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009598:	6023      	str	r3, [r4, #0]
 800959a:	6123      	str	r3, [r4, #16]
 800959c:	2301      	movs	r3, #1
 800959e:	6163      	str	r3, [r4, #20]
 80095a0:	b002      	add	sp, #8
 80095a2:	bd70      	pop	{r4, r5, r6, pc}
 80095a4:	ab01      	add	r3, sp, #4
 80095a6:	466a      	mov	r2, sp
 80095a8:	f7ff ffc8 	bl	800953c <__swhatbuf_r>
 80095ac:	9900      	ldr	r1, [sp, #0]
 80095ae:	4605      	mov	r5, r0
 80095b0:	4630      	mov	r0, r6
 80095b2:	f000 f895 	bl	80096e0 <_malloc_r>
 80095b6:	b948      	cbnz	r0, 80095cc <__smakebuf_r+0x44>
 80095b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095bc:	059a      	lsls	r2, r3, #22
 80095be:	d4ef      	bmi.n	80095a0 <__smakebuf_r+0x18>
 80095c0:	f023 0303 	bic.w	r3, r3, #3
 80095c4:	f043 0302 	orr.w	r3, r3, #2
 80095c8:	81a3      	strh	r3, [r4, #12]
 80095ca:	e7e3      	b.n	8009594 <__smakebuf_r+0xc>
 80095cc:	4b0d      	ldr	r3, [pc, #52]	; (8009604 <__smakebuf_r+0x7c>)
 80095ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80095d0:	89a3      	ldrh	r3, [r4, #12]
 80095d2:	6020      	str	r0, [r4, #0]
 80095d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095d8:	81a3      	strh	r3, [r4, #12]
 80095da:	9b00      	ldr	r3, [sp, #0]
 80095dc:	6163      	str	r3, [r4, #20]
 80095de:	9b01      	ldr	r3, [sp, #4]
 80095e0:	6120      	str	r0, [r4, #16]
 80095e2:	b15b      	cbz	r3, 80095fc <__smakebuf_r+0x74>
 80095e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095e8:	4630      	mov	r0, r6
 80095ea:	f000 fc63 	bl	8009eb4 <_isatty_r>
 80095ee:	b128      	cbz	r0, 80095fc <__smakebuf_r+0x74>
 80095f0:	89a3      	ldrh	r3, [r4, #12]
 80095f2:	f023 0303 	bic.w	r3, r3, #3
 80095f6:	f043 0301 	orr.w	r3, r3, #1
 80095fa:	81a3      	strh	r3, [r4, #12]
 80095fc:	89a0      	ldrh	r0, [r4, #12]
 80095fe:	4305      	orrs	r5, r0
 8009600:	81a5      	strh	r5, [r4, #12]
 8009602:	e7cd      	b.n	80095a0 <__smakebuf_r+0x18>
 8009604:	08009395 	.word	0x08009395

08009608 <_free_r>:
 8009608:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800960a:	2900      	cmp	r1, #0
 800960c:	d044      	beq.n	8009698 <_free_r+0x90>
 800960e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009612:	9001      	str	r0, [sp, #4]
 8009614:	2b00      	cmp	r3, #0
 8009616:	f1a1 0404 	sub.w	r4, r1, #4
 800961a:	bfb8      	it	lt
 800961c:	18e4      	addlt	r4, r4, r3
 800961e:	f000 fc6b 	bl	8009ef8 <__malloc_lock>
 8009622:	4a1e      	ldr	r2, [pc, #120]	; (800969c <_free_r+0x94>)
 8009624:	9801      	ldr	r0, [sp, #4]
 8009626:	6813      	ldr	r3, [r2, #0]
 8009628:	b933      	cbnz	r3, 8009638 <_free_r+0x30>
 800962a:	6063      	str	r3, [r4, #4]
 800962c:	6014      	str	r4, [r2, #0]
 800962e:	b003      	add	sp, #12
 8009630:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009634:	f000 bc66 	b.w	8009f04 <__malloc_unlock>
 8009638:	42a3      	cmp	r3, r4
 800963a:	d908      	bls.n	800964e <_free_r+0x46>
 800963c:	6825      	ldr	r5, [r4, #0]
 800963e:	1961      	adds	r1, r4, r5
 8009640:	428b      	cmp	r3, r1
 8009642:	bf01      	itttt	eq
 8009644:	6819      	ldreq	r1, [r3, #0]
 8009646:	685b      	ldreq	r3, [r3, #4]
 8009648:	1949      	addeq	r1, r1, r5
 800964a:	6021      	streq	r1, [r4, #0]
 800964c:	e7ed      	b.n	800962a <_free_r+0x22>
 800964e:	461a      	mov	r2, r3
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	b10b      	cbz	r3, 8009658 <_free_r+0x50>
 8009654:	42a3      	cmp	r3, r4
 8009656:	d9fa      	bls.n	800964e <_free_r+0x46>
 8009658:	6811      	ldr	r1, [r2, #0]
 800965a:	1855      	adds	r5, r2, r1
 800965c:	42a5      	cmp	r5, r4
 800965e:	d10b      	bne.n	8009678 <_free_r+0x70>
 8009660:	6824      	ldr	r4, [r4, #0]
 8009662:	4421      	add	r1, r4
 8009664:	1854      	adds	r4, r2, r1
 8009666:	42a3      	cmp	r3, r4
 8009668:	6011      	str	r1, [r2, #0]
 800966a:	d1e0      	bne.n	800962e <_free_r+0x26>
 800966c:	681c      	ldr	r4, [r3, #0]
 800966e:	685b      	ldr	r3, [r3, #4]
 8009670:	6053      	str	r3, [r2, #4]
 8009672:	4421      	add	r1, r4
 8009674:	6011      	str	r1, [r2, #0]
 8009676:	e7da      	b.n	800962e <_free_r+0x26>
 8009678:	d902      	bls.n	8009680 <_free_r+0x78>
 800967a:	230c      	movs	r3, #12
 800967c:	6003      	str	r3, [r0, #0]
 800967e:	e7d6      	b.n	800962e <_free_r+0x26>
 8009680:	6825      	ldr	r5, [r4, #0]
 8009682:	1961      	adds	r1, r4, r5
 8009684:	428b      	cmp	r3, r1
 8009686:	bf04      	itt	eq
 8009688:	6819      	ldreq	r1, [r3, #0]
 800968a:	685b      	ldreq	r3, [r3, #4]
 800968c:	6063      	str	r3, [r4, #4]
 800968e:	bf04      	itt	eq
 8009690:	1949      	addeq	r1, r1, r5
 8009692:	6021      	streq	r1, [r4, #0]
 8009694:	6054      	str	r4, [r2, #4]
 8009696:	e7ca      	b.n	800962e <_free_r+0x26>
 8009698:	b003      	add	sp, #12
 800969a:	bd30      	pop	{r4, r5, pc}
 800969c:	24000210 	.word	0x24000210

080096a0 <sbrk_aligned>:
 80096a0:	b570      	push	{r4, r5, r6, lr}
 80096a2:	4e0e      	ldr	r6, [pc, #56]	; (80096dc <sbrk_aligned+0x3c>)
 80096a4:	460c      	mov	r4, r1
 80096a6:	6831      	ldr	r1, [r6, #0]
 80096a8:	4605      	mov	r5, r0
 80096aa:	b911      	cbnz	r1, 80096b2 <sbrk_aligned+0x12>
 80096ac:	f000 fb7a 	bl	8009da4 <_sbrk_r>
 80096b0:	6030      	str	r0, [r6, #0]
 80096b2:	4621      	mov	r1, r4
 80096b4:	4628      	mov	r0, r5
 80096b6:	f000 fb75 	bl	8009da4 <_sbrk_r>
 80096ba:	1c43      	adds	r3, r0, #1
 80096bc:	d00a      	beq.n	80096d4 <sbrk_aligned+0x34>
 80096be:	1cc4      	adds	r4, r0, #3
 80096c0:	f024 0403 	bic.w	r4, r4, #3
 80096c4:	42a0      	cmp	r0, r4
 80096c6:	d007      	beq.n	80096d8 <sbrk_aligned+0x38>
 80096c8:	1a21      	subs	r1, r4, r0
 80096ca:	4628      	mov	r0, r5
 80096cc:	f000 fb6a 	bl	8009da4 <_sbrk_r>
 80096d0:	3001      	adds	r0, #1
 80096d2:	d101      	bne.n	80096d8 <sbrk_aligned+0x38>
 80096d4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80096d8:	4620      	mov	r0, r4
 80096da:	bd70      	pop	{r4, r5, r6, pc}
 80096dc:	24000214 	.word	0x24000214

080096e0 <_malloc_r>:
 80096e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096e4:	1ccd      	adds	r5, r1, #3
 80096e6:	f025 0503 	bic.w	r5, r5, #3
 80096ea:	3508      	adds	r5, #8
 80096ec:	2d0c      	cmp	r5, #12
 80096ee:	bf38      	it	cc
 80096f0:	250c      	movcc	r5, #12
 80096f2:	2d00      	cmp	r5, #0
 80096f4:	4607      	mov	r7, r0
 80096f6:	db01      	blt.n	80096fc <_malloc_r+0x1c>
 80096f8:	42a9      	cmp	r1, r5
 80096fa:	d905      	bls.n	8009708 <_malloc_r+0x28>
 80096fc:	230c      	movs	r3, #12
 80096fe:	603b      	str	r3, [r7, #0]
 8009700:	2600      	movs	r6, #0
 8009702:	4630      	mov	r0, r6
 8009704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009708:	4e2e      	ldr	r6, [pc, #184]	; (80097c4 <_malloc_r+0xe4>)
 800970a:	f000 fbf5 	bl	8009ef8 <__malloc_lock>
 800970e:	6833      	ldr	r3, [r6, #0]
 8009710:	461c      	mov	r4, r3
 8009712:	bb34      	cbnz	r4, 8009762 <_malloc_r+0x82>
 8009714:	4629      	mov	r1, r5
 8009716:	4638      	mov	r0, r7
 8009718:	f7ff ffc2 	bl	80096a0 <sbrk_aligned>
 800971c:	1c43      	adds	r3, r0, #1
 800971e:	4604      	mov	r4, r0
 8009720:	d14d      	bne.n	80097be <_malloc_r+0xde>
 8009722:	6834      	ldr	r4, [r6, #0]
 8009724:	4626      	mov	r6, r4
 8009726:	2e00      	cmp	r6, #0
 8009728:	d140      	bne.n	80097ac <_malloc_r+0xcc>
 800972a:	6823      	ldr	r3, [r4, #0]
 800972c:	4631      	mov	r1, r6
 800972e:	4638      	mov	r0, r7
 8009730:	eb04 0803 	add.w	r8, r4, r3
 8009734:	f000 fb36 	bl	8009da4 <_sbrk_r>
 8009738:	4580      	cmp	r8, r0
 800973a:	d13a      	bne.n	80097b2 <_malloc_r+0xd2>
 800973c:	6821      	ldr	r1, [r4, #0]
 800973e:	3503      	adds	r5, #3
 8009740:	1a6d      	subs	r5, r5, r1
 8009742:	f025 0503 	bic.w	r5, r5, #3
 8009746:	3508      	adds	r5, #8
 8009748:	2d0c      	cmp	r5, #12
 800974a:	bf38      	it	cc
 800974c:	250c      	movcc	r5, #12
 800974e:	4629      	mov	r1, r5
 8009750:	4638      	mov	r0, r7
 8009752:	f7ff ffa5 	bl	80096a0 <sbrk_aligned>
 8009756:	3001      	adds	r0, #1
 8009758:	d02b      	beq.n	80097b2 <_malloc_r+0xd2>
 800975a:	6823      	ldr	r3, [r4, #0]
 800975c:	442b      	add	r3, r5
 800975e:	6023      	str	r3, [r4, #0]
 8009760:	e00e      	b.n	8009780 <_malloc_r+0xa0>
 8009762:	6822      	ldr	r2, [r4, #0]
 8009764:	1b52      	subs	r2, r2, r5
 8009766:	d41e      	bmi.n	80097a6 <_malloc_r+0xc6>
 8009768:	2a0b      	cmp	r2, #11
 800976a:	d916      	bls.n	800979a <_malloc_r+0xba>
 800976c:	1961      	adds	r1, r4, r5
 800976e:	42a3      	cmp	r3, r4
 8009770:	6025      	str	r5, [r4, #0]
 8009772:	bf18      	it	ne
 8009774:	6059      	strne	r1, [r3, #4]
 8009776:	6863      	ldr	r3, [r4, #4]
 8009778:	bf08      	it	eq
 800977a:	6031      	streq	r1, [r6, #0]
 800977c:	5162      	str	r2, [r4, r5]
 800977e:	604b      	str	r3, [r1, #4]
 8009780:	4638      	mov	r0, r7
 8009782:	f104 060b 	add.w	r6, r4, #11
 8009786:	f000 fbbd 	bl	8009f04 <__malloc_unlock>
 800978a:	f026 0607 	bic.w	r6, r6, #7
 800978e:	1d23      	adds	r3, r4, #4
 8009790:	1af2      	subs	r2, r6, r3
 8009792:	d0b6      	beq.n	8009702 <_malloc_r+0x22>
 8009794:	1b9b      	subs	r3, r3, r6
 8009796:	50a3      	str	r3, [r4, r2]
 8009798:	e7b3      	b.n	8009702 <_malloc_r+0x22>
 800979a:	6862      	ldr	r2, [r4, #4]
 800979c:	42a3      	cmp	r3, r4
 800979e:	bf0c      	ite	eq
 80097a0:	6032      	streq	r2, [r6, #0]
 80097a2:	605a      	strne	r2, [r3, #4]
 80097a4:	e7ec      	b.n	8009780 <_malloc_r+0xa0>
 80097a6:	4623      	mov	r3, r4
 80097a8:	6864      	ldr	r4, [r4, #4]
 80097aa:	e7b2      	b.n	8009712 <_malloc_r+0x32>
 80097ac:	4634      	mov	r4, r6
 80097ae:	6876      	ldr	r6, [r6, #4]
 80097b0:	e7b9      	b.n	8009726 <_malloc_r+0x46>
 80097b2:	230c      	movs	r3, #12
 80097b4:	603b      	str	r3, [r7, #0]
 80097b6:	4638      	mov	r0, r7
 80097b8:	f000 fba4 	bl	8009f04 <__malloc_unlock>
 80097bc:	e7a1      	b.n	8009702 <_malloc_r+0x22>
 80097be:	6025      	str	r5, [r4, #0]
 80097c0:	e7de      	b.n	8009780 <_malloc_r+0xa0>
 80097c2:	bf00      	nop
 80097c4:	24000210 	.word	0x24000210

080097c8 <__sfputc_r>:
 80097c8:	6893      	ldr	r3, [r2, #8]
 80097ca:	3b01      	subs	r3, #1
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	b410      	push	{r4}
 80097d0:	6093      	str	r3, [r2, #8]
 80097d2:	da08      	bge.n	80097e6 <__sfputc_r+0x1e>
 80097d4:	6994      	ldr	r4, [r2, #24]
 80097d6:	42a3      	cmp	r3, r4
 80097d8:	db01      	blt.n	80097de <__sfputc_r+0x16>
 80097da:	290a      	cmp	r1, #10
 80097dc:	d103      	bne.n	80097e6 <__sfputc_r+0x1e>
 80097de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097e2:	f7ff bc31 	b.w	8009048 <__swbuf_r>
 80097e6:	6813      	ldr	r3, [r2, #0]
 80097e8:	1c58      	adds	r0, r3, #1
 80097ea:	6010      	str	r0, [r2, #0]
 80097ec:	7019      	strb	r1, [r3, #0]
 80097ee:	4608      	mov	r0, r1
 80097f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097f4:	4770      	bx	lr

080097f6 <__sfputs_r>:
 80097f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097f8:	4606      	mov	r6, r0
 80097fa:	460f      	mov	r7, r1
 80097fc:	4614      	mov	r4, r2
 80097fe:	18d5      	adds	r5, r2, r3
 8009800:	42ac      	cmp	r4, r5
 8009802:	d101      	bne.n	8009808 <__sfputs_r+0x12>
 8009804:	2000      	movs	r0, #0
 8009806:	e007      	b.n	8009818 <__sfputs_r+0x22>
 8009808:	f814 1b01 	ldrb.w	r1, [r4], #1
 800980c:	463a      	mov	r2, r7
 800980e:	4630      	mov	r0, r6
 8009810:	f7ff ffda 	bl	80097c8 <__sfputc_r>
 8009814:	1c43      	adds	r3, r0, #1
 8009816:	d1f3      	bne.n	8009800 <__sfputs_r+0xa>
 8009818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800981c <_vfiprintf_r>:
 800981c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009820:	460d      	mov	r5, r1
 8009822:	b09d      	sub	sp, #116	; 0x74
 8009824:	4614      	mov	r4, r2
 8009826:	4698      	mov	r8, r3
 8009828:	4606      	mov	r6, r0
 800982a:	b118      	cbz	r0, 8009834 <_vfiprintf_r+0x18>
 800982c:	6983      	ldr	r3, [r0, #24]
 800982e:	b90b      	cbnz	r3, 8009834 <_vfiprintf_r+0x18>
 8009830:	f7ff fde4 	bl	80093fc <__sinit>
 8009834:	4b89      	ldr	r3, [pc, #548]	; (8009a5c <_vfiprintf_r+0x240>)
 8009836:	429d      	cmp	r5, r3
 8009838:	d11b      	bne.n	8009872 <_vfiprintf_r+0x56>
 800983a:	6875      	ldr	r5, [r6, #4]
 800983c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800983e:	07d9      	lsls	r1, r3, #31
 8009840:	d405      	bmi.n	800984e <_vfiprintf_r+0x32>
 8009842:	89ab      	ldrh	r3, [r5, #12]
 8009844:	059a      	lsls	r2, r3, #22
 8009846:	d402      	bmi.n	800984e <_vfiprintf_r+0x32>
 8009848:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800984a:	f7ff fe75 	bl	8009538 <__retarget_lock_acquire_recursive>
 800984e:	89ab      	ldrh	r3, [r5, #12]
 8009850:	071b      	lsls	r3, r3, #28
 8009852:	d501      	bpl.n	8009858 <_vfiprintf_r+0x3c>
 8009854:	692b      	ldr	r3, [r5, #16]
 8009856:	b9eb      	cbnz	r3, 8009894 <_vfiprintf_r+0x78>
 8009858:	4629      	mov	r1, r5
 800985a:	4630      	mov	r0, r6
 800985c:	f7ff fc46 	bl	80090ec <__swsetup_r>
 8009860:	b1c0      	cbz	r0, 8009894 <_vfiprintf_r+0x78>
 8009862:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009864:	07dc      	lsls	r4, r3, #31
 8009866:	d50e      	bpl.n	8009886 <_vfiprintf_r+0x6a>
 8009868:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800986c:	b01d      	add	sp, #116	; 0x74
 800986e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009872:	4b7b      	ldr	r3, [pc, #492]	; (8009a60 <_vfiprintf_r+0x244>)
 8009874:	429d      	cmp	r5, r3
 8009876:	d101      	bne.n	800987c <_vfiprintf_r+0x60>
 8009878:	68b5      	ldr	r5, [r6, #8]
 800987a:	e7df      	b.n	800983c <_vfiprintf_r+0x20>
 800987c:	4b79      	ldr	r3, [pc, #484]	; (8009a64 <_vfiprintf_r+0x248>)
 800987e:	429d      	cmp	r5, r3
 8009880:	bf08      	it	eq
 8009882:	68f5      	ldreq	r5, [r6, #12]
 8009884:	e7da      	b.n	800983c <_vfiprintf_r+0x20>
 8009886:	89ab      	ldrh	r3, [r5, #12]
 8009888:	0598      	lsls	r0, r3, #22
 800988a:	d4ed      	bmi.n	8009868 <_vfiprintf_r+0x4c>
 800988c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800988e:	f7ff fe54 	bl	800953a <__retarget_lock_release_recursive>
 8009892:	e7e9      	b.n	8009868 <_vfiprintf_r+0x4c>
 8009894:	2300      	movs	r3, #0
 8009896:	9309      	str	r3, [sp, #36]	; 0x24
 8009898:	2320      	movs	r3, #32
 800989a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800989e:	f8cd 800c 	str.w	r8, [sp, #12]
 80098a2:	2330      	movs	r3, #48	; 0x30
 80098a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009a68 <_vfiprintf_r+0x24c>
 80098a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80098ac:	f04f 0901 	mov.w	r9, #1
 80098b0:	4623      	mov	r3, r4
 80098b2:	469a      	mov	sl, r3
 80098b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098b8:	b10a      	cbz	r2, 80098be <_vfiprintf_r+0xa2>
 80098ba:	2a25      	cmp	r2, #37	; 0x25
 80098bc:	d1f9      	bne.n	80098b2 <_vfiprintf_r+0x96>
 80098be:	ebba 0b04 	subs.w	fp, sl, r4
 80098c2:	d00b      	beq.n	80098dc <_vfiprintf_r+0xc0>
 80098c4:	465b      	mov	r3, fp
 80098c6:	4622      	mov	r2, r4
 80098c8:	4629      	mov	r1, r5
 80098ca:	4630      	mov	r0, r6
 80098cc:	f7ff ff93 	bl	80097f6 <__sfputs_r>
 80098d0:	3001      	adds	r0, #1
 80098d2:	f000 80aa 	beq.w	8009a2a <_vfiprintf_r+0x20e>
 80098d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80098d8:	445a      	add	r2, fp
 80098da:	9209      	str	r2, [sp, #36]	; 0x24
 80098dc:	f89a 3000 	ldrb.w	r3, [sl]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	f000 80a2 	beq.w	8009a2a <_vfiprintf_r+0x20e>
 80098e6:	2300      	movs	r3, #0
 80098e8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80098ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098f0:	f10a 0a01 	add.w	sl, sl, #1
 80098f4:	9304      	str	r3, [sp, #16]
 80098f6:	9307      	str	r3, [sp, #28]
 80098f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80098fc:	931a      	str	r3, [sp, #104]	; 0x68
 80098fe:	4654      	mov	r4, sl
 8009900:	2205      	movs	r2, #5
 8009902:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009906:	4858      	ldr	r0, [pc, #352]	; (8009a68 <_vfiprintf_r+0x24c>)
 8009908:	f7f6 fd02 	bl	8000310 <memchr>
 800990c:	9a04      	ldr	r2, [sp, #16]
 800990e:	b9d8      	cbnz	r0, 8009948 <_vfiprintf_r+0x12c>
 8009910:	06d1      	lsls	r1, r2, #27
 8009912:	bf44      	itt	mi
 8009914:	2320      	movmi	r3, #32
 8009916:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800991a:	0713      	lsls	r3, r2, #28
 800991c:	bf44      	itt	mi
 800991e:	232b      	movmi	r3, #43	; 0x2b
 8009920:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009924:	f89a 3000 	ldrb.w	r3, [sl]
 8009928:	2b2a      	cmp	r3, #42	; 0x2a
 800992a:	d015      	beq.n	8009958 <_vfiprintf_r+0x13c>
 800992c:	9a07      	ldr	r2, [sp, #28]
 800992e:	4654      	mov	r4, sl
 8009930:	2000      	movs	r0, #0
 8009932:	f04f 0c0a 	mov.w	ip, #10
 8009936:	4621      	mov	r1, r4
 8009938:	f811 3b01 	ldrb.w	r3, [r1], #1
 800993c:	3b30      	subs	r3, #48	; 0x30
 800993e:	2b09      	cmp	r3, #9
 8009940:	d94e      	bls.n	80099e0 <_vfiprintf_r+0x1c4>
 8009942:	b1b0      	cbz	r0, 8009972 <_vfiprintf_r+0x156>
 8009944:	9207      	str	r2, [sp, #28]
 8009946:	e014      	b.n	8009972 <_vfiprintf_r+0x156>
 8009948:	eba0 0308 	sub.w	r3, r0, r8
 800994c:	fa09 f303 	lsl.w	r3, r9, r3
 8009950:	4313      	orrs	r3, r2
 8009952:	9304      	str	r3, [sp, #16]
 8009954:	46a2      	mov	sl, r4
 8009956:	e7d2      	b.n	80098fe <_vfiprintf_r+0xe2>
 8009958:	9b03      	ldr	r3, [sp, #12]
 800995a:	1d19      	adds	r1, r3, #4
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	9103      	str	r1, [sp, #12]
 8009960:	2b00      	cmp	r3, #0
 8009962:	bfbb      	ittet	lt
 8009964:	425b      	neglt	r3, r3
 8009966:	f042 0202 	orrlt.w	r2, r2, #2
 800996a:	9307      	strge	r3, [sp, #28]
 800996c:	9307      	strlt	r3, [sp, #28]
 800996e:	bfb8      	it	lt
 8009970:	9204      	strlt	r2, [sp, #16]
 8009972:	7823      	ldrb	r3, [r4, #0]
 8009974:	2b2e      	cmp	r3, #46	; 0x2e
 8009976:	d10c      	bne.n	8009992 <_vfiprintf_r+0x176>
 8009978:	7863      	ldrb	r3, [r4, #1]
 800997a:	2b2a      	cmp	r3, #42	; 0x2a
 800997c:	d135      	bne.n	80099ea <_vfiprintf_r+0x1ce>
 800997e:	9b03      	ldr	r3, [sp, #12]
 8009980:	1d1a      	adds	r2, r3, #4
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	9203      	str	r2, [sp, #12]
 8009986:	2b00      	cmp	r3, #0
 8009988:	bfb8      	it	lt
 800998a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800998e:	3402      	adds	r4, #2
 8009990:	9305      	str	r3, [sp, #20]
 8009992:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009a78 <_vfiprintf_r+0x25c>
 8009996:	7821      	ldrb	r1, [r4, #0]
 8009998:	2203      	movs	r2, #3
 800999a:	4650      	mov	r0, sl
 800999c:	f7f6 fcb8 	bl	8000310 <memchr>
 80099a0:	b140      	cbz	r0, 80099b4 <_vfiprintf_r+0x198>
 80099a2:	2340      	movs	r3, #64	; 0x40
 80099a4:	eba0 000a 	sub.w	r0, r0, sl
 80099a8:	fa03 f000 	lsl.w	r0, r3, r0
 80099ac:	9b04      	ldr	r3, [sp, #16]
 80099ae:	4303      	orrs	r3, r0
 80099b0:	3401      	adds	r4, #1
 80099b2:	9304      	str	r3, [sp, #16]
 80099b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099b8:	482c      	ldr	r0, [pc, #176]	; (8009a6c <_vfiprintf_r+0x250>)
 80099ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80099be:	2206      	movs	r2, #6
 80099c0:	f7f6 fca6 	bl	8000310 <memchr>
 80099c4:	2800      	cmp	r0, #0
 80099c6:	d03f      	beq.n	8009a48 <_vfiprintf_r+0x22c>
 80099c8:	4b29      	ldr	r3, [pc, #164]	; (8009a70 <_vfiprintf_r+0x254>)
 80099ca:	bb1b      	cbnz	r3, 8009a14 <_vfiprintf_r+0x1f8>
 80099cc:	9b03      	ldr	r3, [sp, #12]
 80099ce:	3307      	adds	r3, #7
 80099d0:	f023 0307 	bic.w	r3, r3, #7
 80099d4:	3308      	adds	r3, #8
 80099d6:	9303      	str	r3, [sp, #12]
 80099d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099da:	443b      	add	r3, r7
 80099dc:	9309      	str	r3, [sp, #36]	; 0x24
 80099de:	e767      	b.n	80098b0 <_vfiprintf_r+0x94>
 80099e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80099e4:	460c      	mov	r4, r1
 80099e6:	2001      	movs	r0, #1
 80099e8:	e7a5      	b.n	8009936 <_vfiprintf_r+0x11a>
 80099ea:	2300      	movs	r3, #0
 80099ec:	3401      	adds	r4, #1
 80099ee:	9305      	str	r3, [sp, #20]
 80099f0:	4619      	mov	r1, r3
 80099f2:	f04f 0c0a 	mov.w	ip, #10
 80099f6:	4620      	mov	r0, r4
 80099f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099fc:	3a30      	subs	r2, #48	; 0x30
 80099fe:	2a09      	cmp	r2, #9
 8009a00:	d903      	bls.n	8009a0a <_vfiprintf_r+0x1ee>
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d0c5      	beq.n	8009992 <_vfiprintf_r+0x176>
 8009a06:	9105      	str	r1, [sp, #20]
 8009a08:	e7c3      	b.n	8009992 <_vfiprintf_r+0x176>
 8009a0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a0e:	4604      	mov	r4, r0
 8009a10:	2301      	movs	r3, #1
 8009a12:	e7f0      	b.n	80099f6 <_vfiprintf_r+0x1da>
 8009a14:	ab03      	add	r3, sp, #12
 8009a16:	9300      	str	r3, [sp, #0]
 8009a18:	462a      	mov	r2, r5
 8009a1a:	4b16      	ldr	r3, [pc, #88]	; (8009a74 <_vfiprintf_r+0x258>)
 8009a1c:	a904      	add	r1, sp, #16
 8009a1e:	4630      	mov	r0, r6
 8009a20:	f3af 8000 	nop.w
 8009a24:	4607      	mov	r7, r0
 8009a26:	1c78      	adds	r0, r7, #1
 8009a28:	d1d6      	bne.n	80099d8 <_vfiprintf_r+0x1bc>
 8009a2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009a2c:	07d9      	lsls	r1, r3, #31
 8009a2e:	d405      	bmi.n	8009a3c <_vfiprintf_r+0x220>
 8009a30:	89ab      	ldrh	r3, [r5, #12]
 8009a32:	059a      	lsls	r2, r3, #22
 8009a34:	d402      	bmi.n	8009a3c <_vfiprintf_r+0x220>
 8009a36:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009a38:	f7ff fd7f 	bl	800953a <__retarget_lock_release_recursive>
 8009a3c:	89ab      	ldrh	r3, [r5, #12]
 8009a3e:	065b      	lsls	r3, r3, #25
 8009a40:	f53f af12 	bmi.w	8009868 <_vfiprintf_r+0x4c>
 8009a44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009a46:	e711      	b.n	800986c <_vfiprintf_r+0x50>
 8009a48:	ab03      	add	r3, sp, #12
 8009a4a:	9300      	str	r3, [sp, #0]
 8009a4c:	462a      	mov	r2, r5
 8009a4e:	4b09      	ldr	r3, [pc, #36]	; (8009a74 <_vfiprintf_r+0x258>)
 8009a50:	a904      	add	r1, sp, #16
 8009a52:	4630      	mov	r0, r6
 8009a54:	f000 f880 	bl	8009b58 <_printf_i>
 8009a58:	e7e4      	b.n	8009a24 <_vfiprintf_r+0x208>
 8009a5a:	bf00      	nop
 8009a5c:	0800a0c0 	.word	0x0800a0c0
 8009a60:	0800a0e0 	.word	0x0800a0e0
 8009a64:	0800a0a0 	.word	0x0800a0a0
 8009a68:	0800a100 	.word	0x0800a100
 8009a6c:	0800a10a 	.word	0x0800a10a
 8009a70:	00000000 	.word	0x00000000
 8009a74:	080097f7 	.word	0x080097f7
 8009a78:	0800a106 	.word	0x0800a106

08009a7c <_printf_common>:
 8009a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a80:	4616      	mov	r6, r2
 8009a82:	4699      	mov	r9, r3
 8009a84:	688a      	ldr	r2, [r1, #8]
 8009a86:	690b      	ldr	r3, [r1, #16]
 8009a88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a8c:	4293      	cmp	r3, r2
 8009a8e:	bfb8      	it	lt
 8009a90:	4613      	movlt	r3, r2
 8009a92:	6033      	str	r3, [r6, #0]
 8009a94:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a98:	4607      	mov	r7, r0
 8009a9a:	460c      	mov	r4, r1
 8009a9c:	b10a      	cbz	r2, 8009aa2 <_printf_common+0x26>
 8009a9e:	3301      	adds	r3, #1
 8009aa0:	6033      	str	r3, [r6, #0]
 8009aa2:	6823      	ldr	r3, [r4, #0]
 8009aa4:	0699      	lsls	r1, r3, #26
 8009aa6:	bf42      	ittt	mi
 8009aa8:	6833      	ldrmi	r3, [r6, #0]
 8009aaa:	3302      	addmi	r3, #2
 8009aac:	6033      	strmi	r3, [r6, #0]
 8009aae:	6825      	ldr	r5, [r4, #0]
 8009ab0:	f015 0506 	ands.w	r5, r5, #6
 8009ab4:	d106      	bne.n	8009ac4 <_printf_common+0x48>
 8009ab6:	f104 0a19 	add.w	sl, r4, #25
 8009aba:	68e3      	ldr	r3, [r4, #12]
 8009abc:	6832      	ldr	r2, [r6, #0]
 8009abe:	1a9b      	subs	r3, r3, r2
 8009ac0:	42ab      	cmp	r3, r5
 8009ac2:	dc26      	bgt.n	8009b12 <_printf_common+0x96>
 8009ac4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009ac8:	1e13      	subs	r3, r2, #0
 8009aca:	6822      	ldr	r2, [r4, #0]
 8009acc:	bf18      	it	ne
 8009ace:	2301      	movne	r3, #1
 8009ad0:	0692      	lsls	r2, r2, #26
 8009ad2:	d42b      	bmi.n	8009b2c <_printf_common+0xb0>
 8009ad4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009ad8:	4649      	mov	r1, r9
 8009ada:	4638      	mov	r0, r7
 8009adc:	47c0      	blx	r8
 8009ade:	3001      	adds	r0, #1
 8009ae0:	d01e      	beq.n	8009b20 <_printf_common+0xa4>
 8009ae2:	6823      	ldr	r3, [r4, #0]
 8009ae4:	68e5      	ldr	r5, [r4, #12]
 8009ae6:	6832      	ldr	r2, [r6, #0]
 8009ae8:	f003 0306 	and.w	r3, r3, #6
 8009aec:	2b04      	cmp	r3, #4
 8009aee:	bf08      	it	eq
 8009af0:	1aad      	subeq	r5, r5, r2
 8009af2:	68a3      	ldr	r3, [r4, #8]
 8009af4:	6922      	ldr	r2, [r4, #16]
 8009af6:	bf0c      	ite	eq
 8009af8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009afc:	2500      	movne	r5, #0
 8009afe:	4293      	cmp	r3, r2
 8009b00:	bfc4      	itt	gt
 8009b02:	1a9b      	subgt	r3, r3, r2
 8009b04:	18ed      	addgt	r5, r5, r3
 8009b06:	2600      	movs	r6, #0
 8009b08:	341a      	adds	r4, #26
 8009b0a:	42b5      	cmp	r5, r6
 8009b0c:	d11a      	bne.n	8009b44 <_printf_common+0xc8>
 8009b0e:	2000      	movs	r0, #0
 8009b10:	e008      	b.n	8009b24 <_printf_common+0xa8>
 8009b12:	2301      	movs	r3, #1
 8009b14:	4652      	mov	r2, sl
 8009b16:	4649      	mov	r1, r9
 8009b18:	4638      	mov	r0, r7
 8009b1a:	47c0      	blx	r8
 8009b1c:	3001      	adds	r0, #1
 8009b1e:	d103      	bne.n	8009b28 <_printf_common+0xac>
 8009b20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b28:	3501      	adds	r5, #1
 8009b2a:	e7c6      	b.n	8009aba <_printf_common+0x3e>
 8009b2c:	18e1      	adds	r1, r4, r3
 8009b2e:	1c5a      	adds	r2, r3, #1
 8009b30:	2030      	movs	r0, #48	; 0x30
 8009b32:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009b36:	4422      	add	r2, r4
 8009b38:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009b3c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009b40:	3302      	adds	r3, #2
 8009b42:	e7c7      	b.n	8009ad4 <_printf_common+0x58>
 8009b44:	2301      	movs	r3, #1
 8009b46:	4622      	mov	r2, r4
 8009b48:	4649      	mov	r1, r9
 8009b4a:	4638      	mov	r0, r7
 8009b4c:	47c0      	blx	r8
 8009b4e:	3001      	adds	r0, #1
 8009b50:	d0e6      	beq.n	8009b20 <_printf_common+0xa4>
 8009b52:	3601      	adds	r6, #1
 8009b54:	e7d9      	b.n	8009b0a <_printf_common+0x8e>
	...

08009b58 <_printf_i>:
 8009b58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b5c:	7e0f      	ldrb	r7, [r1, #24]
 8009b5e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009b60:	2f78      	cmp	r7, #120	; 0x78
 8009b62:	4691      	mov	r9, r2
 8009b64:	4680      	mov	r8, r0
 8009b66:	460c      	mov	r4, r1
 8009b68:	469a      	mov	sl, r3
 8009b6a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009b6e:	d807      	bhi.n	8009b80 <_printf_i+0x28>
 8009b70:	2f62      	cmp	r7, #98	; 0x62
 8009b72:	d80a      	bhi.n	8009b8a <_printf_i+0x32>
 8009b74:	2f00      	cmp	r7, #0
 8009b76:	f000 80d8 	beq.w	8009d2a <_printf_i+0x1d2>
 8009b7a:	2f58      	cmp	r7, #88	; 0x58
 8009b7c:	f000 80a3 	beq.w	8009cc6 <_printf_i+0x16e>
 8009b80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b84:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009b88:	e03a      	b.n	8009c00 <_printf_i+0xa8>
 8009b8a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009b8e:	2b15      	cmp	r3, #21
 8009b90:	d8f6      	bhi.n	8009b80 <_printf_i+0x28>
 8009b92:	a101      	add	r1, pc, #4	; (adr r1, 8009b98 <_printf_i+0x40>)
 8009b94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b98:	08009bf1 	.word	0x08009bf1
 8009b9c:	08009c05 	.word	0x08009c05
 8009ba0:	08009b81 	.word	0x08009b81
 8009ba4:	08009b81 	.word	0x08009b81
 8009ba8:	08009b81 	.word	0x08009b81
 8009bac:	08009b81 	.word	0x08009b81
 8009bb0:	08009c05 	.word	0x08009c05
 8009bb4:	08009b81 	.word	0x08009b81
 8009bb8:	08009b81 	.word	0x08009b81
 8009bbc:	08009b81 	.word	0x08009b81
 8009bc0:	08009b81 	.word	0x08009b81
 8009bc4:	08009d11 	.word	0x08009d11
 8009bc8:	08009c35 	.word	0x08009c35
 8009bcc:	08009cf3 	.word	0x08009cf3
 8009bd0:	08009b81 	.word	0x08009b81
 8009bd4:	08009b81 	.word	0x08009b81
 8009bd8:	08009d33 	.word	0x08009d33
 8009bdc:	08009b81 	.word	0x08009b81
 8009be0:	08009c35 	.word	0x08009c35
 8009be4:	08009b81 	.word	0x08009b81
 8009be8:	08009b81 	.word	0x08009b81
 8009bec:	08009cfb 	.word	0x08009cfb
 8009bf0:	682b      	ldr	r3, [r5, #0]
 8009bf2:	1d1a      	adds	r2, r3, #4
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	602a      	str	r2, [r5, #0]
 8009bf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009bfc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c00:	2301      	movs	r3, #1
 8009c02:	e0a3      	b.n	8009d4c <_printf_i+0x1f4>
 8009c04:	6820      	ldr	r0, [r4, #0]
 8009c06:	6829      	ldr	r1, [r5, #0]
 8009c08:	0606      	lsls	r6, r0, #24
 8009c0a:	f101 0304 	add.w	r3, r1, #4
 8009c0e:	d50a      	bpl.n	8009c26 <_printf_i+0xce>
 8009c10:	680e      	ldr	r6, [r1, #0]
 8009c12:	602b      	str	r3, [r5, #0]
 8009c14:	2e00      	cmp	r6, #0
 8009c16:	da03      	bge.n	8009c20 <_printf_i+0xc8>
 8009c18:	232d      	movs	r3, #45	; 0x2d
 8009c1a:	4276      	negs	r6, r6
 8009c1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c20:	485e      	ldr	r0, [pc, #376]	; (8009d9c <_printf_i+0x244>)
 8009c22:	230a      	movs	r3, #10
 8009c24:	e019      	b.n	8009c5a <_printf_i+0x102>
 8009c26:	680e      	ldr	r6, [r1, #0]
 8009c28:	602b      	str	r3, [r5, #0]
 8009c2a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009c2e:	bf18      	it	ne
 8009c30:	b236      	sxthne	r6, r6
 8009c32:	e7ef      	b.n	8009c14 <_printf_i+0xbc>
 8009c34:	682b      	ldr	r3, [r5, #0]
 8009c36:	6820      	ldr	r0, [r4, #0]
 8009c38:	1d19      	adds	r1, r3, #4
 8009c3a:	6029      	str	r1, [r5, #0]
 8009c3c:	0601      	lsls	r1, r0, #24
 8009c3e:	d501      	bpl.n	8009c44 <_printf_i+0xec>
 8009c40:	681e      	ldr	r6, [r3, #0]
 8009c42:	e002      	b.n	8009c4a <_printf_i+0xf2>
 8009c44:	0646      	lsls	r6, r0, #25
 8009c46:	d5fb      	bpl.n	8009c40 <_printf_i+0xe8>
 8009c48:	881e      	ldrh	r6, [r3, #0]
 8009c4a:	4854      	ldr	r0, [pc, #336]	; (8009d9c <_printf_i+0x244>)
 8009c4c:	2f6f      	cmp	r7, #111	; 0x6f
 8009c4e:	bf0c      	ite	eq
 8009c50:	2308      	moveq	r3, #8
 8009c52:	230a      	movne	r3, #10
 8009c54:	2100      	movs	r1, #0
 8009c56:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009c5a:	6865      	ldr	r5, [r4, #4]
 8009c5c:	60a5      	str	r5, [r4, #8]
 8009c5e:	2d00      	cmp	r5, #0
 8009c60:	bfa2      	ittt	ge
 8009c62:	6821      	ldrge	r1, [r4, #0]
 8009c64:	f021 0104 	bicge.w	r1, r1, #4
 8009c68:	6021      	strge	r1, [r4, #0]
 8009c6a:	b90e      	cbnz	r6, 8009c70 <_printf_i+0x118>
 8009c6c:	2d00      	cmp	r5, #0
 8009c6e:	d04d      	beq.n	8009d0c <_printf_i+0x1b4>
 8009c70:	4615      	mov	r5, r2
 8009c72:	fbb6 f1f3 	udiv	r1, r6, r3
 8009c76:	fb03 6711 	mls	r7, r3, r1, r6
 8009c7a:	5dc7      	ldrb	r7, [r0, r7]
 8009c7c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009c80:	4637      	mov	r7, r6
 8009c82:	42bb      	cmp	r3, r7
 8009c84:	460e      	mov	r6, r1
 8009c86:	d9f4      	bls.n	8009c72 <_printf_i+0x11a>
 8009c88:	2b08      	cmp	r3, #8
 8009c8a:	d10b      	bne.n	8009ca4 <_printf_i+0x14c>
 8009c8c:	6823      	ldr	r3, [r4, #0]
 8009c8e:	07de      	lsls	r6, r3, #31
 8009c90:	d508      	bpl.n	8009ca4 <_printf_i+0x14c>
 8009c92:	6923      	ldr	r3, [r4, #16]
 8009c94:	6861      	ldr	r1, [r4, #4]
 8009c96:	4299      	cmp	r1, r3
 8009c98:	bfde      	ittt	le
 8009c9a:	2330      	movle	r3, #48	; 0x30
 8009c9c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009ca0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009ca4:	1b52      	subs	r2, r2, r5
 8009ca6:	6122      	str	r2, [r4, #16]
 8009ca8:	f8cd a000 	str.w	sl, [sp]
 8009cac:	464b      	mov	r3, r9
 8009cae:	aa03      	add	r2, sp, #12
 8009cb0:	4621      	mov	r1, r4
 8009cb2:	4640      	mov	r0, r8
 8009cb4:	f7ff fee2 	bl	8009a7c <_printf_common>
 8009cb8:	3001      	adds	r0, #1
 8009cba:	d14c      	bne.n	8009d56 <_printf_i+0x1fe>
 8009cbc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009cc0:	b004      	add	sp, #16
 8009cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cc6:	4835      	ldr	r0, [pc, #212]	; (8009d9c <_printf_i+0x244>)
 8009cc8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009ccc:	6829      	ldr	r1, [r5, #0]
 8009cce:	6823      	ldr	r3, [r4, #0]
 8009cd0:	f851 6b04 	ldr.w	r6, [r1], #4
 8009cd4:	6029      	str	r1, [r5, #0]
 8009cd6:	061d      	lsls	r5, r3, #24
 8009cd8:	d514      	bpl.n	8009d04 <_printf_i+0x1ac>
 8009cda:	07df      	lsls	r7, r3, #31
 8009cdc:	bf44      	itt	mi
 8009cde:	f043 0320 	orrmi.w	r3, r3, #32
 8009ce2:	6023      	strmi	r3, [r4, #0]
 8009ce4:	b91e      	cbnz	r6, 8009cee <_printf_i+0x196>
 8009ce6:	6823      	ldr	r3, [r4, #0]
 8009ce8:	f023 0320 	bic.w	r3, r3, #32
 8009cec:	6023      	str	r3, [r4, #0]
 8009cee:	2310      	movs	r3, #16
 8009cf0:	e7b0      	b.n	8009c54 <_printf_i+0xfc>
 8009cf2:	6823      	ldr	r3, [r4, #0]
 8009cf4:	f043 0320 	orr.w	r3, r3, #32
 8009cf8:	6023      	str	r3, [r4, #0]
 8009cfa:	2378      	movs	r3, #120	; 0x78
 8009cfc:	4828      	ldr	r0, [pc, #160]	; (8009da0 <_printf_i+0x248>)
 8009cfe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009d02:	e7e3      	b.n	8009ccc <_printf_i+0x174>
 8009d04:	0659      	lsls	r1, r3, #25
 8009d06:	bf48      	it	mi
 8009d08:	b2b6      	uxthmi	r6, r6
 8009d0a:	e7e6      	b.n	8009cda <_printf_i+0x182>
 8009d0c:	4615      	mov	r5, r2
 8009d0e:	e7bb      	b.n	8009c88 <_printf_i+0x130>
 8009d10:	682b      	ldr	r3, [r5, #0]
 8009d12:	6826      	ldr	r6, [r4, #0]
 8009d14:	6961      	ldr	r1, [r4, #20]
 8009d16:	1d18      	adds	r0, r3, #4
 8009d18:	6028      	str	r0, [r5, #0]
 8009d1a:	0635      	lsls	r5, r6, #24
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	d501      	bpl.n	8009d24 <_printf_i+0x1cc>
 8009d20:	6019      	str	r1, [r3, #0]
 8009d22:	e002      	b.n	8009d2a <_printf_i+0x1d2>
 8009d24:	0670      	lsls	r0, r6, #25
 8009d26:	d5fb      	bpl.n	8009d20 <_printf_i+0x1c8>
 8009d28:	8019      	strh	r1, [r3, #0]
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	6123      	str	r3, [r4, #16]
 8009d2e:	4615      	mov	r5, r2
 8009d30:	e7ba      	b.n	8009ca8 <_printf_i+0x150>
 8009d32:	682b      	ldr	r3, [r5, #0]
 8009d34:	1d1a      	adds	r2, r3, #4
 8009d36:	602a      	str	r2, [r5, #0]
 8009d38:	681d      	ldr	r5, [r3, #0]
 8009d3a:	6862      	ldr	r2, [r4, #4]
 8009d3c:	2100      	movs	r1, #0
 8009d3e:	4628      	mov	r0, r5
 8009d40:	f7f6 fae6 	bl	8000310 <memchr>
 8009d44:	b108      	cbz	r0, 8009d4a <_printf_i+0x1f2>
 8009d46:	1b40      	subs	r0, r0, r5
 8009d48:	6060      	str	r0, [r4, #4]
 8009d4a:	6863      	ldr	r3, [r4, #4]
 8009d4c:	6123      	str	r3, [r4, #16]
 8009d4e:	2300      	movs	r3, #0
 8009d50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d54:	e7a8      	b.n	8009ca8 <_printf_i+0x150>
 8009d56:	6923      	ldr	r3, [r4, #16]
 8009d58:	462a      	mov	r2, r5
 8009d5a:	4649      	mov	r1, r9
 8009d5c:	4640      	mov	r0, r8
 8009d5e:	47d0      	blx	sl
 8009d60:	3001      	adds	r0, #1
 8009d62:	d0ab      	beq.n	8009cbc <_printf_i+0x164>
 8009d64:	6823      	ldr	r3, [r4, #0]
 8009d66:	079b      	lsls	r3, r3, #30
 8009d68:	d413      	bmi.n	8009d92 <_printf_i+0x23a>
 8009d6a:	68e0      	ldr	r0, [r4, #12]
 8009d6c:	9b03      	ldr	r3, [sp, #12]
 8009d6e:	4298      	cmp	r0, r3
 8009d70:	bfb8      	it	lt
 8009d72:	4618      	movlt	r0, r3
 8009d74:	e7a4      	b.n	8009cc0 <_printf_i+0x168>
 8009d76:	2301      	movs	r3, #1
 8009d78:	4632      	mov	r2, r6
 8009d7a:	4649      	mov	r1, r9
 8009d7c:	4640      	mov	r0, r8
 8009d7e:	47d0      	blx	sl
 8009d80:	3001      	adds	r0, #1
 8009d82:	d09b      	beq.n	8009cbc <_printf_i+0x164>
 8009d84:	3501      	adds	r5, #1
 8009d86:	68e3      	ldr	r3, [r4, #12]
 8009d88:	9903      	ldr	r1, [sp, #12]
 8009d8a:	1a5b      	subs	r3, r3, r1
 8009d8c:	42ab      	cmp	r3, r5
 8009d8e:	dcf2      	bgt.n	8009d76 <_printf_i+0x21e>
 8009d90:	e7eb      	b.n	8009d6a <_printf_i+0x212>
 8009d92:	2500      	movs	r5, #0
 8009d94:	f104 0619 	add.w	r6, r4, #25
 8009d98:	e7f5      	b.n	8009d86 <_printf_i+0x22e>
 8009d9a:	bf00      	nop
 8009d9c:	0800a111 	.word	0x0800a111
 8009da0:	0800a122 	.word	0x0800a122

08009da4 <_sbrk_r>:
 8009da4:	b538      	push	{r3, r4, r5, lr}
 8009da6:	4d06      	ldr	r5, [pc, #24]	; (8009dc0 <_sbrk_r+0x1c>)
 8009da8:	2300      	movs	r3, #0
 8009daa:	4604      	mov	r4, r0
 8009dac:	4608      	mov	r0, r1
 8009dae:	602b      	str	r3, [r5, #0]
 8009db0:	f7f7 f9d6 	bl	8001160 <_sbrk>
 8009db4:	1c43      	adds	r3, r0, #1
 8009db6:	d102      	bne.n	8009dbe <_sbrk_r+0x1a>
 8009db8:	682b      	ldr	r3, [r5, #0]
 8009dba:	b103      	cbz	r3, 8009dbe <_sbrk_r+0x1a>
 8009dbc:	6023      	str	r3, [r4, #0]
 8009dbe:	bd38      	pop	{r3, r4, r5, pc}
 8009dc0:	24000218 	.word	0x24000218

08009dc4 <__sread>:
 8009dc4:	b510      	push	{r4, lr}
 8009dc6:	460c      	mov	r4, r1
 8009dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dcc:	f000 f8a0 	bl	8009f10 <_read_r>
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	bfab      	itete	ge
 8009dd4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009dd6:	89a3      	ldrhlt	r3, [r4, #12]
 8009dd8:	181b      	addge	r3, r3, r0
 8009dda:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009dde:	bfac      	ite	ge
 8009de0:	6563      	strge	r3, [r4, #84]	; 0x54
 8009de2:	81a3      	strhlt	r3, [r4, #12]
 8009de4:	bd10      	pop	{r4, pc}

08009de6 <__swrite>:
 8009de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009dea:	461f      	mov	r7, r3
 8009dec:	898b      	ldrh	r3, [r1, #12]
 8009dee:	05db      	lsls	r3, r3, #23
 8009df0:	4605      	mov	r5, r0
 8009df2:	460c      	mov	r4, r1
 8009df4:	4616      	mov	r6, r2
 8009df6:	d505      	bpl.n	8009e04 <__swrite+0x1e>
 8009df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dfc:	2302      	movs	r3, #2
 8009dfe:	2200      	movs	r2, #0
 8009e00:	f000 f868 	bl	8009ed4 <_lseek_r>
 8009e04:	89a3      	ldrh	r3, [r4, #12]
 8009e06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009e0e:	81a3      	strh	r3, [r4, #12]
 8009e10:	4632      	mov	r2, r6
 8009e12:	463b      	mov	r3, r7
 8009e14:	4628      	mov	r0, r5
 8009e16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e1a:	f000 b817 	b.w	8009e4c <_write_r>

08009e1e <__sseek>:
 8009e1e:	b510      	push	{r4, lr}
 8009e20:	460c      	mov	r4, r1
 8009e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e26:	f000 f855 	bl	8009ed4 <_lseek_r>
 8009e2a:	1c43      	adds	r3, r0, #1
 8009e2c:	89a3      	ldrh	r3, [r4, #12]
 8009e2e:	bf15      	itete	ne
 8009e30:	6560      	strne	r0, [r4, #84]	; 0x54
 8009e32:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009e36:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009e3a:	81a3      	strheq	r3, [r4, #12]
 8009e3c:	bf18      	it	ne
 8009e3e:	81a3      	strhne	r3, [r4, #12]
 8009e40:	bd10      	pop	{r4, pc}

08009e42 <__sclose>:
 8009e42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e46:	f000 b813 	b.w	8009e70 <_close_r>
	...

08009e4c <_write_r>:
 8009e4c:	b538      	push	{r3, r4, r5, lr}
 8009e4e:	4d07      	ldr	r5, [pc, #28]	; (8009e6c <_write_r+0x20>)
 8009e50:	4604      	mov	r4, r0
 8009e52:	4608      	mov	r0, r1
 8009e54:	4611      	mov	r1, r2
 8009e56:	2200      	movs	r2, #0
 8009e58:	602a      	str	r2, [r5, #0]
 8009e5a:	461a      	mov	r2, r3
 8009e5c:	f7f6 fd86 	bl	800096c <_write>
 8009e60:	1c43      	adds	r3, r0, #1
 8009e62:	d102      	bne.n	8009e6a <_write_r+0x1e>
 8009e64:	682b      	ldr	r3, [r5, #0]
 8009e66:	b103      	cbz	r3, 8009e6a <_write_r+0x1e>
 8009e68:	6023      	str	r3, [r4, #0]
 8009e6a:	bd38      	pop	{r3, r4, r5, pc}
 8009e6c:	24000218 	.word	0x24000218

08009e70 <_close_r>:
 8009e70:	b538      	push	{r3, r4, r5, lr}
 8009e72:	4d06      	ldr	r5, [pc, #24]	; (8009e8c <_close_r+0x1c>)
 8009e74:	2300      	movs	r3, #0
 8009e76:	4604      	mov	r4, r0
 8009e78:	4608      	mov	r0, r1
 8009e7a:	602b      	str	r3, [r5, #0]
 8009e7c:	f7f7 f93b 	bl	80010f6 <_close>
 8009e80:	1c43      	adds	r3, r0, #1
 8009e82:	d102      	bne.n	8009e8a <_close_r+0x1a>
 8009e84:	682b      	ldr	r3, [r5, #0]
 8009e86:	b103      	cbz	r3, 8009e8a <_close_r+0x1a>
 8009e88:	6023      	str	r3, [r4, #0]
 8009e8a:	bd38      	pop	{r3, r4, r5, pc}
 8009e8c:	24000218 	.word	0x24000218

08009e90 <_fstat_r>:
 8009e90:	b538      	push	{r3, r4, r5, lr}
 8009e92:	4d07      	ldr	r5, [pc, #28]	; (8009eb0 <_fstat_r+0x20>)
 8009e94:	2300      	movs	r3, #0
 8009e96:	4604      	mov	r4, r0
 8009e98:	4608      	mov	r0, r1
 8009e9a:	4611      	mov	r1, r2
 8009e9c:	602b      	str	r3, [r5, #0]
 8009e9e:	f7f7 f936 	bl	800110e <_fstat>
 8009ea2:	1c43      	adds	r3, r0, #1
 8009ea4:	d102      	bne.n	8009eac <_fstat_r+0x1c>
 8009ea6:	682b      	ldr	r3, [r5, #0]
 8009ea8:	b103      	cbz	r3, 8009eac <_fstat_r+0x1c>
 8009eaa:	6023      	str	r3, [r4, #0]
 8009eac:	bd38      	pop	{r3, r4, r5, pc}
 8009eae:	bf00      	nop
 8009eb0:	24000218 	.word	0x24000218

08009eb4 <_isatty_r>:
 8009eb4:	b538      	push	{r3, r4, r5, lr}
 8009eb6:	4d06      	ldr	r5, [pc, #24]	; (8009ed0 <_isatty_r+0x1c>)
 8009eb8:	2300      	movs	r3, #0
 8009eba:	4604      	mov	r4, r0
 8009ebc:	4608      	mov	r0, r1
 8009ebe:	602b      	str	r3, [r5, #0]
 8009ec0:	f7f7 f935 	bl	800112e <_isatty>
 8009ec4:	1c43      	adds	r3, r0, #1
 8009ec6:	d102      	bne.n	8009ece <_isatty_r+0x1a>
 8009ec8:	682b      	ldr	r3, [r5, #0]
 8009eca:	b103      	cbz	r3, 8009ece <_isatty_r+0x1a>
 8009ecc:	6023      	str	r3, [r4, #0]
 8009ece:	bd38      	pop	{r3, r4, r5, pc}
 8009ed0:	24000218 	.word	0x24000218

08009ed4 <_lseek_r>:
 8009ed4:	b538      	push	{r3, r4, r5, lr}
 8009ed6:	4d07      	ldr	r5, [pc, #28]	; (8009ef4 <_lseek_r+0x20>)
 8009ed8:	4604      	mov	r4, r0
 8009eda:	4608      	mov	r0, r1
 8009edc:	4611      	mov	r1, r2
 8009ede:	2200      	movs	r2, #0
 8009ee0:	602a      	str	r2, [r5, #0]
 8009ee2:	461a      	mov	r2, r3
 8009ee4:	f7f7 f92e 	bl	8001144 <_lseek>
 8009ee8:	1c43      	adds	r3, r0, #1
 8009eea:	d102      	bne.n	8009ef2 <_lseek_r+0x1e>
 8009eec:	682b      	ldr	r3, [r5, #0]
 8009eee:	b103      	cbz	r3, 8009ef2 <_lseek_r+0x1e>
 8009ef0:	6023      	str	r3, [r4, #0]
 8009ef2:	bd38      	pop	{r3, r4, r5, pc}
 8009ef4:	24000218 	.word	0x24000218

08009ef8 <__malloc_lock>:
 8009ef8:	4801      	ldr	r0, [pc, #4]	; (8009f00 <__malloc_lock+0x8>)
 8009efa:	f7ff bb1d 	b.w	8009538 <__retarget_lock_acquire_recursive>
 8009efe:	bf00      	nop
 8009f00:	2400020c 	.word	0x2400020c

08009f04 <__malloc_unlock>:
 8009f04:	4801      	ldr	r0, [pc, #4]	; (8009f0c <__malloc_unlock+0x8>)
 8009f06:	f7ff bb18 	b.w	800953a <__retarget_lock_release_recursive>
 8009f0a:	bf00      	nop
 8009f0c:	2400020c 	.word	0x2400020c

08009f10 <_read_r>:
 8009f10:	b538      	push	{r3, r4, r5, lr}
 8009f12:	4d07      	ldr	r5, [pc, #28]	; (8009f30 <_read_r+0x20>)
 8009f14:	4604      	mov	r4, r0
 8009f16:	4608      	mov	r0, r1
 8009f18:	4611      	mov	r1, r2
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	602a      	str	r2, [r5, #0]
 8009f1e:	461a      	mov	r2, r3
 8009f20:	f7f7 f8cc 	bl	80010bc <_read>
 8009f24:	1c43      	adds	r3, r0, #1
 8009f26:	d102      	bne.n	8009f2e <_read_r+0x1e>
 8009f28:	682b      	ldr	r3, [r5, #0]
 8009f2a:	b103      	cbz	r3, 8009f2e <_read_r+0x1e>
 8009f2c:	6023      	str	r3, [r4, #0]
 8009f2e:	bd38      	pop	{r3, r4, r5, pc}
 8009f30:	24000218 	.word	0x24000218

08009f34 <_init>:
 8009f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f36:	bf00      	nop
 8009f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f3a:	bc08      	pop	{r3}
 8009f3c:	469e      	mov	lr, r3
 8009f3e:	4770      	bx	lr

08009f40 <_fini>:
 8009f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f42:	bf00      	nop
 8009f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f46:	bc08      	pop	{r3}
 8009f48:	469e      	mov	lr, r3
 8009f4a:	4770      	bx	lr
