{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647921466950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647921466962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 22:57:46 2022 " "Processing started: Mon Mar 21 22:57:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647921466962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921466962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab5 -c ECE385Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385Lab5 -c ECE385Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921466962 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647921470046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647921470046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "files/ISDU.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/ISDU.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ben_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/ben_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN_ " "Found entity 1: BEN_" {  } { { "files/BEN_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/BEN_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ " "Found entity 1: ALU_" {  } { { "files/ALU_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/ALU_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484010 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(24) " "Verilog HDL warning at HexDriver.sv(24): extended using \"x\" or \"z\"" {  } { { "files/HexDriver.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/HexDriver.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1647921484017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "files/HexDriver.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pc_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/pc_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_ " "Found entity 1: PC_" {  } { { "files/PC_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/PC_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mdr_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mdr_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_ " "Found entity 1: MDR_" {  } { { "files/MDR_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MDR_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mar_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mar_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_ " "Found entity 1: MAR_" {  } { { "files/MAR_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MAR_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ir_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/ir_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR_ " "Found entity 1: IR_" {  } { { "files/IR_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/IR_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/reg_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/reg_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Found entity 1: reg_16" {  } { { "files/Reg_16.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/Reg_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "files/test_memory.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file files/synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "files/synchronizers.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484055 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "files/synchronizers.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484055 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "files/synchronizers.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "files/slc3_testtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file files/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "files/SLC3_2.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Reset_Val Reset_val slc3.sv(30) " "Verilog HDL Declaration information at slc3.sv(30): object \"Reset_Val\" differs only in case from object \"Reset_val\" in the same scope" {  } { { "files/slc3.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "files/slc3.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "files/memory_contents.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "files/Mem2IO.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "files/Instantiateram.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_41.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_41.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_41 " "Found entity 1: MUX_41" {  } { { "files/MUX_41.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MUX_41.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_21 " "Found entity 1: MUX_21" {  } { { "files/MUX_21.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MUX_21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux PCMUX_.sv(2) " "Verilog HDL Declaration information at PCMUX_.sv(2): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "files/PCMUX_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/PCMUX_.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pcmux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/pcmux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCMUX_ " "Found entity 1: PCMUX_" {  } { { "files/PCMUX_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/PCMUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MIO_EN mio_en MIO_EN_.sv(2) " "Verilog HDL Declaration information at MIO_EN_.sv(2): object \"MIO_EN\" differs only in case from object \"mio_en\" in the same scope" {  } { { "files/MIO_EN_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MIO_EN_.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mio_en_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mio_en_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIO_EN_ " "Found entity 1: MIO_EN_" {  } { { "files/MIO_EN_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MIO_EN_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/bus_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/bus_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_ " "Found entity 1: BUS_" {  } { { "files/BUS_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/BUS_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "files/testbench.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file files/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "files/ram.v" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/drmux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/drmux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DRMUX_ " "Found entity 1: DRMUX_" {  } { { "files/DRMUX_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/DRMUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/regfile_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/regfile_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE_ " "Found entity 1: REGFILE_" {  } { { "files/REGFILE_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/REGFILE_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/addr_adder_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/addr_adder_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR_ADDER_ " "Found entity 1: ADDR_ADDER_" {  } { { "files/ADDR_ADDER_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/ADDR_ADDER_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DRMUX drmux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"DRMUX\" differs only in case from object \"drmux\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SR1MUX sr1mux datapath.sv(5) " "Verilog HDL Declaration information at datapath.sv(5): object \"SR1MUX\" differs only in case from object \"sr1mux\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU alu datapath.sv(18) " "Verilog HDL Declaration information at datapath.sv(18): object \"ALU\" differs only in case from object \"alu\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCMUX pcmux datapath.sv(4) " "Verilog HDL Declaration information at datapath.sv(4): object \"PCMUX\" differs only in case from object \"pcmux\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUS bus datapath.sv(19) " "Verilog HDL Declaration information at datapath.sv(19): object \"BUS\" differs only in case from object \"bus\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_ADDER addr_adder datapath.sv(18) " "Verilog HDL Declaration information at datapath.sv(18): object \"ADDR_ADDER\" differs only in case from object \"addr_adder\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BEN ben datapath.sv(9) " "Verilog HDL Declaration information at datapath.sv(9): object \"BEN\" differs only in case from object \"ben\" in the same scope" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647921484162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "files/datapath.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/sr1mux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/sr1mux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SR1MUX_ " "Found entity 1: SR1MUX_" {  } { { "files/SR1MUX_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/SR1MUX_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/decoder_.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/decoder_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_ " "Found entity 1: DECODER_" {  } { { "files/DECODER_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/DECODER_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_81.sv 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_81.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_81 " "Found entity 1: MUX_81" {  } { { "files/MUX_81.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/MUX_81.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_sramtop " "Elaborating entity \"slc3_sramtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647921484449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "files/slc3_sramtop.sv" "button_sync\[0\]" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "files/slc3_sramtop.sv" "slc" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "files/slc3.sv" "hex_drivers\[0\]" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:slc\|datapath:d0\"" {  } { { "files/slc3.sv" "d0" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRMUX_ slc3:slc\|datapath:d0\|DRMUX_:drmux " "Elaborating entity \"DRMUX_\" for hierarchy \"slc3:slc\|datapath:d0\|DRMUX_:drmux\"" {  } { { "files/datapath.sv" "drmux" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR1MUX_ slc3:slc\|datapath:d0\|SR1MUX_:sr1mux " "Elaborating entity \"SR1MUX_\" for hierarchy \"slc3:slc\|datapath:d0\|SR1MUX_:sr1mux\"" {  } { { "files/datapath.sv" "sr1mux" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE_ slc3:slc\|datapath:d0\|REGFILE_:regfile " "Elaborating entity \"REGFILE_\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\"" {  } { { "files/datapath.sv" "regfile" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER_ slc3:slc\|datapath:d0\|REGFILE_:regfile\|DECODER_:decoder " "Elaborating entity \"DECODER_\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\|DECODER_:decoder\"" {  } { { "files/REGFILE_.sv" "decoder" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/REGFILE_.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16 slc3:slc\|datapath:d0\|REGFILE_:regfile\|reg_16:reg_0 " "Elaborating entity \"reg_16\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\|reg_16:reg_0\"" {  } { { "files/REGFILE_.sv" "reg_0" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/REGFILE_.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_81 slc3:slc\|datapath:d0\|REGFILE_:regfile\|MUX_81:to_ALU_A " "Elaborating entity \"MUX_81\" for hierarchy \"slc3:slc\|datapath:d0\|REGFILE_:regfile\|MUX_81:to_ALU_A\"" {  } { { "files/REGFILE_.sv" "to_ALU_A" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/REGFILE_.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_ slc3:slc\|datapath:d0\|ALU_:alu " "Elaborating entity \"ALU_\" for hierarchy \"slc3:slc\|datapath:d0\|ALU_:alu\"" {  } { { "files/datapath.sv" "alu" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCMUX_ slc3:slc\|datapath:d0\|PCMUX_:pcmux " "Elaborating entity \"PCMUX_\" for hierarchy \"slc3:slc\|datapath:d0\|PCMUX_:pcmux\"" {  } { { "files/datapath.sv" "pcmux" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_41 slc3:slc\|datapath:d0\|PCMUX_:pcmux\|MUX_41:pcmux " "Elaborating entity \"MUX_41\" for hierarchy \"slc3:slc\|datapath:d0\|PCMUX_:pcmux\|MUX_41:pcmux\"" {  } { { "files/PCMUX_.sv" "pcmux" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/PCMUX_.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ slc3:slc\|datapath:d0\|PC_:pc " "Elaborating entity \"PC_\" for hierarchy \"slc3:slc\|datapath:d0\|PC_:pc\"" {  } { { "files/datapath.sv" "pc" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_21 slc3:slc\|datapath:d0\|MUX_21:miomux " "Elaborating entity \"MUX_21\" for hierarchy \"slc3:slc\|datapath:d0\|MUX_21:miomux\"" {  } { { "files/datapath.sv" "miomux" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_ slc3:slc\|datapath:d0\|MDR_:mdr " "Elaborating entity \"MDR_\" for hierarchy \"slc3:slc\|datapath:d0\|MDR_:mdr\"" {  } { { "files/datapath.sv" "mdr" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_ slc3:slc\|datapath:d0\|MAR_:mar " "Elaborating entity \"MAR_\" for hierarchy \"slc3:slc\|datapath:d0\|MAR_:mar\"" {  } { { "files/datapath.sv" "mar" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_ slc3:slc\|datapath:d0\|IR_:ir " "Elaborating entity \"IR_\" for hierarchy \"slc3:slc\|datapath:d0\|IR_:ir\"" {  } { { "files/datapath.sv" "ir" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_ slc3:slc\|datapath:d0\|BUS_:bus " "Elaborating entity \"BUS_\" for hierarchy \"slc3:slc\|datapath:d0\|BUS_:bus\"" {  } { { "files/datapath.sv" "bus" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR_ADDER_ slc3:slc\|datapath:d0\|ADDR_ADDER_:addr_adder " "Elaborating entity \"ADDR_ADDER_\" for hierarchy \"slc3:slc\|datapath:d0\|ADDR_ADDER_:addr_adder\"" {  } { { "files/datapath.sv" "addr_adder" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN_ slc3:slc\|datapath:d0\|BEN_:ben " "Elaborating entity \"BEN_\" for hierarchy \"slc3:slc\|datapath:d0\|BEN_:ben\"" {  } { { "files/datapath.sv" "ben" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/datapath.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "files/slc3.sv" "memory_subsystem" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "files/slc3.sv" "state_controller" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instantiateram Instantiateram:instaRam " "Elaborating entity \"Instantiateram\" for hierarchy \"Instantiateram:instaRam\"" {  } { { "files/slc3_sramtop.sv" "instaRam" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Instantiateram.sv(51) " "Verilog HDL assignment warning at Instantiateram.sv(51): truncated value with size 32 to match size of target (16)" {  } { { "files/Instantiateram.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/Instantiateram.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647921484538 "|slc3_sramtop|Instantiateram:instaRam"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SLC3_2.sv(119) " "Verilog HDL assignment warning at SLC3_2.sv(119): truncated value with size 32 to match size of target (5)" {  } { { "files/SLC3_2.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/SLC3_2.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647921484539 "|slc3_sramtop|Instantiateram:instaRam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram0 " "Elaborating entity \"ram\" for hierarchy \"ram:ram0\"" {  } { { "files/slc3_sramtop.sv" "ram0" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "files/ram.v" "altsyncram_component" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram0\|altsyncram:altsyncram_component\"" {  } { { "files/ram.v" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647921484728 ""}  } { { "files/ram.v" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647921484728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hag1 " "Found entity 1: altsyncram_hag1" {  } { { "db/altsyncram_hag1.tdf" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/db/altsyncram_hag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647921484830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921484830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hag1 ram:ram0\|altsyncram:altsyncram_component\|altsyncram_hag1:auto_generated " "Elaborating entity \"altsyncram_hag1\" for hierarchy \"ram:ram0\|altsyncram:altsyncram_component\|altsyncram_hag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921484831 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|BEN_:ben\|P " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|BEN_:ben\|P\" feeding internal logic into a wire" {  } { { "files/BEN_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/BEN_.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1647921485194 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|BEN_:ben\|N " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|BEN_:ben\|N\" feeding internal logic into a wire" {  } { { "files/BEN_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/BEN_.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1647921485194 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "slc3:slc\|datapath:d0\|BEN_:ben\|Z " "Converted tri-state buffer \"slc3:slc\|datapath:d0\|BEN_:ben\|Z\" feeding internal logic into a wire" {  } { { "files/BEN_.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/BEN_.sv" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1647921485194 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1647921485194 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647921486146 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[3\] GND " "Pin \"SR1MUX_Outval\[3\]\" is stuck at GND" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921487015 "|slc3_sramtop|SR1MUX_Outval[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[4\] GND " "Pin \"SR1MUX_Outval\[4\]\" is stuck at GND" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921487015 "|slc3_sramtop|SR1MUX_Outval[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[5\] GND " "Pin \"SR1MUX_Outval\[5\]\" is stuck at GND" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921487015 "|slc3_sramtop|SR1MUX_Outval[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[6\] GND " "Pin \"SR1MUX_Outval\[6\]\" is stuck at GND" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921487015 "|slc3_sramtop|SR1MUX_Outval[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[7\] GND " "Pin \"SR1MUX_Outval\[7\]\" is stuck at GND" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921487015 "|slc3_sramtop|SR1MUX_Outval[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[8\] GND " "Pin \"SR1MUX_Outval\[8\]\" is stuck at GND" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921487015 "|slc3_sramtop|SR1MUX_Outval[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[9\] GND " "Pin \"SR1MUX_Outval\[9\]\" is stuck at GND" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921487015 "|slc3_sramtop|SR1MUX_Outval[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[10\] GND " "Pin \"SR1MUX_Outval\[10\]\" is stuck at GND" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921487015 "|slc3_sramtop|SR1MUX_Outval[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[11\] GND " "Pin \"SR1MUX_Outval\[11\]\" is stuck at GND" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921487015 "|slc3_sramtop|SR1MUX_Outval[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[12\] GND " "Pin \"SR1MUX_Outval\[12\]\" is stuck at GND" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921487015 "|slc3_sramtop|SR1MUX_Outval[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[13\] GND " "Pin \"SR1MUX_Outval\[13\]\" is stuck at GND" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921487015 "|slc3_sramtop|SR1MUX_Outval[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[14\] GND " "Pin \"SR1MUX_Outval\[14\]\" is stuck at GND" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921487015 "|slc3_sramtop|SR1MUX_Outval[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SR1MUX_Outval\[15\] GND " "Pin \"SR1MUX_Outval\[15\]\" is stuck at GND" {  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647921487015 "|slc3_sramtop|SR1MUX_Outval[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647921487015 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647921487132 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647921488580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/output_files/ECE385Lab5.map.smsg " "Generated suppressed messages file D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/output_files/ECE385Lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921488673 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647921488890 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647921488890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1149 " "Implemented 1149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647921489051 ""} { "Info" "ICUT_CUT_TM_OPINS" "135 " "Implemented 135 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647921489051 ""} { "Info" "ICUT_CUT_TM_LCELLS" "985 " "Implemented 985 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647921489051 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1647921489051 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647921489051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647921489084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 22:58:09 2022 " "Processing ended: Mon Mar 21 22:58:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647921489084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647921489084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647921489084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647921489084 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1647921491611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647921491624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 22:58:10 2022 " "Processing started: Mon Mar 21 22:58:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647921491624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1647921491624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ECE385Lab5 -c ECE385Lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ECE385Lab5 -c ECE385Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1647921491624 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1647921492266 ""}
{ "Info" "0" "" "Project  = ECE385Lab5" {  } {  } 0 0 "Project  = ECE385Lab5" 0 0 "Fitter" 0 0 1647921492266 ""}
{ "Info" "0" "" "Revision = ECE385Lab5" {  } {  } 0 0 "Revision = ECE385Lab5" 0 0 "Fitter" 0 0 1647921492267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1647921492443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1647921492443 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ECE385Lab5 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ECE385Lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1647921492472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647921492554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647921492554 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1647921493018 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1647921493059 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647921494712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647921494712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647921494712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647921494712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647921494712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647921494712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647921494712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647921494712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647921494712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647921494712 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1647921494712 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1647921494712 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/" { { 0 { 0 ""} 0 2104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647921494733 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/" { { 0 { 0 ""} 0 2106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647921494733 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/" { { 0 { 0 ""} 0 2108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647921494733 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/" { { 0 { 0 ""} 0 2110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647921494733 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/" { { 0 { 0 ""} 0 2112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647921494733 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/" { { 0 { 0 ""} 0 2114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647921494733 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/" { { 0 { 0 ""} 0 2116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647921494733 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/" { { 0 { 0 ""} 0 2118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647921494733 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1647921494733 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647921494739 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647921494739 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647921494739 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647921494739 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1647921494746 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1647921494860 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "97 148 " "No exact pin location assignment(s) for 97 pins of 148 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1647921495313 ""}
{ "Info" "ISTA_SDC_FOUND" "../../Lab 4/Workspace/Files/Time Analysis.sdc " "Reading SDC File: '../../Lab 4/Workspace/Files/Time Analysis.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1647921496312 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647921496326 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1647921496326 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1647921496326 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647921496326 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647921496326 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          Clk " "  20.000          Clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647921496326 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1647921496326 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node Clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647921496424 ""}  } { { "files/slc3_sramtop.sv" "" { Text "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/files/slc3_sramtop.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/" { { 0 { 0 ""} 0 2086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647921496424 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1647921497118 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647921497120 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647921497121 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647921497122 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647921497124 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1647921497128 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1647921497128 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1647921497130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1647921497195 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1647921497196 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1647921497196 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 2.5V 0 97 0 " "Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 0 input, 97 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1647921497213 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1647921497213 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1647921497213 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647921497214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647921497214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647921497214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647921497214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647921497214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647921497214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 13 47 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647921497214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 37 15 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 37 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647921497214 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647921497214 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1647921497214 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1647921497214 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647921497560 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1647921497573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1647921499658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647921499965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1647921500023 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1647921517307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647921517307 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1647921518858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X56_Y11 X66_Y21 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X56_Y11 to location X66_Y21" {  } { { "loc" "" { Generic "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X56_Y11 to location X66_Y21"} { { 12 { 0 ""} 56 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1647921521228 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1647921521228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1647921521578 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1647921521578 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1647921521578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647921521580 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1647921521804 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647921521823 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647921522962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647921522963 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647921525215 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647921529133 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/output_files/ECE385Lab5.fit.smsg " "Generated suppressed messages file D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/output_files/ECE385Lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1647921529788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5645 " "Peak virtual memory: 5645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647921530556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 22:58:50 2022 " "Processing ended: Mon Mar 21 22:58:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647921530556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647921530556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647921530556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1647921530556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1647921532293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647921532307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 22:58:52 2022 " "Processing started: Mon Mar 21 22:58:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647921532307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1647921532307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ECE385Lab5 -c ECE385Lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ECE385Lab5 -c ECE385Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1647921532307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1647921533125 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1647921535440 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1647921535601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647921536825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 22:58:56 2022 " "Processing ended: Mon Mar 21 22:58:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647921536825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647921536825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647921536825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1647921536825 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1647921538235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647921538247 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 22:58:58 2022 " "Processing started: Mon Mar 21 22:58:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647921538247 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1647921538247 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off ECE385Lab5 -c ECE385Lab5 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off ECE385Lab5 -c ECE385Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1647921538247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1647921539073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1647921539080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1647921539080 ""}
{ "Info" "ISTA_SDC_FOUND" "../../Lab 4/Workspace/Files/Time Analysis.sdc " "Reading SDC File: '../../Lab 4/Workspace/Files/Time Analysis.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1647921540276 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647921540291 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1647921540291 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1647921540304 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1647921540329 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1647921540660 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1647921540741 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1647921543742 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "9.710 millions of transitions / sec " "Average toggle rate for this design is 9.710 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1647921546119 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "120.91 mW " "Total thermal power estimate for the design is 120.91 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1647921547422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647921547686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 22:59:07 2022 " "Processing ended: Mon Mar 21 22:59:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647921547686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647921547686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647921547686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1647921547686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1647921549711 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647921549722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 22:59:08 2022 " "Processing started: Mon Mar 21 22:59:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647921549722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1647921549722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ECE385Lab5 -c ECE385Lab5 " "Command: quartus_sta ECE385Lab5 -c ECE385Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1647921549723 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1647921550218 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1647921551535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1647921551535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921551595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921551595 ""}
{ "Info" "ISTA_SDC_FOUND" "../../Lab 4/Workspace/Files/Time Analysis.sdc " "Reading SDC File: '../../Lab 4/Workspace/Files/Time Analysis.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647921551936 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647921551958 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1647921551958 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1647921551958 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647921551976 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1647921551996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.001 " "Worst-case setup slack is 2.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.001               0.000 Clk  " "    2.001               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921552006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 Clk  " "    0.342               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921552016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.696 " "Worst-case recovery slack is 16.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.696               0.000 Clk  " "   16.696               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921552024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.968 " "Worst-case removal slack is 1.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.968               0.000 Clk  " "    1.968               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921552030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.842 " "Worst-case minimum pulse width slack is 4.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.842               0.000 Clk  " "    4.842               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921552035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921552035 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647921552040 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647921552081 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647921554338 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647921554503 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1647921554503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.358 " "Worst-case setup slack is 3.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.358               0.000 Clk  " "    3.358               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921554526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 Clk  " "    0.307               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921554536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.958 " "Worst-case recovery slack is 16.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.958               0.000 Clk  " "   16.958               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921554545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.807 " "Worst-case removal slack is 1.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.807               0.000 Clk  " "    1.807               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921554552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.823 " "Worst-case minimum pulse width slack is 4.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.823               0.000 Clk  " "    4.823               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921554558 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647921554564 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Clk (Rise) Clk (Rise) setup and hold " "From Clk (Rise) to Clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1647921554784 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1647921554784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.762 " "Worst-case setup slack is 10.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.762               0.000 Clk  " "   10.762               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921554789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 Clk  " "    0.149               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921554801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.544 " "Worst-case recovery slack is 18.544" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.544               0.000 Clk  " "   18.544               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921554807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.876 " "Worst-case removal slack is 0.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.876               0.000 Clk  " "    0.876               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921554812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.000 " "Worst-case minimum pulse width slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 Clk  " "    5.000               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647921554819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647921554819 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647921556305 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647921556306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647921556439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 22:59:16 2022 " "Processing ended: Mon Mar 21 22:59:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647921556439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647921556439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647921556439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647921556439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1647921557933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647921557943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 22:59:17 2022 " "Processing started: Mon Mar 21 22:59:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647921557943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1647921557943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ECE385Lab5 -c ECE385Lab5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ECE385Lab5 -c ECE385Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1647921557943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1647921560128 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1647921560201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385Lab5.svo D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/simulation/modelsim/ simulation " "Generated file ECE385Lab5.svo in folder \"D:/UIUC/2022 Spring/ECE 385/Labs/Lab 5/Workspace/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1647921560583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647921560668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 22:59:20 2022 " "Processing ended: Mon Mar 21 22:59:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647921560668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647921560668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647921560668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1647921560668 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus Prime Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1647921561371 ""}
