# Minimum Level Two-input Decomposition & Delay Optimal FPGA Technology Mapping

In this project, we are supposed to do decomposition followed by FPGA technology mapping either using LEDA or not.
