/*
 * Copyright (C) 2015 Freescale Semiconductor, Inc.
 * Copyright (C) 2022 Advantech
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include "imx6qp-sabresd.dts"

/ {

	model = "Advantech DMS-BA16 with imx6dp";
	compatible = "fsl.imx6q-dms-ba16", "fsl,imx6q";
	
	aliases {
		rtc0 = &snvs_rtc;
		rtc1 = &rx8010;
	};

	clocks {
		clk24m: clk24m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
		};
	};

	regulators {
		reg_usb_otg_vbus: regulator@0 {
			/delete-property/ vin-supply;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_usbotg>;
			gpio = <&gpio4 15 GPIO_ACTIVE_HIGH>;
		};			
	
		reg_usb_h1_vbus: regulator@1 {
			/delete-property/ gpio;
			/delete-property/ enable-active-high;
			/delete-property/ vin-supply;
		};

		/delete-node/ regulator@2;
		/delete-node/ regulator@3;
		/delete-node/ regulator@4;
		/delete-node/ regulator@5;
		/delete-node/ mipi_dsi_pwr_on;

		reg_1p8v: 1p8v {
			compatible = "regulator-fixed";
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_lvds: regulator-lvds {
			compatible = "regulator-fixed";
			regulator-name = "lvds_ppen";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-boot-on;
			gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};

		vbat: fixedregulator@0 {
			compatible = "regulator-fixed";
			regulator-name = "vbat";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-boot-on;
		};
	};

	sound {
		compatible = "fsl,imx6q-ba16-sgtl5000",
			"fsl,imx-audio-sgtl5000";
		model = "imx6q-ba16-sgtl5000";


	};

	/delete-node/ lcd@0;
	/delete-node/ hannstar_cabc;
	/delete-node/ gpio-keys;

};

/delete-node/ &battery;
/delete-node/ &mipi_csi;
/delete-node/ &mipi_dsi;

&mxcfb3 {
	status = "disabled";
};

&mxcfb4 {
	status = "disabled";
};

&hdmi_video {
	/delete-property/ HDMI-supply;
};

&i2c1 {
	/delete-node/ wm8962@1a;
	/delete-node/ mma8451@1c;
	/delete-node/ ov564x@3c;

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_1p8v>;
		VDDIO-supply = <&reg_3p3v>;
	};

};

&i2c2 {

	/delete-node/ egalax_ts@04;
	/delete-node/ max11801@48;
	/delete-node/ ov564x_mipi@3c;
	/delete-node/ pfuze100@08;

};

&i2c3 {

	/delete-node/ egalax_ts@04;
	/delete-node/ isl29023@44;
	/delete-node/ mag3110@0e;

	pmic@58 {
		compatible = "dialog,da9063";
		reg = <0x58>;
		interrupt-parent = <&gpio7>;
		interrupts = <13 0x8>; /* active-low GPIO7_13 */

		regulators {
			bcore1 {
				regulator-min-microvolt = <1420000>;
				regulator-max-microvolt = <1420000>;
				regulator-always-on;
				regulator-boot-on;
			};

			bcore2 {
				regulator-min-microvolt = <1420000>;
				regulator-max-microvolt = <1420000>;
				regulator-always-on;
				regulator-boot-on;
			};

			bpro {
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <1500000>;
				regulator-always-on;
				regulator-boot-on;
			};

			bmem {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-always-on;
				regulator-boot-on;
			};

			bio: bio {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
				regulator-always-on;
				regulator-boot-on;
			};

			bperi: bperi {
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo1 {
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <1860000>;
			};

			ldo2 {
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <1860000>;
			};

			ldo3 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <3440000>;
			};

			ldo4 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <3440000>;
			};

			ldo5 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <3600000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo6 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <3600000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo7 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <3600000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo8 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <3600000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo9 {
				regulator-min-microvolt = <950000>;
				regulator-max-microvolt = <3600000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo10 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <3600000>;
				regulator-always-on;
				regulator-boot-on;
			};

			ldo11 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <3600000>;
				regulator-always-on;
				regulator-boot-on;
			};
		};
	};

	pmic: tps65911@2d {
                compatible = "ti,tps65911";
                reg = <0x2d>;
                interrupt-parent = <&gpio7>;
                interrupts = <13 0x2>; /* active-low GPIO7_13 */
                #interrupt-cells = <2>;
                interrupt-controller;

                ti,system-power-controller;

                #gpio-cells = <2>;
                gpio-controller;

                vcc1-supply = <&vbat>;
                vcc2-supply = <&vbat>;
                vcc3-supply = <&vbat>;
                vcc4-supply = <&vbat>;
                vcc5-supply = <&vbat>;
                vcc6-supply = <&vbat>;
                vcc7-supply = <&vbat>;
                vccio-supply = <&vbat>;

		regulators {
                        vrtc_reg: regulator@0 {
                                regulator-always-on;
                        };

                        vio_reg: regulator@1 {
                                regulator-always-on;
                        };

                        vdd1_reg: regulator@2 {
                                /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
                                regulator-name = "vdd_mpu";
                                /* regulator-min-microvolt = <912500>; */
                                /* regulator-max-microvolt = <1312500>; */
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        vdd2_reg: regulator@3 {
                                /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
                                regulator-name = "vdd_core";
                                /* regulator-min-microvolt = <912500>; */
                                /* regulator-max-microvolt = <1150000>; */
                                regulator-boot-on;
                                regulator-always-on;
                        };

                        vdd3_reg: regulator@4 {
                                regulator-always-on;
                        };

                        vdig1_reg: regulator@5 {
                                regulator-always-on;
                        };

			vdig2_reg: regulator@6 {
                                regulator-always-on;
                        };

                        vpll_reg: regulator@7 {
                                regulator-always-on;
                        };

                        vdac_reg: regulator@8 {
                                regulator-always-on;
                        };

                        vaux1_reg: regulator@9 {
                                regulator-always-on;
                        };

                        vaux2_reg: regulator@10 {
                                regulator-always-on;
                        };

                        vaux33_reg: regulator@11 {
                                regulator-always-on;
                        };

                        vmmc_reg: regulator@12 {
                                /* regulator-min-microvolt = <1800000>; */
                                /* regulator-max-microvolt = <3300000>; */
                                regulator-always-on;
                        };

			vddctrl_reg: regulator@13 {
                                regulator-compatible = "vddctrl";
                                reg = <2>;
                                regulator-min-microvolt = <1387500>;
                                regulator-max-microvolt = <1387500>;
                                regulator-always-on;
                                regulator-boot-on;
                                ti,regulator-ext-sleep-control = <0>;
                        };
                };
        };

	rx8010:rtc@32 {
		compatible = "epson,rx8010";
		reg = <0x32>;
		interrupt-parent = <&gpio4>;
		interrupts = <10>;
		rx8010-irq_1 = <&gpio4 10 0>;
	};

};

&iomuxc {

	hog {
		pinctrl_hog: hoggrp-1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_4__GPIO1_IO04    0x80000000	/* uSDHC2 CD */
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 0x80000000	/* uSDHC4 CD */
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 0x80000000	/* uSDHC4 SDIO PWR */
				MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 0x80000000	/* uSDHC4 SDIO WP */
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 0x80000000	/* uSDHC4 SDIO LED */
				MX6QDL_PAD_EIM_EB2__GPIO2_IO30   0x80000000	/* SPI1 CS */
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28 0x80000000	/* FEC Reset */
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x80000000	/* GPIO0 */
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x80000000	/* GPIO1 */
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x80000000	/* GPIO2 */
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x80000000	/* GPIO3 */
				MX6QDL_PAD_NANDF_D4__GPIO2_IO04 0x80000000	/* GPIO4 */
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05 0x80000000	/* GPIO5 */
				MX6QDL_PAD_NANDF_D6__GPIO2_IO06 0x80000000	/* GPIO6 */
				MX6QDL_PAD_NANDF_D7__GPIO2_IO07 0x80000000	/* GPIO7 */
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 0x80000000	/* CAM_PWDN */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x80000000	/* CAM_RST */
				MX6QDL_PAD_GPIO_9__WDOG1_B 0x80000000		/* Watchdog out */
				MX6QDL_PAD_GPIO_16__GPIO7_IO11   0x80000000	/* HUB_RESET */
				MX6QDL_PAD_GPIO_18__GPIO7_IO13   0x80000000	/* PMIC Interrupt */
				MX6QDL_PAD_GPIO_19__GPIO4_IO05   0x80000000	/* AR8033 Interrupt */
				MX6QDL_PAD_GPIO_0__GPIO1_IO00  0x80000000	/* BLEN_OUT */
				MX6QDL_PAD_EIM_D22__GPIO3_IO22   0x80000000	/* LVDS_PPEN_OUT */
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10  0x80000000	/* RTC_INT */
			>;
		};
	};

	usdh3 {
		pinctrl_usdhc3_reset: usdhc3grp-reset {
			fsl,pins = <
				MX6QDL_PAD_SD3_RST__SD3_RESET   0x170F9
			>;
		};
	};

		audmux {
		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT20__AUD4_TXC  0x130b0
				MX6QDL_PAD_DISP0_DAT21__AUD4_TXD  0x130b0
				MX6QDL_PAD_DISP0_DAT22__AUD4_TXFS  0x130b0
				MX6QDL_PAD_DISP0_DAT23__AUD4_RXD  0x130b0
			>;
		};
	};

	ecspi1 {
		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
			>;
		};
	};

	ecspi5 {
		pinctrl_ecspi5: ecspi5grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT0__ECSPI5_MISO	0x1b0b0
				MX6QDL_PAD_SD1_CMD__ECSPI5_MOSI		0x1b0b0
				MX6QDL_PAD_SD1_CLK__ECSPI5_SCLK		0x1b0b0
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17		0x1b0b0
			>;
		};
	};

	hdmi_cec {
		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
			>;
		};
	};

	usbotg {
		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15   0x1b0b0
			>;
		};
	};

	usdhc2 {
		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
			>;
		};
	};

	usdhc3 {
		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
			>;
		};
	};

	usdhc4 {
		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD    0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK    0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
			>;
		};
	};

	i2c1 {
		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
			>;
		};
	};

	i2c2 {
		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};
	};

	i2c3 {
		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
			>;
		};
	};

	pwm1 {
		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1
			>;
		};
	};

	pwm2 {
		pinctrl_pwm2: pwm2grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__PWM2_OUT 0x1b0b1
			>;
		};
	};

	enet {
		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x100b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x100b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x100b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x100b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x100b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x100b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x100b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x100b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x100b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
			>;
		};
	};

	uart3 {
		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D23__UART3_CTS_B   0x1b0b1
				MX6QDL_PAD_EIM_D31__UART3_RTS_B   0x1b0b1
			>;
		};
	};

	uart4 {
		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
			>;
		};
	};

};

&pcie {
	/delete-property/ pinctrl-names;
	/delete-property/ pinctrl-0;
	/delete-property/ disp-power-on-supply;
	fsl,tx-deemph-gen1 = <0>;
	fsl,tx-deemph-gen2-3p5db = <0>;
	fsl,tx-deemph-gen2-6db = <20>;
	fsl,tx-swing-full = <103>;
	fsl,tx-swing-low = <103>;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pwm2 { 
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "okay";
};

&ssi1 {
	status = "okay";
};

&uart1 {
	status = "disabled";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&usbh1 {
	reset-gpios = <&gpio7 11 0>;
};

&usbotg {
	/delete-property/ srp-disable;
	/delete-property/ hnp-disable;
	/delete-property/ adp-disable;
};

&usdhc2 {
	/delete-property/ wp-gpios;
	cd-gpios = <&gpio1 4 1>;
};

&usdhc3 {
	pinctrl-0 = <&pinctrl_usdhc3 &pinctrl_usdhc3_reset>;
	vmmc-supply = <&reg_3p3v>;
};

&usdhc4 {
	/delete-property/ enable-sdio-wakeup;
	cd-gpios = <&gpio6 11 1>;
};

&vpu {
	pu-supply = <&reg_pu>;
};

&sata {
	fsl,no-spread-spectrum;
	fsl,transmit-atten-16nths = <12>;
	fsl,transmit-boost-mdB = <3330>;
	fsl,transmit-level-mV = <1133>;
	fsl,receive-dpll-mode = <1>;
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
	pu-supply = <&reg_pu>;
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0xf>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	/* use ldo-enable, u-boot will check it and configure */
	fsl,ldo-bypass = <0>;
	/* watchdog select of reset source */
	fsl,wdog-reset = <1>;
	pu-supply = <&reg_pu>;
};

&wdog1 {
	status = "okay";
};

&wdog2 {
	status = "disabled";
};
