verilog work "uart_fifo.v"
verilog work "uart.v"
verilog work "uart_top.v"
verilog work "model_uart.v"
verilog work "tb.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
