From e14240a31a204e8a02398dcc0dec3272e2fcda18 Mon Sep 17 00:00:00 2001
From: Xing Zheng <zhengxing@rock-chips.com>
Date: Fri, 2 Oct 2020 17:04:03 +0800
Subject: [PATCH] dt-bindings: sound: es8311: add the optional property
 'adc-pga-gain'

Signed-off-by: Xing Zheng <zhengxing@rock-chips.com>
Change-Id: I59c283d5d3ddb359fa4828a53caf7e21670f19db
---
 Documentation/devicetree/bindings/sound/es8311.txt | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/Documentation/devicetree/bindings/sound/es8311.txt b/Documentation/devicetree/bindings/sound/es8311.txt
index e93747817488..9a95637547d9 100644
--- a/Documentation/devicetree/bindings/sound/es8311.txt
+++ b/Documentation/devicetree/bindings/sound/es8311.txt
@@ -9,6 +9,8 @@ Optional properties:
 
 - clocks: The phandle of the master clock to the CODEC
 - clock-names: Should be "mclk"
+- adc-pga-gain: The PGA Gain of ADC, the value range is: 0(0dB) ~ 10(30dB),
+                the step is 3dB.
 - adc-volume: The volume of ADC, range is: 0x00(-95dB) ~ 0xff(+32dB), 0dB is 0xbf.
 - dac-volume: The volume of DAC, range is: 0x00(-95dB) ~ 0xff(+32dB), 0dB is 0xbf.
 - aec-mode: The string of description AEC path between ADC and DAC, It should be:
@@ -28,6 +30,7 @@ es8311: es8311@18 {
 	reg = <0x18>;
 	clocks = <&cru MCLK_I2S0_TX_OUT2IO>;
 	clock-names = "mclk";
+	adc-pga-gain = <0>;  /* 0dB */
 	adc-volume = <0xbf>;  /* 0dB */
 	dac-volume = <0xbf>;  /* 0dB */
 	aec-mode = "dac left, adc right";
-- 
2.35.3

