#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Sep 11 18:37:14 2024
# Process ID: 22176
# Current directory: D:/FPGA_project/Xilinx/DMA_201C_V1.0/project/project.runs/pll_27MHz_synth_1
# Command line: vivado.exe -log pll_27MHz.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pll_27MHz.tcl
# Log file: D:/FPGA_project/Xilinx/DMA_201C_V1.0/project/project.runs/pll_27MHz_synth_1/pll_27MHz.vds
# Journal file: D:/FPGA_project/Xilinx/DMA_201C_V1.0/project/project.runs/pll_27MHz_synth_1\vivado.jou
#-----------------------------------------------------------
source pll_27MHz.tcl -notrace
