// Seed: 1497936299
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output uwire id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6
);
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    input uwire id_3,
    output tri id_4,
    output supply0 id_5
);
  wire id_7;
  assign id_5 = 1 - -1;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_5,
      id_4,
      id_1,
      id_1
  );
endmodule
