{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 14:02:47 2013 " "Info: Processing started: Wed Dec 04 14:02:47 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4_de1 -c lab4_de1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4_de1 -c lab4_de1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[7\] " "Info: Assuming node \"SW\[7\]\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 93 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 88 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[3\] " "Info: Assuming node \"SW\[3\]\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 93 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_divider:clk1Hzfrom50MHz\|clk_o " "Info: Detected ripple clock \"clock_divider:clk1Hzfrom50MHz\|clk_o\" as buffer" {  } { { "clock_divider.v" "" { Text "E:/LAB4_CUR/clock_divider.v" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:clk1Hzfrom50MHz\|clk_o" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~0 " "Info: Detected gated clock \"comb~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[7\] memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[2\] 103.63 MHz 9.65 ns Internal " "Info: Clock \"SW\[7\]\" has Internal fmax of 103.63 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[2\]\" (period= 9.65 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.378 ns + Longest memory register " "Info: + Longest memory to register delay is 9.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y15 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y15; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.178 ns) 4.701 ns tc140l:tiny_cpu\|Add0~1 3 COMB LCCOMB_X21_Y15_N8 2 " "Info: 3: + IC(1.146 ns) + CELL(0.178 ns) = 4.701 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.495 ns) 5.497 ns tc140l:tiny_cpu\|Add0~6 4 COMB LCCOMB_X21_Y15_N18 2 " "Info: 4: + IC(0.301 ns) + CELL(0.495 ns) = 5.497 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.577 ns tc140l:tiny_cpu\|Add0~14 5 COMB LCCOMB_X21_Y15_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.577 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~14 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.035 ns tc140l:tiny_cpu\|Add0~17 6 COMB LCCOMB_X21_Y15_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 6.035 ns; Loc. = LCCOMB_X21_Y15_N22; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~14 tc140l:tiny_cpu|Add0~17 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.322 ns) 7.252 ns tc140l:tiny_cpu\|Mux13~2 7 COMB LCCOMB_X22_Y13_N0 1 " "Info: 7: + IC(0.895 ns) + CELL(0.322 ns) = 7.252 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux13~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Mux13~2 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 7.717 ns tc140l:tiny_cpu\|Mux13~3 8 COMB LCCOMB_X22_Y13_N2 1 " "Info: 8: + IC(0.287 ns) + CELL(0.178 ns) = 7.717 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux13~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { tc140l:tiny_cpu|Mux13~2 tc140l:tiny_cpu|Mux13~3 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 8.187 ns tc140l:tiny_cpu\|Mux13~6 9 COMB LCCOMB_X22_Y13_N22 1 " "Info: 9: + IC(0.292 ns) + CELL(0.178 ns) = 8.187 ns; Loc. = LCCOMB_X22_Y13_N22; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux13~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { tc140l:tiny_cpu|Mux13~3 tc140l:tiny_cpu|Mux13~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.178 ns) 9.282 ns tc140l:tiny_cpu\|Mux13~4 10 COMB LCCOMB_X23_Y15_N0 1 " "Info: 10: + IC(0.917 ns) + CELL(0.178 ns) = 9.282 ns; Loc. = LCCOMB_X23_Y15_N0; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux13~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { tc140l:tiny_cpu|Mux13~6 tc140l:tiny_cpu|Mux13~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.378 ns tc140l:tiny_cpu\|register_A\[2\] 11 REG LCFF_X23_Y15_N1 12 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 9.378 ns; Loc. = LCFF_X23_Y15_N1; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux13~4 tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.540 ns ( 59.07 % ) " "Info: Total cell delay = 5.540 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.838 ns ( 40.93 % ) " "Info: Total interconnect delay = 3.838 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.378 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~14 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Mux13~2 tc140l:tiny_cpu|Mux13~3 tc140l:tiny_cpu|Mux13~6 tc140l:tiny_cpu|Mux13~4 tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.378 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~14 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Mux13~2 {} tc140l:tiny_cpu|Mux13~3 {} tc140l:tiny_cpu|Mux13~6 {} tc140l:tiny_cpu|Mux13~4 {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.146ns 0.301ns 0.000ns 0.000ns 0.895ns 0.287ns 0.292ns 0.917ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.076 ns - Smallest " "Info: - Smallest clock skew is -0.076 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[7\] destination 5.890 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[7\]\" to destination register is 5.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[7\] 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'SW\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.178 ns) 2.766 ns comb~0 2 COMB LCCOMB_X25_Y9_N16 1 " "Info: 2: + IC(1.562 ns) + CELL(0.178 ns) = 2.766 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { SW[7] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.000 ns) 4.311 ns comb~0clkctrl 3 COMB CLKCTRL_G14 108 " "Info: 3: + IC(1.545 ns) + CELL(0.000 ns) = 4.311 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 5.890 ns tc140l:tiny_cpu\|register_A\[2\] 4 REG LCFF_X23_Y15_N1 12 " "Info: 4: + IC(0.977 ns) + CELL(0.602 ns) = 5.890 ns; Loc. = LCFF_X23_Y15_N1; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 30.66 % ) " "Info: Total cell delay = 1.806 ns ( 30.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.084 ns ( 69.34 % ) " "Info: Total interconnect delay = 4.084 ns ( 69.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.890 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.890 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.562ns 1.545ns 0.977ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[7\] source 5.966 ns - Longest memory " "Info: - Longest clock path from clock \"SW\[7\]\" to source memory is 5.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[7\] 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'SW\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.178 ns) 2.766 ns comb~0 2 COMB LCCOMB_X25_Y9_N16 1 " "Info: 2: + IC(1.562 ns) + CELL(0.178 ns) = 2.766 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { SW[7] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.000 ns) 4.311 ns comb~0clkctrl 3 COMB CLKCTRL_G14 108 " "Info: 3: + IC(1.545 ns) + CELL(0.000 ns) = 4.311 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.747 ns) 5.966 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X17_Y15 16 " "Info: 4: + IC(0.908 ns) + CELL(0.747 ns) = 5.966 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.951 ns ( 32.70 % ) " "Info: Total cell delay = 1.951 ns ( 32.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.015 ns ( 67.30 % ) " "Info: Total interconnect delay = 4.015 ns ( 67.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.966 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.966 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.562ns 1.545ns 0.908ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.890 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.890 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.562ns 1.545ns 0.977ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.966 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.966 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.562ns 1.545ns 0.908ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.378 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~14 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Mux13~2 tc140l:tiny_cpu|Mux13~3 tc140l:tiny_cpu|Mux13~6 tc140l:tiny_cpu|Mux13~4 tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.378 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~14 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Mux13~2 {} tc140l:tiny_cpu|Mux13~3 {} tc140l:tiny_cpu|Mux13~6 {} tc140l:tiny_cpu|Mux13~4 {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.146ns 0.301ns 0.000ns 0.000ns 0.895ns 0.287ns 0.292ns 0.917ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.890 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.890 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.562ns 1.545ns 0.977ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.966 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.966 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.562ns 1.545ns 0.908ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[2\] 103.63 MHz 9.65 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 103.63 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[2\]\" (period= 9.65 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.378 ns + Longest memory register " "Info: + Longest memory to register delay is 9.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y15 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y15; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.178 ns) 4.701 ns tc140l:tiny_cpu\|Add0~1 3 COMB LCCOMB_X21_Y15_N8 2 " "Info: 3: + IC(1.146 ns) + CELL(0.178 ns) = 4.701 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.495 ns) 5.497 ns tc140l:tiny_cpu\|Add0~6 4 COMB LCCOMB_X21_Y15_N18 2 " "Info: 4: + IC(0.301 ns) + CELL(0.495 ns) = 5.497 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.577 ns tc140l:tiny_cpu\|Add0~14 5 COMB LCCOMB_X21_Y15_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.577 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~14 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.035 ns tc140l:tiny_cpu\|Add0~17 6 COMB LCCOMB_X21_Y15_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 6.035 ns; Loc. = LCCOMB_X21_Y15_N22; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~14 tc140l:tiny_cpu|Add0~17 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.322 ns) 7.252 ns tc140l:tiny_cpu\|Mux13~2 7 COMB LCCOMB_X22_Y13_N0 1 " "Info: 7: + IC(0.895 ns) + CELL(0.322 ns) = 7.252 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux13~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Mux13~2 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 7.717 ns tc140l:tiny_cpu\|Mux13~3 8 COMB LCCOMB_X22_Y13_N2 1 " "Info: 8: + IC(0.287 ns) + CELL(0.178 ns) = 7.717 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux13~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { tc140l:tiny_cpu|Mux13~2 tc140l:tiny_cpu|Mux13~3 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 8.187 ns tc140l:tiny_cpu\|Mux13~6 9 COMB LCCOMB_X22_Y13_N22 1 " "Info: 9: + IC(0.292 ns) + CELL(0.178 ns) = 8.187 ns; Loc. = LCCOMB_X22_Y13_N22; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux13~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { tc140l:tiny_cpu|Mux13~3 tc140l:tiny_cpu|Mux13~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.178 ns) 9.282 ns tc140l:tiny_cpu\|Mux13~4 10 COMB LCCOMB_X23_Y15_N0 1 " "Info: 10: + IC(0.917 ns) + CELL(0.178 ns) = 9.282 ns; Loc. = LCCOMB_X23_Y15_N0; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux13~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { tc140l:tiny_cpu|Mux13~6 tc140l:tiny_cpu|Mux13~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.378 ns tc140l:tiny_cpu\|register_A\[2\] 11 REG LCFF_X23_Y15_N1 12 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 9.378 ns; Loc. = LCFF_X23_Y15_N1; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux13~4 tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.540 ns ( 59.07 % ) " "Info: Total cell delay = 5.540 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.838 ns ( 40.93 % ) " "Info: Total interconnect delay = 3.838 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.378 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~14 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Mux13~2 tc140l:tiny_cpu|Mux13~3 tc140l:tiny_cpu|Mux13~6 tc140l:tiny_cpu|Mux13~4 tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.378 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~14 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Mux13~2 {} tc140l:tiny_cpu|Mux13~3 {} tc140l:tiny_cpu|Mux13~6 {} tc140l:tiny_cpu|Mux13~4 {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.146ns 0.301ns 0.000ns 0.000ns 0.895ns 0.287ns 0.292ns 0.917ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.076 ns - Smallest " "Info: - Smallest clock skew is -0.076 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.134 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 8.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.879 ns) 3.739 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X25_Y11_N1 2 " "Info: 2: + IC(1.834 ns) + CELL(0.879 ns) = 3.739 ns; Loc. = LCFF_X25_Y11_N1; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "E:/LAB4_CUR/clock_divider.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.322 ns) 5.010 ns comb~0 3 COMB LCCOMB_X25_Y9_N16 1 " "Info: 3: + IC(0.949 ns) + CELL(0.322 ns) = 5.010 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.000 ns) 6.555 ns comb~0clkctrl 4 COMB CLKCTRL_G14 108 " "Info: 4: + IC(1.545 ns) + CELL(0.000 ns) = 6.555 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 8.134 ns tc140l:tiny_cpu\|register_A\[2\] 5 REG LCFF_X23_Y15_N1 12 " "Info: 5: + IC(0.977 ns) + CELL(0.602 ns) = 8.134 ns; Loc. = LCFF_X23_Y15_N1; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.829 ns ( 34.78 % ) " "Info: Total cell delay = 2.829 ns ( 34.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.305 ns ( 65.22 % ) " "Info: Total interconnect delay = 5.305 ns ( 65.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.134 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.134 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.834ns 0.949ns 1.545ns 0.977ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.210 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK_50\" to source memory is 8.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.879 ns) 3.739 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X25_Y11_N1 2 " "Info: 2: + IC(1.834 ns) + CELL(0.879 ns) = 3.739 ns; Loc. = LCFF_X25_Y11_N1; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "E:/LAB4_CUR/clock_divider.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.322 ns) 5.010 ns comb~0 3 COMB LCCOMB_X25_Y9_N16 1 " "Info: 3: + IC(0.949 ns) + CELL(0.322 ns) = 5.010 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.000 ns) 6.555 ns comb~0clkctrl 4 COMB CLKCTRL_G14 108 " "Info: 4: + IC(1.545 ns) + CELL(0.000 ns) = 6.555 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.747 ns) 8.210 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X17_Y15 16 " "Info: 5: + IC(0.908 ns) + CELL(0.747 ns) = 8.210 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.974 ns ( 36.22 % ) " "Info: Total cell delay = 2.974 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.236 ns ( 63.78 % ) " "Info: Total interconnect delay = 5.236 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.210 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.210 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.834ns 0.949ns 1.545ns 0.908ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.134 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.134 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.834ns 0.949ns 1.545ns 0.977ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.210 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.210 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.834ns 0.949ns 1.545ns 0.908ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.378 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~14 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Mux13~2 tc140l:tiny_cpu|Mux13~3 tc140l:tiny_cpu|Mux13~6 tc140l:tiny_cpu|Mux13~4 tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.378 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~14 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Mux13~2 {} tc140l:tiny_cpu|Mux13~3 {} tc140l:tiny_cpu|Mux13~6 {} tc140l:tiny_cpu|Mux13~4 {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.146ns 0.301ns 0.000ns 0.000ns 0.895ns 0.287ns 0.292ns 0.917ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.134 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.134 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.834ns 0.949ns 1.545ns 0.977ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.210 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.210 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.834ns 0.949ns 1.545ns 0.908ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[3\] memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[2\] 103.63 MHz 9.65 ns Internal " "Info: Clock \"SW\[3\]\" has Internal fmax of 103.63 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[2\]\" (period= 9.65 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.378 ns + Longest memory register " "Info: + Longest memory to register delay is 9.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y15 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y15; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.178 ns) 4.701 ns tc140l:tiny_cpu\|Add0~1 3 COMB LCCOMB_X21_Y15_N8 2 " "Info: 3: + IC(1.146 ns) + CELL(0.178 ns) = 4.701 ns; Loc. = LCCOMB_X21_Y15_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.495 ns) 5.497 ns tc140l:tiny_cpu\|Add0~6 4 COMB LCCOMB_X21_Y15_N18 2 " "Info: 4: + IC(0.301 ns) + CELL(0.495 ns) = 5.497 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.577 ns tc140l:tiny_cpu\|Add0~14 5 COMB LCCOMB_X21_Y15_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.577 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~14 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.035 ns tc140l:tiny_cpu\|Add0~17 6 COMB LCCOMB_X21_Y15_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 6.035 ns; Loc. = LCCOMB_X21_Y15_N22; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~14 tc140l:tiny_cpu|Add0~17 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.322 ns) 7.252 ns tc140l:tiny_cpu\|Mux13~2 7 COMB LCCOMB_X22_Y13_N0 1 " "Info: 7: + IC(0.895 ns) + CELL(0.322 ns) = 7.252 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux13~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Mux13~2 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 7.717 ns tc140l:tiny_cpu\|Mux13~3 8 COMB LCCOMB_X22_Y13_N2 1 " "Info: 8: + IC(0.287 ns) + CELL(0.178 ns) = 7.717 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux13~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { tc140l:tiny_cpu|Mux13~2 tc140l:tiny_cpu|Mux13~3 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 8.187 ns tc140l:tiny_cpu\|Mux13~6 9 COMB LCCOMB_X22_Y13_N22 1 " "Info: 9: + IC(0.292 ns) + CELL(0.178 ns) = 8.187 ns; Loc. = LCCOMB_X22_Y13_N22; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux13~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { tc140l:tiny_cpu|Mux13~3 tc140l:tiny_cpu|Mux13~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.178 ns) 9.282 ns tc140l:tiny_cpu\|Mux13~4 10 COMB LCCOMB_X23_Y15_N0 1 " "Info: 10: + IC(0.917 ns) + CELL(0.178 ns) = 9.282 ns; Loc. = LCCOMB_X23_Y15_N0; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux13~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { tc140l:tiny_cpu|Mux13~6 tc140l:tiny_cpu|Mux13~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.378 ns tc140l:tiny_cpu\|register_A\[2\] 11 REG LCFF_X23_Y15_N1 12 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 9.378 ns; Loc. = LCFF_X23_Y15_N1; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux13~4 tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.540 ns ( 59.07 % ) " "Info: Total cell delay = 5.540 ns ( 59.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.838 ns ( 40.93 % ) " "Info: Total interconnect delay = 3.838 ns ( 40.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.378 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~14 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Mux13~2 tc140l:tiny_cpu|Mux13~3 tc140l:tiny_cpu|Mux13~6 tc140l:tiny_cpu|Mux13~4 tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.378 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~14 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Mux13~2 {} tc140l:tiny_cpu|Mux13~3 {} tc140l:tiny_cpu|Mux13~6 {} tc140l:tiny_cpu|Mux13~4 {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.146ns 0.301ns 0.000ns 0.000ns 0.895ns 0.287ns 0.292ns 0.917ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.076 ns - Smallest " "Info: - Smallest clock skew is -0.076 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 5.853 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[3\]\" to destination register is 5.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[3\] 1 CLK PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.521 ns) 2.729 ns comb~0 2 COMB LCCOMB_X25_Y9_N16 1 " "Info: 2: + IC(1.202 ns) + CELL(0.521 ns) = 2.729 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { SW[3] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.000 ns) 4.274 ns comb~0clkctrl 3 COMB CLKCTRL_G14 108 " "Info: 3: + IC(1.545 ns) + CELL(0.000 ns) = 4.274 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 5.853 ns tc140l:tiny_cpu\|register_A\[2\] 4 REG LCFF_X23_Y15_N1 12 " "Info: 4: + IC(0.977 ns) + CELL(0.602 ns) = 5.853 ns; Loc. = LCFF_X23_Y15_N1; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.129 ns ( 36.37 % ) " "Info: Total cell delay = 2.129 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.724 ns ( 63.63 % ) " "Info: Total interconnect delay = 3.724 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.853 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.202ns 1.545ns 0.977ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] source 5.929 ns - Longest memory " "Info: - Longest clock path from clock \"SW\[3\]\" to source memory is 5.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[3\] 1 CLK PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.521 ns) 2.729 ns comb~0 2 COMB LCCOMB_X25_Y9_N16 1 " "Info: 2: + IC(1.202 ns) + CELL(0.521 ns) = 2.729 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { SW[3] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.000 ns) 4.274 ns comb~0clkctrl 3 COMB CLKCTRL_G14 108 " "Info: 3: + IC(1.545 ns) + CELL(0.000 ns) = 4.274 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.747 ns) 5.929 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X17_Y15 16 " "Info: 4: + IC(0.908 ns) + CELL(0.747 ns) = 5.929 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.274 ns ( 38.35 % ) " "Info: Total cell delay = 2.274 ns ( 38.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.655 ns ( 61.65 % ) " "Info: Total interconnect delay = 3.655 ns ( 61.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.929 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.929 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.202ns 1.545ns 0.908ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.853 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.202ns 1.545ns 0.977ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.929 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.929 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.202ns 1.545ns 0.908ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.378 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~14 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Mux13~2 tc140l:tiny_cpu|Mux13~3 tc140l:tiny_cpu|Mux13~6 tc140l:tiny_cpu|Mux13~4 tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.378 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~14 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Mux13~2 {} tc140l:tiny_cpu|Mux13~3 {} tc140l:tiny_cpu|Mux13~6 {} tc140l:tiny_cpu|Mux13~4 {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.146ns 0.301ns 0.000ns 0.000ns 0.895ns 0.287ns 0.292ns 0.917ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.853 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.853 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[2] {} } { 0.000ns 0.000ns 1.202ns 1.545ns 0.977ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.929 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.929 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.202ns 1.545ns 0.908ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tc140l:tiny_cpu\|instruction_register\[5\] KEY\[3\] SW\[3\] 4.576 ns register " "Info: tsu for register \"tc140l:tiny_cpu\|instruction_register\[5\]\" (data pin = \"KEY\[3\]\", clock pin = \"SW\[3\]\") is 4.576 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.465 ns + Longest pin register " "Info: + Longest pin to register delay is 10.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[3\] 1 PIN PIN_T21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 80; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.562 ns) + CELL(0.178 ns) 7.614 ns tc140l:tiny_cpu\|instruction_register\[0\]~48 2 COMB LCCOMB_X22_Y16_N8 16 " "Info: 2: + IC(6.562 ns) + CELL(0.178 ns) = 7.614 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 16; COMB Node = 'tc140l:tiny_cpu\|instruction_register\[0\]~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.740 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~48 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.093 ns) + CELL(0.758 ns) 10.465 ns tc140l:tiny_cpu\|instruction_register\[5\] 3 REG LCFF_X19_Y15_N17 7 " "Info: 3: + IC(2.093 ns) + CELL(0.758 ns) = 10.465 ns; Loc. = LCFF_X19_Y15_N17; Fanout = 7; REG Node = 'tc140l:tiny_cpu\|instruction_register\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { tc140l:tiny_cpu|instruction_register[0]~48 tc140l:tiny_cpu|instruction_register[5] } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 17.30 % ) " "Info: Total cell delay = 1.810 ns ( 17.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.655 ns ( 82.70 % ) " "Info: Total interconnect delay = 8.655 ns ( 82.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.465 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~48 tc140l:tiny_cpu|instruction_register[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.465 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|instruction_register[0]~48 {} tc140l:tiny_cpu|instruction_register[5] {} } { 0.000ns 0.000ns 6.562ns 2.093ns } { 0.000ns 0.874ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 5.851 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[3\]\" to destination register is 5.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[3\] 1 CLK PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.202 ns) + CELL(0.521 ns) 2.729 ns comb~0 2 COMB LCCOMB_X25_Y9_N16 1 " "Info: 2: + IC(1.202 ns) + CELL(0.521 ns) = 2.729 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { SW[3] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.000 ns) 4.274 ns comb~0clkctrl 3 COMB CLKCTRL_G14 108 " "Info: 3: + IC(1.545 ns) + CELL(0.000 ns) = 4.274 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 5.851 ns tc140l:tiny_cpu\|instruction_register\[5\] 4 REG LCFF_X19_Y15_N17 7 " "Info: 4: + IC(0.975 ns) + CELL(0.602 ns) = 5.851 ns; Loc. = LCFF_X19_Y15_N17; Fanout = 7; REG Node = 'tc140l:tiny_cpu\|instruction_register\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { comb~0clkctrl tc140l:tiny_cpu|instruction_register[5] } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.129 ns ( 36.39 % ) " "Info: Total cell delay = 2.129 ns ( 36.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.722 ns ( 63.61 % ) " "Info: Total interconnect delay = 3.722 ns ( 63.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.851 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|instruction_register[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.851 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|instruction_register[5] {} } { 0.000ns 0.000ns 1.202ns 1.545ns 0.975ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.465 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~48 tc140l:tiny_cpu|instruction_register[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.465 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|instruction_register[0]~48 {} tc140l:tiny_cpu|instruction_register[5] {} } { 0.000ns 0.000ns 6.562ns 2.093ns } { 0.000ns 0.874ns 0.178ns 0.758ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.851 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|instruction_register[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.851 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|instruction_register[5] {} } { 0.000ns 0.000ns 1.202ns 1.545ns 0.975ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[6\] tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 24.173 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[6\]\" through memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" is 24.173 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.210 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 8.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.879 ns) 3.739 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X25_Y11_N1 2 " "Info: 2: + IC(1.834 ns) + CELL(0.879 ns) = 3.739 ns; Loc. = LCFF_X25_Y11_N1; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "E:/LAB4_CUR/clock_divider.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.322 ns) 5.010 ns comb~0 3 COMB LCCOMB_X25_Y9_N16 1 " "Info: 3: + IC(0.949 ns) + CELL(0.322 ns) = 5.010 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.000 ns) 6.555 ns comb~0clkctrl 4 COMB CLKCTRL_G14 108 " "Info: 4: + IC(1.545 ns) + CELL(0.000 ns) = 6.555 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.747 ns) 8.210 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X17_Y15 16 " "Info: 5: + IC(0.908 ns) + CELL(0.747 ns) = 8.210 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.655 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.974 ns ( 36.22 % ) " "Info: Total cell delay = 2.974 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.236 ns ( 63.78 % ) " "Info: Total interconnect delay = 5.236 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.210 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.210 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.834ns 0.949ns 1.545ns 0.908ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.729 ns + Longest memory pin " "Info: + Longest memory to pin delay is 15.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y15 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y15; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[7\] 2 MEM M4K_X17_Y15 5 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y15; Fanout = 5; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "E:/LAB4_CUR/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.322 ns) 4.862 ns Mux8~0 3 COMB LCCOMB_X18_Y14_N20 1 " "Info: 3: + IC(1.163 ns) + CELL(0.322 ns) = 4.862 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 1; COMB Node = 'Mux8~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[7] Mux8~0 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.322 ns) 5.502 ns Mux8~1 4 COMB LCCOMB_X18_Y14_N6 1 " "Info: 4: + IC(0.318 ns) + CELL(0.322 ns) = 5.502 ns; Loc. = LCCOMB_X18_Y14_N6; Fanout = 1; COMB Node = 'Mux8~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { Mux8~0 Mux8~1 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.545 ns) 6.362 ns Mux8~2 5 COMB LCCOMB_X18_Y14_N24 1 " "Info: 5: + IC(0.315 ns) + CELL(0.545 ns) = 6.362 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 1; COMB Node = 'Mux8~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { Mux8~1 Mux8~2 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.545 ns) 8.634 ns Mux8~3 6 COMB LCCOMB_X23_Y16_N16 7 " "Info: 6: + IC(1.727 ns) + CELL(0.545 ns) = 8.634 ns; Loc. = LCCOMB_X23_Y16_N16; Fanout = 7; COMB Node = 'Mux8~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { Mux8~2 Mux8~3 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.854 ns) + CELL(0.521 ns) 12.009 ns HexDigit:d1\|WideOr0~0 7 COMB LCCOMB_X1_Y21_N2 1 " "Info: 7: + IC(2.854 ns) + CELL(0.521 ns) = 12.009 ns; Loc. = LCCOMB_X1_Y21_N2; Fanout = 1; COMB Node = 'HexDigit:d1\|WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { Mux8~3 HexDigit:d1|WideOr0~0 } "NODE_NAME" } } { "HexDigit.v" "" { Text "E:/LAB4_CUR/HexDigit.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(2.860 ns) 15.729 ns HEX1\[6\] 8 PIN PIN_D1 0 " "Info: 8: + IC(0.860 ns) + CELL(2.860 ns) = 15.729 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'HEX1\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.720 ns" { HexDigit:d1|WideOr0~0 HEX1[6] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.492 ns ( 53.99 % ) " "Info: Total cell delay = 8.492 ns ( 53.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.237 ns ( 46.01 % ) " "Info: Total interconnect delay = 7.237 ns ( 46.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.729 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[7] Mux8~0 Mux8~1 Mux8~2 Mux8~3 HexDigit:d1|WideOr0~0 HEX1[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.729 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[7] {} Mux8~0 {} Mux8~1 {} Mux8~2 {} Mux8~3 {} HexDigit:d1|WideOr0~0 {} HEX1[6] {} } { 0.000ns 0.000ns 1.163ns 0.318ns 0.315ns 1.727ns 2.854ns 0.860ns } { 0.000ns 3.377ns 0.322ns 0.322ns 0.545ns 0.545ns 0.521ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.210 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.210 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.834ns 0.949ns 1.545ns 0.908ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.747ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.729 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[7] Mux8~0 Mux8~1 Mux8~2 Mux8~3 HexDigit:d1|WideOr0~0 HEX1[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.729 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[7] {} Mux8~0 {} Mux8~1 {} Mux8~2 {} Mux8~3 {} HexDigit:d1|WideOr0~0 {} HEX1[6] {} } { 0.000ns 0.000ns 1.163ns 0.318ns 0.315ns 1.727ns 2.854ns 0.860ns } { 0.000ns 3.377ns 0.322ns 0.322ns 0.545ns 0.545ns 0.521ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] HEX1\[6\] 16.324 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"HEX1\[6\]\" is 16.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[0\] 1 PIN PIN_L22 14 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 14; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.722 ns) + CELL(0.545 ns) 3.293 ns Mux13~2 2 COMB LCCOMB_X23_Y14_N20 8 " "Info: 2: + IC(1.722 ns) + CELL(0.545 ns) = 3.293 ns; Loc. = LCCOMB_X23_Y14_N20; Fanout = 8; COMB Node = 'Mux13~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { SW[0] Mux13~2 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.545 ns) 6.097 ns Mux8~1 3 COMB LCCOMB_X18_Y14_N6 1 " "Info: 3: + IC(2.259 ns) + CELL(0.545 ns) = 6.097 ns; Loc. = LCCOMB_X18_Y14_N6; Fanout = 1; COMB Node = 'Mux8~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { Mux13~2 Mux8~1 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.545 ns) 6.957 ns Mux8~2 4 COMB LCCOMB_X18_Y14_N24 1 " "Info: 4: + IC(0.315 ns) + CELL(0.545 ns) = 6.957 ns; Loc. = LCCOMB_X18_Y14_N24; Fanout = 1; COMB Node = 'Mux8~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { Mux8~1 Mux8~2 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.545 ns) 9.229 ns Mux8~3 5 COMB LCCOMB_X23_Y16_N16 7 " "Info: 5: + IC(1.727 ns) + CELL(0.545 ns) = 9.229 ns; Loc. = LCCOMB_X23_Y16_N16; Fanout = 7; COMB Node = 'Mux8~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { Mux8~2 Mux8~3 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.854 ns) + CELL(0.521 ns) 12.604 ns HexDigit:d1\|WideOr0~0 6 COMB LCCOMB_X1_Y21_N2 1 " "Info: 6: + IC(2.854 ns) + CELL(0.521 ns) = 12.604 ns; Loc. = LCCOMB_X1_Y21_N2; Fanout = 1; COMB Node = 'HexDigit:d1\|WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.375 ns" { Mux8~3 HexDigit:d1|WideOr0~0 } "NODE_NAME" } } { "HexDigit.v" "" { Text "E:/LAB4_CUR/HexDigit.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(2.860 ns) 16.324 ns HEX1\[6\] 7 PIN PIN_D1 0 " "Info: 7: + IC(0.860 ns) + CELL(2.860 ns) = 16.324 ns; Loc. = PIN_D1; Fanout = 0; PIN Node = 'HEX1\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.720 ns" { HexDigit:d1|WideOr0~0 HEX1[6] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.587 ns ( 40.35 % ) " "Info: Total cell delay = 6.587 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.737 ns ( 59.65 % ) " "Info: Total interconnect delay = 9.737 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.324 ns" { SW[0] Mux13~2 Mux8~1 Mux8~2 Mux8~3 HexDigit:d1|WideOr0~0 HEX1[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.324 ns" { SW[0] {} SW[0]~combout {} Mux13~2 {} Mux8~1 {} Mux8~2 {} Mux8~3 {} HexDigit:d1|WideOr0~0 {} HEX1[6] {} } { 0.000ns 0.000ns 1.722ns 2.259ns 0.315ns 1.727ns 2.854ns 0.860ns } { 0.000ns 1.026ns 0.545ns 0.545ns 0.545ns 0.545ns 0.521ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tc140l:tiny_cpu\|instruction_register\[2\] KEY\[3\] CLOCK_50 -0.226 ns register " "Info: th for register \"tc140l:tiny_cpu\|instruction_register\[2\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is -0.226 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.132 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.879 ns) 3.739 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X25_Y11_N1 2 " "Info: 2: + IC(1.834 ns) + CELL(0.879 ns) = 3.739 ns; Loc. = LCFF_X25_Y11_N1; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "E:/LAB4_CUR/clock_divider.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.322 ns) 5.010 ns comb~0 3 COMB LCCOMB_X25_Y9_N16 1 " "Info: 3: + IC(0.949 ns) + CELL(0.322 ns) = 5.010 ns; Loc. = LCCOMB_X25_Y9_N16; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.545 ns) + CELL(0.000 ns) 6.555 ns comb~0clkctrl 4 COMB CLKCTRL_G14 108 " "Info: 4: + IC(1.545 ns) + CELL(0.000 ns) = 6.555 ns; Loc. = CLKCTRL_G14; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 8.132 ns tc140l:tiny_cpu\|instruction_register\[2\] 5 REG LCFF_X22_Y16_N17 29 " "Info: 5: + IC(0.975 ns) + CELL(0.602 ns) = 8.132 ns; Loc. = LCFF_X22_Y16_N17; Fanout = 29; REG Node = 'tc140l:tiny_cpu\|instruction_register\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { comb~0clkctrl tc140l:tiny_cpu|instruction_register[2] } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.829 ns ( 34.79 % ) " "Info: Total cell delay = 2.829 ns ( 34.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.303 ns ( 65.21 % ) " "Info: Total interconnect delay = 5.303 ns ( 65.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.132 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|instruction_register[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.132 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|instruction_register[2] {} } { 0.000ns 0.000ns 1.834ns 0.949ns 1.545ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.644 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[3\] 1 PIN PIN_T21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 80; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "E:/LAB4_CUR/lab4_de1.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.562 ns) + CELL(0.178 ns) 7.614 ns tc140l:tiny_cpu\|instruction_register\[0\]~48 2 COMB LCCOMB_X22_Y16_N8 16 " "Info: 2: + IC(6.562 ns) + CELL(0.178 ns) = 7.614 ns; Loc. = LCCOMB_X22_Y16_N8; Fanout = 16; COMB Node = 'tc140l:tiny_cpu\|instruction_register\[0\]~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.740 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~48 } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.758 ns) 8.644 ns tc140l:tiny_cpu\|instruction_register\[2\] 3 REG LCFF_X22_Y16_N17 29 " "Info: 3: + IC(0.272 ns) + CELL(0.758 ns) = 8.644 ns; Loc. = LCFF_X22_Y16_N17; Fanout = 29; REG Node = 'tc140l:tiny_cpu\|instruction_register\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { tc140l:tiny_cpu|instruction_register[0]~48 tc140l:tiny_cpu|instruction_register[2] } "NODE_NAME" } } { "tc140l.v" "" { Text "E:/LAB4_CUR/tc140l.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 20.94 % ) " "Info: Total cell delay = 1.810 ns ( 20.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.834 ns ( 79.06 % ) " "Info: Total interconnect delay = 6.834 ns ( 79.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.644 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~48 tc140l:tiny_cpu|instruction_register[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.644 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|instruction_register[0]~48 {} tc140l:tiny_cpu|instruction_register[2] {} } { 0.000ns 0.000ns 6.562ns 0.272ns } { 0.000ns 0.874ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.132 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|instruction_register[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.132 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|instruction_register[2] {} } { 0.000ns 0.000ns 1.834ns 0.949ns 1.545ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.644 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~48 tc140l:tiny_cpu|instruction_register[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.644 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|instruction_register[0]~48 {} tc140l:tiny_cpu|instruction_register[2] {} } { 0.000ns 0.000ns 6.562ns 0.272ns } { 0.000ns 0.874ns 0.178ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 14:02:54 2013 " "Info: Processing ended: Wed Dec 04 14:02:54 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
