Generated by Fabric Compiler ( version 2024.2-SP1.2 <build 187561> ) at Mon Feb  9 21:02:01 2026


Route Optimize started.


IO Port Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT                                | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CP_CLAMP     | CONSTRAINT     | IO_REGISTER     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| i_BMC_I2C9_PAL_M_SCL1_R             | input         | F14     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CLK_PAL_IN_25M                    | input         | W9      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPLD_M_S_SGPIO_MISO               | input         | Y10     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_D0_BIOS_OVER                 | input         | K17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_D0_PWR_CTR0_R                | input         | D11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_D0_PWR_CTR1_R                | input         | C11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_VR8_CAT_FLT                  | input         | Y18     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU0_VR_ALERT_N_R                 | input         | P13     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU1_VR8_CAT_FLT                  | input         | W18     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_CPU1_VR_ALERT_N_R                 | input         | R13     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_FRONT_PAL_INTRUDER                | input         | Y7      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_INTRUDER_CABLE_INST_N             | input         | V8      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_BMCUID_BUTTON_R               | input         | F11     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU0_D0_VPH_1V8_PG            | input         | A6      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU0_D0_VP_0V9_PG             | input         | E1      | BANK5     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU0_D1_VPH_1V8_PG            | input         | E7      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU0_D1_VP_0V9_PG             | input         | D1      | BANK5     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU0_DDR_VDD_PG               | input         | L2      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU0_P1V8_PG                  | input         | L3      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU0_PLL_P1V8_PG              | input         | J2      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU0_VDDQ_P1V1_PG             | input         | L5      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU0_VDD_VCORE_P0V8_PG        | input         | P8      | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU1_D0_VPH_1V8_PG            | input         | E2      | BANK5     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU1_D0_VP_0V9_PG             | input         | B6      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU1_D1_VPH_1V8_PG            | input         | F8      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU1_D1_VP_0V9_PG             | input         | G2      | BANK5     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU1_DDR_VDD_PG               | input         | C6      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU1_P1V8_PG                  | input         | G3      | BANK5     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU1_PLL_P1V8_PG              | input         | G1      | BANK5     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU1_VDDQ_P1V1_PG             | input         | J1      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_CPU1_VDD_VCORE_P0V8_PG        | input         | M5      | BANK4     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_P12V_CPU0_VIN_PG              | input         | B8      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_P12V_CPU1_VIN_PG              | input         | B9      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_P3V3_STBY_PGD                 | input         | U10     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_P5V_STBY_PGD                  | input         | A12     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_PGD_P12V_DROOP                | input         | A8      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_PGD_P12V_STBY_DROOP           | input         | D7      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_PS1_ACFAIL                    | input         | V15     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_PS1_DCOK                      | input         | A17     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_PS1_PRSNT                     | input         | U14     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_PS1_SMB_ALERT_TO_FPGA         | input         | V14     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_PS2_ACFAIL                    | input         | N19     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_PS2_DCOK                      | input         | D16     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_PS2_PRSNT                     | input         | M16     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_PS2_SMB_ALERT_TO_FPGA         | input         | V16     | BANK2     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_REAT_BP_EFUSE_PG              | input         | C7      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_RTC_INTB                      | input         | A16     | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_PAL_VCC_1V1_PG                    | input         | A9      | BANK0     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_SMB_PEHP_CPU0_3V3_ALERT_N         | input         | M17     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| i_SMB_PEHP_CPU1_3V3_ALERT_N         | input         | J19     | BANK1     | 3.3       | LVCMOS33       | NA        | PULLDW         | NA       | NA                       | NOHYS              | NA                | NA                    | OFF            | ON           | NO             | NA              
| io_BMC_I2C9_PAL_M_SDA1_R            | inout         | E15     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NOHYS              | NA                | NA                    | OFF            | NA           | NO             | NA              
| io_BMC_I2C9_PAL_M_SDA_R             | inout         | W4      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NOHYS              | NA                | NA                    | OFF            | NA           | NO             | NA              
| io_PAL_BP1_PWR_ON_R                 | inout         | C14     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NOHYS              | NA                | NA                    | OFF            | NA           | NO             | NA              
| io_PAL_BP2_PWR_ON_R                 | inout         | D13     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NOHYS              | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_BIOS0_RST_N_R                     | output        | Y14     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_BIOS1_RST_N_R                     | output        | B13     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CK440_SS_EN_R                     | output        | Y4      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPLD_M_S_EXCHANGE_S1_R            | output        | V10     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPLD_M_S_EXCHANGE_S3_R            | output        | W5      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPLD_M_S_EXCHANGE_S4_R            | output        | Y5      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPLD_M_S_EXCHANGE_S5_R            | output        | T7      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPLD_M_S_SGPIO1_CLK_R             | output        | W6      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPLD_M_S_SGPIO1_LD_N_R            | output        | Y6      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPLD_M_S_SGPIO1_MOSI_R            | output        | P9      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPLD_M_S_SGPIO_CLK_R              | output        | T13     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPLD_M_S_SGPIO_LD_N_R             | output        | Y13     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPLD_M_S_SGPIO_MOSI_R             | output        | G11     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_D0123_SOCKET_ID_R            | output        | V9      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_D0_SE_RECOVERY_R             | output        | R9      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_D0_SOFT_SHUTDOWN_INT_N       | output        | W7      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_D1_SE_RECOVERY_R             | output        | U9      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_D1_SPIO_MOSI                 | output        | W8      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_I2C_TRAN_EN_R                | output        | L4      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_PE2_RST_N_R                  | output        | G10     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_PE3_RST_N_R                  | output        | F10     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_POR_N_R                      | output        | B12     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU0_SB_EN_R                      | output        | T9      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU1_D0123_SOCKET_ID_R            | output        | W10     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU1_D0_SE_RECOVERY_R             | output        | Y9      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU1_D0_SOFT_SHUTDOWN_INT_N       | output        | R8      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU1_D1_SE_RECOVERY_R             | output        | P10     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU1_I2C_TRAN_EN_R                | output        | K4      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU1_PE1_RST_N_R                  | output        | A10     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU1_PE2_RST_N_R                  | output        | A11     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU1_POR_N_R                      | output        | D9      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_CPU1_SB_EN_R                      | output        | R7      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_FAN_P12V_DISCHARGE_R              | output        | W3      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_FT_CPU0_SCP_BOOT_FROM_FLASH_R     | output        | Y3      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_FT_CPU1_SCP_BOOT_FROM_FLASH_R     | output        | V6      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_P1V8_STBY_CPLD_EN_R               | output        | U6      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_P5V_USB_MB_DOWN_EN_R              | output        | B14     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_P5V_USB_MB_UP_EN_R                | output        | A14     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_88SE9230_RST_N_R              | output        | D10     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_BMC_PERST_N_R                 | output        | C10     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_BMC_PREST_N_R                 | output        | R10     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_BMC_SRST_R                    | output        | A15     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CK440_PWRDN_N_R               | output        | Y11     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU0_D0_VPH_1V8_EN            | output        | G8      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU0_D0_VP_0V9_EN             | output        | F1      | BANK5     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU0_D1_VPH_1V8_EN            | output        | B5      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU0_D1_VP_0V9_EN             | output        | D6      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU0_DDR_VDD_EN_R             | output        | J3      | BANK5     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU0_NVME_ALERT_N_R           | output        | L20     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU0_P1V8_EN_R                | output        | K2      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU0_PLL_P1V8_EN_R            | output        | H1      | BANK5     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU0_VDDQ_EN_R                | output        | L1      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU0_VDD_CORE_EN_R            | output        | K1      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU0_VR8_RESET_R              | output        | C13     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU0_VR_SELECT_N_R            | output        | L15     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU1_D0_VPH_1V8_EN            | output        | J5      | BANK5     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU1_D0_VP_0V9_EN             | output        | A5      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU1_D1_VPH_1V8_EN            | output        | E8      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU1_D1_VP_0V9_EN             | output        | A3      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU1_DDR_VDD_EN_R             | output        | J6      | BANK5     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU1_NVME_ALERT_N_R           | output        | L19     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU1_P1V8_EN_R                | output        | A4      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU1_PLL_P1V8_EN_R            | output        | H2      | BANK5     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU1_VDDQ_EN_R                | output        | K5      | BANK4     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU1_VDD_CORE_EN_R            | output        | Y8      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU1_VR8_RESET_R              | output        | D12     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_CPU1_VR_SELECT_N_R            | output        | L14     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_DPLL_GPIO0_R                  | output        | W11     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_DPLL_GPIO1_R                  | output        | U11     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_DPLL_INIT_R                   | output        | T8      | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_DPLL_RESET_R                  | output        | T10     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_FAN0_PWM_R                    | output        | Y16     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_FAN1_PWM_R                    | output        | W16     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_FAN2_PWM_R                    | output        | T12     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_FAN3_PWM_R                    | output        | W17     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_FAN_FAIL_LED0_R               | output        | Y12     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_FAN_FAIL_LED1_R               | output        | W12     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_FAN_FAIL_LED2_R               | output        | P11     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_FAN_FAIL_LED3_R               | output        | R11     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_FAN_NRML_LED0_R               | output        | V13     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_FAN_NRML_LED1_R               | output        | W14     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_FAN_NRML_LED2_R               | output        | U12     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_FAN_NRML_LED3_R               | output        | T11     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P12V_CPU0_VIN_EN_R            | output        | C8      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P12V_CPU1_VIN_EN_R            | output        | D8      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P12V_DISCHARGE_R              | output        | Y15     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P12V_FAN0_EN_R                | output        | W15     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P12V_FAN1_EN_R                | output        | P12     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P12V_FAN2_EN_R                | output        | R12     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P12V_FAN3_EN_R                | output        | Y17     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P12V_RISER1_VIN_EN_R          | output        | B11     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P12V_RISER2_VIN_EN_R          | output        | B10     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P3V3_STBY_RST_R               | output        | W13     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P5V_BD_EN_R                   | output        | C12     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_P5V_STBY_EN_R                 | output        | F9      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_PS1_P12V_ON_R                 | output        | T14     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_PS2_P12V_ON_R                 | output        | U15     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_PVCC_HPMOS_CPU_EN_R           | output        | A7      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_PWR_LOM_EN_R                  | output        | Y19     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_REAT_BP_EFUSE_EN_R            | output        | C9      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RISER1_PWR_EN_R               | output        | A13     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RISER2_PWR_EN_R               | output        | B15     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RISER2_SWITCH_EN              | output        | W19     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RST_CPU0_VPP_N_R              | output        | J17     | BANK1     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RST_CPU1_VPP_N_R              | output        | B17     | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_RTC_SELECT_N                  | output        | V12     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_SYS_EEPROM_BYPASS_N_R         | output        | P14     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_TDO                           | output        | R14     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_UPD_VCC_3V3_EN_R              | output        | G9      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_VCC_1V1_EN_R                  | output        | B7      | BANK0     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_WX1860_NRST_R                 | output        | Y20     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PAL_WX1860_PERST_R                | output        | W20     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PWR_88SE9230_P1V0_EN_R            | output        | T16     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
| o_PWR_88SE9230_P1V8_EN_R            | output        | R15     | BANK2     | 3.3       | LVCMOS33       | 8         | PULLDW         | SLOW     | NA                       | NA                 | NA                | NA                    | OFF            | NA           | NO             | NA              
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Utilization Summary :
+----------------------------------------------------------------------------+
| Device Type                      | Used     | Available     | Util(%)     
+----------------------------------------------------------------------------+
| CLMA                             | 365      | 592           | 62          
| + FF                             | 750      | 3552          | 22          
| + LUT                            | 1018     | 2368          | 43          
|   + LUT as Logic                 | 852      |               |             
|   + LUT as Const                 | 148      |               |             
|   + LUT as Bypass                | 18       |               |             
| CLMS                             | 511      | 888           | 58          
| + FF                             | 1190     | 5328          | 23          
| + LUT                            | 1398     | 3552          | 40          
|   + LUT as Logic                 | 1221     |               |             
|   + LUT as Memory                | 0        |               |             
|     + LUT as Distributed RAM     | 0        |               |             
|   + LUT as Const                 | 153      |               |             
|   + LUT as Bypass                | 24       |               |             
| IO                               | 168      | 336           | 50          
| + IOBD                           | 14       | 21            | 67          
| + IOBR                           | 38       | 42            | 91          
| + IOBS                           | 116      | 273           | 43          
| BKCL                             | 0        | 6             | 0           
| CCS                              | 1        | 1             | 100         
| CLKDIV                           | 0        | 4             | 0           
| CLKDLY                           | 0        | 8             | 0           
| DLL                              | 0        | 2             | 0           
| DRM                              | 0        | 26            | 0           
| HARD0N1                          | 141      | 936           | 16          
| IOCKBRG                          | 0        | 2             | 0           
| IOCKGATE                         | 0        | 4             | 0           
| + IOCKGATE as Bypass             | 0        |               |             
| IOLDLYS                          | 39       | 252           | 16          
| IOLDLY                           | 15       | 84            | 18          
| IOL                              | 168      | 336           | 50          
| ISERDES                          | 0        | 21            | 0           
| LDO                              | 0        | 2             | 0           
| OSC                              | 0        | 1             | 0           
| OSERDES                          | 0        | 21            | 0           
| PLLINMUXD                        | 1        | 2             | 50          
| + PLLINMUXD as Bypass            | 0        |               |             
| PLL                              | 1        | 2             | 50          
| USCMDC                           | 2        | 8             | 25          
| + USCMDC as Bypass               | 0        |               |             
| USCMD                            | 0        | 2             | 0           
| + USCMD as Bypass                | 0        |               |             
| USSMBUF                          | 0        | 8             | 0           
| + USSMBUF as Bypass              | 0        |               |             
+----------------------------------------------------------------------------+

Global Clock Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | Input Pin     | Net of Input     | Driver Inst                  | Driver Pin     | Site Of Driver Inst     | Output Pin     | Net of Output     | Clock Loads     | Non_Clock Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCMDC_79_152         | CLKIN         | clk_50m          | pll_inst/u_pll_e2/goppll     | CLKOUT0        | PLL_11_20               | CLKOUT         | ntclkbufg_0       | 1837            | 0                   
| clkbufg_1/gopclkbufg     | USCMDC_79_153         | CLKIN         | clk_25m          | pll_inst/u_pll_e2/goppll     | CLKOUT1        | PLL_11_20               | CLKOUT         | ntclkbufg_1       | 2               | 0                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                     | Site Of Pll Inst     | Pin         | Net Of Pin                          | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                  | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKFB       | _GND214                             |  -              |  -                  | GND_214                            | Z                    | HARD0N1_6_19                  
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKI        | pll_inst/u_pll_e2/ntpllinmuxd_c     |  -              |  -                  | pll_inst/u_pll_e2/goppllinmuxd     | CLK_OUT              | PLLINMUXD_11_16               
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT      | nullptr                             | 0               | 0                   | nullptr                            | nullptr              | nullptr                       
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT0     | clk_50m                             | 1837            | 0                   |  ...                               |  ...                 |  ...                          
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT1     | clk_25m                             | 2               | 0                   |  ...                               |  ...                 |  ...                          
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT2     | nullptr                             | 0               | 0                   | nullptr                            | nullptr              | nullptr                       
| pll_inst/u_pll_e2/goppll     | PLL_11_20            | CLKOUT3     | nullptr                             | 0               | 0                   | nullptr                            | nullptr              | nullptr                       
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                                            | LUT      | FF       | Distributed RAM     | DRM     | CCS     | CLKDIV     | CLKDLY     | DLL     | IO      | IOCKBRG     | IOCKGATE     | IOLDLY     | IOLDLYS     | ISERDES     | OSC     | OSERDES     | PLL     | USCMD     | USCMDC     | USSMBUF     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Tieta_Feiteng_1001_top                                                                      | 2073     | 1940     | 0                   | 0       | 1       | 0          | 0          | 0       | 168     | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 1       | 0         | 2          | 0           
| + Edge_Detect_u3(Edge_Detect1)                                                              | 0        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + UID_Function_u0(UID_Function)                                                             | 50       | 30       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + Edge_Detect_U0(Edge_Detect)                                                             | 0        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + Edge_Detect_U2(Edge_Detect)                                                             | 0        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + lowpass_filter_U0(lowpass_filter)                                                       | 1        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + bmc_cpld_i2c_ram_u0(bmc_cpld_i2c_ram)                                                     | 493      | 378      | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + i2c_slave_bmc_u0(i2c_slave_bmc)                                                         | 222      | 170      | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|     + i2c_slave_basic0_u0(i2c_slave_basic0)                                                 | 90       | 95       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_alert_inst1(PGM_DEBOUNCE_2)                                                            | 8        | 10       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_inst_button(PGM_DEBOUNCE)                                                              | 12       | 10       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_inst_cpu_rail(PGM_DEBOUNCE_1)                                                          | 184      | 180      | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_inst_prsnt(PGM_DEBOUNCE_3)                                                             | 111      | 90       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_inst_psu(PGM_DEBOUNCE_2)                                                               | 12       | 10       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + db_intruder(PGM_DEBOUNCE_N_1)                                                             | 7        | 6        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + edge_delay_cpu_gpio_ok(edge_delay)                                                        | 7        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + genblk1[0].fan_pwm_tach_m(fan_pwm_tach)                                                   | 12       | 11       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + Edge_Detect_u0(Edge_Detect)                                                             | 0        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + fan_pwm_cnt_u0(fan_counter)                                                             | 9        | 8        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + genblk1[1].fan_pwm_tach_m(fan_pwm_tach)                                                   | 12       | 9        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + fan_pwm_cnt_u0(fan_counter)                                                             | 9        | 8        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_mcpld_to_scpld_p2s(p2s_slave)                                                        | 52       | 21       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + inst_scpld_to_mcpld_s2p(s2p_master)                                                       | 253      | 413      | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + pll_inst(pll_i25M_o50M_o25M)                                                              | 0        | 0        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 1       | 0         | 0          | 0           
| + pme_filter_inst(pme_filter)                                                               | 2        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + pon_reset_inst(pon_reset)                                                                 | 1        | 6        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + power_button_inst(power_button)                                                           | 7        | 7        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + pwrseq_master_inst(pwrseq_master)                                                         | 143      | 87       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + edge_detect_button_ne_inst(edge_detect)                                                 | 1        | 1        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + edge_detect_ne_inst(edge_detect)                                                        | 1        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + sb_thermtrip_delay_inst(edge_delay_1)                                                   | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + pwrseq_slave_inst(pwrseq_slave)                                                           | 226      | 172      | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + _CPU_THERMTRIP_DETECT_BLOCK_[0].inst_cpu_thermtrip_fault_det(fault_detectB_chklive)     | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + _CPU_THERMTRIP_DETECT_BLOCK_[1].inst_cpu_thermtrip_fault_det(fault_detectB_chklive)     | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + _P12V_FAULT_DETECT_.p12_fault_detect_inst(fault_detectB_chklive_1)                      | 6        | 5        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_d0_vp_p0v9_en_r_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_d0_vp_p0v9_fault_detect_inst(fault_detectB_chklive)                                | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_d0_vph_p1v8_en_r_inst(edge_delay_1)                                                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_d0_vph_p1v8_fault_detect_inst(fault_detectB_chklive)                               | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_d1_vp_p0v9_en_r_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_d1_vp_p0v9_fault_detect_inst(fault_detectB_chklive)                                | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_d1_vph_p1v8_en_r_inst(edge_delay_1)                                                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_d1_vph_p1v8_fault_detect_inst(fault_detectB_chklive)                               | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_ddr_vdd_en_r_check_inst(edge_delay_1)                                              | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_ddr_vdd_fault_det_inst(fault_detectB_chklive)                                      | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_p1v8_en_r_check_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_p1v8_fault_det_inst(fault_detectB_chklive)                                         | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_pll_p1v8_en_r_check_inst(edge_delay_1)                                             | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_pll_p1v8_fault_det_inst(fault_detectB_chklive)                                     | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_vdd_core_en_r_check_inst(edge_delay_1)                                             | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_vdd_core_fault_det_inst(fault_detectB_chklive)                                     | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_vddq_en_r_check_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu0_vddq_fault_det_inst(fault_detectB_chklive)                                         | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_d0_vp_p0v9_en_r_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_d0_vp_p0v9_fault_detect_inst(fault_detectB_chklive)                                | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_d0_vph_p1v8_en_r_inst(edge_delay_1)                                                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_d0_vph_p1v8_fault_detect_inst(fault_detectB_chklive)                               | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_d1_vp_p0v9_en_r_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_d1_vp_p0v9_fault_detect_inst(fault_detectB_chklive)                                | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_d1_vph_p1v8_en_r_inst(edge_delay_1)                                                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_d1_vph_p1v8_fault_detect_inst(fault_detectB_chklive)                               | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_ddr_vdd_en_r_check_inst(edge_delay_1)                                              | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_ddr_vdd_fault_det_inst(fault_detectB_chklive)                                      | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_p1v8_en_r_check_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_p1v8_fault_det_inst(fault_detectB_chklive)                                         | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_pll_p1v8_en_r_check_inst(edge_delay_1)                                             | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_pll_p1v8_fault_det_inst(fault_detectB_chklive)                                     | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_vdd_core_en_r_check_inst(edge_delay_1)                                             | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_vdd_core_fault_det_inst(fault_detectB_chklive)                                     | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_vddq_en_r_check_inst(edge_delay_1)                                                 | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpu1_vddq_fault_det_inst(fault_detectB_chklive)                                         | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + cpupwrok_en_check_inst(edge_delay_1)                                                    | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + p1v1_en_r_check_inst(edge_delay_1)                                                      | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + p1v1_fault_det_inst(fault_detectB_chklive)                                              | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + p3v3_stby_bp_fault_detect_inst(fault_detectB_chklive)                                   | 3        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + p5v_stby_en_r_check_inst(edge_delay_1)                                                  | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + p5v_stby_fault_detect_inst(fault_detectB_chklive)                                       | 5        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + p12v_bp_rear_en_check_inst(edge_delay_1)                                                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + p12v_cpu0_vin_fault_fault_detect_inst(fault_detectB_chklive)                            | 2        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + p12v_cpu1_vin_fault_detect_inst(fault_detectB_chklive)                                  | 2        | 2        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + p12v_reat_bp_efuse_fault_detect_inst(fault_detectB_chklive)                             | 3        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
|   + power_supply_on_check_inst(edge_delay_1)                                                | 4        | 3        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + sync_data_high1(SYNC_DATA)                                                                | 2        | 4        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + sync_data_low(SYNC_DATA_N)                                                                | 0        | 6        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + system_reset_inst(system_reset)                                                           | 1        | 1        | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + timer_gen_inst(timer_gen)                                                                 | 49       | 45       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u1(UART_MASTER)                                                               | 78       | 57       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
| + uart_master_u2(UART_MASTER)                                                               | 72       | 53       | 0                   | 0       | 0       | 0          | 0          | 0       | 0       | 0           | 0            | 0          | 0           | 0           | 0       | 0           | 0       | 0         | 0          | 0           
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                 
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/place_route/Tieta_Feiteng_1001_top_route.adf                  
| Output     | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/place_route/Tieta_Feiteng_1001_top_pnr.adf                    
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/place_route/Tieta_Feiteng_1001_top.ror                        
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/place_route/Tieta_Feiteng_1001_top_prr_route_optimize.prt     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/place_route/Tieta_Feiteng_1001_top_route_optimize.netlist     
|            | C:/CPLD/pango/2_Tieta_Feiteng/Tieta_Feiteng_1001_PGC7KD69MBG400/prj/Tieta_M/place_route/ror.db                                            
+---------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: route_optimize 
Peak memory: 379 MB
Total CPU time to route_optimize completion : 0h:0m:4s
Process Total CPU time to route_optimize completion : 0h:0m:5s
Total real time to route_optimize completion : 0h:0m:6s
