// Seed: 3504836805
module module_0 (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wor id_5,
    input uwire id_6
);
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input tri id_2,
    output wire id_3,
    output tri id_4,
    output wor id_5,
    output uwire id_6,
    input tri id_7,
    input supply1 id_8,
    output tri1 id_9,
    output tri0 id_10,
    input wire id_11,
    output wor id_12,
    input supply1 id_13,
    input supply0 id_14,
    input tri1 id_15,
    output tri0 id_16,
    input tri1 id_17,
    input supply0 id_18,
    input supply1 id_19
    , id_21
);
  assign id_16 = 1'b0 ? id_14 : id_21;
  assign id_10 = id_11 - id_13;
  module_0(
      id_21, id_1, id_7, id_8, id_3, id_3, id_14
  );
endmodule
