// Seed: 2249501398
module module_0 (
    input  supply1 id_0,
    output logic   id_1
);
  initial id_1 = 1 == -1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5
);
  assign {""} = id_3;
  always @(id_3) begin : LABEL_0
    begin : LABEL_1
      id_1 = -1;
    end
  end
  assign id_1 = 1 ? -1 : 1 ? id_4 : id_2;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  assign #id_7 id_7 = id_4;
endmodule
