rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv:1:1: No timescale set for "test_module".

[WRN:PA0205] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv:10:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv:1:1: Compile module "work@test_module".

[INF:CP0303] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv:10:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv:5:10: Implicit port type (wire) for "a".

[NTE:CP0309] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv:10:19: Implicit port type (wire) for "a",
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv:10:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:1:1, endln:8:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@test_module
  |vpiParameter:
  \_type_parameter: (work@test_module.test_parameter), line:2:18, endln:2:32
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:1:1, endln:8:10
    |vpiName:test_parameter
    |vpiFullName:work@test_module.test_parameter
    |vpiTypespec:
    \_logic_typespec: , line:2:35, endln:2:46
      |vpiParent:
      \_type_parameter: (work@test_module.test_parameter), line:2:18, endln:2:32
      |vpiRange:
      \_range: , line:2:41, endln:2:46
        |vpiParent:
        \_type_parameter: (work@test_module.test_parameter), line:2:18, endln:2:32
        |vpiLeftRange:
        \_constant: , line:2:42, endln:2:43
          |vpiParent:
          \_range: , line:2:41, endln:2:46
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:44, endln:2:45
          |vpiParent:
          \_range: , line:2:41, endln:2:46
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiDefName:work@test_module
  |vpiNet:
  \_logic_net: (work@test_module.a_in), line:4:24, endln:4:28
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:1:1, endln:8:10
    |vpiName:a_in
    |vpiFullName:work@test_module.a_in
  |vpiNet:
  \_logic_net: (work@test_module.a), line:5:10, endln:5:11
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:1:1, endln:8:10
    |vpiName:a
    |vpiFullName:work@test_module.a
  |vpiPort:
  \_port: (a_in), line:4:24, endln:4:28
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:1:1, endln:8:10
    |vpiName:a_in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@test_module.a_in), line:4:24, endln:4:28
    |vpiTypedef:
    \_logic_typespec: , line:2:35, endln:2:46
  |vpiPort:
  \_port: (a), line:5:10, endln:5:11
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:1:1, endln:8:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@test_module.a), line:5:10, endln:5:11
    |vpiTypedef:
    \_logic_typespec: , line:5:10, endln:5:10
  |vpiContAssign:
  \_cont_assign: , line:7:10, endln:7:21
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_bit_select: (work@test_module.a_in), line:7:14, endln:7:21
      |vpiParent:
      \_ref_obj: (work@test_module.a_in)
        |vpiParent:
        \_cont_assign: , line:7:10, endln:7:21
        |vpiName:a_in
        |vpiFullName:work@test_module.a_in
      |vpiName:a_in
      |vpiFullName:work@test_module.a_in
      |vpiIndex:
      \_constant: , line:7:19, endln:7:20
        |vpiParent:
        \_bit_select: (work@test_module.a_in), line:7:14, endln:7:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@test_module.a), line:7:10, endln:7:11
      |vpiParent:
      \_cont_assign: , line:7:10, endln:7:21
      |vpiName:a
      |vpiFullName:work@test_module.a
      |vpiActual:
      \_logic_net: (work@top.inst1.a), line:5:10, endln:5:11
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:10:19, endln:10:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiNet:
  \_logic_net: (work@top.b), line:10:29, endln:10:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiName:b
    |vpiFullName:work@top.b
  |vpiNet:
  \_logic_net: (work@top.val), line:11:15, endln:11:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiName:val
    |vpiFullName:work@top.val
    |vpiNetType:36
  |vpiPort:
  \_port: (a), line:10:19, endln:10:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:10:19, endln:10:20
    |vpiTypedef:
    \_logic_typespec: , line:10:19, endln:10:19
  |vpiPort:
  \_port: (b), line:10:29, endln:10:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:10:29, endln:10:30
    |vpiTypedef:
    \_logic_typespec: , line:10:29, endln:10:29
  |vpiRefModule:
  \_ref_module: work@test_module (inst1), line:12:46, endln:12:51
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiName:inst1
    |vpiDefName:work@test_module
    |vpiActual:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:1:1, endln:8:10
    |vpiPort:
    \_port: (a_in), line:12:52, endln:12:62
      |vpiName:a_in
      |vpiHighConn:
      \_ref_obj: (val), line:12:58, endln:12:61
        |vpiName:val
        |vpiActual:
        \_logic_var: (work@top.val), line:11:15, endln:11:22
    |vpiPort:
    \_port: (a), line:12:64, endln:12:69
      |vpiName:a
      |vpiHighConn:
      \_ref_obj: (a), line:12:67, endln:12:68
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@top.a), line:10:19, endln:10:20
  |vpiRefModule:
  \_ref_module: work@test_module (inst2), line:13:15, endln:13:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiName:inst2
    |vpiDefName:work@test_module
    |vpiActual:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:1:1, endln:8:10
    |vpiPort:
    \_port: (a_in), line:13:21, endln:13:31
      |vpiName:a_in
      |vpiHighConn:
      \_ref_obj: (val), line:13:27, endln:13:30
        |vpiName:val
        |vpiActual:
        \_logic_var: (work@top.val), line:11:15, endln:11:22
    |vpiPort:
    \_port: (a), line:13:33, endln:13:38
      |vpiName:a
      |vpiHighConn:
      \_ref_obj: (b), line:13:36, endln:13:37
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@top.b), line:10:29, endln:10:30
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.val), line:11:15, endln:11:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:11:3, endln:11:14
      |vpiRange:
      \_range: , line:11:9, endln:11:14
        |vpiLeftRange:
        \_constant: , line:11:10, endln:11:11
          |vpiParent:
          \_range: , line:11:9, endln:11:14
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:11:12, endln:11:13
          |vpiParent:
          \_range: , line:11:9, endln:11:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:val
    |vpiFullName:work@top.val
    |vpiVisibility:1
    |vpiExpr:
    \_constant: , line:11:21, endln:11:22
      |vpiDecompile:5
      |vpiSize:4
      |UINT:5
      |vpiConstType:9
    |vpiRange:
    \_range: , line:11:9, endln:11:14
      |vpiLeftRange:
      \_constant: , line:11:10, endln:11:11
        |vpiParent:
        \_range: , line:11:9, endln:11:14
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:11:12, endln:11:13
        |vpiParent:
        \_range: , line:11:9, endln:11:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.a), line:10:19, endln:10:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:10:19, endln:10:19
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiNet:
  \_logic_net: (work@top.b), line:10:29, endln:10:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiTypespec:
    \_logic_typespec: , line:10:29, endln:10:29
    |vpiName:b
    |vpiFullName:work@top.b
  |vpiTopModule:1
  |vpiPort:
  \_port: (a), line:10:19, endln:10:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.a), line:10:19, endln:10:20
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:10:19, endln:10:20
    |vpiTypedef:
    \_logic_typespec: , line:10:19, endln:10:19
  |vpiPort:
  \_port: (b), line:10:29, endln:10:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.b), line:10:29, endln:10:30
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:10:29, endln:10:30
    |vpiTypedef:
    \_logic_typespec: , line:10:29, endln:10:29
  |vpiModule:
  \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:12:3, endln:12:71
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiName:inst1
    |vpiFullName:work@top.inst1
    |vpiVariables:
    \_logic_var: (work@top.inst1.a_in), line:4:24, endln:4:28
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:12:3, endln:12:71
      |vpiTypespec:
      \_logic_typespec: , line:12:33, endln:12:43
        |vpiParent:
        \_type_parameter: (work@top.inst1.test_parameter)
        |vpiRange:
        \_range: , line:12:38, endln:12:43
          |vpiLeftRange:
          \_constant: , line:12:39, endln:12:40
            |vpiParent:
            \_range: , line:12:38, endln:12:43
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:12:41, endln:12:42
            |vpiParent:
            \_range: , line:12:38, endln:12:43
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:a_in
      |vpiFullName:work@top.inst1.a_in
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (work@top.inst1.test_parameter)
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:12:3, endln:12:71
      |vpiName:test_parameter
      |vpiFullName:work@top.inst1.test_parameter
      |vpiTypespec:
      \_logic_typespec: , line:12:33, endln:12:43
    |vpiDefName:work@test_module
    |vpiDefFile:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@top.inst1.a), line:5:10, endln:5:11
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:12:3, endln:12:71
      |vpiTypespec:
      \_logic_typespec: , line:5:10, endln:5:10
      |vpiName:a
      |vpiFullName:work@top.inst1.a
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiPort:
    \_port: (a_in), line:4:24, endln:4:28
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:12:3, endln:12:71
      |vpiName:a_in
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.val), line:12:58, endln:12:61
        |vpiName:val
        |vpiFullName:work@top.val
        |vpiActual:
        \_logic_var: (work@top.val), line:11:15, endln:11:22
      |vpiLowConn:
      \_ref_obj: (work@top.inst1.a_in), line:12:53, endln:12:57
        |vpiName:a_in
        |vpiFullName:work@top.inst1.a_in
        |vpiActual:
        \_logic_var: (work@top.inst1.a_in), line:4:24, endln:4:28
      |vpiTypedef:
      \_logic_typespec: , line:2:35, endln:2:46
    |vpiPort:
    \_port: (a), line:5:10, endln:5:11
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:12:3, endln:12:71
      |vpiName:a
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.a), line:12:67, endln:12:68
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiActual:
        \_logic_net: (work@top.a), line:10:19, endln:10:20
      |vpiLowConn:
      \_ref_obj: (work@top.inst1.a), line:12:65, endln:12:66
        |vpiName:a
        |vpiFullName:work@top.inst1.a
        |vpiActual:
        \_logic_net: (work@top.inst1.a), line:5:10, endln:5:11
      |vpiTypedef:
      \_logic_typespec: , line:5:10, endln:5:10
    |vpiContAssign:
    \_cont_assign: , line:7:10, endln:7:21
  |vpiModule:
  \_module_inst: work@test_module (work@top.inst2), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:13:3, endln:13:40
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiName:inst2
    |vpiFullName:work@top.inst2
    |vpiVariables:
    \_logic_var: (work@top.inst2.a_in), line:4:24, endln:4:28
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst2), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:13:3, endln:13:40
      |vpiTypespec:
      \_logic_typespec: , line:2:35, endln:2:46
      |vpiName:a_in
      |vpiFullName:work@top.inst2.a_in
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (work@test_module.test_parameter), line:2:18, endln:2:32
    |vpiDefName:work@test_module
    |vpiDefFile:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@top.inst2.a), line:5:10, endln:5:11
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst2), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:13:3, endln:13:40
      |vpiTypespec:
      \_logic_typespec: , line:5:10, endln:5:10
      |vpiName:a
      |vpiFullName:work@top.inst2.a
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:10:1, endln:14:10
    |vpiPort:
    \_port: (a_in), line:4:24, endln:4:28
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst2), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:13:3, endln:13:40
      |vpiName:a_in
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.val), line:13:27, endln:13:30
        |vpiName:val
        |vpiFullName:work@top.val
        |vpiActual:
        \_logic_var: (work@top.val), line:11:15, endln:11:22
      |vpiLowConn:
      \_ref_obj: (work@top.inst2.a_in), line:13:22, endln:13:26
        |vpiName:a_in
        |vpiFullName:work@top.inst2.a_in
        |vpiActual:
        \_logic_var: (work@top.inst2.a_in), line:4:24, endln:4:28
      |vpiTypedef:
      \_logic_typespec: , line:2:35, endln:2:46
    |vpiPort:
    \_port: (a), line:5:10, endln:5:11
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst2), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogicAnonymous/top.sv, line:13:3, endln:13:40
      |vpiName:a
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.b), line:13:36, endln:13:37
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiActual:
        \_logic_net: (work@top.b), line:10:29, endln:10:30
      |vpiLowConn:
      \_ref_obj: (work@top.inst2.a), line:13:34, endln:13:35
        |vpiName:a
        |vpiFullName:work@top.inst2.a
        |vpiActual:
        \_logic_net: (work@top.inst2.a), line:5:10, endln:5:11
      |vpiTypedef:
      \_logic_typespec: , line:5:10, endln:5:10
    |vpiContAssign:
    \_cont_assign: , line:7:10, endln:7:21
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'test_parameter' of type 'type_parameter'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'a_in' of type 'logic_net'
    Object 'a' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'a' of type 'logic_net'
    Object 'b' of type 'logic_net'
    Object 'val' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'inst1' of type 'module_inst'
      Object 'test_parameter' of type 'type_parameter'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'a_in' of type 'logic_var'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object 'a' of type 'logic_net'
        Object '' of type 'logic_typespec'
      Object 'a_in' of type 'port'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'a' of type 'port'
        Object '' of type 'logic_typespec'
      Object '' of type 'cont_assign'
        Object 'a' of type 'ref_obj'
        Object 'a_in' of type 'bit_select'
          Object '' of type 'constant'
      Object 'val' of type 'ref_obj'
      Object 'a' of type 'ref_obj'
    Object 'inst2' of type 'module_inst'
      Object 'test_parameter' of type 'type_parameter'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'a_in' of type 'logic_var'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object 'a' of type 'logic_net'
        Object '' of type 'logic_typespec'
      Object 'a_in' of type 'port'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'a' of type 'port'
        Object '' of type 'logic_typespec'
      Object '' of type 'cont_assign'
        Object 'a' of type 'ref_obj'
        Object 'a_in' of type 'bit_select'
          Object '' of type 'constant'
      Object 'val' of type 'ref_obj'
      Object 'b' of type 'ref_obj'
    Object 'a' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'b' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'a' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'b' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'val' of type 'logic_var'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'constant'
