<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2085813-B1" country="EP" doc-number="2085813" kind="B1" date="20140101" family-id="39313767" file-reference-id="276427" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146554160" ucid="EP-2085813-B1"><document-id><country>EP</country><doc-number>2085813</doc-number><kind>B1</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-07806943-A" is-representative="YES"><document-id mxw-id="PAPP154828083" load-source="docdb" format="epo"><country>EP</country><doc-number>07806943</doc-number><kind>A</kind><date>20070907</date><lang>JA</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140446231" ucid="JP-2006284206-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2006284206</doc-number><kind>A</kind><date>20061018</date></document-id></priority-claim><priority-claim mxw-id="PPC140450951" ucid="JP-2007067511-W" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2007067511</doc-number><kind>W</kind><date>20070907</date></document-id></priority-claim></priority-claims><dates-of-public-availability><intention-to-grant-date><date>20130724</date></intention-to-grant-date><search-report-dispatch-date><date>20100923</date></search-report-dispatch-date></dates-of-public-availability><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1988119246" load-source="ipcr">G02F   1/1335      20060101AFI20080506BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988137730" load-source="ipcr">G02F   1/1343      20060101ALI20080506BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1988108795" load-source="docdb" scheme="CPC">G02F   1/133553    20130101 FI20130101BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132194964" lang="DE" load-source="patent-office">FLÜSSIGKRISTALLANZEIGE UND VERFAHREN ZUM HERSTELLEN EINER FLÜSSIGKRISTALLANZEIGE</invention-title><invention-title mxw-id="PT132194965" lang="EN" load-source="patent-office">LIQUID CRYSTAL DISPLAY AND METHOD FOR MANUFACTURING LIQUID CRYSTAL DISPLAY</invention-title><invention-title mxw-id="PT132194966" lang="FR" load-source="patent-office">DISPOSITIF D'AFFICHAGE À CRISTAUX LIQUIDES ET PROCÉDÉ DE FABRICATION DE CELUI-CI</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR918136952" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SHARP KK</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR918146725" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SHARP KABUSHIKI KAISHA</last-name></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918165084" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>HARA YOSHIHITO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918163236" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>HARA, YOSHIHITO</last-name></addressbook></inventor><inventor mxw-id="PPAR918998977" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>HARA, YOSHIHITO</last-name><address><street>c/o Sharp Kabushiki Kaisha 22-22, Nagaike-cho, Abeno-ku</street><city>Osaka-shi, Osaka 545-8522</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918169429" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>KIKUCHI TETSUO</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918132695" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>KIKUCHI, TETSUO</last-name></addressbook></inventor><inventor mxw-id="PPAR918998975" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>KIKUCHI, TETSUO</last-name><address><street>c/o Sharp Kabushiki Kaisha 22-22, Nagaike-cho, Abeno-ku</street><city>Osaka-shi, Osaka 545-8522</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918164719" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>KITAGAWA HIDEKI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918160512" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>KITAGAWA, HIDEKI</last-name></addressbook></inventor><inventor mxw-id="PPAR918998976" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>KITAGAWA, HIDEKI</last-name><address><street>c/o Sharp Kabushiki Kaisha 22-22, Nagaike-cho, Abeno-ku</street><city>Osaka-shi, Osaka 545-8522</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918133721" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>IMAI HAJIME</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918159083" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>IMAI, HAJIME</last-name></addressbook></inventor><inventor mxw-id="PPAR918998974" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>IMAI, HAJIME</last-name><address><street>c/o Sharp Kabushiki Kaisha 22-22, Nagaike-cho, Abeno-ku</street><city>Osaka-shi, Osaka 545-8522</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918173643" load-source="docdb" sequence="5" format="epo"><addressbook><last-name>IMADE MITSUNORI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918169573" load-source="docdb" sequence="5" format="intermediate"><addressbook><last-name>IMADE, MITSUNORI</last-name></addressbook></inventor><inventor mxw-id="PPAR918998978" load-source="patent-office" sequence="5" format="original"><addressbook><last-name>IMADE, MITSUNORI</last-name><address><street>c/o Sharp Kabushiki Kaisha 22-22, Nagaike-cho, Abeno-ku</street><city>Osaka-shi, Osaka 545-8522</city><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918141733" load-source="docdb" sequence="6" format="epo"><addressbook><last-name>SHIMADA JUNYA</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR918161385" load-source="docdb" sequence="6" format="intermediate"><addressbook><last-name>SHIMADA, JUNYA</last-name></addressbook></inventor><inventor mxw-id="PPAR918998979" load-source="patent-office" sequence="6" format="original"><addressbook><last-name>SHIMADA, JUNYA</last-name><address><street>c/o Sharp Kabushiki Kaisha 22-22, Nagaike-cho, Abeno-ku</street><city>Osaka-shi, Osaka 545-8522</city><country>JP</country></address></addressbook></inventor></inventors><assignees><assignee mxw-id="PPAR918998981" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Sharp Kabushiki Kaisha</last-name><iid>100219336</iid><address><street>22-22, Nagaike-cho Abeno-ku</street><city>Osaka-shi, Osaka 545-8522</city><country>JP</country></address></addressbook></assignee></assignees><agents><agent mxw-id="PPAR918998980" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Müller - Hoffmann &amp; Partner</last-name><iid>100061044</iid><address><street>Patentanwälte Innere Wiener Strasse 17</street><city>81667 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="JP-2007067511-W"><document-id><country>JP</country><doc-number>2007067511</doc-number><kind>W</kind><date>20070907</date><lang>JA</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2008047517-A1"><document-id><country>WO</country><doc-number>2008047517</doc-number><kind>A1</kind><date>20080424</date><lang>JA</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS548832257" load-source="docdb">AT</country><country mxw-id="DS548992605" load-source="docdb">BE</country><country mxw-id="DS548985112" load-source="docdb">BG</country><country mxw-id="DS548986012" load-source="docdb">CH</country><country mxw-id="DS548992606" load-source="docdb">CY</country><country mxw-id="DS548887512" load-source="docdb">CZ</country><country mxw-id="DS548875493" load-source="docdb">DE</country><country mxw-id="DS548992607" load-source="docdb">DK</country><country mxw-id="DS548992608" load-source="docdb">EE</country><country mxw-id="DS548988188" load-source="docdb">ES</country><country mxw-id="DS548985113" load-source="docdb">FI</country><country mxw-id="DS548985114" load-source="docdb">FR</country><country mxw-id="DS548875630" load-source="docdb">GB</country><country mxw-id="DS548992609" load-source="docdb">GR</country><country mxw-id="DS548887513" load-source="docdb">HU</country><country mxw-id="DS548986013" load-source="docdb">IE</country><country mxw-id="DS548992610" load-source="docdb">IS</country><country mxw-id="DS548985115" load-source="docdb">IT</country><country mxw-id="DS548992611" load-source="docdb">LI</country><country mxw-id="DS548985116" load-source="docdb">LT</country><country mxw-id="DS548832258" load-source="docdb">LU</country><country mxw-id="DS548985117" load-source="docdb">LV</country><country mxw-id="DS548985118" load-source="docdb">MC</country><country mxw-id="DS548832259" load-source="docdb">MT</country><country mxw-id="DS548992612" load-source="docdb">NL</country><country mxw-id="DS548992613" load-source="docdb">PL</country><country mxw-id="DS548985119" load-source="docdb">PT</country><country mxw-id="DS548887514" load-source="docdb">RO</country><country mxw-id="DS548992614" load-source="docdb">SE</country><country mxw-id="DS548986014" load-source="docdb">SI</country><country mxw-id="DS548875631" load-source="docdb">SK</country><country mxw-id="DS548832260" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><description mxw-id="PDES63957638" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b><u>TECHNICAL FIELD</u></b></heading><p id="p0001" num="0001">The present invention relates to a reflection-type or transflective-type liquid crystal display device capable of performing display by utilizing reflected light.</p><heading id="h0002"><b><u>BACKGROUND ART</u></b></heading><p id="p0002" num="0002">Liquid crystal display devices include the transmission-type liquid crystal display device which utilizes backlight from behind the display panel as a light source for displaying, the reflection-type liquid crystal display device which utilizes reflected light of external light, and the transflective-type liquid crystal display device which utilizes both external light and backlight as light sources. The reflection-type liquid crystal display device and the transflective-type liquid crystal display device are <b>characterized in that</b> they have smaller power<!-- EPO <DP n="2"> --> consumptions than that of the transmission-type liquid crystal display device, and their displayed images are easy to see in a bright place. The transflective-type liquid crystal display device is <b>characterized in that</b> the display is easier to see than that of the reflection-type liquid crystal display device, even in a dark place.</p><p id="p0003" num="0003"><figref idrefs="f0013">FIG. <b>15</b></figref> is a cross-sectional view of an active matrix substrate <b>100</b> in a conventional reflection-type liquid crystal display device (e.g., Patent Document 1).</p><p id="p0004" num="0004">As show in <figref idrefs="f0013">FIG. <b>15</b></figref><b>,</b> the active matrix substrate <b>100</b> includes an insulative substrate <b>101,</b> as well as a gate layer <b>102,</b> a gate insulating layer <b>104,</b> a semiconductor layer <b>106,</b> a metal layer <b>108,</b> and a reflective layer <b>110,</b> which are stacked on the insulative substrate <b>101.</b> After being stacked on the insulative substrate <b>101,</b> the gate layer <b>102,</b> the gate insulating layer <b>104,</b> the semiconductor layer <b>106,</b> and a metal layer <b>108</b> are subjected to etching by using one mask, thus being formed so as to have an island-like multilayer structure. Thereafter, the reflective layer <b>110</b> is formed on this multilayer structure, whereby a reflective layer <b>112</b><!-- EPO <DP n="3"> --> having recesses/protrusions is formed. Although not shown, transparent electrodes, a liquid crystal layer, a color filter substrate (CF substrate), and the like are formed above the active matrix substrate <b>100.</b>
<ul><li>[Patent Document 1] Japanese Laid-Open Patent Publication No. <patcit id="pcit0001" dnum="JP9054318A"><text>9-54318</text></patcit></li></ul><!-- EPO <DP n="4"> --></p><p id="p0005" num="0005"><patcit id="pcit0002" dnum="US20020018161A1"><text>US 2002/0018161 A1</text></patcit> refers to a TFT substrate, where a TFT and a plurality of projecting portions are formed on a substrate. The projecting portions are formed simultaneously with the TFT by patterning methods. Each of the projecting portions consists of the layer of a gate electrode and a gate insulating film layer. A plurality of pixel electrodes having a light reflecting property are provided over the projecting portions. The pixel electrodes have also flat portions. The projecting portions may be separated from each other or may at least partially be connected to each other.<!-- EPO <DP n="5"> --></p><heading id="h0003"><b><u>DISCLOSURE OF INVENTION</u></b></heading><heading id="h0004">PROBLEMS TO BE SOLVED BY THE INVENTION</heading><p id="p0006" num="0006">In the aforementioned active matrix substrate <b>100,</b> portions of the reflective layer <b>110</b> are formed so as to reach the insulative substrate <b>101</b> in portions where a gate layer <b>102</b> and the like are not formed (i.e., portions between the islands, hereinafter referred to as "gap portions"). Therefore, in the gap portions, the surface of a reflection surface <b>112</b> is recessed in the direction of the insulative substrate <b>101,</b> thus forming deep dents (or recesses).</p><p id="p0007" num="0007">In the reflection-type or transflective-type liquid crystal display device, in order to perform bright display by utilizing reflected light, it is necessary to allow incident<!-- EPO <DP n="6"> --> light entering from various directions to be reflected by the reflection surface more uniformly and efficiently over the entire display surface. For this purpose, it is better if the reflection surface is not completely planar but has moderate recesses/protrusions.</p><p id="p0008" num="0008">However, since the reflection surface <b>112</b> of the aforementioned active matrix substrate <b>100</b> has deep dents, light is unlikely to reach the reflection surface located on the bottoms of the dents, and even if at all light reaches there, the reflected light thereof is unlikely to be reflected toward the liquid crystal panel. Therefore, the aforementioned conventional liquid crystal display device has a problem in that the reflected light is not effectively used for displaying. Furthermore, there is also a problem in that, since many portions of the reflection surface <b>110</b> have a large angle relative to the display surface of the liquid crystal display device, the reflected light from those portions is not effectively utilized for displaying.</p><p id="p0009" num="0009"><figref idrefs="f0014">FIG. <b>16</b></figref> is a diagram showing a relationship between the tilt of the reflection surface <b>112</b> and reflected light.<!-- EPO <DP n="7"> --> <figref idrefs="f0014">FIG. <b>16(a)</b></figref> shows a relationship between an incident angle α and an outgoing angle β when light enters a medium b having a refractive index Nb from a medium <b>a</b> having a refractive index Na. In this case, according to Snell's Law, the following relationship holds true. <maths id="math0001" num=""><math display="block"><mi>Na</mi><mo>×</mo><mi mathvariant="normal">sinα</mi><mo>=</mo><mi>Nb</mi><mo>×</mo><mi mathvariant="normal">sinβ</mi></math><img id="ib0001" file="imgb0001.tif" wi="39" he="4" img-content="math" img-format="tif"/></maths></p><p id="p0010" num="0010"><figref idrefs="f0014">FIG. <b>16(b)</b></figref> is a diagram showing a relationship between incident light and reflected light when incident light perpendicularly entering the display surface of an LCD is reflected from a reflection surface which is tilted by θ with respect to the display surface (or the substrate). As shown in the figure, the incident light perpendicularly entering the display surface is reflected from the reflection surface which is tilted by angle θ with respect to the display surface, and goes out in a direction of an outgoing angle ϕ.</p><p id="p0011" num="0011">According to Snell's Law, results of calculating the outgoing angle ϕ according to Snell's Law with respect to each angle θ of the reflection surface are shown in Table 1.</p><p id="p0012" num="0012"><!-- EPO <DP n="8"> --><tables id="tabl0001" num="0001"><table frame="all"><title>[Table 1]</title><tgroup cols="3"><colspec colnum="1" colname="col1" colwidth="14mm"/><colspec colnum="2" colname="col2" colwidth="18mm"/><colspec colnum="3" colname="col3" colwidth="18mm"/><thead><row><entry align="center" valign="top"><i>θ</i></entry><entry align="center" valign="top"><i>ø</i></entry><entry align="center" valign="top">90-<i>ø</i></entry></row></thead><tbody><row><entry align="center">0</entry><entry align="center">0</entry><entry align="center">90</entry></row><row><entry align="center">2</entry><entry align="center">6.006121</entry><entry align="center">83.99388</entry></row><row><entry align="center">4</entry><entry align="center">12.04967</entry><entry align="center">77.95033</entry></row><row><entry align="center">6</entry><entry align="center">18.17181</entry><entry align="center">71.82819</entry></row><row><entry align="center">8</entry><entry align="center">24.42212</entry><entry align="center">65.57788</entry></row><row><entry align="center">10</entry><entry align="center">30.86588</entry><entry align="center">59.13412</entry></row><row><entry align="center">12</entry><entry align="center">37.59709</entry><entry align="center">52.40291</entry></row><row><entry align="center">14</entry><entry align="center">44.76554</entry><entry align="center">45.23446</entry></row><row><entry align="center">16</entry><entry align="center">52.64382</entry><entry align="center">37.35618</entry></row><row><entry align="center">18</entry><entry align="center">61.84543</entry><entry align="center">28.15457</entry></row><row><entry align="center">20</entry><entry align="center">74.61857</entry><entry align="center">15.38143</entry></row><row><entry align="center">20.5</entry><entry align="center">79.76542</entry><entry align="center">10.23458</entry></row><row><entry align="center">20.6</entry><entry align="center">81.12757</entry><entry align="center">8.872432</entry></row><row><entry align="center">20.7</entry><entry align="center">82.73315</entry><entry align="center">7.266848</entry></row><row><entry align="center">20.8</entry><entry align="center">84.80311</entry><entry align="center">5.19888</entry></row><row><entry align="center">20.9</entry><entry align="center">88.85036</entry><entry align="center">1.149637</entry></row><row><entry align="center">20.905</entry><entry align="center">89.79914</entry><entry align="center">0.200856</entry></row></tbody></tgroup></table></tables></p><p id="p0013" num="0013">The values in this Table are calculated by assuming that air has a refractive index of 1.0 and the glass substrate and the liquid crystal layer have a refractive index of 1.5. As shown in Table 1, when the angle θ of the reflection surface exceeds 20 degrees, the outgoing angle ϕ becomes very large (i.e., 90-ϕ becomes very small), so that most of the outgoing light does not reach the user. Therefore, even if recesses/protrusions are provided on the reflection surface of the reflective layer, it is necessary to ensure that the angle θ is 20 degrees or less in greater portions of the reflection surface in order to effectively<!-- EPO <DP n="9"> --> use the reflected light.</p><p id="p0014" num="0014">Since the reflection surface <b>112</b> of the aforementioned active matrix substrate <b>100</b> has many portions in which the angle with respect to the display surface is greater than 20 degrees, reflected light is not very effectively used for displaying. In order to solve this problem, it might be possible to form an insulating layer under the reflective layer <b>110</b> so as to cover the metal layer <b>108,</b> thus smoothing the reflection surface. However, this requires a step of forming an insulating layer, a step of forming contact holes for connecting the reflective layer <b>110</b> to the drains of TFTs in the insulating layer are needed, etc., thus resulting in a problem of an increase in the material and the number of steps.</p><p id="p0015" num="0015">In the manufacture of the conventional active matrix substrate <b>100,</b> the gate layer <b>102,</b> the gate insulating layer <b>104,</b> a semiconductor layer <b>106</b> and the metal layer <b>108</b> are formed concurrently with and under the same conditions as the gate of the TFT, the insulating layer, the semiconductor layer and the source/drain electrode, respectively, and are<!-- EPO <DP n="10"> --> thereafter etched together, and it is thus difficult to control the slope tilt, etc., of each layer. Therefore, it is difficult to give an intended tilt to the surface of the reflective layer so as to improve the reflection efficiency. Furthermore, if the width of the island-like multilayer structure is relatively large, there is formed a flat reflective layer <b>110</b> without recesses/protrusions on the multilayer structure, thereby lowering the efficiency in utilizing the reflected light.</p><p id="p0016" num="0016">The present invention has been made in view of the above problems, and an objective thereof is to provide a reflection-type liquid crystal display device and a transflective-type liquid crystal display device having a high image quality and including a reflection region having a high reflectivity.</p><heading id="h0005">MEANS FOR SOLVING THE PROBLEMS</heading><p id="p0017" num="0017">A liquid crystal display device of the present invention is a liquid crystal display device according to claim 1.<!-- EPO <DP n="11"> --></p><p id="p0018" num="0018">In one embodiment, the shortest distance between edge portions of at least two recesses is 1 µm or more. In one embodiment, a maximum width of at least one of the plurality of recesses is 15 µm or less. In one embodiment, the maximum width of at least one recess is 2 µm or more. In one embodiment, a shortest distance between an edge portion of any one of the plurality of recesses and an edge portion of another recess located closest thereto is 4 µm or less.</p><p id="p0019" num="0019">Another liquid crystal display device representing background art useful for understanding of the present invention is a liquid crystal display device<!-- EPO <DP n="12"> --> comprising a reflection region for reflecting incident light toward a display surface, wherein the reflection region includes a metal layer, an insulating layer formed on the metal layer, a semiconductor layer formed on the insulating layer, and a reflective layer formed on the semiconductor layer; a plurality of protrusions are formed in at least one of the metal layer, the insulating layer and the semiconductor layer; a plurality of projections are formed in the reflective layer in the reflection region according to the plurality of protrusions; and a maximum width of at least one of the plurality of protrusions is 5 µm or less.</p><p id="p0020" num="0020">In one example, the maximum width of at least one protrusion is 2 µm or more. In one example, a shortest distance between edge portions of at least two of the plurality of protrusions is 15 µm or less. In one example, the shortest distance between edge portions of at least two protrusions is 3 µm or more. In one example, a shortest distance between an edge portion of any one of the plurality of protrusions and an edge portion of another protrusion located closest thereto is 15 µm or less.<!-- EPO <DP n="13"> --></p><p id="p0021" num="0021">A method for manufacturing a liquid crystal display device of the present invention is a method for manufacturing a liquid crystal display device according to claim 6.</p><p id="p0022" num="0022">In one embodiment, the shortest distance between edge portions of at least two recesses is 1 µm or more. In one embodiment, a maximum width of at least one of the plurality of recesses is 15 µm or less. In one embodiment,<!-- EPO <DP n="14"> --> the maximum width of at least one recess is 2 µm or more. In one embodiment, a shortest distance between an edge portion of any one of the plurality of recesses and an edge portion of another recess located closest thereto is 4 µm or less.</p><p id="p0023" num="0023">In one embodiment, in the step of forming a metal layer, photolithography technique is used to form the plurality of recesses in the metal layer and form at least one of a gate bus line and a storage capacitor line; and a thickness of a resist film used for forming the plurality of recesses is smaller than that of a resist film used for forming at least one of the gate bus line and the storage capacitor line.</p><p id="p0024" num="0024">Another method for manufacturing a liquid crystal display device representing background art useful for understanding of the present invention is a method for manufacturing a liquid crystal display device having a reflection region for reflecting incident light toward a display surface, comprising: a step of forming a metal layer on a substrate; a step of forming an insulating layer on the metal layer; a step of forming a semiconductor layer on the insulating layer; and a step of forming a reflective layer on<!-- EPO <DP n="15"> --> the semiconductor layer, wherein a plurality of protrusions are formed in at least one of the metal layer, the insulating layer and the semiconductor layer; in the step of forming a reflective layer, a plurality of projections are formed in the reflective layer in the reflection region according to the plurality of protrusions; and a maximum width of at least one of the plurality of protrusions is 5 µm or less.</p><p id="p0025" num="0025">In one example, the maximum width of at least one protrusion is 2 µm or more. In one example, a shortest distance between edge portions of at least two of the plurality of protrusions is 15 µm or less. In one example, the shortest distance between edge portions of at least two protrusions is 3 µm or more. In one example, a shortest distance between an edge portion of any one of the plurality of protrusions and an edge portion of another protrusion located closest thereto is 15 µm or less.</p><p id="p0026" num="0026">In one example, in the step of forming a metal layer, photolithography technique is used to form the plurality of protrusions in the metal layer and form at least one of a gate bus line and a storage capacitor line; and a<!-- EPO <DP n="16"> --> thickness of a resist film used for forming the plurality of protrusions is smaller than that of a resist film used for forming at least one of the gate bus line and the storage capacitor line.</p><p id="p0027" num="0027">Another liquid crystal display device representing background art useful for understanding of the present invention is a liquid crystal display device comprising a reflection region for reflecting incident light toward a display surface, wherein the reflection region includes a metal layer, an insulating layer formed on the metal layer, a reflective layer formed on the insulating layer; a plurality of recesses are formed in at least one of the metal layer and the insulating layer; a plurality of dents are formed in the reflective layer in the reflection region according to the plurality of recesses; and a shortest distance between edge portions of at least two of the plurality of recesses is 4 µm or less.</p><p id="p0028" num="0028">Another liquid crystal display device representing background art useful for understanding of the present invention is a liquid crystal display device comprising a reflection region for reflecting incident light toward a display surface, wherein the reflection region<!-- EPO <DP n="17"> --> includes a metal layer, an insulating layer formed on the metal layer, a reflective layer formed on the insulating layer; a plurality of protrusions are formed in at least one of the metal layer and the insulating layer; a plurality of projections are formed in the reflective layer in the reflection region according to the plurality of protrusions; and a maximum width of at least one of the plurality of protrusions is 5 µm or less.</p><p id="p0029" num="0029">Another method for manufacturing a liquid crystal display device representing background art useful for understanding of the present invention is a method for manufacturing a liquid crystal display device having a reflection region for reflecting incident light toward a display surface, comprising: a step of forming a metal layer on a substrate; a step of forming an insulating layer on the metal layer; and a step of forming a reflective layer on the insulating layer, wherein a plurality of recesses are formed in at least one of the metal layer and the insulating layer; in the step of forming a reflective layer, a plurality of dents are formed in the reflective layer in the reflection region according to the plurality of recesses; and a shortest<!-- EPO <DP n="18"> --> distance between edge portions of at least two of the plurality of recesses is 4 µm or less.</p><p id="p0030" num="0030">Another method for manufacturing a liquid crystal display device representing background art useful for understanding of the present invention is a method for manufacturing a liquid crystal display device having a reflection region for reflecting incident light toward a display surface, comprising: a step of forming a metal layer on a substrate; a step of forming an insulating layer on the metal layer; and a step of forming a reflective layer on the insulating layer, wherein a plurality of protrusions are formed in at least one of the metal layer and the insulating layer; in the step of forming a reflective layer, a plurality of projections are formed in the reflective layer in the reflection region according to the plurality of protrusions; and a maximum width of at least one of the plurality of protrusions is 5 µm or less.</p><heading id="h0006">EFFECTS OF THE INVENTION</heading><p id="p0031" num="0031">According to the present invention, it is possible to provide a reflection-type liquid crystal display device<!-- EPO <DP n="19"> --> and a transflective-type liquid crystal display device having a high image quality and including a reflection region having a high reflectivity.</p><heading id="h0007"><b><u>BRIEF DESCRIPTION OF DRAWINGS</u></b></heading><p id="p0032" num="0032"><ul><li>[<figref idrefs="f0001">FIG. <b>1</b></figref>] A diagram schematically showing a cross-sectional shape of the liquid crystal display device according to Embodiment 1 of the present invention.</li><li>[<figref idrefs="f0002">FIG. <b>2</b></figref>] Diagrams specifically illustrating the construction of a pixel region and a reflection section of Embodiment 1, where <b>(a)</b> is a plan view showing a portion of a pixel region as viewed from above the display surface, and <b>(b)</b> is a plan view schematically showing the construction of a reflection section of a liquid crystal display device.</li><li>[<figref idrefs="f0003">FIG. <b>3</b></figref>] Cross-sectional views showing the construction of a reflection section and a TFT section of Embodiment 1, where <b>(a)</b> shows the construction of a reflection section, and <b>(b)</b> shows the construction of a TFT section.</li><li>[<figref idrefs="f0004">FIG. <b>4</b></figref>] Plan views showing a method for manufacturing a TFT section of Embodiment 1.<!-- EPO <DP n="20"> --></li><li>[<figref idrefs="f0005">FIG. <b>5</b></figref>] Cross-sectional views showing a method for manufacturing a TFT section of Embodiment 1.</li><li>[<figref idrefs="f0006">FIG. <b>6</b></figref>] Plan views showing a method for manufacturing a reflection section of Embodiment 1.</li><li>[<figref idrefs="f0007">FIG. <b>7</b></figref>] Cross-sectional views showing a method for manufacturing a reflection section of Embodiment 1.</li><li>[<figref idrefs="f0008">FIG. <b>8</b></figref>] Cross-sectional views showing a method for shaping a gate line, a gate electrode, a Cs line and a Cs metal layer of Embodiment 1.</li><li>[<figref idrefs="f0009">FIG. <b>9</b></figref>] Diagrams showing examples of shapes and arrangements of recesses <b>57</b> of Embodiment 1.</li><li>[<figref idrefs="f0010">FIG. <b>10</b></figref>] A cross-sectional view showing the construction of a reflection section of Embodiment 2.</li><li>[<figref idrefs="f0011">FIG. <b>11</b></figref>] Diagrams showing examples of shapes and arrangements of protrusions <b>169</b> of Embodiment 2.</li><li>[<figref idrefs="f0012">FIG. <b>12</b></figref>] A cross-sectional view showing the construction of a reflection section of Embodiment 3.</li><li>[<figref idrefs="f0012">FIG. <b>13</b></figref>] Schematic diagrams for comparison between the construction of a reflection section of Embodiment 3 and that of a conventional liquid crystal display device, where <b>(a)</b><!-- EPO <DP n="21"> --> shows a cross section of the reflection section, <b>(b)</b> shows a cross section of the reflection section of the conventional liquid crystal display device, and <b>(c)</b> shows surface angles at a corner portion of the reflection section.</li><li>[<figref idrefs="f0013">FIG. <b>14</b></figref>] A cross-sectional view showing a liquid crystal display device of Embodiment 4.</li><li>[<figref idrefs="f0013">FIG. <b>15</b></figref>] A cross-sectional view showing an active matrix substrate in a conventional reflection-type LCD.</li><li>[<figref idrefs="f0014">FIG. <b>16</b></figref>] Diagrams showing a relationship between a tilt of a reflection surface and reflected light in a liquid crystal display device, where <b>(a)</b> shows a relationship between an incident angle a and an outgoing angle β when light enters a medium <b>b</b> having a refractive index Nb from a medium <b>a</b> having a refractive index Na, and <b>(b)</b> shows a relationship between incident light and reflected light as well as the angle of the display surface of the LCD.</li></ul></p><heading id="h0008"><b>DESCRIPTION OF THE REFERENCE NUMERALS</b></heading><p id="p0033" num="0033"><dl id="dl0001"><dt><b>10</b></dt><dd>liquid crystal display device</dd><dt><b>12</b></dt><dd>TFT substrate<!-- EPO <DP n="22"> --></dd><dt><b>14</b></dt><dd>counter substrate</dd><dt><b>16</b></dt><dd>liquid crystal</dd><dt><b>18</b></dt><dd>liquid crystal layer</dd><dt><b>22</b></dt><dd>transparent substrate</dd><dt><b>26</b></dt><dd>interlayer insulating layer</dd><dt><b>28</b></dt><dd>pixel electrode</dd><dt><b>30</b></dt><dd>reflection section</dd><dt><b>31</b></dt><dd>layer</dd><dt><b>32</b></dt><dd>TFT section</dd><dt><b>34</b></dt><dd>counter electrode</dd><dt><b>36</b></dt><dd>CF layer</dd><dt><b>38</b></dt><dd>transparent substrate</dd><dt><b>40</b></dt><dd>display surface</dd><dt><b>42</b></dt><dd>reflection region</dd><dt><b>44</b></dt><dd>TFT region</dd><dt><b>46</b></dt><dd>transmission region</dd><dt><b>48</b></dt><dd>recess</dd><dt><b>48'</b></dt><dd>protrusion</dd><dt><b>50</b></dt><dd>pixel</dd><dt><b>52</b></dt><dd>source line<!-- EPO <DP n="23"> --></dd><dt><b>54</b></dt><dd>gate line</dd><dt><b>56</b></dt><dd>Cs line</dd><dt><b>57</b></dt><dd>recess</dd><dt><b>58</b></dt><dd>contact hole</dd><dt><b>61</b></dt><dd>gate insulating layer</dd><dt><b>62</b></dt><dd>semiconductor layer</dd><dt><b>63</b></dt><dd>reflective layer</dd><dt><b>67</b></dt><dd>slope</dd><dt><b>69</b></dt><dd>protrusion</dd><dt><b>69'</b></dt><dd>upper portion</dd><dt><b>70</b></dt><dd>lower portion</dd><dt><b>85</b></dt><dd>upper slope</dd><dt><b>86</b></dt><dd>flat portion</dd><dt><b>87</b></dt><dd>lower slope</dd><dt><b>90</b></dt><dd>slope</dd><dt><b>91, 92</b></dt><dd>recess</dd><dt><b>99</b></dt><dd>photoresist</dd><dt><b>148, 157</b></dt><dd>recess</dd><dt><b>169</b></dt><dd>protrusion</dd></dl><!-- EPO <DP n="24"> --></p><heading id="h0009"><b><u>BEST MODE FOR CARRYING OUT THE INVENTION</u></b></heading><heading id="h0010">(Embodiment 1)</heading><p id="p0034" num="0034">Hereinafter, with reference to the drawing, a first embodiment of the liquid crystal display device according to the present invention will be described.</p><p id="p0035" num="0035"><figref idrefs="f0001">FIG. <b>1</b></figref> schematically shows a cross-sectional structure of a liquid crystal display device <b>10</b> of the present embodiment. The liquid crystal display device <b>10</b> of the present embodiment is a transflective-type liquid crystal display device by an active matrix method. As shown in <figref idrefs="f0001">FIG. <b>1</b></figref><b>,</b> the liquid crystal display device <b>10</b> includes a TFT (Thin Film Transistor) substrate <b>12,</b> a counter substrate <b>14,</b> and a liquid crystal layer <b>18</b> containing liquid crystal <b>16</b> which is sealed between the TFT substrate <b>12</b> and the counter substrate <b>14.</b></p><p id="p0036" num="0036">The TFT substrate <b>12</b> comprises a transparent substrate <b>22,</b> an interlayer insulating layer <b>26,</b> and a pixel electrode <b>28,</b> and includes reflection sections <b>30</b> and TFT sections <b>32.</b> Gate lines (scanning lines), source lines (signal lines), and Cs lines (storage capacitor electrode<!-- EPO <DP n="25"> --> lines), etc., are formed on the TFT substrate <b>12,</b> which will be described later.</p><p id="p0037" num="0037">The counter substrate <b>14</b> is a color filter substrate (CF substrate), for example, and includes a counter electrode <b>34,</b> a color filter layer (CF layer) <b>36,</b> and a transparent substrate <b>38.</b> The upper face of the transparent substrate <b>38</b> serves as a display surface <b>40</b> of the liquid crystal display device. Note that although the TFT substrate <b>12</b> and the counter substrate <b>14</b> each have an alignment film and a polarizer, they are omitted from the figure.</p><p id="p0038" num="0038">In the liquid crystal display device <b>10,</b> a region where a reflection section <b>30</b> is formed is referred to as a reflection region <b>42,</b> whereas a region where a TFT section <b>32</b> is formed is referred to as a TFT region <b>44.</b> In the reflection region <b>42,</b> light entering from the display surface <b>40</b> is reflected by the reflection section <b>30,</b> and travels through the liquid crystal layer <b>18</b> and the counter substrate <b>14</b> so as to go out from the display surface <b>40.</b> The liquid crystal display device <b>10</b> further has transmission regions <b>46</b> which are formed in regions other than the reflection regions<!-- EPO <DP n="26"> --> <b>42</b> and the TFT regions <b>44.</b> In the transmission regions <b>46,</b> light which is emitted from a light source in the display device <b>10</b> travels through the TFT substrate <b>12,</b> the liquid crystal layer <b>18,</b> and the counter substate <b>14</b> so as to go out from the display surface <b>40.</b></p><p id="p0039" num="0039">Note that, as shown in <figref idrefs="f0001">FIG. <b>1</b></figref>, a layer <b>31</b> which is composed of a transmissive resin or the like is provided at the counter substrate <b>14</b> side above each reflection section <b>30,</b> and the thickness of the liquid crystal layer <b>18</b> in the reflection region <b>42</b> is a half of the thickness of the liquid crystal layer <b>18</b> in the transmission region <b>46.</b> As a result, the optical path length (the distance over which light travels through the liquid crystal layer <b>18</b>) in the reflection region <b>42</b> and that in the transmission region <b>46</b> are equal to each other. Although <figref idrefs="f0001">FIG. <b>1</b></figref> illustrates the layer <b>31</b> as being formed between the counter electrode <b>34</b> and the CF layer <b>36,</b> the layer <b>31</b> may be formed on the face of the counter electrode <b>34</b> facing the liquid crystal layer <b>18.</b></p><p id="p0040" num="0040"><figref idrefs="f0002">FIG. <b>2</b></figref> is a plan view more specifically showing the construction of the pixel region and the reflection section<!-- EPO <DP n="27"> --> <b>30</b> in the liquid crystal display device <b>10.</b></p><p id="p0041" num="0041"><figref idrefs="f0002">FIG. <b>2(a)</b></figref> is a plan view of a portion of a pixel region of the liquid crystal display device <b>10,</b> as seen from above the display surface <b>40.</b> As shown in the figure, a plurality of pixels <b>50</b> (rectangular portions denoted by bold lines) are provided in a matrix shape on the liquid crystal display device <b>10.</b> The aforementioned reflection section <b>30</b> and TFT section <b>32</b> are formed in each pixel <b>50.</b></p><p id="p0042" num="0042">In the border of the pixel <b>50,</b> source lines <b>52</b> extend along the column direction (the vertical direction in the figure), and gate lines (gate metal layers) <b>54</b> extend along the row direction (the horizontal direction in the figure). In the central portion of the pixel <b>50,</b> a Cs line (Cs metal layer) <b>56</b> extends along the row direction. In the interlayer insulating layer <b>26</b> of the reflection section <b>30,</b> a contact hole <b>58</b> for connecting the pixel electrode <b>28</b> and the drain electrode of the TFT is formed. The Cs line <b>56,</b> paired with the pixel electrode, forms a storage capacitor.</p><p id="p0043" num="0043"><figref idrefs="f0002">FIG. <b>2(b)</b></figref> is a plan view schematically showing the construction of the reflection section <b>30</b> above the Cs line<!-- EPO <DP n="28"> --> <b>56.</b> The contact hole <b>58</b> shown in <figref idrefs="f0002">FIG. <b>2(a)</b></figref> is omitted from this figure. As shown in the figure, a plurality of circular recesses (dents) <b>48</b> are formed in the reflection section <b>30.</b> As will be described later, a reflective layer is formed in an upper portion of the reflection section <b>30,</b> and the surface of the recesses <b>48</b> is formed as the surface of the reflective layer. The reflective layer is connected to the drain electrode of the TFT in the TFT section <b>32.</b> Thus, by forming many recesses <b>48</b> in the reflection section <b>30,</b> the angle θ can be made <b>20</b> degrees or less in greater portions of the reflection surface. Therefore, it is possible to improve the reflection efficiency in the reflection section.</p><p id="p0044" num="0044">Although only eight recesses <b>48</b> are shown in the figure for a better understanding of the construction, the number of the recesses <b>48</b> is not limited to eight, but there may be more recesses <b>48.</b> The recesses <b>48</b> do not have to be arranged regularly in the vertical and horizontal direction as shown in the figure, but may be arranged randomly or with irregular spacing. According to the present embodiment, many recesses <b>48</b> can be formed as closely together as possible by<!-- EPO <DP n="29"> --> a method to be described later.</p><p id="p0045" num="0045">Next, referring to <figref idrefs="f0003">FIG. <b>3</b></figref><b>,</b> the construction of the reflection section <b>30</b> and the TFT section <b>32</b> will be described in greater detail.</p><p id="p0046" num="0046"><figref idrefs="f0003">FIG. <b>3(a)</b></figref> shows a cross section of the reflection section <b>30</b> (a cross section of a portion shown by arrow <b>C</b> in <figref idrefs="f0002">FIG. <b>2(b)</b></figref>). As shown in the figure, the Cs metal layer (metal layer) <b>56,</b> a gate insulating layer <b>61,</b> a semiconductor layer <b>62,</b> and a reflective layer <b>63</b> are stacked in the reflection section <b>30.</b> The semiconductor layer <b>62</b> includes an intrinsic amorphous silicon layer (Si(i) layer), and an n<sup>+</sup> amorphous silicon layer (Si(n<sup>+</sup>) layer) doped with phosphorus.</p><p id="p0047" num="0047">The Cs metal layer <b>56</b> in the reflection section <b>30</b> includes recesses (or openings) <b>57</b> formed therein as shown in the figure, and protrusions <b>69</b> of the Cs metal layer <b>56</b> are formed between the recesses <b>57.</b> The recesses <b>48</b> of the reflective layer <b>63</b> are formed according to the shape of the recesses <b>57</b> of the Cs metal layer <b>56.</b> The semiconductor layer <b>62</b> may possibly be absent in the reflection section <b>30.</b></p><p id="p0048" num="0048"><figref idrefs="f0003">FIG. <b>3(b)</b></figref> is a cross-sectional view showing the<!-- EPO <DP n="30"> --> construction of the gate metal layer (metal layer) <b>54,</b> the gate insulating layer <b>61,</b> the semiconductor layer <b>62,</b> and the reflective layer <b>63</b> in the TFT section <b>32.</b> The gate metal layer <b>54</b> in the TFT section <b>32</b> is formed concurrently with and from the same member as the Cs metal layer <b>56</b> of the reflection section <b>30.</b> Similarly, the gate insulating layer <b>61,</b> the semiconductor layer <b>62,</b> and the reflective layer <b>63</b> of the TFT section <b>32</b> are formed concurrently with and from the same members as the gate insulating layer <b>61,</b> the semiconductor layer <b>62,</b> and the reflective layer <b>63</b> of the reflection section <b>30,</b> respectively.</p><p id="p0049" num="0049">In <figref idrefs="f0003">FIG. <b>3(a)</b></figref><b>, a</b> denotes the interval between two recesses <b>57</b> of the Cs metal layer <b>56.</b> In the present embodiment, the interval <b>a</b> between the recesses <b>57</b> means the shortest distance between edge portions of two adjacent recesses <b>57</b> (the recess edges at the upper surface of the Cs metal layer <b>56</b>). In order to enhance the reflection efficiency in the reflection section <b>30,</b> it is better to provide more recesses <b>48</b> on the surface of the reflective layer <b>63.</b> This is because it is then possible to form more<!-- EPO <DP n="31"> --> surfaces where the tilt is <b>20</b> degrees or less on the surface of the reflective layer <b>63.</b> For this, it is necessary to provide more recesses <b>57</b> also in the Cs metal layer <b>56.</b> Thus, in the present embodiment, the interval <b>a</b> is set to 4 µm or less, and the maximum width b of the recess <b>57</b> (the maximum width of the opening on the upper surface of the Cs metal layer <b>56</b>) is set to 15 µm or less. The lower limit of the interval <b>a</b> is set to 1 µm in view of the limitations of the manufacture process, and the lower limit of the width <b>b</b> is set to 2 µm for the same reason. That is, a preferred predetermined range of the interval <b>a</b> is 1 µm or more and 4 µm or less, and the predetermined range of the width <b>b</b> is 2 µm or more and 15 µm or less.</p><p id="p0050" num="0050">In order to improve the reflection efficiency, it is preferred that the interval <b>a</b> between any two recesses <b>57</b> adjacent to each other is within the aforementioned predetermined range. Nevertheless, the present invention is not limited to this, and the reflection efficiency can also be improved by setting the interval <b>a</b> between a recess <b>57</b> and another recess <b>57</b> located closest thereto to a value within<!-- EPO <DP n="32"> --> the predetermined range. The reflection efficiency can also be improved by setting the interval <b>a</b> between a recess and another recess located closest thereto to a value within the predetermined range for 50% or more of the recesses <b>57</b> formed in the reflection section <b>30.</b> The reflection efficiency can also be improved by setting the interval <b>a</b> between at least two recesses <b>57</b> in the reflection section <b>30</b> to a value within the predetermined range.</p><p id="p0051" num="0051">In order to improve the reflection efficiency, it is preferred that the width <b>b</b> of all the recesses <b>57</b> is within the aforementioned predetermined range. Nevertheless, the present invention is not limited to this, and the reflection efficiency can also be improved by setting the width <b>b</b> within the predetermined range for 50% or more of the recesses <b>57</b> formed in the reflection section <b>30.</b> The reflection efficiency can also be improved by setting the width <b>b</b> to a value within the predetermined range for at least one recess <b>57</b> in the reflection section <b>30.</b></p><p id="p0052" num="0052">In the conventional liquid crystal display device shown in <figref idrefs="f0013">FIG. <b>15</b></figref><b>,</b> recesses are formed in portions where the<!-- EPO <DP n="33"> --> gate layer <b>102,</b> the gate insulating layer <b>104</b> and the semiconductor layer <b>106</b> have been removed, and the bottom surfaces of the recesses are therefore formed at deep positions. Therefore, the inner surface of each recess has a large tilt angle, thus making it difficult to form within the recess a large number of effective reflection surfaces having a tilt of 20 degrees or less. Moreover, these recesses are formed by forming the gate layer <b>102,</b> the gate insulating layer <b>104,</b> and the semiconductor layer <b>106,</b> and then removing these layers altogether. Thus, it is not possible to control the shape of the inner surface of each recess and the tilt angle of the slope, making it difficult to increase the effective reflection surfaces.</p><p id="p0053" num="0053">According to the present embodiment, the recesses <b>48</b> (dents) of the reflective layer <b>63</b> are formed according to the controlled shape of the Cs metal layer <b>56,</b> and it is therefore possible to easily form relatively shallow dents in the reflective layer. Therefore, the reflection efficiency at the surface of the reflective layer is improved. Since the shape, the depth, the slope tilt angle, etc., of the<!-- EPO <DP n="34"> --> recesses <b>48</b> can easily be adjusted, the recesses <b>48</b> of the reflective layer <b>63</b> can easily be formed with a slope tilt angle of 20 degrees or less. Therefore, it is possible to increase the area of the effective reflection surface without increasing the manufacturing cost.</p><p id="p0054" num="0054">According to the present embodiment, the interval between the recesses <b>57</b> in the Cs metal layer <b>56</b> can be set to be as small as practically possible. The width of the recesses <b>57</b> themselves can also be made as small as possible. Then, more recesses <b>57</b> of the Cs metal layer <b>56</b> can be arranged in the reflection section <b>30,</b> thus forming more recesses <b>48</b> in the reflective layer <b>63.</b> This increases the area of the surface where the tilt is 20 degrees or less on the surface of the reflective layer <b>63,</b> thereby improving the reflection efficiency. Furthermore, since it is possible to reduce the area of the flat portion of the surface of the reflective layer <b>63,</b> it is possible to further improve the reflection efficiency.</p><p id="p0055" num="0055">Next, a method for manufacturing the TFT substrate <b>12</b> according to the present embodiment will be described.<!-- EPO <DP n="35"> --></p><p id="p0056" num="0056"><figref idrefs="f0004">FIG. <b>4</b></figref> is plan views showing a method for manufacturing the TFT substrate <b>12</b> in the TFT section <b>32.</b> <figref idrefs="f0005">FIG. <b>5</b></figref> is cross-sectional views showing a method for manufacturing the TFT substrate <b>12</b> in the TFT section <b>32,</b> showing a cross section of a portion shown by arrow <b>A</b> in <figref idrefs="f0002">FIG. <b>2(a)</b></figref><b>.</b></p><p id="p0057" num="0057">As shown in <figref idrefs="f0004">FIG. <b>4(a)</b></figref> and <figref idrefs="f0005">FIG. <b>5(a)</b></figref><b>,</b> first, by a method such as sputtering, a thin metal film of Al (aluminum) is formed on the transparent substrate <b>22</b> having been cleaned. Note that, other than Al, this thin metal film may be formed by using Ti (titanium), Cr (chromium), Mo (molybdenum), Ta (tantalum), W (tungsten), or an alloy thereof, etc., or formed from a multilayer body of a layer of such materials and a nitride film.</p><p id="p0058" num="0058">Thereafter, a resist film is formed on the thin metal film, and after forming a resist pattern through an exposure and development step, a dry or wet etching is performed to form the gate metal layer <b>54</b> (including the gate electrode and the gate line). The gate metal layer <b>54</b> has a thickness of 200 to 500 nm, for example.<!-- EPO <DP n="36"> --></p><p id="p0059" num="0059">Thus, the gate metal layer <b>54</b> which is formed by photolithography technique serves as a gate electrode of the TFT. Note that, in this step, the gate lines (gate metal layer) <b>54</b> shown in <figref idrefs="f0002">FIG. <b>2(a)</b></figref> and the Cs metal layer <b>56</b> of the reflection section <b>30</b> shown in <figref idrefs="f0003">FIG. <b>3(a)</b></figref> are also formed from the same metal concurrently.</p><p id="p0060" num="0060">Next, as shown in <figref idrefs="f0004">FIG. <b>4(b)</b></figref> and <figref idrefs="f0005">FIG. <b>5(b)</b></figref><b>,</b> by using P-CVD technique and a gaseous mixture of SiH<sub>4</sub>, NH<sub>3</sub>, and N<sub>2</sub>, the gate insulating layer <b>61</b> composed of SiN (silicon nitride) is formed across the entire substrate surface. The gate insulating layer <b>61</b> may also be composed of SiO<sub>2</sub> (silicon oxide), Ta<sub>2</sub>O<sub>5</sub> (tantalum oxide), Al<sub>2</sub>O<sub>3</sub> (aluminum oxide), or the like. The thickness of the gate insulating layer <b>61</b> is 300 to 500 nm, for example. In this step, the gate insulating layer <b>61</b> of the reflection section <b>30</b> shown in <figref idrefs="f0003">FIG. <b>3(a)</b></figref> is also formed concurrently.</p><p id="p0061" num="0061">Next, on the gate insulating layer <b>61,</b> an amorphous silicon (a-Si) (Si(i) film) film and an n<sup>+</sup>a-Si film (Si(n<sup>+</sup>) film) obtained by doping amorphous silicon with phosphorus (P). The thickness of the a-Si film is 30 to 300 nm, for<!-- EPO <DP n="37"> --> example, and the thickness of the n<sup>+</sup>a-Si film is 20 to 100 nm, for example. Thereafter, these films are shaped by photolithography technique, whereby the semiconductor layer <b>62</b> is formed. In this step, the semiconductor layer <b>62</b> of the reflection section <b>30</b> shown in <figref idrefs="f0003">FIG. <b>3(a)</b></figref> is also formed concurrently.</p><p id="p0062" num="0062">Next, as shown in <figref idrefs="f0004">FIG. <b>4(c)</b></figref> and <figref idrefs="f0005">FIG. 5<b>(c)</b></figref><b>,</b> a thin metal film of Al or the like is formed across the entire substrate surface by sputtering technique or the like, and a photolithography technique is performed to form the reflective layer <b>63.</b> For the thin metal film, the materials which are mentioned above as materials for the gate metal layer <b>54</b> may be used. The thickness of the reflective layer <b>63</b> is 30 to 1000 nm, for example. In the TFT section <b>32,</b> the reflective layer <b>63</b> forms a source electrode and a drain electrode of the TFT. At this time, the source line <b>52</b> in <figref idrefs="f0002">FIG. <b>2(a)</b></figref> is also formed as a portion of the reflective layer <b>63,</b> and the reflective layer <b>63</b> of the reflection section <b>30</b> shown in <figref idrefs="f0003">FIG. <b>3(a)</b></figref> is also formed concurrently.</p><p id="p0063" num="0063">Next, as shown in <figref idrefs="f0004">FIG. <b>4(d)</b></figref> and <figref idrefs="f0005">FIG. <b>5(d)</b></figref><b>,</b> a<!-- EPO <DP n="38"> --> photosensitive acrylic resin is applied by spin-coating, whereby the interlayer insulating layer (interlayer resin layer) <b>26</b> is formed. The thickness of the interlayer insulating layer <b>26</b> is 0.3 to 5 µm, for example. Although a thin film such as SiN<sub>x</sub> or SiO<sub>2</sub> may be formed by P-CVD technique as a protection film between the reflective layer <b>63</b> and the interlayer insulating layer <b>26,</b> such is omitted from the figure. The thickness of the protection film is <b>50</b> to 1000 nm, for example. The interlayer insulating layer <b>26</b> and the protection film are formed not only on the TFT section <b>32,</b> but also on the entire upper surface of the transparent substrate <b>22</b> including the reflection section <b>30.</b></p><p id="p0064" num="0064">Next, as shown in <figref idrefs="f0004">FIG. <b>4(e)</b></figref> and <figref idrefs="f0005">FIG. <b>5(e)</b></figref><b>,</b> on the interlayer insulating layer <b>26,</b> a transparent electrode film such as ITO or IZO is formed by sputtering technique or the like. This transparent electrode film is pattern shaped by photolithography technique, whereby the pixel electrode <b>28</b> is formed. The pixel electrode <b>28</b> is formed not only on the TFT section <b>32</b> but also on the entire upper surface of the pixel including the reflection section <b>30.</b><!-- EPO <DP n="39"> --></p><p id="p0065" num="0065">Next, by using <figref idrefs="f0006">FIG. <b>6</b></figref> and <figref idrefs="f0009">FIG. <b>9</b></figref><b>,</b> a method for manufacturing the TFT substrate <b>12</b> in the reflection section <b>30</b> will be described.</p><p id="p0066" num="0066"><figref idrefs="f0006">FIG. <b>6</b></figref> is a plan view showing a method for manufacturing the TFT substrate <b>12</b> in the reflection section <b>30.</b> <figref idrefs="f0007">FIG. <b>7</b></figref> is a cross-sectional view showing a method for manufacturing the TFT substrate <b>12</b> in the reflection section <b>30,</b> showing a cross section of a portion shown by arrow <b>C</b> in <figref idrefs="f0002">FIG. <b>2(b)</b></figref><b>.</b> She steps shown at <b>(a)</b> to <b>(e)</b> in <figref idrefs="f0006">FIG. <b>6</b></figref> and <figref idrefs="f0007">FIG. <b>7</b></figref> correspond to the steps of <b>(a)</b> to <b>(e)</b> in <figref idrefs="f0004">FIG. <b>4</b></figref> and <figref idrefs="f0005">FIG. <b>5</b></figref><b>,</b> respectively.</p><p id="p0067" num="0067">As shown in <figref idrefs="f0006">FIG. <b>6(a)</b></figref> and <figref idrefs="f0007">FIG. <b>7(a)</b></figref><b>,</b> the Cs metal layer <b>56</b> in the reflection section <b>30</b> is formed, by a similar method, concurrently with and from the same metal as the gate metal layer <b>54</b> in the TFT section <b>32.</b> When the thin metal film is shaped by photolithography technique, a plurality of recesses <b>57</b> are formed in the Cs metal layer <b>56</b> according to the openings of the photoresist so that the interval <b>a</b> between two recesses <b>57</b> and the width <b>b</b> of each recess <b>57</b> are within the aforementioned predetermined ranges. A more<!-- EPO <DP n="40"> --> specific method for forming the recesses <b>57</b> will be described later.</p><p id="p0068" num="0068">Next, as shown in <figref idrefs="f0006">FIG. <b>6(b)</b></figref> and <figref idrefs="f0007">FIG. <b>7(b)</b></figref><b>,</b> the gate insulating layer <b>61</b> is formed by a method similar to that for the TFT section <b>32,</b> and thereafter the semiconductor layer <b>62</b> is formed. While the semiconductor layer <b>62</b> is formed in the TFT section <b>32,</b> the semiconductor layer <b>62</b> may possibly be absent in the reflection section <b>30</b> by, for example, removing the semiconductor material in the patterning process.</p><p id="p0069" num="0069">Next, As shown in <figref idrefs="f0006">FIG. <b>6(c)</b></figref> and <figref idrefs="f0007">FIG. <b>7(c)</b></figref><b>,</b> the reflective layer <b>63</b> is formed on the semiconductor layer <b>62</b> (on the gate insulating layer <b>61</b> if the semiconductor layer <b>62</b> is not formed) by a method similar to that for the TFT section <b>32.</b> On the surface of the reflective layer <b>63,</b> the recesses <b>48</b> are formed, reflecting the recesses <b>57</b> and the protrusions <b>69</b> of the Cs metal layer <b>56.</b></p><p id="p0070" num="0070">Next, as shown in <figref idrefs="f0006">FIG. <b>6(d)</b></figref> and <figref idrefs="f0007">FIG. <b>7(d)</b></figref><b>,</b> the interlayer insulating layer <b>26</b> is formed from photosensitive acrylic resin. Thereafter, through a development process using an exposure apparatus, the contact hole <b>58</b> is formed<!-- EPO <DP n="41"> --> near the center of the reflection section <b>30.</b></p><p id="p0071" num="0071">Next, as shown in <figref idrefs="f0006">FIG. <b>6(e)</b></figref> and <figref idrefs="f0007">FIG. <b>7(e)</b></figref><b>,</b> the pixel electrode <b>28</b> is formed. In the reflection section <b>30,</b> the pixel electrode <b>28</b> is formed above the interlayer insulating layer <b>26</b> and the contact hole <b>58,</b> such that the metal member of the pixel electrode <b>28</b> is in contact with the reflective layer <b>63</b> via the contact hole <b>58.</b> As a result, the drain electrode of the TFT in the TFT section <b>32</b> is electrically connected with the pixel electrode <b>28</b> via the contact hole <b>58.</b></p><p id="p0072" num="0072">Next, using <figref idrefs="f0008">FIG. <b>8</b></figref><b>,</b> a method for manufacturing the Cs metal layer <b>56</b> of the present embodiment, the gate line (gate bus line) <b>54,</b> and the gate electrode in the TFT section will be described in greater detail.</p><p id="p0073" num="0073"><figref idrefs="f0008">FIG. <b>8(a)</b></figref> is a diagram showing the shape of a photoresist <b>99</b> used when forming the gate line <b>54,</b> showing the cross-sectional shape at the position shown by arrow <b>B</b> in <figref idrefs="f0002">FIG. <b>2(a)</b></figref>. <figref idrefs="f0008">FIG. <b>8(b)</b></figref> is a diagram showing the shape of the photoresist <b>99</b> used when forming the Cs metal layer <b>56</b> in the reflection section <b>30,</b> showing the cross-sectional shape at<!-- EPO <DP n="42"> --> the position shown by arrow <b>D</b> in <figref idrefs="f0002">FIG. <b>2(c)</b></figref>.</p><p id="p0074" num="0074">As described above, when forming the Cs metal layer <b>56,</b> the gate electrode and the gate line <b>54</b> in the TFT section <b>32</b> are also formed concurrently and from the same metal by photolithography technique. While a photoresist having a height <b>x</b> is used as shown in <figref idrefs="f0008">FIG. <b>8(a)</b></figref> when shaping the gate line (and the gate electrode) <b>54,</b> a photoresist having a height <b>y</b> shallower than <b>x</b> is used when shaping the Cs metal layer <b>56</b> in the reflection section <b>30.</b> The photoresist is uniformly deposited with the height <b>x</b> across the substrate surface including the TFT section <b>32</b> and the reflection section <b>30,</b> and then exposure conditions and baking conditions, for example, are appropriately set in the reflection section <b>30</b> so that the film has the height <b>y</b> at its top.</p><p id="p0075" num="0075">Thus, since the thickness of the resist film used in the formation of the recesses <b>57</b> is thinner than that of the resist film used in the formation of the gate line <b>54,</b> a gentle slope is formed at the edge portion of the recess <b>57</b> in the film-shaping process by etching, whereas a steep slope<!-- EPO <DP n="43"> --> is formed at the edge portion of the gate line <b>54.</b> As shown in <figref idrefs="f0008">FIG. <b>8(b)</b></figref><b>,</b> for the Cs metal layer <b>56</b> outside the reflection section <b>30,</b> the photoresist <b>99</b> having the height <b>x</b> is used, and therefore the slope at the edge portion of the Cs line <b>56</b> is also a steep slope.</p><p id="p0076" num="0076">Using such a method, it is readily possible, by the same photolithography step, to form the recess <b>57</b> with a gentle slope of 20° or less, for example, and to shape the gate line <b>54</b> and the Cs line <b>56</b> with a high process precision. Moreover, since it is possible to easily control the size, shape and slope tilt of the recesses <b>57</b> and the interval between the recesses <b>57,</b> it is possible to obtain intended recesses <b>57</b> without increasing the number of steps. Thus, it is possible to efficiently manufacture a liquid crystal display device having a high reflectivity in which the reflective layer <b>63</b> has many surfaces where the tilt is 20° or less.</p><p id="p0077" num="0077">Next, using <figref idrefs="f0009">FIG. <b>9</b></figref><b>,</b> a variation of the shape and the arrangement method of the recesses <b>57</b> will be described.</p><p id="p0078" num="0078"><b>(a)</b> to <b>(e)</b> of <figref idrefs="f0009">FIG. <b>9</b></figref> each show an example of the<!-- EPO <DP n="44"> --> edge shape and the arrangement of the recesses <b>57</b> as viewed in a direction vertical to the substrate surface. The recesses <b>57</b> may be formed in a circular shape as shown in <b>(a)</b> to <b>(c)</b> and <b>(e)</b> of <figref idrefs="f0009">FIG. <b>9</b></figref><b>,</b> or in a hexagonal shape as shown in <figref idrefs="f0009">FIG. <b>9(d)</b></figref><b>.</b> The shape of the recess <b>57</b> is not limited to those illustrated herein, but elliptic shapes, polygonal shapes, or other shapes, may be used. The arrangement of the recesses <b>57</b> may be a regular arrangement as shown in <figref idrefs="f0009">FIGS. <b>9(a)</b> to <b>(d)</b></figref><b>,</b> or may be an irregular or random arrangement as shown in <figref idrefs="f0009">FIG. <b>9(e)</b></figref><b>.</b> In any case, the interval <b>a</b> between the recesses <b>57</b> is defined as the shortest distance between the edge portions of two adjacent recesses <b>57,</b> and the width b of a recess <b>57</b> is defined as the maximum width between edge portions of the recess <b>57.</b></p><p id="p0079" num="0079">Although the recesses <b>57</b> are described as being formed in the Cs metal layer (metal layer) <b>56</b> in the embodiment above, the recesses <b>57</b> may be formed in the gate insulating layer <b>61</b> or the semiconductor layer <b>62</b> in the reflection section <b>30,</b> or may be formed in two or all of these layers. Furthermore, the recesses <b>57</b> may be provided<!-- EPO <DP n="45"> --> in one or two of these layers, with protrusions as will be described in Embodiment 2 being formed in one or two other layers thereof. The semiconductor layer <b>62</b> may be absent in the reflection section <b>30.</b> The recesses <b>57</b> may be formed by the aforementioned photolithography technique, or the like, during the formation of the layers. The embodiments of the present invention are deemed to encompass these examples.</p><heading id="h0011">(Embodiment 2)</heading><p id="p0080" num="0080">Next, using <figref idrefs="f0010">FIGS. <b>10</b></figref> and <figref idrefs="f0011"><b>11</b></figref><b>,</b> a second embodiment of the liquid crystal display device of the present invention will be described. The second embodiment is directed to the liquid crystal display device <b>10</b> shown in <figref idrefs="f0001">FIG. <b>1</b></figref><b>,</b> except that the reflection section <b>30</b> shown in <figref idrefs="f0003">FIG. <b>3(a)</b></figref> is replaced by that shown in <figref idrefs="f0010">FIG. <b>10</b></figref><b>.</b> Otherwise, the construction is the same as that of Embodiment 1, and only what are different from Embodiment 1 will be described. Like elements to those of Embodiment 1 will be denoted by like reference numerals and will not be described below.</p><p id="p0081" num="0081"><figref idrefs="f0010">FIG. <b>10</b></figref> shows a cross section of the reflection section <b>30</b> of Embodiment 2 (a cross section of a portion<!-- EPO <DP n="46"> --> shown by arrow C in <figref idrefs="f0002">FIG. <b>2(b)</b></figref><b>).</b> In the reflection section <b>30</b> shown in <figref idrefs="f0010">FIG. <b>10</b></figref><b>,</b> the recess <b>48</b> shown in <figref idrefs="f0002">FIG. <b>2(b)</b></figref> corresponds to a protrusion (projection) <b>48'.</b> That is, the recess/protrusion pattern on the surface of the reflection section <b>30</b> in Embodiment 1 is reversed from that of Embodiment 2 so that the recess <b>48</b> shown as a circular recess in <figref idrefs="f0003">FIG. <b>3(a)</b></figref> is the protrusion <b>48'</b> in Embodiment 2.</p><p id="p0082" num="0082">A plurality of protrusions <b>169</b> are formed in the Cs metal layer <b>56</b> in the reflection section <b>30</b> as shown in the figure, and a recess <b>157</b> of the Cs metal layer <b>56</b> is formed between two protrusions <b>169.</b> The protrusion <b>48'</b> of the reflective layer <b>63</b> is formed according to the shape of the protrusion <b>169</b> of the Cs metal layer <b>56.</b></p><p id="p0083" num="0083">In <figref idrefs="f0010">FIG. <b>10</b></figref><b>, c</b> denotes the width of the protrusion <b>169.</b> The maximum width <b>c</b> means the maximum width of the protrusion <b>169</b> at the bottom surface of the Cs metal layer <b>56.</b> Moreover, <b>d</b> denotes the interval between two protrusions <b>169</b> of the Cs metal layer <b>56.</b> The interval <b>d</b> denotes the shortest distance between edge portions of two adjacent protrusions <b>169</b> (the edges of the protrusions <b>169</b> at the<!-- EPO <DP n="47"> --> lower surface of the Cs metal layer <b>56</b>). In order to enhance the reflection efficiency in the reflection section <b>30,</b> it is better to provide more protrusions <b>48'</b> and recesses <b>148</b> on the surface of the reflective layer <b>63.</b> This is because it is then possible to form more surfaces where the tilt is 20 degrees or less on the surface of the reflective layer <b>63.</b> For this, it is necessary to provide more protrusions <b>169</b> and recesses <b>157</b> also in the Cs metal layer <b>56.</b> Thus, in the present embodiment, the width <b>c</b> of the protrusion <b>169</b> is set to 5 µm or less, and the interval d is set to 15 µm or less. The lower limit of the width c is set to 2 µm in view of the limitations of the manufacture process, and the lower limit of the interval <b>d</b> is set to 2 µm for the same reason. That is, a preferred predetermined range of the width <b>c</b> is 2 µm or more and 5 µm or less, and the predetermined range of the interval <b>d</b> is 2 µm or more and 15 µm or less.</p><p id="p0084" num="0084">In order to improve the reflection efficiency, it is preferred that the interval <b>d</b> between any two protrusions <b>169</b> adjacent to each other is within the aforementioned predetermined range. Nevertheless, the present invention is<!-- EPO <DP n="48"> --> not limited to this, and the reflection efficiency can also be improved by setting the interval <b>d</b> between a protrusion <b>169</b> and another protrusion <b>169</b> located closest thereto to a value within the predetermined range. The reflection efficiency can also be improved by setting the interval <b>d</b> between a protrusion and another protrusion located closest thereto to a value within the aforementioned predetermined range for 50% or more of the protrusions <b>169</b> formed in the reflection section <b>30.</b> The reflection efficiency can also be improved by setting the interval <b>d</b> between at least two protrusions <b>169</b> in the reflection section <b>30</b> to a value within the predetermined range.</p><p id="p0085" num="0085">In order to improve the reflection efficiency, it is preferred that the width <b>c</b> of all the protrusions <b>169</b> is within the aforementioned predetermined range. Nevertheless, the present invention is not limited to this, and the reflection efficiency can also be improved by setting the width <b>c</b> within the aforementioned predetermined range for 50% or more of the protrusions <b>169</b> formed in the reflection section <b>30.</b> The reflection efficiency can also be improved<!-- EPO <DP n="49"> --> by setting the width c to a value within the predetermined range for at least one protrusion <b>169</b> in the reflection section <b>30.</b></p><p id="p0086" num="0086">The aforementioned Cs metal layer <b>56</b> can be formed by a method similar to that described in Embodiment 1. Note however that when shaping the Cs metal layer <b>56,</b> a mask having a pattern obtained by inverting the pattern used in Embodiment 1 is used as a resist mask. Therefore, the recesses <b>57</b> are formed by a so-called "negative-type pattern" in Embodiment 1, whereas the protrusions <b>169</b> are formed by a "positive-type pattern" in Embodiment 2.</p><p id="p0087" num="0087">Next, using <figref idrefs="f0011">FIG. <b>11</b></figref><b>,</b> a variation of the shape and the arrangement of the protrusions <b>169</b> will be described.</p><p id="p0088" num="0088"><b>(a)</b> to <b>(f)</b> of <figref idrefs="f0011">FIG. <b>11</b></figref> each show an example of the edge shape and the arrangement of the protrusions <b>169</b> as viewed in a direction vertical to the substrate surface. The protrusions <b>169</b> may be formed in a circular shape as shown in <b>(a)</b> and <b>(c)</b> of <figref idrefs="f0011">FIG. <b>11</b></figref><b>,</b> or may be formed in a hexagonal shape as shown in <b>(b).</b> Moreover, the protrusion <b>169</b> may be in a circular shape or a hexagonal shape having a recess therein<!-- EPO <DP n="50"> --> as shown in <b>(d)</b> and <b>(e),</b> or may be in a cross shape as shown in <b>(f).</b> The shape of the protrusion <b>169</b> is not limited to those illustrated herein, but elliptic shapes, polygonal shape shapes, or other shapes, may be used. The arrangement of the protrusions <b>169</b> may be a regular arrangement as shown in <b>(a)</b> and <b>(b),</b> or may be an irregular or random arrangement as shown in <b>(c).</b> In any case, the width <b>c</b> of a protrusion <b>169</b> is defined as the maximum width of the protrusion <b>169,</b> and the interval <b>d</b> is defined as the shortest distance between the edge portions of two adjacent protrusions <b>169.</b> In a case where the protrusion <b>169</b> extends in a line pattern as shown in <b>(d)</b> to <b>(f),</b> the width <b>c</b> thereof is defined as the maximum width of the line portion.</p><p id="p0089" num="0089">According to the present embodiment, the protrusions <b>48'</b> (projections) of the reflective layer <b>63</b> are formed according to the controlled shape of the Cs metal layer <b>56,</b> and it is therefore possible to easily form relatively low projections on the reflective layer. Therefore, the reflection efficiency at the surface of the reflective layer is improved. Since the shape, the height,<!-- EPO <DP n="51"> --> the slope tilt angle, etc., of the protrusions <b>48'</b> can easily be adjusted, it is easy to form many slopes where the tilt angle is 20 degrees or less on the surface of the reflective layer <b>63.</b> Therefore, it is possible to increase the area of the effective reflection surface without increasing the manufacturing cost.</p><p id="p0090" num="0090">According to the present embodiment, the width and the interval of the protrusion <b>169</b> in the Cs metal layer <b>56</b> can be set to be as small as practically possible. Then, more protrusions <b>169</b> of the Cs metal layer <b>56</b> can be arranged in the reflection section <b>30,</b> thus forming more protrusions <b>48'</b> in the reflective layer <b>63.</b> This increases the area of the surface where the tilt is 20 degrees or less on the surface of the reflective layer <b>63,</b> thereby improving the reflection efficiency. Furthermore, since it is possible to reduce the area of the flat portion of the surface of the reflective layer <b>63,</b> it is possible to further improve the reflection efficiency.</p><p id="p0091" num="0091">Although the protrusions <b>169</b> are described as being formed in the Cs metal layer (metal layer) <b>56</b> in the<!-- EPO <DP n="52"> --> embodiment above, such protrusions may be formed in the gate insulating layer <b>61</b> or the semiconductor layer <b>62</b> in the reflection section <b>30,</b> or may be formed in two or all of these layers.</p><p id="p0092" num="0092">Furthermore, the protrusions <b>169</b> may be provided in one or two of these layers, with recesses as described in Embodiment 1 being formed in one or two other layers thereof. The semiconductor layer <b>62</b> may be absent in the reflection section <b>30.</b> The protrusions <b>169</b> may be formed by the aforementioned photolithography technique, or the like, during the formation of the layers. The embodiments of the present invention are deemed to encompass these examples.</p><heading id="h0012">(Embodiment 3)</heading><p id="p0093" num="0093">Next, a third embodiment of the liquid crystal display device of the present invention will be described. The third embodiment is directed to the liquid crystal display device <b>10</b> shown in <figref idrefs="f0001">FIG. <b>1</b></figref><b>,</b> except that the reflection section <b>30</b> shown in <figref idrefs="f0003">FIG. <b>3(a)</b></figref> is replaced by that shown in <figref idrefs="f0012">FIG. <b>12</b></figref><b>.</b> Otherwise, the construction is the same as that of Embodiment 1, and only what are different from Embodiment 1 of the<!-- EPO <DP n="53"> --> reflection section <b>30</b> will be described. Like elements to those of Embodiments 1 and 2 will be denoted by like reference numerals and will not be described below.</p><p id="p0094" num="0094"><figref idrefs="f0012">FIG. <b>12</b></figref> shows a cross section of the recess <b>48</b> in the reflection section <b>30</b> of Embodiment 3 (a cross section of a portion shown by arrow <b>C</b> in <figref idrefs="f0002">FIG. <b>2(b)</b></figref><b>).</b> As shown in the figure, the Cs metal layer (metal layer) <b>56,</b> the gate insulating layer <b>61,</b> the semiconductor layer <b>62</b> and the reflective layer <b>63</b> are stacked in the reflection section <b>30.</b></p><p id="p0095" num="0095">A plurality of recesses (or openings) <b>57'</b> are formed in the Cs metal layer <b>56</b> in the reflection section <b>30</b> as shown in the figure, and a protruding portion <b>89</b> of the Cs metal layer <b>56</b> is formed between the recesses <b>57'.</b> A slope <b>67</b> of the protruding portion <b>89</b> is formed with a step, and the slope <b>67</b> includes an upper slope <b>85,</b> a flat portion <b>86</b> and a lower slope <b>87.</b> The flat portion <b>86</b> is formed generally parallel to the substrate surface. A portion of the protruding portion <b>89</b> that is above a plane that includes the flat portion <b>86</b> is referred to as an upper portion <b>69'</b>, and a portion below the plane is referred to as a lower<!-- EPO <DP n="54"> --> portion <b>70.</b> The recesses <b>48</b> of the reflective layer <b>63</b> are formed according to the shape of the recesses <b>57'</b> of the Cs metal layer <b>56.</b></p><p id="p0096" num="0096">A reflection section <b>30'</b> may be manufactured by a method similar to that described above using <figref idrefs="f0006 f0007 f0008">FIGS. <b>6</b> to <b>8</b></figref><b>.</b> The interval <b>a</b> shown in Embodiment 1 is the shortest distance between edge portions of uppermost portions of two recesses <b>57',</b> and the width <b>b</b> is the maximum width between edge portions of the uppermost portion of the recess <b>57'</b>. One may consider that the interval <b>a</b> is the shortest distance between edge portions of the recesses <b>57'</b> on a plane that includes the flat portion <b>86,</b> and the width <b>b</b> is the maximum width between edge portions of the recess <b>57'</b> on the same plane. The Cs metal layer <b>56</b> having a shape obtained by inverting the recess/protrusion pattern of Embodiment 3 may be used. A construction obtained by forming a step as shown in the present embodiment in the recesses and the protrusions of the Cs metal layer <b>56</b> of Embodiments 1 and 2 is also included in embodiments of the present invention. Furthermore, a construction obtained by providing recesses in one or two of<!-- EPO <DP n="55"> --> the Cs metal layer <b>56,</b> the gate insulating layer <b>61</b> and the semiconductor layer <b>62</b>, and a construction obtained by providing protrusions in one or two of these layers with recesses provided in one or two other layers thereof, are also included in embodiments of the present invention. A construction where the semiconductor layer is not provided in the reflection section <b>30'</b> is also included in embodiments of the present invention.</p><p id="p0097" num="0097">According to the present embodiment, there is obtained an advantage as follows, in addition to those described in Embodiments 1 and 2.</p><p id="p0098" num="0098"><figref idrefs="f0012">FIG. <b>13</b></figref> shows diagrams for comparison between the construction of the reflection section <b>30</b> of the present embodiment and that of the reflection section of the conventional liquid crystal display device shown in <figref idrefs="f0013">FIG. <b>15</b></figref><b>.</b> <figref idrefs="f0012">FIG. <b>13(a)</b></figref> schematically shows a cross-sectional structure of the reflection section <b>30</b> of the present embodiment, and <figref idrefs="f0012">FIG. <b>13(b)</b></figref> schematically shows a cross-sectional structure of the reflection section of the conventional liquid crystal display device. As shown in these figures, on the surface of the<!-- EPO <DP n="56"> --> reflective layer <b>63</b> of the present embodiment, there is formed a stepped slope <b>90,</b> reflecting the slope of the protruding portion <b>89</b> of the Cs metal layer <b>56.</b> Thus, a recess <b>91</b> and a recess <b>92</b> located inside the recess <b>91</b> are formed in the reflective layer <b>63.</b> The recess <b>48</b> shown in <figref idrefs="f0002">FIG. <b>2(b)</b></figref> is formed by the recess <b>91</b> and the recess <b>92.</b></p><p id="p0099" num="0099">As seen in a cross-sectional shape, each recess <b>48</b> includes eight corner portions (portions shown by dotted lines in the figure). In the conventional liquid crystal display device, each recess includes only four corner portions as shown in <figref idrefs="f0012">FIG. <b>13(b)</b></figref><b>.</b> At the corner portions of the reflective layer, surfaces having an angle greater than 20 degrees with respect to the substrate from the plane parallel to the substrate (represented as being 30 degrees, for example, in this figure) are formed continuously as shown in <figref idrefs="f0012">FIG. <b>13(c)</b></figref><b>.</b> Therefore, if more recesses are formed in the reflection section, it is possible to form more effective reflection surfaces (surfaces whose angle with respect to the substrate is 20 degrees or less) on the surface of the reflective layer <b>63.</b><!-- EPO <DP n="57"> --></p><p id="p0100" num="0100">As can be seen from <figref idrefs="f0012">FIGS. <b>13(a)</b> and <b>(b)</b></figref><b>,</b> a two-tiered recess having a step therein is formed in the reflective layer <b>63</b> of the present embodiment. Therefore, the surface of the reflective layer <b>63</b> has more corner portions than the conventional reflection section. Thus, more effective reflection surfaces are formed on the surface of the reflective layer <b>63,</b> and it is therefore possible to improve the reflection efficiency of the reflection section <b>30.</b> Since the recesses <b>91</b> and the recesses <b>92</b> are formed according to the controlled shape of the Cs metal layer <b>56,</b> the shape, the depth and the slope tilt angle of the recesses can easily be adjusted.</p><p id="p0101" num="0101">Although the protruding portion <b>89</b> of the Cs metal layer <b>56</b> has a two-tiered structure including the upper portion <b>69'</b> and the lower portion <b>70</b> in the present embodiment, the protruding portion <b>89</b> may be formed with three or more tiers of steps. In this case, a recess is further formed inside the recess <b>92</b> formed in the reflective layer <b>63,</b> and it is therefore possible to obtain an even higher reflection efficiency.<!-- EPO <DP n="58"> --></p><p id="p0102" num="0102">In the embodiment above, the recess <b>91</b> and the recess <b>92</b> formed on the surface of the reflective layer <b>63</b> are assumed to be formed concentrically as viewed in a direction vertical to the substrate. Nevertheless, the present invention is not limited to this, and the recess <b>91</b> and the recess <b>92</b> may be arranged so that their centers are not aligned with each other. The periphery of the recess <b>91</b> and that of the recess <b>92</b> may partially overlap each other. Also in these cases, many recesses/protrusions with steps are formed on the surface of the reflective layer <b>63,</b> whereby it is possible to widen the effective reflection surface.</p><heading id="h0013">(Embodiment 4)</heading><p id="p0103" num="0103">Hereinafter, with reference to the drawing, a fourth embodiment of the liquid crystal display device according to the present invention will be described. Like elements to those of Embodiments 1 to 3 will be denoted by like reference numerals and will not be described below.</p><p id="p0104" num="0104"><figref idrefs="f0013">FIG. <b>14</b></figref> schematically shows a cross-sectional shape of the liquid crystal display device of the present embodiment. This liquid crystal display device is based on<!-- EPO <DP n="59"> --> the liquid crystal display devices of Embodiments 1 to 3 from which the interlayer insulating layer <b>26</b> is excluded, and is identical to the liquid crystal display devices of Embodiments 1 to 3 except for the points discussed below. Note that, in <figref idrefs="f0013">FIG. <b>14</b></figref><b>,</b> the detailed structure of the counter substrate <b>14</b> and the TFT section <b>32</b> are omitted from illustration.</p><p id="p0105" num="0105">As shown in the figure, in the present embodiment, the interlayer insulating layer is not formed, and therefore the pixel electrode <b>28</b> is formed upon the reflective layer <b>63</b> in the reflection section <b>30</b> and in the TFT section <b>32,</b> via an insulating film not shown. The structure and the manufacturing method for the reflection section <b>30</b> and the TFT section <b>32</b> are the same as in Embodiment 1 except that the interlayer insulating layer <b>26</b> is eliminated. The pixel layout and wiring structure in the liquid crystal display device are also similar to what is shown in <figref idrefs="f0002">FIG. <b>2(a)</b></figref><b>.</b></p><p id="p0106" num="0106">Also with this construction, as in Embodiments 1 to 3, the effective reflection surfaces of the reflective layer <b>63</b> are expanded in area, so that more light can be reflected<!-- EPO <DP n="60"> --> toward the display surface <b>40.</b></p><p id="p0107" num="0107">Although the recesses <b>57</b> of the Cs metal layer <b>56</b> are formed in a circular shape in the embodiment above, the recesses <b>57</b> may be formed in any of various shapes, including elliptic shapes, polygonal shapes such as triangles and quadrangles, recesses with sawtoothed edges, or combinations thereof.</p><p id="p0108" num="0108">The liquid crystal display device of the present invention encompasses display apparatuses, television sets, mobile phones, etc., in which a liquid crystal panel is utilized. Moreover, although the present embodiments illustrate transflective-type liquid crystal display devices as examples, a reflection-type liquid crystal display device having a similar configuration to the aforementioned reflection section would also be encompassed as one configuration of the present invention.</p><p id="p0109" num="0109">Moreover, since the liquid crystal display device according to the present invention is formed by the above-described manufacturing methods, it can be manufactured with the same materials and steps as those for a transmission-type<!-- EPO <DP n="61"> --> liquid crystal display device. Therefore, at low cost, a liquid crystal display device having a high reflection efficiency can be provided.</p><heading id="h0014"><b><u>INDUSTRIAL APPLICABILITY</u></b></heading><p id="p0110" num="0110">According to the present invention, transflective-type and reflection-type liquid crystal display devices having a high image quality can be provided at low cost. Liquid crystal display devices according to the present invention can be suitably used for transflective-type and reflection-type liquid crystal display devices which perform display by utilizing reflected light, e.g., mobile phones, onboard display device such as car navigation systems, display devices of ATMs and vending machines, etc., portable display devices, laptop PCs, and the like.</p></description><claims mxw-id="PCLM56980403" lang="DE" load-source="patent-office"><!-- EPO <DP n="65"> --><claim id="c-de-01-0001" num="0001"><claim-text>Flüssigkristallanzeigeeinrichtung (10),<br/>
mit:
<claim-text>Pixeln (50), die in einer Matrixform auf einem Substrat (12) ausgebildet sind, Sourceleitungen (52), die sich entlang einer Spaltenrichtung erstrecken, und Gateleitungen (54), die sich entlang einer Zeilenrichtung erstrecken, wobei jedes Pixel (50) eine Pixelelektrode (28) und ein Reflexionsgebiet (42) zum Reflektieren einfallenden Lichts auf eine Anzeigefläche hin aufweist,</claim-text>
<claim-text>wobei das Reflexionsgebiet (42) eine Metallschicht, eine Isolationsschicht (61), die auf der Metallschicht ausgebildet ist, und eine Reflexionsschicht (63), die auf der Isolationsschicht (61) ausgebildet ist oder einer Halbleiterschicht (62), die auf der Isolationsschicht (61) ausgebildet ist, aufweist,</claim-text>
<claim-text>einer Mehrzahl von Ausnehmungen (57), die in der Metallschicht im Reflexionsgebiet (42) ausgebildet sind,</claim-text>
<claim-text>einer Mehrzahl von Ausnehmungen (48), die in der Reflexionsschicht (63) im Reflexionsgebiet (42) ausgebildet sind, wobei die Ausnehmungen (48) in der Reflexionsschicht (63) die Ausnehmungen (57) in der Metallschicht in Position, Anzahl und Gestalt wiedergeben,</claim-text>
<claim-text><b>dadurch gekennzeichnet,</b></claim-text>
<claim-text><b>dass</b> die Ausnehmungen (48) der Reflexionsschicht (63) einen in Bezug auf die Oberfläche des Substrats geneigten Böschungswinkel von 20 Grad oder weniger aufweisen und</claim-text>
<claim-text><b>dass</b> ein Abstand (a) zwischen Kantenbereichen zweier benachbarter Ausnehmungen (57) in der Metallschicht 4 µm oder weniger für 50 % oder mehr der Ausnehmungen (57) in der Metallschicht beträgt.</claim-text></claim-text></claim><claim id="c-de-01-0002" num="0002"><claim-text>Flüssigkristallanzeigeeinrichtung nach Anspruch 1,<br/>
wobei der Abstand (a) zwischen Kantenbereichen von mindestens zwei Ausnehmungen (57) in der Metallschicht 1 µm oder mehr beträgt.<!-- EPO <DP n="66"> --></claim-text></claim><claim id="c-de-01-0003" num="0003"><claim-text>Flüssigkristallanzeigeeinrichtung nach Anspruch 1 oder 2,<br/>
wobei eine maximale Breite mindestens einer der Mehrzahl von Ausnehmungen (57) in der Metallschicht 50 µm oder weniger beträgt.</claim-text></claim><claim id="c-de-01-0004" num="0004"><claim-text>Flüssigkristallanzeigeeinrichtung nach Anspruch 3,<br/>
wobei die maximale Breite mindestens einer Ausnehmung (57) in der Metallschicht 2 µm oder mehr beträgt.</claim-text></claim><claim id="c-de-01-0005" num="0005"><claim-text>Flüssigkristallanzeigeeinrichtung nach einem der Ansprüche 1 bis 4,<br/>
wobei in dem Reflexionsgebiet (42) die Metallschicht eine Speicherkondensatorleitung (56) bildet, die sich in der Zeilenrichtung erstreckt, wobei jede Pixelelektrode (28) gepaart mit der Speicherkondensatorleitung (56), der sie zugeordnet ist, einen Speicherkondensator bildet.</claim-text></claim><claim id="c-de-01-0006" num="0006"><claim-text>Verfahren zum Herstellen einer Flüssigkristallanzeigeeinrichtung mit Pixeln (50), die in einer Matrixform auf einem Substrat (12) ausgebildet sind, Sourceleitungen (52), die sich entlang einer Spaltenrichtung erstrecken, und Gateleitungen (54), die sich entlang einer Zeilenrichtung erstrecken, wobei jedes Pixel (50) eine Pixelelektrode (28) und ein Reflexionsgebiet (42) zum Reflektieren einfallenden Lichts auf eine Anzeigefläche hin aufweist,<br/>
mit:
<claim-text>einem Schritt des Ausbildens einer Metallschicht auf einem Substrat (12),</claim-text>
<claim-text>einem Schritt des Ausbildens einer Isolationsschicht (61) auf der Metallschicht,</claim-text>
<claim-text>einem Schritt des Ausbildens einer Reflexionsschicht (63) auf der Isolationsschicht (61) oder auf einer Halbleiterschicht (62), die auf der Isolationsschicht ausgebildet ist,</claim-text>
wobei:
<claim-text>eine Mehrzahl von Ausnehmungen (57) in der Metallschicht ausgebildet wird,</claim-text>
<claim-text>beim Schritt des Ausbildens einer Reflexionsschicht (63) eine Mehrzahl von Ausnehmungen (48) in der Reflexionsschicht (63) im Reflexionsgebiet (42) ausgebildet wird, wobei die Ausnehmungen (48) in der Reflexionsschicht (63) die Ausnehmungen (48) in der Metallschicht in Position, Anzahl und Gestalt wiedergeben,</claim-text>
<claim-text><b>dadurch gekennzeichnet,</b><!-- EPO <DP n="67"> --></claim-text>
<claim-text><b>dass</b> die Ausnehmungen (48) in der Reflexionsschicht (63) in Bezug auf die Oberfläche des Substrats mit einem geneigten Böschungswinkel von 20 Grad oder weniger ausgebildet werden und</claim-text>
<claim-text><b>dass</b> ein Abstand (a) zwischen Kantenbereichen von mindestens zwei der Mehrzahl von Ausnehmungen (48) in der Metallschicht 4 µm oder weniger beträgt für 50 % oder mehr der Ausnehmungen (57) in der Metallschicht.</claim-text></claim-text></claim><claim id="c-de-01-0007" num="0007"><claim-text>Herstellungsverfahren nach Anspruch 6,<br/>
wobei der Abstand (a) zwischen Kantenbereichen von mindestens zwei Ausnehmungen (57) in der Metallschicht 1 µm oder mehr beträgt.</claim-text></claim><claim id="c-de-01-0008" num="0008"><claim-text>Herstellungsverfahren nach Anspruch 6 oder 7,<br/>
wobei eine maximale Breite mindestens einer der Mehrzahl von Ausnehmungen (57) in der Metallschicht 15 µm oder weniger beträgt.</claim-text></claim><claim id="c-de-01-0009" num="0009"><claim-text>Herstellungsverfahren nach Anspruch 8,<br/>
wobei die maximale Breite mindestens einer Ausnehmung (57) in der Metallschicht 2 µm oder mehr beträgt.</claim-text></claim><claim id="c-de-01-0010" num="0010"><claim-text>Herstellungsverfahren nach einem der Ansprüche 6 bis 9,<br/>
wobei in dem Reflexionsgebiet (42) die Metallschicht eine Speicherkondensatorleitung (56) bildet, die sich in der Zeilenrichtung erstreckt, wobei jede Pixelelektrode (28) gepaart mit der Speicherkondensatorleitung (56), der sie zugeordnet ist, einen Speicherkondensator bildet.</claim-text></claim><claim id="c-de-01-0011" num="0011"><claim-text>Herstellungsverfahren nach Anspruch 10,<br/>
wobei:
<claim-text>beim Schritt des Ausbildens der Speicherkondensatorleitung (56) eine Fotolithographietechnik verwendet wird, um die Mehrzahl von Ausnehmungen (57) auszubilden, und</claim-text>
<claim-text>die Dicke einer Resistschicht, die zum Ausbilden der Mehrzahl von Ausnehmungen (57) verwendet wird, geringer ist als diejenige einer Resistschicht, die zum Ausbilden der Speicherkondensatorleitung (56) verwendet wird.</claim-text></claim-text></claim></claims><claims mxw-id="PCLM56980404" lang="EN" load-source="patent-office"><!-- EPO <DP n="62"> --><claim id="c-en-01-0001" num="0001"><claim-text>A liquid crystal display device (10) comprising<br/>
pixels (50) provided in a matrix shape on a substrate (12), source lines (52) extending along a column direction and gate lines (54) extending in a row direction, each pixel (50) including a pixel electrode (28), and a reflection region (42) for reflecting incident light toward a display surface,<br/>
wherein the reflection region (42) includes a metal layer, an insulating layer (61) formed on the metal layer, and a reflective layer (63) formed on the insulating layer (61) or on a semiconductor layer (62) formed on the insulating layer (61):
<claim-text>a plurality of recesses (57) are formed in the metal layer in the reflection region (42);</claim-text>
<claim-text>a plurality of recesses (48) are formed in the reflective layer (63) in the reflection region (42), wherein the recesses (48) in the reflective layer (63) reflect the recesses (57) in the metal layer in position, number and shape;</claim-text>
<claim-text><b>characterized in that</b></claim-text>
<claim-text>the recesses (48) of the reflective layer (63) have a slope tilt angle with respect to the surface of the substrate of 20 degrees or less; and</claim-text>
<claim-text>an interval (a) between edge portions of two adjacent recesses (57) in the metal layer is 4 µm or less for 50% or more of the recesses (57) in the metal layer.</claim-text></claim-text></claim><claim id="c-en-01-0002" num="0002"><claim-text>The liquid crystal display device of claim 1, wherein<br/>
the interval (a) between edge portions of at least two recesses (57) in the metal layer is 1 µm or more.</claim-text></claim><claim id="c-en-01-0003" num="0003"><claim-text>The liquid crystal display device of claim 1 or 2, wherein<br/>
a maximum width of at least one of the plurality of recesses (57) in the metal layer is 15 µm or less.</claim-text></claim><claim id="c-en-01-0004" num="0004"><claim-text>The liquid crystal display device of claim 3, wherein<br/>
the maximum width of at least one recess (57) in the metal layer is 2 µm or more.</claim-text></claim><claim id="c-en-01-0005" num="0005"><claim-text>The liquid crystal display device of any one of claims 1 to 4, wherein<br/>
In the reflection region (42) the metal layer forms a storage capacitor line (56) extending in the row direction, wherein, paired with the storage capacitor line (56) it is assigned to, each pixel electrode (28) forms a storage capacitor.<!-- EPO <DP n="63"> --></claim-text></claim><claim id="c-en-01-0006" num="0006"><claim-text>A method of manufacturing a liquid crystal display device comprising pixels (50) provided in a matrix shape on a substrate (12), source lines (52) extending along a column direction and gate lines (54) extending in a row direction, each pixel (50) including a pixel electrode (28) and a reflection region for reflecting incident light toward a display surface, comprising:
<claim-text>a step of forming a metal layer on a substrate (12);</claim-text>
<claim-text>a step of forming an insulating layer (61) on the metal layer;</claim-text>
<claim-text>a step of forming a reflective layer (63) on the insulating layer (61) or on a semiconductor layer (62) formed on the insulating layer; wherein</claim-text>
<claim-text>a plurality of recesses (57) are formed in the metal layer;</claim-text>
<claim-text>in the step of forming a reflective layer (63), a plurality of recesses (48) are formed in the reflective layer (63) in the reflection region (42), wherein the recesses (48) in the reflective layer (63) reflect in position, number and shape the recesses (48) in the metal layer,</claim-text>
<claim-text><b>characterized in that</b></claim-text>
<claim-text>the recesses (48) in the reflective layer (63) are formed with a slope tilt angle with respect to the surface of the substrate of 20 degrees or less; and</claim-text>
<claim-text>an interval (a) between edge portions of at least two of the plurality of recesses (48) in the metal layer is 4 µm or less for 50% or more of the recesses (57) in the metal layer.</claim-text></claim-text></claim><claim id="c-en-01-0007" num="0007"><claim-text>The manufacturing method of claim 6, wherein<br/>
the interval (a) between edge portions of at least two recesses (57) in the metal layer is 1 µm or more.</claim-text></claim><claim id="c-en-01-0008" num="0008"><claim-text>The manufacturing method of claim 6 or 7, wherein<br/>
a maximum width of at least one of the plurality of recesses (57) in the metal layer is 15 µm or less.</claim-text></claim><claim id="c-en-01-0009" num="0009"><claim-text>The manufacturing method of claim 8, wherein<br/>
the maximum width of at least one recess (57) in the metal layer is 2 µm or more.</claim-text></claim><claim id="c-en-01-0010" num="0010"><claim-text>The manufacturing method of any one of claims 6 to 9, wherein<br/>
in the reflection region (42) the metal layer forms a storage capacitor line (56) extending in the row direction, wherein, paired with the storage capacitor line (56) it is assigned to, each pixel electrode (28) forms a storage capacitor.<!-- EPO <DP n="64"> --></claim-text></claim><claim id="c-en-01-0011" num="0011"><claim-text>The manufacturing method of claim 10, wherein<br/>
in the step of forming the storage capacitor line (56), photolithography technique is used to form the plurality of recesses (57); and<br/>
a thickness of a resist film used for forming the plurality of recesses (57) is smaller than that of a resist film used for forming the storage capacitor line (56).</claim-text></claim></claims><claims mxw-id="PCLM56980405" lang="FR" load-source="patent-office"><!-- EPO <DP n="68"> --><claim id="c-fr-01-0001" num="0001"><claim-text>Dispositif d'affichage à cristaux liquides (10) comprenant<br/>
des pixels (50) qui sont disposés suivant une forme de matrice sur un substrat (12), des lignes de source (52) s'étendant le long d'une direction de colonne, et des lignes de porte (54) s'étendant dans une direction de rangée, chaque pixel (50) contenant une électrode de pixel (28) et une zone de réflexion (42) pour réfléchir la lumière incidente vers une surface d'affichage,<br/>
étant précisé que la zone de réflexion (42) contient une couche métallique, une couche isolante (61) formée sur la couche métallique, et une couche réfléchissante (63) formée sur la couche isolante (61) ou sur une couche semiconductrice (62) formée sur la couche isolante (61) ;<br/>
que plusieurs creux (57) sont formés dans la couche métallique prévue dans la zone de réflexion (42) ;<br/>
que plusieurs creux (48) sont formés dans la couche réfléchissante (63) prévue dans la zone de réflexion (42), étant précisé que les creux (48) prévus dans la couche réfléchissante (63) correspondent par leur position, leur nombre et leur forme aux creux (57) prévus dans la couche métallique ;<br/>
<b>caractérisé en ce que</b> les creux (48) de la couche réfléchissante (63) ont un angle d'inclinaison de pente, par rapport à la surface du substrat, de 20 degrés ou moins ; et<br/>
<b>en ce qu'</b>un intervalle (a) entre les parties de bord de deux creux (57) voisins prévus dans la couche métallique est de 4 µm ou moins pour 50 % ou plus des creux (57) prévus dans la couche métallique.</claim-text></claim><claim id="c-fr-01-0002" num="0002"><claim-text>Dispositif d'affichage à cristaux liquides de la revendication 1, étant précisé<br/>
que l'intervalle (a) entre les parties de bord d'au moins deux creux (57) prévus dans la couche métallique est de 1 µm ou plus.<!-- EPO <DP n="69"> --></claim-text></claim><claim id="c-fr-01-0003" num="0003"><claim-text>Dispositif d'affichage à cristaux liquides de la revendication 1 ou 2, étant précisé<br/>
qu'une largeur maximale de l'un au moins des creux (57) prévus dans la couche métallique est de 15 µm ou moins.</claim-text></claim><claim id="c-fr-01-0004" num="0004"><claim-text>Dispositif d'affichage à cristaux liquides de la revendication 3, étant précisé<br/>
que la largeur maximale d'au moins un creux (57) prévu dans la couche métallique est de 2 µm ou plus.</claim-text></claim><claim id="c-fr-01-0005" num="0005"><claim-text>Dispositif d'affichage à cristaux liquides de l'une quelconque des revendications 1 à 4, étant précisé<br/>
que dans la zone de réflexion (42), la couche métallique forme une ligne de condensateur de mémorisation (56) qui s'étend dans le sens de rangée, étant précisé que couplée à la ligne de condensateur de mémorisation (56) à laquelle elle est affectée, chaque électrode de pixel (28) forme un condensateur de mémorisation.</claim-text></claim><claim id="c-fr-01-0006" num="0006"><claim-text>Procédé pour fabriquer un dispositif d'affichage à cristaux liquides comprenant des pixels (50) qui sont disposés suivant une forme de matrice sur un substrat (12), des lignes de source (52) s'étendant le long d'une direction de colonne, et des lignes de porte (54) s'étendant dans une direction de rangée, chaque pixel (50) contenant une électrode de pixel (28) et une zone de réflexion (42) pour réfléchir la lumière incidente vers une surface d'affichage, comprenant :
<claim-text>une étape de formation d'une couche métallique sur un substrat (12) ;</claim-text>
<claim-text>une étape de formation d'une couche isolante (61) sur la couche métallique ;</claim-text>
<claim-text>une étape de formation d'une couche réfléchissante (63) sur la couche isolante (61) ou sur une couche semiconductrice (62) formée sur la couche isolante ; étant précisé</claim-text>
<claim-text>que plusieurs creux (57) sont formés dans la couche métallique ;<!-- EPO <DP n="70"> --></claim-text>
<claim-text>que lors de l'étape de formation d'une couche réfléchissante (63), plusieurs creux (48) sont formés dans la couche réfléchissante (63) prévue dans la zone de réflexion (42), étant précisé que les creux (48) prévus dans la couche réfléchissante (63) correspondent par leur position, leur nombre et leur forme aux creux (48) prévus dans la couche métallique,</claim-text>
<claim-text><b>caractérisé en ce que</b> les creux (48) prévus dans la couche réfléchissante (63) sont formés avec un angle d'inclinaison de pente, par rapport à la surface du substrat, de 20 degrés ou moins ; et</claim-text>
<claim-text><b>en ce qu'</b>un intervalle (a) entre les parties de bord d'au moins deux des creux (48) prévus dans la couche métallique est de 4 µm ou moins pour 50 % ou plus des creux (57) prévus dans la couche métallique.</claim-text></claim-text></claim><claim id="c-fr-01-0007" num="0007"><claim-text>Procédé de fabrication de la revendication 6, étant précisé que l'intervalle (a) entre les parties de bord d'au moins deux creux (57) prévus dans la couche métallique est de 1 µm ou plus.</claim-text></claim><claim id="c-fr-01-0008" num="0008"><claim-text>Procédé de fabrication de la revendication 6 ou 7, étant précisé qu'une largeur maximale de l'un au moins des creux (57) prévus dans la couche métallique est de 15 µm ou moins.</claim-text></claim><claim id="c-fr-01-0009" num="0009"><claim-text>Procédé de fabrication de la revendication 8, étant précisé que la largeur maximale d'au moins un creux (57) prévu dans la couche métallique est de 2 µm ou plus.</claim-text></claim><claim id="c-fr-01-0010" num="0010"><claim-text>Procédé de fabrication de l'une quelconque des revendications 6 à 9, étant précisé que dans la zone de réflexion (42), la couche métallique forme une ligne de condensateur de mémorisation (56) qui s'étend dans le sens de rangée, étant précisé que couplée à la ligne de condensateur de mémorisation (56) à laquelle elle est affectée, chaque électrode de pixel (28) forme un condensateur de mémorisation.</claim-text></claim><claim id="c-fr-01-0011" num="0011"><claim-text>Procédé de fabrication de la revendication 10, étant précisé<br/>
<!-- EPO <DP n="71"> -->que lors de l'étape de formation de la ligne de condensateur de mémorisation (56), une technique de photolithographie est utilisée pour former les creux (57) ; et<br/>
qu'une épaisseur d'un film de résist utilisé pour former les creux (57) est inférieure à celle d'un film de résist utilisé pour former la ligne de condensateur de mémorisation (56).</claim-text></claim></claims><drawings mxw-id="PDW16669148" load-source="patent-office"><!-- EPO <DP n="72"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="165" he="115" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="73"> --><figure id="f0002" num="2(a),2(b)"><img id="if0002" file="imgf0002.tif" wi="148" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="74"> --><figure id="f0003" num="3(a),3(b)"><img id="if0003" file="imgf0003.tif" wi="165" he="173" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="75"> --><figure id="f0004" num="4(a),4(b),4(c),4(d),4(e)"><img id="if0004" file="imgf0004.tif" wi="121" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="76"> --><figure id="f0005" num="5(a),5(b),5(c),5(d),5(e)"><img id="if0005" file="imgf0005.tif" wi="136" he="221" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="77"> --><figure id="f0006" num="6(a),6(b),6(c),6(d),6(e)"><img id="if0006" file="imgf0006.tif" wi="114" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="78"> --><figure id="f0007" num="7(a),7(b),7(c),7(d),7(e)"><img id="if0007" file="imgf0007.tif" wi="160" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="79"> --><figure id="f0008" num="8(a),8(b)"><img id="if0008" file="imgf0008.tif" wi="152" he="115" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="80"> --><figure id="f0009" num="9(a),9(b),9(c),9(d),9(e)"><img id="if0009" file="imgf0009.tif" wi="165" he="228" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="81"> --><figure id="f0010" num="10"><img id="if0010" file="imgf0010.tif" wi="162" he="82" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="82"> --><figure id="f0011" num="11(a),11(b),11(c),11(d),11(e),11(f)"><img id="if0011" file="imgf0011.tif" wi="165" he="221" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="83"> --><figure id="f0012" num="12,13(a),13(b),13(c)"><img id="if0012" file="imgf0012.tif" wi="158" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="84"> --><figure id="f0013" num="14,15"><img id="if0013" file="imgf0013.tif" wi="158" he="182" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="85"> --><figure id="f0014" num="16(a),16(b)"><img id="if0014" file="imgf0014.tif" wi="130" he="204" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
