i 
 
行政院國家科學委員會補助專題研究計畫 
■ 成 果 報 告   
□期中進度報告
 
 
積體電路多晶片堆疊構裝系統之訊號整合與電磁干擾研究 
 
計畫類別：■個別型計畫   □整合型計畫 
計畫編號：NSC 100－2221－E－390－028－ 
執行期間：2011年 8月 01日至   2012年 7月 31日 
 
執行機構及系所：國立高雄大學 
 
計畫主持人：吳松茂 
共同主持人： 
  計畫參與人員：余柏輝、吳元銘 
 
 
成果報告類型(依經費核定清單規定繳交)：■精簡報告  □完整報告 
 
本計畫除繳交成果報告外，另須繳交以下出國心得報告： 
■赴國外出差或研習心得報告 
□赴大陸地區出差或研習心得報告 
□出席國際學術會議心得報告 
□國際合作研究計畫國外研究報告 
 
 
 
處理方式：除列管計畫及下列情形者外，得立即公開查詢 
            □涉及專利或其他智慧財產權，■一年□二年後可公開查詢 
 
中   華   民   國   101 年  8 月  31 日 
ii 
 
目錄 
中文摘要 ······························································································ i 
英文摘要 ······························································································ i 
目錄 ··································································································· ii  
圖表目錄 ···························································································· iii 
1 前言 ································································································· 1 
2 研究目的 ··························································································· 3 
3.文獻探討 ··························································································· 3 
4.實驗與討論 ························································································ 3 
4.1 封裝基板設計 ··········································································· 3 
4.2 實現之封裝基板 ········································································ 4 
4.3 基板設計量測比對 ····································································· 6 
4.4 封裝之比較 ·············································································· 8 
4.5 模型建立 ··············································································· 10 
參考文獻 ··························································································· 12 
國科會補助專題研究計畫項下出席國際學術會議心得報告 ··························· 13 
1 
 
1.前言: 
自 1946 年第一部電腦被開發出來，電子產品的概念也逐漸的提倡出來。從一
開始單純的電子電路理論，到一些簡單小型的計數器等，至今各類型電子產品也
因應人們的生活孕育而生。舉凡通訊用的手機、能聽音樂的隨身聽，以及小至辨
識身份的的 IC 卡，大至控制整個城鎮電力系統的控制面板等，都為人們帶來了相
當便利的生活。而由於市場需求、科技發展及空間利用等訴求，電子產品的設計
者也逐漸朝著輕、薄、短、小的方面邁進。 
除了面積上的考量，IC 的運作速度也是消費者的主要訴求之一。無論是數位
的後端電路，或是類比的前端電路，為了增加運作速度，在訊號方面漸漸的採用
了越來越高頻的訊號。以往操作在較低的頻率時，由於訊號本身的波長很長，相
對的在走線上看不到波動的現象或變化量不大，但隨著頻率的上升，訊號在走線
上的波動越來越不可忽略，許多不同的寄生效應及寄生元件會顯現出來並對電路
產生非預期的效應。  
傳統在進行封裝的動作時，主要考量的部分為面積及引腳數，而對訊號的影
響則由於訊號波長較長，往往不會進行較嚴謹的考量。但由於高速訊號的需求，
以及互相堆疊的結果，封裝體對訊號本身也產生了許多不必要的雜散效應，並破
壞了訊號或電源的完整性。 
為了評估這些效應，現今的封裝設計者採用的方式為將晶片及封裝體三維結
構進行疊合，並利用三維電磁模擬軟體進行模擬。然而，實際的封裝加上晶片的
結構相當複雜，若採用三維電磁模擬會使得產品的開發設計，或是除錯上會花費
過多的時間，並不是相當好的解決辦法。 
  
3 
 
參考文獻[1]另一個說明的則是修正 T 模型的理論，修正 T 模型理論可以將模
型頻寬推展至達到 1/2 波長的高頻段，修正 T 模型主要分為三大部分，第一部分為
核心電路，主要包含二串聯電感元件與互感，所有接地電容之總和，以及所有線
之間耦合電容之總和所組成。第二部分為一並聯回授網路(導納值為 Yp)及第三部
分的接地回授網路(阻抗值為Zg)共三部份完整描述電路的二大主要高頻諧振現象，
修正 T 模型如圖 2 所示。 
RP
CP LP
LS1 LS2
RS1 RS2
PORT2PORT1
Cg Lg1
Cg1
Zg YP
 
圖 2、差動長傳輸線之修正 T模型 
 
4.實驗與討論: 
4.1 封裝基板設計 
一般在選取封裝形態時，主要會考量被封裝的電路所需的 I/O 數、信號要求的
品質以及成本的多寡。由於本論文欲研究封裝之效應，於前一節說明的封裝種類
中，BGA 屬於特性較為明顯，且製程較容易取得，故採用本論文採用 BGA 封裝。
透過四層板封裝基板之 BGA 封裝可觀察到基板上走線、鍍穿孔以及 Power/Ground
之間產生的諧振腔效應等。本論文利用濾波器作為被封裝之晶片，透過 gold wire 
bond 將晶片四邊的 I/O 連接至 BGA 封裝基板的 finger。接著再透過走線及 via 傳
遞至最下層，最後再透過淚滴狀的連接線路接到 ball pad。 
 
 
5 
 
表 1、不同設計搭配之成品 
 
具接地環設計 不具接地環設計 
長
傳
輸
線
 
 
 
編號：LT_wGR_wTB 編號：LT_woGR_wTB 
短
傳
輸
線
 
 
 
編號：ST_wGR_wTB 編號：ST_woGR_wTB 
Without 
thermo 
ground 
ball 
  
編號：ST_wGR_woTB 編號：ST_woGR_woTB 
  
7 
 
另外一個基板傳輸效應考量則是接地環的設計，圖 5 為封裝基板設計有無接
地環的量測比較，兩者皆採用長傳輸線有 thermo ground ball 的設計。透過數據的
比較可觀察出接地環的有無對於相位的變化量並不大，至於損耗量的部分則是在
高頻諧振點會有產生諧振點改變的現象。此現象主要是由於傳輸線固定不動，所
以路徑上影響相位較明顯的電容電感值無太大變化，而在高頻時接地環所造成的
電容效應越來越明顯，所以導致了諧振點改變的現象。 
 
 
(a) S11(dB) (b) S21(dB) 
  
(c) S11(phase) (d) Sdd21(phase) 
圖 5、基板有無接地環比較 
 
至於 thermo ground ball 的部分，其主要影響的層面為完整封裝後的 SSN 等效
應，對於封裝基板本身的傳輸效應並不明顯，故於本處不加以討論。 
 
 
 
9 
 
接著討論 thermo ground ball 對封裝的效應，thermo ground ball 主要作為晶片
下方直接接地以及散熱的功用，結果發現無論有無 thermo ground ball 對於損耗或
相位的差異都不大。由於本論文採用的晶片並非主動晶片，於晶片下方亦無直接
接地的平面，可忽略封裝 thermo ground ball，只針對熱電效應或結構應力方面進行
考量，或是於未來將下一級乘載的效應納入考量的範圍。 
最後比較晶片完整封裝後傳輸線長短的差異性，圖 7 為封裝基板上傳輸線長
短的完整效應比較，兩者皆採用無接地環，有 thermo ground ball 的比較。觀察結
果可發現長傳輸線於高頻段時的損耗較差，頻率改變時的相位變化也較明顯。相
位結果與單純基板量測時相同，長傳輸線對於相位的影響較明顯。而損耗的部分
來說，長傳輸線明顯較短傳輸線來的差，說明對晶片與封裝基板來說，長傳輸線
的干擾現象較為明顯。故於封裝設計上，採用較短的傳輸線較為適合。 
 
(a) Sdd21(dB) (b) Sdd11(dB) 
 
(c) Sdd21(phase) (d) Sdd11(phase) 
圖 7、傳輸線長短之比較圖 
 
11 
 
等效電路模型與實際量測之比較如圖 9 所示，低頻通帶部分無論是損耗量或
是相位差異性皆不大，而高頻禁帶部分則損耗差異較大，分析其主因應為部分高
頻雜散效應之阻抗值較難估計，且於此模型中未加入晶片對封裝的互相干擾所至。
然而等效電路模型雖不能準確地預估其損耗情形，但對於諧振點出現的頻段整體
趨勢相當接近，而諧振點的位置即為效應較明顯的位置，若能改善諧振點的效應，
則相對地改善了整體封裝的效應，故在使用時亦可將其考量於設計上。 
  
(a) Sdd21(dB) (b) Sdd11(dB) 
  
(c) Sdd21(phase) (d) Sdd11(phase) 
圖 9、完整封裝與模型之比較圖 
  
 13 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
 
                                     日期：101年 8月 30日 
                                 
一、參加會議經過 
2012 國際電子封裝會議(ICEP2012)於 2012 年 4 月 17-20 日在日本東京盛大舉行，議程總計共 4
天。ICEP 國際會議為一國際盛大會議，每年與會人士皆超過 1000 人，在封裝產業中有著舉足輕重
的地位。參加人士除了亞太地區(中、日、台)的學者外，亦有遠從歐美與世界各大學的教授前來參
與此次的盛會。其中，與會人士亦不乏國際知名學者與會並作專題演講，此外亦有相當多有趣的
題目被發表在會議上。 
二、與會心得 
此次國際會議參與人士之多是一般會議無法比擬的，幾乎世界各地對封裝測試產業有著高度
期許及有深入研究探討的知名學者都有與會前往，舉凡封裝、電子、製程、測試、系統、TSV…等
等。並且發表許多有趣、有深度、有著高度見解的論文。能參加這次的盛會，並能親自聆聽到眾
多學者菁英展示其研究成果，感到十分榮幸。 
 且藉著參觀各學者提出之海報，並與其交流研究經驗及心得，對於自己的國際視野及研究廣度都有
提升。 
與會的過程中，許多知名廠家，如 ASE、SAMSUNG 及 INTEL 等皆發表相當多重量級論文，衝
擊最大的是有感於國內產業分工甚為縝密，好處是各司其職各有專長，但在產業上下游垂直整合
上，卻因分屬不同集團及利益而無法整合，在產品走向高度整合及系統化的世界潮流下，台灣的
學術界及產業界如能更緊密結合，相信會為學術界及產業製造另外一個高峰。而透過會議中與其
他與會人員的提問與相互討論，過程中激發出許多新的研究方向與自己能更加深入研究的部份，
也很感謝會議中許多學者的指教與鼓勵，讓我能有繼續深入研究的新動力與新方向。很榮幸有這
次參加會議的機會，獲益良多，並能將許多新看法與觀念帶回給學生，相互勉勵。 
 
計畫編號 
NSC 100－2221－E－390－028 
計畫名稱 
積體電路多晶片堆疊構裝系統之訊號整合與電磁干擾研究 
出國人員
姓名 
吳松茂 
服務機構
及職稱 
國立高雄大學 副教授 
會議時間 
101年 4月 17日至 
101年 4月 20日 會議地點 
Tokyo Big Sight 
會議名稱 
(中文)國際電子構裝會議 
(英文)International Conference on Electronics Packaging 
發表論文
題目 
(中文)封裝基板中新式鍍穿孔模型化建立與瞬時切換雜訊之抑制 
(英文) Via Design Intellectual Property and SSN Inhibition Solution in Packaging 
Substrate 
 15 
Study of cavity 
 
A. Cavity 
The multilayer power/ground plane stack-up is 
commonly used in high-speed packages and systems in 
order to accommodate feasible routings of the 
high-density interconnections and to reduce 
power/ground network impedance. These structures 
naturally become electromagnetic resonance cavities; 
the resonance frequency is determined by the dielectric 
constant of the insulator and the physical size of the 
plane cavity. When there is a source to excite the 
cavity resonance, the cavity becomes a significant 
source of radiated field emission from the 
power/ground plane edge(5). One of the important 
sources of cavity resonance excitation is disrupted 
return current at high-speed signal lines as illustrated 
in Fig. 1(6)-(9). The return current is disrupted when the 
signal line change their reference planes 
(power/ground planes) through via. Then, the disrupted 
return current produces a high degree of voltage 
fluctuation at the reference planes around the via, 
where the line impedance becomes very high owing to 
the broken return current path. In particular, at cavity 
resonance frequency, the trace impedance becomes 
extremely huge, causing a very large amount of 
voltage fluctuation between the reference planes and a 
strong high-frequency electric field at the edge of the 
power/ground plane cavity as a consequence(10). 
In package or PCB, when transmission of signal 
needs to change layer, it needs the aid of via (plated 
through hole). In multi-layer board, when signal 
propagate through via at resonance modes, the signal 
reference planes will induce current return path, as 
shown below for Fig. 1. Due to the discontinuity of 
current return path, return signal will jump through the 
reference plane. Since the height of PCB is much 
smaller than the length and width, standing waves 
reflect back and forth between the internal of PCB, and 
standing waves were formed by electromagnetic waves 
in the internal of PCB. There is a part of energy radiate 
outward. It starts to reflect and transmit in the internal 
of PCB, and it resonates, that is SSN. 
 
Figure 1 Illustration of the current return path of 
cavity in three dimensions interconnection. 
B. Cavity Modes 
By studying and utilizing the cavity theory to 
analyze the characteristics of PCB with three 
dimensions interconnection, it can be inferred that the 
resonance frequency can be predicted. It’s dependent 
on the relative permittivity of medium material and the 
dimension of board. It follows the equation as shown 
below for eq.(1), where a and b represent the length 
and width of PCB respectively, c is the velocity of 
light, and both m and n represent the cavity mode. 
 
22
22













b
n
a
mC
f
r
mn

 (1) 
It can be verify cavity mode of PCB with three 
dimensions interconnection by utilizing the full-wave 
EM simulator and applying the four layers laminate 
substrate. Moreover, the dielectric material is BT 
where the relative permittivity of 3.9 as shown in Fig. 
2. The statistics of cavity mode and resonant frequency 
is shown as shown in Table I and Fig. 3. 
 
 
Figure 2  Illustration of the cross-section. 
TABLE I Comparison of Cavity Modes 
Dimension of board Cavity mode Resonant frequency 
a b m n Prediction Reality 
15mm 15mm 2 0 10.12GHz 10.1 GHz 
15mm 15mm 0 2 10.12 GHz 10.1 GHz 
15mm 15mm 2 2 14.32 GHz 14.4 GHz 
15mm 15mm 4 0 20.25 GHz 20.1 GHz 
15mm 15mm 0 4 20.25 GHz 20.1 GHz 
 
 
 
 
 17 
 
Figure 9 The structure of square slot antenna method. 
 
Figure 10 The top-view of square slot antenna method. 
 
Figure 11 Insertion loss of the square slot antenna method 
with different dimensions. 
 
Fig. 11 illustrates the different effect of different 
dimension of the board. According to Fig. 9, the effect 
of improvement is gradually more significant as the 
dimension of square slot antenna increases. 
Consequently, the larger dimension increases, the 
lower resonant frequency shifts. 
 
CONCLUSION 
 
In this paper, a designing concept is proposed in 
order to support efficient improvement in signal 
integrity. Based on the concept, band-pass filter and 
square slot antenna are embedded in power/ground 
plane to enable signal to pass through at resonant 
frequency. Differently, utilizing the filter method can 
effectively reduce loss at designed frequency and move 
the cavity mode to higher frequency. In the other hand, 
utilizing the square slot antenna method can effectively 
reduce loss at designed frequency but move the cavity 
mode to lower frequency, as shown in Fig. 12. In 
conclusion, it will make these methods useful for 
circuit designer and suitable for many three 
dimensions interconnection applications. 
 
Figure 12 The illustration of conclusion of improvement 
methods. 
REFERENCES 
 
(1) T. Sudo, H. Sasaki, N. Masuda, and J. L. Drewniak 
“Electromagnetic interference (EMI) of 
system-on-package (SoP),” IEEE Trans. Adv.Packag., 
vol. 27, no. 2, pp. 304–314, May 2004 
(2) W. Xiao-Xiao and S. Dong-Lin, “The Influence of 
Power/Ground Resonance to Via's SSN Noise Coupling 
in Multilayer Package and Three Mitigating Ways,” in 
Electronic Materials and Packaging, 2006. EMAP 2006. 
International Conference on, 2006, pp. 1-5. 
(3) R. L. Chen, J. Chen, T. H. Hubing, and W. Shi, “Via 
coupling within power-return plane structures 
considering the radiation loss,” in 2004. EMC 2004. 
2004 International Symposium on Electromagnetic 
Compatibility, 2004, pp. 386-391 vol.2. 
(4) M. Leone, “The radiation of a rectangular power-bus 
structure at multiple cavity-mode resonances, ”IEEE 
Trans, Electromagnetic Compatibility, vol. 45, 
pp.486-492, Aug. 2003. 
(5) S. Radu and D. Hockanson, “An investigation of PCB 
radiated emissions from simultaneous switching noise,” 
in Proc. IEEE Int. Symp. Electromagn. Compat., Seattle, 
WA, Aug. 1999, pp. 893–898. 
(6) J. S. Pak, J. Kim, H. Lee, J. Byun, and J. Kim, 
“Coupling of through hole signal via to power/ground 
resonance and excitation of edge radiation in multilayer 
PCB,” in Proc. IEEE Int. Symp. Electromagn. Compat., 
Boston, MA, Aug. 2003, pp. 231–235. 
(7) C. Wang, J. L. Drewniak, and J. Nadolny, “Anticipating 
EMI using transfer functions and signal integrity 
information,” in Proc. IEEE Int. Symp. Electromagn. 
Compat., Boston, MA, Aug. 2003, pp. 695–698. 
(8) S. Haga, K. Nakano, and O. Hashimoto, “Reduction in 
radiated emission by symmetrical power-ground layer 
stack-up PCB with no open edge,” in Proc. IEEE Int. 
Symp. Electromagn. Compat., Minneapolis, MN, Aug. 
2002, pp. 253–257. 
(9) T. Harada, H. Sasaki, and T. Kuriyama, “Radiated 
emission from multilayer PCB with traces placed 
between power/ground planes, ” in Proc. IEEE Int. 
 
Symp. Electromagn. Compat., Minneapolis, MN,Aug. 2002, 
pp. 262–267. 
(10) J. S. Pak, H. Kim, J. Lee, and J. Kim, “Modeling and 
Measurement of Radiated Field Emission From a 
Power/Ground Plane Cavity Edge Excited by a 
Through-Hole Signal Via Based on a Balanced TLM 
and Via Coupling Model,” IEEE Transactions on 
Advanced Packaging, vol. 30, pp. 73-85, 2007.  
 2 
 
Via Design Intellectual Property and SSN Inhibition Solution in Packaging 
Substrate 
 
Chi-Lin Li, Ng Sin Shyh, Sung-Mao Wu, Po-Hui Yu, Yuan-Ming Wu 
Department of Electrical Engineering, National University of Kaohsiung 
No. 700, Kaohsiung University Road, Nan-Tzu District, Kaohsiung, 81148, Taiwan, R.O.C. 
 
Abstract 
 
  In this paper, some effective methods for the signal integrity have been proposed. And a novel via model as 
design intellectual property is developed with discontinuity effect causing by power distribution system. Besides, 
the characteristic of cavity modes by predicting the resonance frequency is verified. A LC-resonant structure is used 
to model this discontinuity effect. A Novel via model simulation compare with Electromagnetic simulation. It can 
testify the effect of cavity by utilizing the full-wave numerical method. Based on the concept, a filter is embedded 
in power/ground plane to enable signal to pass through at resonant frequency. Utilizing filter method can effectively 
reduce loss at designed frequency and shift the cavity mode to higher frequency.  According to these methods, the 
design concept is imported around via and its effective characteristic is suitable for improvement at resonance 
frequency. 
 
Introduction 
 
Recently, as an alternative solution for the low-cost 
and highly integrated system with multiple 
functionalities, system-on-package (SoP) technology 
has emerged(1). The SoP brings multiple semiconductor 
contains of various passive and devices such as 
resistors, capacitors, inductors, waveguides, filters, and 
RF/antennas, as well as semiconductor processes into a 
single package. To integrate those passive devices and 
semiconductor processes into a SoP, it must have 
countless closely spaced metallic interconnection 
structures such as traces, vias, pads, plane, and cavities 
in a small package. These densely spaced 
interconnection structures become sources of 
high-frequency noise generation and noise receiver, 
generating serious signal and power integrity 
problems.  
Especially, when return current path is disturbed by 
such interconnection structures, noise and radiated 
emission generated and coupled, which may lead to 
serious signal and power integrity problems. When the 
high-frequency signal is transmitted through parallel 
plane by the via, it encounters discontinuities at its 
reference planes, where the high frequency TEM 
waves are not guided smoothly between signal trace 
and the reference plane. As a result, the 
electromagnetic wave energy between the signals and 
return currents are redistributed, and electromagnetic 
waves at the parallel planes cavity are excited due to 
the absence of continuous return current plane at the 
via neck. The loaded energy is a main source of PCB 
edge radiation, and at the same time, at resonance 
frequency of the resonator formed by the package's 
parallel planes, the noise electromagnetic energy in 
parallel plane cavity, such as SSN (Simultaneous 
Switching Noise), is more easily to be coupled into via 
too, which may cause the deterioration of the signal on 
the via(2).  
Power and ground-plane noise, also known as SSN, 
inductive noise or Delta-I noise, can appear in printed 
circuit board (PCB) and multichip module (MCM) 
designs when a high-speed time varying or a transient 
current flows through a via. Due to via discontinuity, 
part of the power is transmitted into the substrate and 
coupled to other devices on the PCB. The signal 
coupled to other devices may cause signal integrity and 
electromagnetic compatibility (EMC) issues. As the 
clock frequency increases and the rise time decreases, 
the likelihood of significant mutual coupling occurring 
between a via and its neighboring devices increases. 
The signal can also radiate into its environment and 
cause electromagnetic interference (EMI) 
problems(3)(4). 
The challenge of signal integrity is expected to 
increase in recent years and even as systems become 
smaller. In addition, the engineers need to design high 
performance electronic products within limited time. 
So accomplishing many circuit interconnections in a 
small PCB is necessary. The designers not only 
consider circuit interconnections but also ponder 
circuit performance. With gigabit signals being 
propagated through the package and board, the ability 
to maintain signal integrity in the system becomes very 
critical.  
 
 4 
 
Figure 3 Cavity effect caused by via when signal changes 
layers in three dimensions interconnection. 
Novel via model is presented in Fig.4, and 
comparison with Electromagnetic simulation and 
model is shows in Fig. 5. 
Cpad2-pad3
L1Lpad1
Cp1
Cpad3-pad4
L3
PORT1 PORT2
Lpad2L2
Cpad1-pad2
L-returnCgnd
Cp2
R
 
Figure 4 Via model 
 
Figure 5 Result Comparison between electromagnetic 
simulation and model simulation. 
 
IMPROVEMENT 
 
Due to the discontinuous effect of cavity at resonant 
frequency, it distorts the signal transmission. Thus, 
some available approaches to improve the signal 
integrity of cavity are introduced, such as antenna and 
filter. According to the characteristics of filter and 
antenna, they allow the signal to transmit or receive 
only at the designed frequency. Consequently, utilizing 
the characteristics of filter and antenna will support the 
signal to transmit more completely, as shown in Fig. 6.  
 
Figure 6 Designing concept of methods in this paper. 
A. Filter Solution 
In terms of the prototype of the filters, it conforms to 
the structure and fits in with the dimension of board. 
Hence the structure of filter is inserted around via to 
reform the discontinuous effect. It can achieve the 
designing concept by controlling the parameter of filter 
such as length, width and the feed-in. Fig.7 illustrates 
the structures of two filter methods with some 
differences. Method2 has trace reference plane and 
relatively larger feed-in width. According to method1, 
the resonant frequency effectively shifts to higher 
frequency, but causes a greater loss. In the other hand, 
method2 makes resonant frequency to move to much 
higher frequency and cause smaller loss, as shown 
below in Fig.8. 
 
(a) (b) 
Figure 7 The structure of filter method 1(a) and 2(b).  
 
Figure 8 Insertion loss of two filter methods. 
B. Square Slot Antenna 
In this paragraph, the similar concept to design an 
improvement method of signal integrity in three 
dimensions interconnection is introduced. In terms of 
the prototype of square slot antenna, it also conforms 
to the structure and fits in with the dimension of board. 
Hence the structure of antenna is inserted around via to 
reform the discontinuous effect, as shown in Fig. 9 and 
Fig. 10. The size of slot is held fixedly for 0.1mm. 
0 1 2 3 4 5 6 7 8 9 10
Frequency(GHz)
-30
-25
-20
-15
-10
-5
0
In
s
e
rt
io
n
 L
o
s
s
 (
d
B
)
-100
-80
-60
-40
-20
0
20
40
60
In
s
e
rtio
n
 L
o
s
s
 (P
h
a
s
e
)Model (dB)
HFSS (dB)
Model(phase)
HFSS(phase)
 
 
 
 6 
Symp. Electromagn. Compat., Minneapolis, MN,Aug. 2002, 
pp. 262–267. 
(10) J. S. Pak, H. Kim, J. Lee, and J. Kim, “Modeling and 
Measurement of Radiated Field Emission From a 
Power/Ground Plane Cavity Edge Excited by a 
Through-Hole Signal Via Based on a Balanced TLM 
and Via Coupling Model,” IEEE Transactions on 
Advanced Packaging, vol. 30, pp. 73-85, 2007.  
 
 
100 年度專題研究計畫研究成果彙整表 
計畫主持人：吳松茂 計畫編號：100-2221-E-390-028- 
計畫名稱：積體電路多晶片堆疊構裝系統之訊號整合與電磁干擾研究 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 2 0 100% 
專利申請名稱: 
1.可實現非換層
結構三維雙面互
連多埠直接校正
之穿透/線校正治
具之新式軟性電
路核心印刷電路
板製程 
2.可實現非換層
結構三維雙面互
連多埠直接校正
之穿透/線  校正
治具之新式金屬
核心印刷電路板
製程 
專利 
已獲得件數 0 0 100% 
件 
 
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 1 0 100% 
人次 
 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
國外 論文著作 
研討會論文 1 0 100% 
篇 
APMC  
 
Manufacture of 
Novel 
Double-Side 
Direct Thru Kit 
with
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□未達成目標（請說明，以 100 字為限） 
□實驗失敗 
□因故實驗中斷 
□其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：□已發表 □未發表之文稿 ■撰寫中 □無 
專利：■已獲得 □申請中 □無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100 字為限） 
APMC 論文投稿:  
 
1.Manufacture of Novel Double-Side Direct Thru Kit with Non-exchange Layer 
Structure Base on General PCB Process 
 
2.Novel Double-side Direct Thru Kit Design and Analysis with Non-exchange Layer 
Structure 
 
專利: 
 
1.可實現非換層結構三維雙面互連多埠直接校正之穿透/線校正治具之新式軟性電路核心
印刷電路板製程 
 
2.可實現非換層結構三維雙面互連多埠直接校正之穿透/線校正治具之新式金屬核心印刷
電路板製程 
 
 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
封裝設計的時程往往佔據了封裝廠生產大部分的時間，本研究對於此一問題提出了透過基
板效應分析及建立等效模型的方式解決該項問題。 
本研究利用四層板 FR-4 製程設計六種不同的 BGA 封裝基板，分別為傳輸線長短、接地環
有無以及 thermo ground ball 有無的差異的搭配組合。藉由雙面量測系統進行量測後，
進行比較得到以下幾個特點─較短的傳輸線可使得相位變化較穩定、增加接地環時，高頻
