description: 'TODO: Confirm all the 3 NAND cells of clock mux in both PHY_TOP and
  Slice level are placed closely (distance <= 10um) and there is NO buffer/inverters
  inserted between the nand0/nand1 and nand2.'
requirements:
  value: N/A
  pattern_items: []
input_files: []
waivers:
  value: N/A
  waive_items: []
