# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/Stefan/Documents/GitHub/ECE5440/Lab1_BUCUR_S/sim1/Lab1_BUCUR_S_sim1.mpf
# Loading project Lab1_BUCUR_S_sim1
# Compile of decoder7_tb.v was successful.
# Compile of decoder7.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.decoder7_tb
# vsim -gui work.decoder7_tb 
# Start time: 20:47:14 on Jan 30,2020
# Loading work.decoder7_tb
# Loading work.decoder7
add wave -position insertpoint  \
sim:/decoder7_tb/num \
sim:/decoder7_tb/display
run -all
# End time: 20:52:02 on Jan 30,2020, Elapsed time: 0:04:48
# Errors: 0, Warnings: 0
