$date
	Sat Dec  2 20:03:13 2017
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testFinal $end
$var wire 1 ! out $end
$var wire 1 " out_bar $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module myFinal $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ! out $end
$var wire 1 " out_bar $end
$var wire 1 ) w $end
$var wire 1 * x $end
$var wire 1 + y $end
$var wire 1 , z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
1'
0&
0%
1$
0#
1"
0!
$end
#100
0"
1!
1+
1*
1%
1(
0$
0'
#200
1"
0!
1,
1)
1#
1&
1$
1'
#300
0+
1"
0*
0!
0)
0,
0#
0&
0$
0'
0%
0(
#400
0"
1!
1+
1*
1#
1&
1%
1(
#500
