# ALU_VHDL_QuartusII

An old lab from second year of uni.
Basic design of an ALU written in VHDL simulated in quartus II on an Altera FPGA board
