#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar  2 13:32:17 2018
# Process ID: 5696
# Current directory: C:/Progetto_Reti_Logiche/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5500 C:\Progetto_Reti_Logiche\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Progetto_Reti_Logiche/project_reti_logiche/vivado.log
# Journal file: C:/Progetto_Reti_Logiche/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 516.645 ; gain = 40.320
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Fri Mar  2 13:33:21 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
launch_simulation -simset sim_4 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1053.785 ; gain = 462.422
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010001001...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000110000001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000101111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100000111000001110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000011111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011011100110010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111010111110001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101000001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111011111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100100000110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011100000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001110...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111011100001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001101001010110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100101100110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100101100101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100110100101011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011001011010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000010011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001001011000110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010011101110111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011100010100110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101100010111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100010111011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000011000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010111000000")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001001000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101001101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010101010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111110101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000001010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000111010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010101111011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010000010100100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001111001001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000011111100001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010011100001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010111111100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100111000010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000000110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000111011101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001111111100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111100100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000011011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111011101111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000000000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100000111011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101101110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100001101101000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001110111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111011110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101010101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101001110011110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001000011100001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001110000011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110001000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100111000011011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010111110101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100101101001011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000100000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000110110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111111100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111000010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110011001111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100110011010011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001011010011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011110100001111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011001010110010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1101")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000110110100")(0...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1581.242 ; gain = 525.180
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Failure: Simulation Ended!, test passed
Time: 10537500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 10537500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 114
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 1602.875 ; gain = 0.770
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 1602.875 ; gain = 19.629
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:01:50 . Memory (MB): peak = 1602.875 ; gain = 1011.512
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 13:37:32 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 13:37:32 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp1/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp1/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.424 . Memory (MB): peak = 1733.234 ; gain = 2.910
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.424 . Memory (MB): peak = 1733.234 ; gain = 2.910
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1850.719 ; gain = 223.645
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 13:47:05 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 13:47:05 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp2/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp2/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.417 . Memory (MB): peak = 1969.738 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.417 . Memory (MB): peak = 1969.738 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1969.738 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 13:52:21 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 13:52:21 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp3/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp3/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1981.254 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1981.254 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1981.254 ; gain = 9.020
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 13:57:17 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 13:57:17 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp4/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp4/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1993.676 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1993.676 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1993.676 ; gain = 8.480
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 14:02:58 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 14:02:58 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp5/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp5/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 2005.641 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 2005.641 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2013.176 ; gain = 16.035
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 14:06:39 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 14:06:39 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp6/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp6/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.378 . Memory (MB): peak = 2022.832 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 2022.832 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2023.535 ; gain = 8.902
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
close_design
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: RESET RICEVUTO
Time: 115 ns  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 120 ns  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero soglia: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_min: 
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_min: 
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5932500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 5932500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5947500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5947500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6022500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 6022500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6037500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6037500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6112500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 6112500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6202500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 6202500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6217500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6217500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6292500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 6292500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6382500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 6382500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6397500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6397500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 6412500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 6412500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6472500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 6472500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6487500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6487500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6562500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 6562500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6652500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 6652500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6742500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 6742500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6832500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6832500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6922500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 6922500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7012500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7012500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7102500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7102500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7192500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 7192500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7282500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 7282500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7372500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 7372500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7462500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7462500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7552500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 7552500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7642500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 7642500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7732500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 7732500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7822500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 7822500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7912500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 7912500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8002500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 8002500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8092500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 8092500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8167500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 8167500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8167500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8167500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8182500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 8182500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8197500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8197500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8362500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 8362500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8377500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8377500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8452500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 8452500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8467500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8467500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8527500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 8527500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8527500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 8527500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8542500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 8542500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8617500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 8617500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8617500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8617500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8632500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 8632500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8707500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 8707500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8707500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8707500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8722500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 8722500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8812500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 8812500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8902500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 8902500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8917500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8917500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 10192500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10192500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10612500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 10612500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10627500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10627500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10702500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 10702500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10717500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10717500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10792500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 10792500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10807500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10807500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10882500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 10882500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10897500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10897500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10972500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 10972500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10987500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10987500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11062500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 11062500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11077500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11077500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11152500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11152500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11167500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11167500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11242500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 11242500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11332500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 11332500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11422500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 11422500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11512500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11512500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11602500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11602500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11692500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 11692500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11782500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 11782500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11872500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 11872500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11962500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 11962500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12052500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 12052500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12142500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12142500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12232500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 12232500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12322500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 12322500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12412500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 12412500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12502500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 12502500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12592500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 12592500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12682500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 12682500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12772500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 12772500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12862500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 12862500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12952500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 12952500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13042500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 13042500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13132500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 13132500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13222500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 13222500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13312500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13312500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13402500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 13402500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13492500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 13492500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13582500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 13582500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13672500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 13672500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13762500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13762500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13852500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13852500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13942500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 13942500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14032500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 14032500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14122500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 14122500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14212500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 14212500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14302500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14302500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14392500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 14392500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14482500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 14482500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14572500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 14572500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14662500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 14662500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14752500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 14752500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14842500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 14842500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14932500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 14932500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15022500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 15022500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 169
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15112500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 15112500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 170
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15202500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 15202500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 171
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15292500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 15292500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 172
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15382500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 15382500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 173
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15472500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15472500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 15532500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore area: 
Time: 15532500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 15532500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__46  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 15607500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 15607500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2023.535 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs impl_1
[Fri Mar  2 14:16:39 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 14:16:39 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp7/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp7/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.350 . Memory (MB): peak = 2023.535 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.351 . Memory (MB): peak = 2023.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2023.535 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
[Fri Mar  2 14:20:55 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 14:20:55 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp8/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp8/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.441 . Memory (MB): peak = 2023.535 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.441 . Memory (MB): peak = 2023.535 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2023.535 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
[Fri Mar  2 14:26:08 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 14:26:08 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp9/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp9/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2023.535 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.298 . Memory (MB): peak = 2023.535 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2023.535 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: RESET RICEVUTO
Time: 115 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 120 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero soglia: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_min: 
Time: 5902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 5962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 6412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 6502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 6502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 6562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 6652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 6742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 6832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 7012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7192500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7192500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7282500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 7282500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7372500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 7372500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7462500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 7462500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7552500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7552500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7642500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 7642500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7732500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 7732500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7822500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 7822500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7912500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 7912500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 8002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 8092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 8227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 8362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 8482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 8497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 8902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 10477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10552500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 10552500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10552500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10552500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 10567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10642500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 10642500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10642500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10642500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10732500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 10732500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10732500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10732500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10822500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 10822500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10822500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10822500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10912500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 10912500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10912500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10912500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 11002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 11002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 11152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 11242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 11332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 11422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 11602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 11692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 11782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 12052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 12232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 12322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 12412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 12592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 12682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 12772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 12862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 12952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 13042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 13132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 13222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 13312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 13402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 13492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 13582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 13762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 13852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 13942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 14032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 14302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 14392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 14482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 14572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 14752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 14842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 14932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15022500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15022500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 15112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 15202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 15292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 15382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 169
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15472500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 15472500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 170
Time: 15547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 15562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 171
Time: 15637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 15652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 172
Time: 15727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 15742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 173
Time: 15817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 15892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore area: 
Time: 15892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20938
Time: 15892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: FAIL high bits
Time: 15967500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 15967500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 110
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2023.535 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: RESET RICEVUTO
Time: 115 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 120 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero soglia: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_min: 
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 5902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_min: 
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 5932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 6532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 6532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 8182500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8182500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 10582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 169
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 170
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 171
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 172
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 173
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore area: 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 16072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 16087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 16087500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16087500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2023.535 ; gain = 0.000
launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim/xsim.dir/project_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  2 14:37:29 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_3:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: RESET RICEVUTO
Time: 115 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 120 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero soglia: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_min: 
Time: 2647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 2662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_min: 
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 2737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 2752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 2842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 2842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 2992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 3187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 3202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 3292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 3472500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3472500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 3532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 3622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 3622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 3832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 3922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 3922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 4072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 4162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 4252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 4252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 4447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 4447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4462500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 4462500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 4552500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 4552500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 4612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 4702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 4702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 5077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 5092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 5167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5182500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 5182500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 5257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 5272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 5347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 5362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 5437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 5527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 5527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 5602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 5782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 5962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 6037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 6052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 6127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 6127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 6142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 6292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 6382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6472500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 6472500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 6562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 6652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 6742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 6892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 6982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 7072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 7162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 7252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 7342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 8002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 8092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 8227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 8377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 8392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 8467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 8482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 8812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 8947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 8947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 8962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 9112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 9202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 9292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 9382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 9667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 9667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 9682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 9832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 9922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 10012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 10102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 10702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 11197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 11212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 11302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 12052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 12142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 12232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 12322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 12412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 12502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 12652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 12742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 12832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 12922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 13102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 13852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 14002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 14392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 14482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 14632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 14932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 15082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 15172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 15262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 15547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 15562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 15652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 15652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 15712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 15802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 15802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 16027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 16042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 16117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 16132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 16207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 16222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 16297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 16312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 16387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 16402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 16477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 16567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 16582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 16657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 16672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 16747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 16762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 16837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 16852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 16927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 16942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 17017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 17032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 17107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 17122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 17197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 17212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 17287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 17302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 17377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 17392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 17467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 17482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 17557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 17572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 17647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 17662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 169
Time: 17737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 17752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 170
Time: 17827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 17842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 171
Time: 17917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 17932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 18007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 172
Time: 18007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 18007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 18007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 18022500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 18022500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 18037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 18037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 18097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 173
Time: 18097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 18097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 18097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 18112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 18112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 18127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 18127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 18172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore area: 
Time: 18172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 18172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 18232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 18247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 18247500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd
$finish called at time : 18247500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2024.508 ; gain = 0.973
launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim/xsim.dir/project_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  2 14:37:49 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: RESET RICEVUTO
Time: 115 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 120 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero soglia: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore area: 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 382500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd
$finish called at time : 382500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd" Line 116
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2033.094 ; gain = 8.586
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: RESET RICEVUTO
Time: 115 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 120 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero soglia: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 255
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore area: 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 382500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd
$finish called at time : 382500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2054.746 ; gain = 21.574
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs impl_1
[Fri Mar  2 14:38:22 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 14:38:22 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 540 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp10/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp10/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 2067.117 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 2067.117 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.117 ; gain = 8.203
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: RESET RICEVUTO
Time: 115 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 120 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero soglia: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_min: 
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 5902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_min: 
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 5932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 6532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 6532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 8182500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8182500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 10582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 169
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 170
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 171
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 172
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 173
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 16117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 16132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 16132500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16132500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2115.480 ; gain = 8.715
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_3:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: RESET RICEVUTO
Time: 115 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 120 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero soglia: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_min: 
Time: 2647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 2662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_min: 
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 2737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 2752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 2842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 2842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 2992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 3187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 3202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 3292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 3472500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3472500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 3532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 3622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 3622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 3832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 3922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 3922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 4072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 4162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 4252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 4252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 4447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 4447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4462500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 4462500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 4552500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 4552500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 4612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 4702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 4702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 5077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 5092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 5167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5182500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 5182500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 5257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 5272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 5347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 5362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 5437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 5527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 5527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 5602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 5782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 5962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 6037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 6052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 6127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 6127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 6142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 6292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 6382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6472500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 6472500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 6562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 6652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 6742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 6892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 6982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 7072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 7162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 7252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 7342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 8002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 8092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 8227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 8377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 8392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 8467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 8482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 8812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 8947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 8947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 8962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 9112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 9202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 9292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 9382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 9667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 9667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 9682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 9832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 9922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 10012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 10102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 10702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 11197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 11212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 11302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 12052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 12142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 12232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 12322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 12412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 12502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 12652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 12742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 12832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 12922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 13102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 13852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 14002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 14392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 14482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 14632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 14932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 15082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 15172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 15262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 15547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 15562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 15652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 15652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 15712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 15802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 15802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 16027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 16042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 16117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 16132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 16207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 16222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 16297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 16312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 16387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 16402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 16477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 16567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 16582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 16657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 16672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 16747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 16762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 16837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 16852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 16927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 16927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 16927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 16927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 16942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 17017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 17032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 17107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 17122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 17197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 17212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 17287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 17302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 17377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 17392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 17467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 17482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 17557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 17572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 17647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 17662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 169
Time: 17737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 17752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 170
Time: 17827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 17842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 17917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 171
Time: 17917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 17917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 17917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 17932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 18007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 172
Time: 18007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 18007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 18007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 18022500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 18022500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 18037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 18037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 18097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 173
Time: 18097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 18097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 18097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 18112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 18112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 18127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 18127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 18172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 18277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 18292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 18292500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd
$finish called at time : 18292500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2123.910 ; gain = 7.570
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: RESET RICEVUTO
Time: 115 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 120 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero soglia: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 397500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd
$finish called at time : 397500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd" Line 116
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2126.273 ; gain = 0.000
current_sim simulation_7
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: RESET RICEVUTO
Time: 115 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 120 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero soglia: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 255
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 382500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd
$finish called at time : 382500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2126.273 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs impl_1
[Fri Mar  2 15:01:31 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 15:01:31 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 539 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp11/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp11/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 2136.707 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.406 . Memory (MB): peak = 2136.707 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2136.707 ; gain = 8.332
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: RESET RICEVUTO
Time: 115 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 120 ns  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: RESET RICEVUTO
Time: 127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero colonne: 
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero righe: 
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: numero soglia: 
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_min: 
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 5902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_min: 
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 5932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore y_max: 
Time: 6532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 6532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 8182500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8182500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore x_max: 
Time: 10582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 169
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 170
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 171
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 172
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 173
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: valore pixel: 
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 16132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: DONE 
Time: 16147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2136.707 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs impl_1
[Fri Mar  2 15:10:32 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 15:10:32 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 539 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp12/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp12/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.327 . Memory (MB): peak = 2136.707 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 2136.707 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2136.707 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run impl_1
launch_runs impl_1
[Fri Mar  2 15:15:56 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 539 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp15/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp15/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.332 . Memory (MB): peak = 2143.055 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 2143.055 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2143.055 ; gain = 6.348
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs impl_1
[Fri Mar  2 15:21:22 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 15:21:22 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp16/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp16/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2145.910 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.091 . Memory (MB): peak = 2145.910 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2146.715 ; gain = 3.660
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2193.059 ; gain = 46.344
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1
[Fri Mar  2 15:26:54 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
launch_runs impl_1
[Fri Mar  2 15:29:57 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 539 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'project_reti_logiche' is not ideal for floorplanning, since the cellview 'project_reti_logiche' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp19/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp19/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.342 . Memory (MB): peak = 2210.633 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 2210.633 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2210.633 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
[Fri Mar  2 15:34:17 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 15:34:17 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp20/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp20/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2210.633 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2210.633 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2210.633 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
[Fri Mar  2 15:41:00 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 15:41:00 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp21/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp21/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2215.223 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2215.223 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2215.223 ; gain = 4.590
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1
[Fri Mar  2 15:45:03 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
launch_runs impl_1
[Fri Mar  2 15:46:19 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp24/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp24/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2215.223 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2215.223 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2215.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: FAIL low bits
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2221.184 ; gain = 5.961
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_11
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: FAIL low bits
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2244.063 ; gain = 15.000
reset_run impl_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: FAIL low bits
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2244.641 ; gain = 0.578
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: FAIL low bits
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2244.898 ; gain = 0.258
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: FAIL low bits
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2246.281 ; gain = 1.383
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2261.148 ; gain = 14.867
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 2692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 2872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 2962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 3232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 3322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 3412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 3592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 3772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 3862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 3952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 4042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 4132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 4222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 4402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 4492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 4582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 4672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 5032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 5122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 5212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 5302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 5392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 5482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 5572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 5662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 5752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 5842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 5992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 6082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 6172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 6262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 6352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 6442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 6592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 6682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 6772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 6862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 6952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 7042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 7312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 7402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 8032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 8122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 8272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 8422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 8752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 8842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 8992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 9082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 9172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 9262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 9352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 9442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 9802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 9892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 9982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 9997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 10072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 10162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 10672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 10762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 11272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 11362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11992500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 12172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 12262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 12352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 12442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 12532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 12622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 12712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 12802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 12892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 12982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 13072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 13162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 13882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 13972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 14062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 14422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 14512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 14602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 14692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 14872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 14962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 15052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 15142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 15232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 15322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 15502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 15682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 15772500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2263.402 ; gain = 0.000
current_sim simulation_9
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_3:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 352500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 442500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 622500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 802500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 1072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 1162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 1252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 1342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 1432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1792500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1882500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1972500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 1987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 2062500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 2152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 2242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 2332500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 2422500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 2512500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2602500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 2752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 2902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 2902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 2917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 2917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 3052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 3202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 3292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 3382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 3532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 3682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 3832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 3982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 3982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 3997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 3997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 4072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 4162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 4312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4462500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 4462500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 4612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 4762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 4852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 4942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 4957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 5092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5182500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 5182500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 5272500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 5362500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 5452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 5542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5692500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 5782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 5872500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 5962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 5962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 6052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 6142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 6292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 6382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6472500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 6472500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 6562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 6652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 6742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 6892500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 6982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 6982500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 7072500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 7162500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 7252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 7342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 7492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 7582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 7672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 7762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 7852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 7942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 8092500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8242500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 8392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 8482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 8572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 8662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 8812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 8962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 8962500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 9112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 9202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 9292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 9382500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 9532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 9682500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 9832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 9922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 9922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 9937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 9937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 10012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 10102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 10252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 10342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 10432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 10522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 10612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 10702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 10852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 10942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 11122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 11212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 11302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 11452500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 11542500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 11632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 11722500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 11812500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 11902500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 12052500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 12142500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 12232500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 12322500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 12412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 12502500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 12652500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 12742500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 12832500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 12922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 12922500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 13012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 13102500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 13252500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 13342500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 13432500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13522500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 13612500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 13702500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 13852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 13852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 14002500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 14152500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 14302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 14392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 14482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 14632500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 14782500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 14932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 14932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 15082500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 15172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 15262500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 15412500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 15562500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 15712500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 15862500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 15877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 15952500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 15967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 1
Time: 16042500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 16132500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 16222500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 16312500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 16402500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16492500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 16582500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 16672500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 16762500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 16852500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 16942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 16942500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 16957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 16957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 17032500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 17122500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 17212500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 17302500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 17392500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 17482500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 17572500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 17662500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 17752500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 17842500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 17932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 17932500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 17947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 17947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 18022500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 18022500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 18037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 18037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n colonna: 
Time: 18112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 0
Time: 18112500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: n riga: 
Time: 18127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 18127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 18172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 18307500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd
$finish called at time : 18307500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2263.402 ; gain = 0.000
current_sim simulation_10
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 412500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd
$finish called at time : 412500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd" Line 116
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2274.379 ; gain = 10.977
current_sim simulation_11
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 382500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd
$finish called at time : 382500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2274.379 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs impl_1
[Fri Mar  2 16:03:52 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 16:03:52 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp25/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp25/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2304.207 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2304.207 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2304.207 ; gain = 8.191
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_4 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011010000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100001111000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111101011111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2394.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Failure: Simulation Ended!, test passed
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2423.719 ; gain = 119.512
launch_simulation -simset sim_3 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/synth/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011010000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100001111000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111101011111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2423.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_3:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Failure: Simulation Ended!, test passed
Time: 18307500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd
$finish called at time : 18307500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2432.844 ; gain = 9.125
launch_simulation -simset sim_2 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011010000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100001111000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111101011111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2432.844 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Failure: Simulation Ended!, test passed
Time: 412500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd
$finish called at time : 412500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd" Line 116
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2440.109 ; gain = 7.266
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011010000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100001111000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111101011111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/xsim.dir/project_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  2 16:09:33 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2440.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Failure: Simulation Ended!, test passed
Time: 382500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd
$finish called at time : 382500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2453.414 ; gain = 13.305
launch_simulation -simset sim_4 -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/impl/func/xsim/project_tb_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/impl/func/xsim/project_tb_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/impl/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/impl/func/xsim/project_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/impl/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_impl xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011010000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100001111000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111101011111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_impl

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/impl/func/xsim/xsim.dir/project_tb_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  2 16:10:00 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2453.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_impl -key {Post-Implementation:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Failure: Simulation Ended!, test passed
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2461.723 ; gain = 8.309
launch_simulation -simset sim_3 -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/impl/func/xsim/project_tb_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/impl/func/xsim/project_tb_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/impl/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/impl/func/xsim/project_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/impl/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_impl xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011010000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100001111000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111101011111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_impl

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/impl/func/xsim/xsim.dir/project_tb_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  2 16:10:27 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2475.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_impl -key {Post-Implementation:sim_3:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Failure: Simulation Ended!, test passed
Time: 18307500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd
$finish called at time : 18307500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2483.723 ; gain = 8.273
launch_simulation -simset sim_2 -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/impl/func/xsim/project_tb_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/impl/func/xsim/project_tb_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/impl/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/impl/func/xsim/project_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/impl/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_impl xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011010000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100001111000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111101011111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_impl

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/impl/func/xsim/xsim.dir/project_tb_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  2 16:10:54 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2483.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_impl -key {Post-Implementation:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Failure: Simulation Ended!, test passed
Time: 412500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd
$finish called at time : 412500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd" Line 116
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2491.809 ; gain = 8.086
launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/impl/func/xsim/project_tb_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/impl/func/xsim/project_tb_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/impl/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/impl/func/xsim/project_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/impl/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_impl xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011010000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100001111000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001111111111110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111000000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111101011111011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111011111110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111100001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_impl

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/impl/func/xsim/xsim.dir/project_tb_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  2 16:11:19 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2492.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_impl -key {Post-Implementation:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Failure: Simulation Ended!, test passed
Time: 382500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd
$finish called at time : 382500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2512.129 ; gain = 20.055
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 16:11:47 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 16:11:47 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp27/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp27/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 2528.246 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 2528.246 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2551.406 ; gain = 35.215
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 16:16:11 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 16:16:11 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp28/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp28/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 2562.090 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 2562.090 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2569.816 ; gain = 15.820
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 16:20:02 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 16:20:02 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp29/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp29/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2579.965 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2579.965 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2579.965 ; gain = 7.781
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 16:24:10 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 16:24:10 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp30/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp30/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 2589.770 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 2589.770 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2591.160 ; gain = 10.031
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 16:27:54 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 16:27:54 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp31/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp31/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 2593.371 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 2593.371 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2593.371 ; gain = 0.000
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 16:31:35 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 16:31:35 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp32/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp32/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 2615.871 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 2615.871 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2615.871 ; gain = 9.020
current_sim simulation_21
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_3:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 18172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 18307500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd
$finish called at time : 18307500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2631.574 ; gain = 15.703
current_sim simulation_22
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 412500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd
$finish called at time : 412500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd" Line 116
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2650.891 ; gain = 19.270
current_sim simulation_23
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2651.496 ; gain = 0.367
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_reti_logiche/test_bench/FSM_testbench1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_33
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: stato START_WAIT
Time: 157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2651.934 ; gain = 0.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2663.750 ; gain = 9.188
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_33
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_32
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_31
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_30
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_29
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_28
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.754 ; gain = 0.000
current_sim simulation_27
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_26
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_25
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2663.754 ; gain = 0.000
current_sim simulation_24
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
close_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2663.754 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.754 ; gain = 0.000
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato: CALC_AREA 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2663.754 ; gain = 0.000
launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_3:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato: CALC_AREA 
Time: 18172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 18307500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd
$finish called at time : 18307500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2663.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_39
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_3:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato: CALC_AREA 
Time: 18172500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 18307500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd
$finish called at time : 18307500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.754 ; gain = 0.000
launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_2:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: stato: CALC_AREA 
Time: 307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 412500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd
$finish called at time : 412500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd" Line 116
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2663.754 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.754 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs synth_1
[Fri Mar  2 16:55:31 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.754 ; gain = 0.000
launch_simulation -simset sim_4
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 6577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 6667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 6757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 6847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 6937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 7027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 7117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 7567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 7657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 7747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 7837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 7927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 8017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 8107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 8557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 8647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 8737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 8827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 11257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 11347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 11437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 11527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 11617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 11707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 11797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 11887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 11977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 12067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 12157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 12247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 12337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 12427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 12607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 12697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 12787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 12877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 12967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 13057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 13147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 13237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 13327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 13417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 13597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 13687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 13777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 13867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 13957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 14047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 14137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 14227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 14317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 14407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 14587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 14677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 14767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 14857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 14947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 15037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 15127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 15217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 15307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 15397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 169
Time: 15577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 170
Time: 15667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 171
Time: 15757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 172
Time: 15847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 173
Time: 15937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 16012500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.754 ; gain = 0.000
current_sim simulation_44
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ns
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.754 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_reti_logiche/test_bench/FSM_testbench1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/RAM was not traceable in the design for the following reason:
The number of elements in the requested object is 524288, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/N_COLONNE was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/N_RIGHE was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/SOGLIA was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/curr_riga was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/curr_colonna was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/current_address was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/wait_check was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/pixel_corrente was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/x_min was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/y_min was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/x_max was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/y_max was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/altezza was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/lunghezza was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/area_int was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/area was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

# run 1s
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 8167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 8527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 8617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 8707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 169
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 170
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 171
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 172
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 173
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 15532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 15607500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd
$finish called at time : 15607500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/RAM was not traceable in the design for the following reason:
The number of elements in the requested object is 524288, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/N_COLONNE was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/N_RIGHE was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/SOGLIA was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/curr_riga was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/curr_colonna was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/current_address was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/wait_check was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/pixel_corrente was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/x_min was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/y_min was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/x_max was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/y_max was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/altezza was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/lunghezza was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/area_int was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/area was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

# run 1s
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 8167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 8527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 8617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 8707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 169
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 170
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 171
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 172
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 173
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 15532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 15607500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd
$finish called at time : 15607500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2663.754 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_reti_logiche/test_bench/FSM_testbench1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/RAM was not traceable in the design for the following reason:
The number of elements in the requested object is 524288, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/N_COLONNE was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/N_RIGHE was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/SOGLIA was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/curr_riga was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/curr_colonna was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/current_address was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/wait_check was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/pixel_corrente was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/x_min was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/y_min was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/x_max was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/y_max was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/altezza was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/lunghezza was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/area_int was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/area was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

# run 1s
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 2737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 2827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 2917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 3007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 3637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 3727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 3817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 3907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 3997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 4627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 4717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 4807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 4897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 4987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 5527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 5617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 5707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 5797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 5887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 5977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 6517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 6607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 6697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 6787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 6877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 6967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 7057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 7507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 7597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 7687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 7777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 7867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 7957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 8047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 8227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 8317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 8407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 8497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 8587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 8677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 8767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 8857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 8947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 9037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 9307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 9397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 9487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 9577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 9667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 9757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 9847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 9937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 10027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 10207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 10297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 10387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 10477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 10567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 10657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 10747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 10837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 10927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 11017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 11107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 11197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 11287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 11377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 11467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 11557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 11647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 11737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 11827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 11917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 12007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 12187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 12277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 12367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 12457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 12547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 12637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 12727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 12817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 12907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 12997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 13177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 13267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 13357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 13447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 13537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 13627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 13717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 13807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 13897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 13987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 14167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 14257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 14347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 14437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 14527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 14617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 14707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 14797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 14887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 14977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 169
Time: 15157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 170
Time: 15247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 171
Time: 15337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 172
Time: 15427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 173
Time: 15517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 15592500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: FAIL low bits
Time: 15727500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd
$finish called at time : 15727500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" Line 112
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2663.754 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_reti_logiche/test_bench/FSM_testbench1.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Progetto_Reti_Logiche/test_bench/FSM_testbench2.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_behav xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_behav -key {Behavioral:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/RAM was not traceable in the design for the following reason:
The number of elements in the requested object is 524288, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/N_COLONNE was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/N_RIGHE was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/SOGLIA was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/curr_riga was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/curr_colonna was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/current_address was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/wait_check was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/pixel_corrente was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/x_min was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/y_min was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/x_max was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/y_max was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/altezza was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/lunghezza was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/area_int was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/UUT/line__47/area was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

# run 1s
Note: stato: LETTURA_BYTE indirizzo:
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 2
Time: 202500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 3
Time: 247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 4
Time: 292500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 5
Time: 337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 6
Time: 427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 7
Time: 517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 8
Time: 607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 9
Time: 697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 10
Time: 787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 11
Time: 877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 12
Time: 967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 13
Time: 1057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 14
Time: 1147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 15
Time: 1237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 16
Time: 1327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 17
Time: 1417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 18
Time: 1507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 19
Time: 1597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 20
Time: 1687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 21
Time: 1777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 22
Time: 1867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 23
Time: 1957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 24
Time: 2047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 25
Time: 2137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 26
Time: 2227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 27
Time: 2317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 28
Time: 2407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 29
Time: 2497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 30
Time: 2587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 31
Time: 2677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 32
Time: 2767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 33
Time: 2857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 34
Time: 2947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 35
Time: 3037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 36
Time: 3127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 37
Time: 3217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 38
Time: 3307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 39
Time: 3397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 40
Time: 3487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 41
Time: 3577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 42
Time: 3667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 43
Time: 3757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 44
Time: 3847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 45
Time: 3937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 46
Time: 4027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 47
Time: 4117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 48
Time: 4207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 49
Time: 4297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 50
Time: 4387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 51
Time: 4477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 52
Time: 4567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 53
Time: 4657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 54
Time: 4747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 55
Time: 4837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 56
Time: 4927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 57
Time: 5017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 58
Time: 5107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 59
Time: 5197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 60
Time: 5287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 61
Time: 5377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 62
Time: 5467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 63
Time: 5557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 64
Time: 5647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 65
Time: 5737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 66
Time: 5827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 67
Time: 5917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 68
Time: 6007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 69
Time: 6097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 70
Time: 6187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 71
Time: 6277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 72
Time: 6367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 73
Time: 6457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 74
Time: 6547500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 75
Time: 6637500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 76
Time: 6727500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 77
Time: 6817500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 78
Time: 6907500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 79
Time: 6997500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 80
Time: 7087500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 81
Time: 7177500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 82
Time: 7267500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 83
Time: 7357500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 84
Time: 7447500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 85
Time: 7537500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 86
Time: 7627500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 87
Time: 7717500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 88
Time: 7807500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 89
Time: 7897500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 90
Time: 7987500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 91
Time: 8077500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 92
Time: 8167500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 93
Time: 8257500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 94
Time: 8347500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 95
Time: 8437500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 96
Time: 8527500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 97
Time: 8617500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 98
Time: 8707500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 99
Time: 8797500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 100
Time: 8887500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 101
Time: 8977500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 102
Time: 9067500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 103
Time: 9157500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 104
Time: 9247500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 105
Time: 9337500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 106
Time: 9427500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 107
Time: 9517500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 108
Time: 9607500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 109
Time: 9697500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 110
Time: 9787500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 111
Time: 9877500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 112
Time: 9967500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 113
Time: 10057500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 114
Time: 10147500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 115
Time: 10237500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 116
Time: 10327500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 117
Time: 10417500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 118
Time: 10507500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 119
Time: 10597500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 120
Time: 10687500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 121
Time: 10777500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 122
Time: 10867500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 123
Time: 10957500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 124
Time: 11047500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 125
Time: 11137500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 126
Time: 11227500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 127
Time: 11317500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 128
Time: 11407500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 129
Time: 11497500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 130
Time: 11587500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 131
Time: 11677500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 132
Time: 11767500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 133
Time: 11857500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 134
Time: 11947500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 135
Time: 12037500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 136
Time: 12127500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 137
Time: 12217500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 138
Time: 12307500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 139
Time: 12397500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 140
Time: 12487500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 141
Time: 12577500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 142
Time: 12667500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 143
Time: 12757500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 144
Time: 12847500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 145
Time: 12937500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 146
Time: 13027500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 147
Time: 13117500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 148
Time: 13207500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 149
Time: 13297500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 150
Time: 13387500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 151
Time: 13477500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 152
Time: 13567500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 153
Time: 13657500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 154
Time: 13747500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 155
Time: 13837500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 156
Time: 13927500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 157
Time: 14017500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 158
Time: 14107500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 159
Time: 14197500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 160
Time: 14287500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 161
Time: 14377500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 162
Time: 14467500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 163
Time: 14557500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 164
Time: 14647500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 165
Time: 14737500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 166
Time: 14827500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 167
Time: 14917500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 168
Time: 15007500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 169
Time: 15097500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 170
Time: 15187500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 171
Time: 15277500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 172
Time: 15367500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: LETTURA_BYTE indirizzo:
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: 173
Time: 15457500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Note: stato: CALC_AREA 
Time: 15532500 ps  Iteration: 1  Process: /project_tb/UUT/line__47  File: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd
Failure: Simulation Ended!, test passed
Time: 15607500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd
$finish called at time : 15607500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2663.754 ; gain = 0.000
close_design
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110010")(0,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001011111111")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100001111000011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111110111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000011110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000011110001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010100000000001010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001010110010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim/xsim.dir/project_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  2 17:05:41 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2663.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_1:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /project_tb/RAM was not traceable in the design for the following reason:
The number of elements in the requested object is 524288, which exceeds the maximum traceable size of 65536 elements.
The maximum can be changed with "set_property trace_limit <number of elements> [current_sim]" Tcl command.

# run 1s
Failure: Simulation Ended!, test passed
Time: 15607500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd
$finish called at time : 15607500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench1.vhd" Line 115
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2663.754 ; gain = 0.000
launch_simulation -simset sim_4 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_4'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim/project_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim/project_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'project_tb' in fileset 'sim_4'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim'
"xvhdl --incr --relax -prj project_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim/project_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0768c9d3d970421fad8df8aef60be9ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot project_tb_func_synth xil_defaultlib.project_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011000100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011100000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001101")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011010100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100001101")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00110010")(0,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001011111111")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100001111000011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000111110001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111110111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000011110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000011110001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010100000000001010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000111111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001010110010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture structure of entity xil_defaultlib.project_reti_logiche [project_reti_logiche_default]
Compiling architecture projecttb of entity xil_defaultlib.project_tb
Built simulation snapshot project_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2663.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.sim/sim_4/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "project_tb_func_synth -key {Post-Synthesis:sim_4:Functional:project_tb} -tclbatch {project_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source project_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/project_tb/RAM" to the wave window because it has 524288 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 1000ms
Failure: Simulation Ended!, test passed
Time: 16147500 ps  Iteration: 1  Process: /project_tb/test  File: C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd
$finish called at time : 16147500 ps : File "C:/Progetto_Reti_Logiche/test_bench/FSM_testbench4.vhd" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'project_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2663.754 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 17:07:56 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 17:07:56 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp34/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp34/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2679.918 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.153 . Memory (MB): peak = 2679.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1

reset_run impl_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Mar  2 17:11:32 2018] Launched synth_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
[Fri Mar  2 17:11:32 2018] Launched impl_1...
Run output will be captured here: C:/Progetto_Reti_Logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp35/project_reti_logiche.xdc]
Finished Parsing XDC File [C:/Progetto_Reti_Logiche/project_reti_logiche/.Xil/Vivado-5696-DESKTOP-3NU7J11/dcp35/project_reti_logiche.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2698.723 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2698.723 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.723 ; gain = 9.027
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_51
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_50
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_45
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_42
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  2 17:15:35 2018...
