
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v' to AST representation.
Generating RTLIL representation for module `\generic_fifo_sc_a'.
Generating RTLIL representation for module `\dpram'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: dpram               
root of   1 design levels: generic_fifo_sc_a   
Automatically selected generic_fifo_sc_a as design top module.

2.2. Analyzing design hierarchy..
Top module:  \generic_fifo_sc_a
Used module:     \dpram
Parameter \DWIDTH = 8
Parameter \AWIDTH = 8

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dpram'.
Parameter \DWIDTH = 8
Parameter \AWIDTH = 8
Generating RTLIL representation for module `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram'.

2.4. Analyzing design hierarchy..
Top module:  \generic_fifo_sc_a
Used module:     $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram

2.5. Analyzing design hierarchy..
Top module:  \generic_fifo_sc_a
Used module:     $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram
Removing unused module `\dpram'.
Removed 1 unused modules.
Warning: Resizing cell port generic_fifo_sc_a.u0.wren_a from 32 bits to 1 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:162$42 in module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:153$34 in module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:111$11 in module generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:93$4 in module generic_fifo_sc_a.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:84$2 in module generic_fifo_sc_a.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:111$11'.
Found async reset \rst in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:93$4'.
Found async reset \rst in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:84$2'.

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:162$42'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:164$33_EN[7:0]$48
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:164$33_DATA[7:0]$47
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:164$33_ADDR[7:0]$46
     4/4: $0\out_b[7:0]
Creating decoders for process `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:153$34'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:155$32_EN[7:0]$40
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:155$32_DATA[7:0]$39
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:155$32_ADDR[7:0]$38
     4/4: $0\out_a[7:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:111$11'.
     1/1: $0\gb[0:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:93$4'.
     1/1: $0\rp[7:0]
Creating decoders for process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:84$2'.
     1/1: $0\wp[7:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.\out_b' using process `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:162$42'.
  created $dff cell `$procdff$92' with positive edge clock.
Creating register for signal `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:164$33_ADDR' using process `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:162$42'.
  created $dff cell `$procdff$93' with positive edge clock.
Creating register for signal `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:164$33_DATA' using process `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:162$42'.
  created $dff cell `$procdff$94' with positive edge clock.
Creating register for signal `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:164$33_EN' using process `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:162$42'.
  created $dff cell `$procdff$95' with positive edge clock.
Creating register for signal `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.\out_a' using process `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:153$34'.
  created $dff cell `$procdff$96' with positive edge clock.
Creating register for signal `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:155$32_ADDR' using process `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:153$34'.
  created $dff cell `$procdff$97' with positive edge clock.
Creating register for signal `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:155$32_DATA' using process `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:153$34'.
  created $dff cell `$procdff$98' with positive edge clock.
Creating register for signal `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:155$32_EN' using process `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:153$34'.
  created $dff cell `$procdff$99' with positive edge clock.
Creating register for signal `\generic_fifo_sc_a.\gb' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:111$11'.
  created $adff cell `$procdff$100' with positive edge clock and positive level reset.
Creating register for signal `\generic_fifo_sc_a.\rp' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:93$4'.
  created $adff cell `$procdff$101' with positive edge clock and positive level reset.
Creating register for signal `\generic_fifo_sc_a.\wp' using process `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:84$2'.
  created $adff cell `$procdff$102' with positive edge clock and positive level reset.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:162$42'.
Removing empty process `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:162$42'.
Found and cleaned up 1 empty switch in `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:153$34'.
Removing empty process `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:153$34'.
Found and cleaned up 3 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:111$11'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:111$11'.
Found and cleaned up 2 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:93$4'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:93$4'.
Found and cleaned up 2 empty switches in `\generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:84$2'.
Removing empty process `generic_fifo_sc_a.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:84$2'.
Cleaned up 9 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.
Optimizing module generic_fifo_sc_a.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.
Optimizing module generic_fifo_sc_a.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram'.
Finding identical cells in module `\generic_fifo_sc_a'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.
    Consolidated identical input bits for $mux cell $procmux$63:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$63_Y
      New ports: A=1'0, B=1'1, Y=$procmux$63_Y [0]
      New connections: $procmux$63_Y [7:1] = { $procmux$63_Y [0] $procmux$63_Y [0] $procmux$63_Y [0] $procmux$63_Y [0] $procmux$63_Y [0] $procmux$63_Y [0] $procmux$63_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$51:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$51_Y
      New ports: A=1'0, B=1'1, Y=$procmux$51_Y [0]
      New connections: $procmux$51_Y [7:1] = { $procmux$51_Y [0] $procmux$51_Y [0] $procmux$51_Y [0] $procmux$51_Y [0] $procmux$51_Y [0] $procmux$51_Y [0] $procmux$51_Y [0] }
  Optimizing cells in module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.
  Optimizing cells in module \generic_fifo_sc_a.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram'.
Finding identical cells in module `\generic_fifo_sc_a'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$92 ($dff) from module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:167$49_DATA, Q = \out_b).
Adding EN signal on $procdff$96 ($dff) from module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/spmv_submodules/generic_fifo_sc_a.v:158$41_DATA, Q = \out_a).
Adding EN signal on $procdff$102 ($adff) from module generic_fifo_sc_a (D = $procmux$90_Y, Q = \wp).
Adding EN signal on $procdff$100 ($adff) from module generic_fifo_sc_a (D = $procmux$80_Y, Q = \gb).
Adding EN signal on $procdff$101 ($adff) from module generic_fifo_sc_a (D = $procmux$85_Y, Q = \rp).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram..
Finding unused cells or wires in module \generic_fifo_sc_a..
Removed 8 unused cells and 46 unused wires.
<suppressed ~10 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.
Optimizing module generic_fifo_sc_a.
<suppressed ~3 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \generic_fifo_sc_a..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.
  Optimizing cells in module \generic_fifo_sc_a.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram'.
Finding identical cells in module `\generic_fifo_sc_a'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram..
Finding unused cells or wires in module \generic_fifo_sc_a..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram.
Optimizing module generic_fifo_sc_a.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram ===

   Number of wires:                 17
   Number of wire bits:            115
   Number of public wires:           9
   Number of public wire bits:      51
   Number of memories:               1
   Number of memory bits:         2048
   Number of processes:              0
   Number of cells:                 12
     $dffe                          16
     $mux                           34

=== generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:            114
   Number of public wires:          16
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           16
     $adffe                         17
     $and                            3
     $eq                            16
     $logic_not                      1
     $mux                           35
     $reduce_bool                    7

=== design hierarchy ===

   generic_fifo_sc_a                 1
     $paramod$c6dd9bf41cc17f487c5cd45e80bf53901561430c\dpram      0

   Number of wires:                 30
   Number of wire bits:            114
   Number of public wires:          16
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           16
     $adffe                         17
     $and                            3
     $eq                            16
     $logic_not                      1
     $mux                           35
     $reduce_bool                    7

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 62b1f1f0eb, CPU: user 0.06s system 0.00s, MEM: 11.87 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 26% 4x opt_expr (0 sec), 19% 3x opt_merge (0 sec), ...
