#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 25 13:32:27 2019
# Process ID: 12992
# Current directory: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11780 C:\Users\admin\Desktop\SDHW-PAU-FPGA-CTRL-I\CTRL.xpr
# Log file: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/vivado.log
# Journal file: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/tb_amp_ctrl_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 948.613 ; gain = 202.488
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 25 13:32:56 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Thu Apr 25 13:32:56 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 6
[Thu Apr 25 14:46:03 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Thu Apr 25 14:46:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 6
[Thu Apr 25 14:47:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/synth_1/runme.log
[Thu Apr 25 14:47:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tftg256-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1967.582 ; gain = 28.906
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1967.582 ; gain = 28.906
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 134 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 2068.105 ; gain = 1069.484
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Apr 25 14:56:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/admin/Desktop/SDHW-PAU-FPGA-CTRL-I/CTRL.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 16:13:13 2019...
