|cputop
SEGX_A[0] << sevenseg:sevenseg.SEGX_A
SEGX_A[1] << sevenseg:sevenseg.SEGX_A
SEGX_A[2] << sevenseg:sevenseg.SEGX_A
SEGX_A[3] << sevenseg:sevenseg.SEGX_A
SEGX_A[4] << sevenseg:sevenseg.SEGX_A
SEGX_A[5] << sevenseg:sevenseg.SEGX_A
SEGX_A[6] << sevenseg:sevenseg.SEGX_A
SEGX_A[7] << sevenseg:sevenseg.SEGX_A
SEGX_B[0] << sevenseg:sevenseg.SEGX_B
SEGX_B[1] << sevenseg:sevenseg.SEGX_B
SEGX_B[2] << sevenseg:sevenseg.SEGX_B
SEGX_B[3] << sevenseg:sevenseg.SEGX_B
SEGX_B[4] << sevenseg:sevenseg.SEGX_B
SEGX_B[5] << sevenseg:sevenseg.SEGX_B
SEGX_B[6] << sevenseg:sevenseg.SEGX_B
SEGX_B[7] << sevenseg:sevenseg.SEGX_B
SEGX_C[0] << sevenseg:sevenseg.SEGX_C
SEGX_C[1] << sevenseg:sevenseg.SEGX_C
SEGX_C[2] << sevenseg:sevenseg.SEGX_C
SEGX_C[3] << sevenseg:sevenseg.SEGX_C
SEGX_C[4] << sevenseg:sevenseg.SEGX_C
SEGX_C[5] << sevenseg:sevenseg.SEGX_C
SEGX_C[6] << sevenseg:sevenseg.SEGX_C
SEGX_C[7] << sevenseg:sevenseg.SEGX_C
SEGX_D[0] << sevenseg:sevenseg.SEGX_D
SEGX_D[1] << sevenseg:sevenseg.SEGX_D
SEGX_D[2] << sevenseg:sevenseg.SEGX_D
SEGX_D[3] << sevenseg:sevenseg.SEGX_D
SEGX_D[4] << sevenseg:sevenseg.SEGX_D
SEGX_D[5] << sevenseg:sevenseg.SEGX_D
SEGX_D[6] << sevenseg:sevenseg.SEGX_D
SEGX_D[7] << sevenseg:sevenseg.SEGX_D
SEGX_E[0] << sevenseg:sevenseg.SEGX_E
SEGX_E[1] << sevenseg:sevenseg.SEGX_E
SEGX_E[2] << sevenseg:sevenseg.SEGX_E
SEGX_E[3] << sevenseg:sevenseg.SEGX_E
SEGX_E[4] << sevenseg:sevenseg.SEGX_E
SEGX_E[5] << sevenseg:sevenseg.SEGX_E
SEGX_E[6] << sevenseg:sevenseg.SEGX_E
SEGX_E[7] << sevenseg:sevenseg.SEGX_E
SEGX_F[0] << sevenseg:sevenseg.SEGX_F
SEGX_F[1] << sevenseg:sevenseg.SEGX_F
SEGX_F[2] << sevenseg:sevenseg.SEGX_F
SEGX_F[3] << sevenseg:sevenseg.SEGX_F
SEGX_F[4] << sevenseg:sevenseg.SEGX_F
SEGX_F[5] << sevenseg:sevenseg.SEGX_F
SEGX_F[6] << sevenseg:sevenseg.SEGX_F
SEGX_F[7] << sevenseg:sevenseg.SEGX_F
SEGX_G[0] << sevenseg:sevenseg.SEGX_G
SEGX_G[1] << sevenseg:sevenseg.SEGX_G
SEGX_G[2] << sevenseg:sevenseg.SEGX_G
SEGX_G[3] << sevenseg:sevenseg.SEGX_G
SEGX_G[4] << sevenseg:sevenseg.SEGX_G
SEGX_G[5] << sevenseg:sevenseg.SEGX_G
SEGX_G[6] << sevenseg:sevenseg.SEGX_G
SEGX_G[7] << sevenseg:sevenseg.SEGX_G
SEGX_H[0] << sevenseg:sevenseg.SEGX_H
SEGX_H[1] << sevenseg:sevenseg.SEGX_H
SEGX_H[2] << sevenseg:sevenseg.SEGX_H
SEGX_H[3] << sevenseg:sevenseg.SEGX_H
SEGX_H[4] << sevenseg:sevenseg.SEGX_H
SEGX_H[5] << sevenseg:sevenseg.SEGX_H
SEGX_H[6] << sevenseg:sevenseg.SEGX_H
SEGX_H[7] << sevenseg:sevenseg.SEGX_H
SEGX_SEL[0] << sevenseg:sevenseg.SEGX_SEL
SEGX_SEL[1] << sevenseg:sevenseg.SEGX_SEL
SEGX_SEL[2] << sevenseg:sevenseg.SEGX_SEL
SEGX_SEL[3] << sevenseg:sevenseg.SEGX_SEL
SEGX_SEL[4] << sevenseg:sevenseg.SEGX_SEL
SEGX_SEL[5] << sevenseg:sevenseg.SEGX_SEL
SEGX_SEL[6] << sevenseg:sevenseg.SEGX_SEL
SEGX_SEL[7] << sevenseg:sevenseg.SEGX_SEL
SEGX_SEL[8] << sevenseg:sevenseg.SEGX_SEL
SEG_A[0] << <GND>
SEG_A[1] << <VCC>
SEG_A[2] << <VCC>
SEG_A[3] << <VCC>
SEG_A[4] << <GND>
SEG_A[5] << <VCC>
SEG_A[6] << <VCC>
SEG_A[7] << <GND>
SEG_B[0] << <GND>
SEG_B[1] << <GND>
SEG_B[2] << <VCC>
SEG_B[3] << <VCC>
SEG_B[4] << <VCC>
SEG_B[5] << <GND>
SEG_B[6] << <GND>
SEG_B[7] << <GND>
SEG_SELA[0] << <VCC>
SEG_SELA[1] << <VCC>
SEG_SELA[2] << <VCC>
SEG_SELA[3] << <VCC>
SEG_SELB[0] << <VCC>
SEG_SELB[1] << <VCC>
SEG_SELB[2] << <VCC>
SEG_SELB[3] << <VCC>
LED[0] << cpu:cpu.led
LED[1] << cpu:cpu.led
LED[2] << cpu:cpu.led
LED[3] << cpu:cpu.led
LED[4] << cpu:cpu.led
LED[5] << cpu:cpu.led
LED[6] << cpu:cpu.led
LED[7] << cpu:cpu.led
BZ << sound:sound.BZ
PSW_D0 => _.IN1
PSW_D1 => _.IN1
CLK => CLK.IN1
CLK20MHZ => CLK20MHZ.IN2
RSTN => RSTN.IN3


|cputop|cpu:cpu
led[0] <= ph[0].DB_MAX_OUTPUT_PORT_TYPE
led[1] <= ph[1].DB_MAX_OUTPUT_PORT_TYPE
led[2] <= ph[2].DB_MAX_OUTPUT_PORT_TYPE
led[3] <= sm:sm.q
led[4] <= <GND>
led[5] <= <GND>
led[6] <= <GND>
led[7] <= <GND>
seg0[0] <= r0[0].DB_MAX_OUTPUT_PORT_TYPE
seg0[1] <= r0[1].DB_MAX_OUTPUT_PORT_TYPE
seg0[2] <= r0[2].DB_MAX_OUTPUT_PORT_TYPE
seg0[3] <= r0[3].DB_MAX_OUTPUT_PORT_TYPE
seg0[4] <= r0[4].DB_MAX_OUTPUT_PORT_TYPE
seg0[5] <= r0[5].DB_MAX_OUTPUT_PORT_TYPE
seg0[6] <= r0[6].DB_MAX_OUTPUT_PORT_TYPE
seg0[7] <= r0[7].DB_MAX_OUTPUT_PORT_TYPE
seg0[8] <= r0[8].DB_MAX_OUTPUT_PORT_TYPE
seg0[9] <= r0[9].DB_MAX_OUTPUT_PORT_TYPE
seg0[10] <= r0[10].DB_MAX_OUTPUT_PORT_TYPE
seg0[11] <= r0[11].DB_MAX_OUTPUT_PORT_TYPE
seg0[12] <= r0[12].DB_MAX_OUTPUT_PORT_TYPE
seg0[13] <= r0[13].DB_MAX_OUTPUT_PORT_TYPE
seg0[14] <= r0[14].DB_MAX_OUTPUT_PORT_TYPE
seg0[15] <= r0[15].DB_MAX_OUTPUT_PORT_TYPE
seg1[0] <= r1[0].DB_MAX_OUTPUT_PORT_TYPE
seg1[1] <= r1[1].DB_MAX_OUTPUT_PORT_TYPE
seg1[2] <= r1[2].DB_MAX_OUTPUT_PORT_TYPE
seg1[3] <= r1[3].DB_MAX_OUTPUT_PORT_TYPE
seg1[4] <= r1[4].DB_MAX_OUTPUT_PORT_TYPE
seg1[5] <= r1[5].DB_MAX_OUTPUT_PORT_TYPE
seg1[6] <= r1[6].DB_MAX_OUTPUT_PORT_TYPE
seg1[7] <= r1[7].DB_MAX_OUTPUT_PORT_TYPE
seg1[8] <= r1[8].DB_MAX_OUTPUT_PORT_TYPE
seg1[9] <= r1[9].DB_MAX_OUTPUT_PORT_TYPE
seg1[10] <= r1[10].DB_MAX_OUTPUT_PORT_TYPE
seg1[11] <= r1[11].DB_MAX_OUTPUT_PORT_TYPE
seg1[12] <= r1[12].DB_MAX_OUTPUT_PORT_TYPE
seg1[13] <= r1[13].DB_MAX_OUTPUT_PORT_TYPE
seg1[14] <= r1[14].DB_MAX_OUTPUT_PORT_TYPE
seg1[15] <= r1[15].DB_MAX_OUTPUT_PORT_TYPE
seg2[0] <= r2[0].DB_MAX_OUTPUT_PORT_TYPE
seg2[1] <= r2[1].DB_MAX_OUTPUT_PORT_TYPE
seg2[2] <= r2[2].DB_MAX_OUTPUT_PORT_TYPE
seg2[3] <= r2[3].DB_MAX_OUTPUT_PORT_TYPE
seg2[4] <= r2[4].DB_MAX_OUTPUT_PORT_TYPE
seg2[5] <= r2[5].DB_MAX_OUTPUT_PORT_TYPE
seg2[6] <= r2[6].DB_MAX_OUTPUT_PORT_TYPE
seg2[7] <= r2[7].DB_MAX_OUTPUT_PORT_TYPE
seg2[8] <= r2[8].DB_MAX_OUTPUT_PORT_TYPE
seg2[9] <= r2[9].DB_MAX_OUTPUT_PORT_TYPE
seg2[10] <= r2[10].DB_MAX_OUTPUT_PORT_TYPE
seg2[11] <= r2[11].DB_MAX_OUTPUT_PORT_TYPE
seg2[12] <= r2[12].DB_MAX_OUTPUT_PORT_TYPE
seg2[13] <= r2[13].DB_MAX_OUTPUT_PORT_TYPE
seg2[14] <= r2[14].DB_MAX_OUTPUT_PORT_TYPE
seg2[15] <= r2[15].DB_MAX_OUTPUT_PORT_TYPE
seg3[0] <= r3[0].DB_MAX_OUTPUT_PORT_TYPE
seg3[1] <= r3[1].DB_MAX_OUTPUT_PORT_TYPE
seg3[2] <= r3[2].DB_MAX_OUTPUT_PORT_TYPE
seg3[3] <= r3[3].DB_MAX_OUTPUT_PORT_TYPE
seg3[4] <= r3[4].DB_MAX_OUTPUT_PORT_TYPE
seg3[5] <= r3[5].DB_MAX_OUTPUT_PORT_TYPE
seg3[6] <= r3[6].DB_MAX_OUTPUT_PORT_TYPE
seg3[7] <= r3[7].DB_MAX_OUTPUT_PORT_TYPE
seg3[8] <= r3[8].DB_MAX_OUTPUT_PORT_TYPE
seg3[9] <= r3[9].DB_MAX_OUTPUT_PORT_TYPE
seg3[10] <= r3[10].DB_MAX_OUTPUT_PORT_TYPE
seg3[11] <= r3[11].DB_MAX_OUTPUT_PORT_TYPE
seg3[12] <= r3[12].DB_MAX_OUTPUT_PORT_TYPE
seg3[13] <= r3[13].DB_MAX_OUTPUT_PORT_TYPE
seg3[14] <= r3[14].DB_MAX_OUTPUT_PORT_TYPE
seg3[15] <= r3[15].DB_MAX_OUTPUT_PORT_TYPE
seg4[0] <= r4[0].DB_MAX_OUTPUT_PORT_TYPE
seg4[1] <= r4[1].DB_MAX_OUTPUT_PORT_TYPE
seg4[2] <= r4[2].DB_MAX_OUTPUT_PORT_TYPE
seg4[3] <= r4[3].DB_MAX_OUTPUT_PORT_TYPE
seg4[4] <= r4[4].DB_MAX_OUTPUT_PORT_TYPE
seg4[5] <= r4[5].DB_MAX_OUTPUT_PORT_TYPE
seg4[6] <= r4[6].DB_MAX_OUTPUT_PORT_TYPE
seg4[7] <= r4[7].DB_MAX_OUTPUT_PORT_TYPE
seg4[8] <= r4[8].DB_MAX_OUTPUT_PORT_TYPE
seg4[9] <= r4[9].DB_MAX_OUTPUT_PORT_TYPE
seg4[10] <= r4[10].DB_MAX_OUTPUT_PORT_TYPE
seg4[11] <= r4[11].DB_MAX_OUTPUT_PORT_TYPE
seg4[12] <= r4[12].DB_MAX_OUTPUT_PORT_TYPE
seg4[13] <= r4[13].DB_MAX_OUTPUT_PORT_TYPE
seg4[14] <= r4[14].DB_MAX_OUTPUT_PORT_TYPE
seg4[15] <= r4[15].DB_MAX_OUTPUT_PORT_TYPE
seg5[0] <= r5[0].DB_MAX_OUTPUT_PORT_TYPE
seg5[1] <= r5[1].DB_MAX_OUTPUT_PORT_TYPE
seg5[2] <= r5[2].DB_MAX_OUTPUT_PORT_TYPE
seg5[3] <= r5[3].DB_MAX_OUTPUT_PORT_TYPE
seg5[4] <= r5[4].DB_MAX_OUTPUT_PORT_TYPE
seg5[5] <= r5[5].DB_MAX_OUTPUT_PORT_TYPE
seg5[6] <= r5[6].DB_MAX_OUTPUT_PORT_TYPE
seg5[7] <= r5[7].DB_MAX_OUTPUT_PORT_TYPE
seg5[8] <= r5[8].DB_MAX_OUTPUT_PORT_TYPE
seg5[9] <= r5[9].DB_MAX_OUTPUT_PORT_TYPE
seg5[10] <= r5[10].DB_MAX_OUTPUT_PORT_TYPE
seg5[11] <= r5[11].DB_MAX_OUTPUT_PORT_TYPE
seg5[12] <= r5[12].DB_MAX_OUTPUT_PORT_TYPE
seg5[13] <= r5[13].DB_MAX_OUTPUT_PORT_TYPE
seg5[14] <= r5[14].DB_MAX_OUTPUT_PORT_TYPE
seg5[15] <= r5[15].DB_MAX_OUTPUT_PORT_TYPE
seg6[0] <= r6[0].DB_MAX_OUTPUT_PORT_TYPE
seg6[1] <= r6[1].DB_MAX_OUTPUT_PORT_TYPE
seg6[2] <= r6[2].DB_MAX_OUTPUT_PORT_TYPE
seg6[3] <= r6[3].DB_MAX_OUTPUT_PORT_TYPE
seg6[4] <= r6[4].DB_MAX_OUTPUT_PORT_TYPE
seg6[5] <= r6[5].DB_MAX_OUTPUT_PORT_TYPE
seg6[6] <= r6[6].DB_MAX_OUTPUT_PORT_TYPE
seg6[7] <= r6[7].DB_MAX_OUTPUT_PORT_TYPE
seg6[8] <= r6[8].DB_MAX_OUTPUT_PORT_TYPE
seg6[9] <= r6[9].DB_MAX_OUTPUT_PORT_TYPE
seg6[10] <= r6[10].DB_MAX_OUTPUT_PORT_TYPE
seg6[11] <= r6[11].DB_MAX_OUTPUT_PORT_TYPE
seg6[12] <= r6[12].DB_MAX_OUTPUT_PORT_TYPE
seg6[13] <= r6[13].DB_MAX_OUTPUT_PORT_TYPE
seg6[14] <= r6[14].DB_MAX_OUTPUT_PORT_TYPE
seg6[15] <= r6[15].DB_MAX_OUTPUT_PORT_TYPE
seg7[0] <= r7[0].DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= r7[1].DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= r7[2].DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= r7[3].DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= r7[4].DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= r7[5].DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= r7[6].DB_MAX_OUTPUT_PORT_TYPE
seg7[7] <= r7[7].DB_MAX_OUTPUT_PORT_TYPE
seg7[8] <= r7[8].DB_MAX_OUTPUT_PORT_TYPE
seg7[9] <= r7[9].DB_MAX_OUTPUT_PORT_TYPE
seg7[10] <= r7[10].DB_MAX_OUTPUT_PORT_TYPE
seg7[11] <= r7[11].DB_MAX_OUTPUT_PORT_TYPE
seg7[12] <= r7[12].DB_MAX_OUTPUT_PORT_TYPE
seg7[13] <= r7[13].DB_MAX_OUTPUT_PORT_TYPE
seg7[14] <= r7[14].DB_MAX_OUTPUT_PORT_TYPE
seg7[15] <= r7[15].DB_MAX_OUTPUT_PORT_TYPE
seg8[0] <= w_pc[0].DB_MAX_OUTPUT_PORT_TYPE
seg8[1] <= w_pc[1].DB_MAX_OUTPUT_PORT_TYPE
seg8[2] <= w_pc[2].DB_MAX_OUTPUT_PORT_TYPE
seg8[3] <= w_pc[3].DB_MAX_OUTPUT_PORT_TYPE
seg8[4] <= w_pc[4].DB_MAX_OUTPUT_PORT_TYPE
seg8[5] <= w_pc[5].DB_MAX_OUTPUT_PORT_TYPE
seg8[6] <= w_pc[6].DB_MAX_OUTPUT_PORT_TYPE
seg8[7] <= w_pc[7].DB_MAX_OUTPUT_PORT_TYPE
seg8[8] <= w_pc[8].DB_MAX_OUTPUT_PORT_TYPE
seg8[9] <= w_pc[9].DB_MAX_OUTPUT_PORT_TYPE
seg8[10] <= w_pc[10].DB_MAX_OUTPUT_PORT_TYPE
seg8[11] <= w_pc[11].DB_MAX_OUTPUT_PORT_TYPE
seg8[12] <= w_pc[12].DB_MAX_OUTPUT_PORT_TYPE
seg8[13] <= w_pc[13].DB_MAX_OUTPUT_PORT_TYPE
seg8[14] <= w_pc[14].DB_MAX_OUTPUT_PORT_TYPE
seg8[15] <= w_pc[15].DB_MAX_OUTPUT_PORT_TYPE
seg9[0] <= w_ir[0].DB_MAX_OUTPUT_PORT_TYPE
seg9[1] <= w_ir[1].DB_MAX_OUTPUT_PORT_TYPE
seg9[2] <= w_ir[2].DB_MAX_OUTPUT_PORT_TYPE
seg9[3] <= w_ir[3].DB_MAX_OUTPUT_PORT_TYPE
seg9[4] <= w_ir[4].DB_MAX_OUTPUT_PORT_TYPE
seg9[5] <= w_ir[5].DB_MAX_OUTPUT_PORT_TYPE
seg9[6] <= w_ir[6].DB_MAX_OUTPUT_PORT_TYPE
seg9[7] <= w_ir[7].DB_MAX_OUTPUT_PORT_TYPE
seg9[8] <= w_ir[8].DB_MAX_OUTPUT_PORT_TYPE
seg9[9] <= w_ir[9].DB_MAX_OUTPUT_PORT_TYPE
seg9[10] <= w_ir[10].DB_MAX_OUTPUT_PORT_TYPE
seg9[11] <= w_ir[11].DB_MAX_OUTPUT_PORT_TYPE
seg9[12] <= w_ir[12].DB_MAX_OUTPUT_PORT_TYPE
seg9[13] <= w_ir[13].DB_MAX_OUTPUT_PORT_TYPE
seg9[14] <= w_ir[14].DB_MAX_OUTPUT_PORT_TYPE
seg9[15] <= w_ir[15].DB_MAX_OUTPUT_PORT_TYPE
sega[0] <= muxreg16:sr1.q
sega[1] <= muxreg16:sr1.q
sega[2] <= muxreg16:sr1.q
sega[3] <= muxreg16:sr1.q
sega[4] <= muxreg16:sr1.q
sega[5] <= muxreg16:sr1.q
sega[6] <= muxreg16:sr1.q
sega[7] <= muxreg16:sr1.q
sega[8] <= muxreg16:sr1.q
sega[9] <= muxreg16:sr1.q
sega[10] <= muxreg16:sr1.q
sega[11] <= muxreg16:sr1.q
sega[12] <= muxreg16:sr1.q
sega[13] <= muxreg16:sr1.q
sega[14] <= muxreg16:sr1.q
sega[15] <= muxreg16:sr1.q
segb[0] <= w_sr2[0].DB_MAX_OUTPUT_PORT_TYPE
segb[1] <= w_sr2[1].DB_MAX_OUTPUT_PORT_TYPE
segb[2] <= w_sr2[2].DB_MAX_OUTPUT_PORT_TYPE
segb[3] <= w_sr2[3].DB_MAX_OUTPUT_PORT_TYPE
segb[4] <= w_sr2[4].DB_MAX_OUTPUT_PORT_TYPE
segb[5] <= w_sr2[5].DB_MAX_OUTPUT_PORT_TYPE
segb[6] <= w_sr2[6].DB_MAX_OUTPUT_PORT_TYPE
segb[7] <= w_sr2[7].DB_MAX_OUTPUT_PORT_TYPE
segb[8] <= w_sr2[8].DB_MAX_OUTPUT_PORT_TYPE
segb[9] <= w_sr2[9].DB_MAX_OUTPUT_PORT_TYPE
segb[10] <= w_sr2[10].DB_MAX_OUTPUT_PORT_TYPE
segb[11] <= w_sr2[11].DB_MAX_OUTPUT_PORT_TYPE
segb[12] <= w_sr2[12].DB_MAX_OUTPUT_PORT_TYPE
segb[13] <= w_sr2[13].DB_MAX_OUTPUT_PORT_TYPE
segb[14] <= w_sr2[14].DB_MAX_OUTPUT_PORT_TYPE
segb[15] <= w_sr2[15].DB_MAX_OUTPUT_PORT_TYPE
segc[0] <= w_alu[0].DB_MAX_OUTPUT_PORT_TYPE
segc[1] <= w_alu[1].DB_MAX_OUTPUT_PORT_TYPE
segc[2] <= w_alu[2].DB_MAX_OUTPUT_PORT_TYPE
segc[3] <= w_alu[3].DB_MAX_OUTPUT_PORT_TYPE
segc[4] <= w_alu[4].DB_MAX_OUTPUT_PORT_TYPE
segc[5] <= w_alu[5].DB_MAX_OUTPUT_PORT_TYPE
segc[6] <= w_alu[6].DB_MAX_OUTPUT_PORT_TYPE
segc[7] <= w_alu[7].DB_MAX_OUTPUT_PORT_TYPE
segc[8] <= w_alu[8].DB_MAX_OUTPUT_PORT_TYPE
segc[9] <= w_alu[9].DB_MAX_OUTPUT_PORT_TYPE
segc[10] <= w_alu[10].DB_MAX_OUTPUT_PORT_TYPE
segc[11] <= w_alu[11].DB_MAX_OUTPUT_PORT_TYPE
segc[12] <= w_alu[12].DB_MAX_OUTPUT_PORT_TYPE
segc[13] <= w_alu[13].DB_MAX_OUTPUT_PORT_TYPE
segc[14] <= w_alu[14].DB_MAX_OUTPUT_PORT_TYPE
segc[15] <= w_alu[15].DB_MAX_OUTPUT_PORT_TYPE
segd[0] <= reg16:dr.q
segd[1] <= reg16:dr.q
segd[2] <= reg16:dr.q
segd[3] <= reg16:dr.q
segd[4] <= reg16:dr.q
segd[5] <= reg16:dr.q
segd[6] <= reg16:dr.q
segd[7] <= reg16:dr.q
segd[8] <= reg16:dr.q
segd[9] <= reg16:dr.q
segd[10] <= reg16:dr.q
segd[11] <= reg16:dr.q
segd[12] <= reg16:dr.q
segd[13] <= reg16:dr.q
segd[14] <= reg16:dr.q
segd[15] <= reg16:dr.q
sege[0] <= <GND>
sege[1] <= <GND>
sege[2] <= <GND>
sege[3] <= <GND>
sege[4] <= <GND>
sege[5] <= <GND>
sege[6] <= <GND>
sege[7] <= <GND>
sege[8] <= <GND>
sege[9] <= <GND>
sege[10] <= <GND>
sege[11] <= <GND>
sege[12] <= <GND>
sege[13] <= <GND>
sege[14] <= <GND>
sege[15] <= <GND>
segf[0] <= <GND>
segf[1] <= <GND>
segf[2] <= <GND>
segf[3] <= <GND>
segf[4] <= <GND>
segf[5] <= <GND>
segf[6] <= <GND>
segf[7] <= <GND>
segf[8] <= <GND>
segf[9] <= <GND>
segf[10] <= <GND>
segf[11] <= <GND>
segf[12] <= <GND>
segf[13] <= <GND>
segf[14] <= <GND>
segf[15] <= <GND>
start => start.IN1
stop => stop.IN1
CLK => CLK.IN11
RSTN => RSTN.IN11


|cputop|cpu:cpu|sm:sm
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start => Decoder0.IN4
stop => Decoder0.IN5
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR


|cputop|cpu:cpu|count16rle:pc
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cputop|cpu:cpu|count16rle:pc1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cputop|cpu:cpu|imem:imem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|cputop|cpu:cpu|imem:imem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vo91:auto_generated.address_a[0]
address_a[1] => altsyncram_vo91:auto_generated.address_a[1]
address_a[2] => altsyncram_vo91:auto_generated.address_a[2]
address_a[3] => altsyncram_vo91:auto_generated.address_a[3]
address_a[4] => altsyncram_vo91:auto_generated.address_a[4]
address_a[5] => altsyncram_vo91:auto_generated.address_a[5]
address_a[6] => altsyncram_vo91:auto_generated.address_a[6]
address_a[7] => altsyncram_vo91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vo91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vo91:auto_generated.q_a[0]
q_a[1] <= altsyncram_vo91:auto_generated.q_a[1]
q_a[2] <= altsyncram_vo91:auto_generated.q_a[2]
q_a[3] <= altsyncram_vo91:auto_generated.q_a[3]
q_a[4] <= altsyncram_vo91:auto_generated.q_a[4]
q_a[5] <= altsyncram_vo91:auto_generated.q_a[5]
q_a[6] <= altsyncram_vo91:auto_generated.q_a[6]
q_a[7] <= altsyncram_vo91:auto_generated.q_a[7]
q_a[8] <= altsyncram_vo91:auto_generated.q_a[8]
q_a[9] <= altsyncram_vo91:auto_generated.q_a[9]
q_a[10] <= altsyncram_vo91:auto_generated.q_a[10]
q_a[11] <= altsyncram_vo91:auto_generated.q_a[11]
q_a[12] <= altsyncram_vo91:auto_generated.q_a[12]
q_a[13] <= altsyncram_vo91:auto_generated.q_a[13]
q_a[14] <= altsyncram_vo91:auto_generated.q_a[14]
q_a[15] <= altsyncram_vo91:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cputop|cpu:cpu|imem:imem|altsyncram:altsyncram_component|altsyncram_vo91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|cputop|cpu:cpu|reg16:ir
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT


|cputop|cpu:cpu|reg16:ir1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT


|cputop|cpu:cpu|reg16:ir2
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT


|cputop|cpu:cpu|regfile:regfile
q0[0] <= q0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[1] <= q0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[2] <= q0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[3] <= q0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[4] <= q0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[5] <= q0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[6] <= q0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[7] <= q0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[8] <= q0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[9] <= q0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[10] <= q0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[11] <= q0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[12] <= q0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[13] <= q0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[14] <= q0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[15] <= q0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[0] <= q1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= q1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= q1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= q1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= q1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[5] <= q1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[6] <= q1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[7] <= q1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[8] <= q1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[9] <= q1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[10] <= q1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[11] <= q1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[12] <= q1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[13] <= q1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[14] <= q1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[15] <= q1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[0] <= q2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[1] <= q2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[2] <= q2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[3] <= q2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[4] <= q2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[5] <= q2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[6] <= q2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[7] <= q2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[8] <= q2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[9] <= q2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[10] <= q2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[11] <= q2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[12] <= q2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[13] <= q2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[14] <= q2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[15] <= q2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[0] <= q3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[1] <= q3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[2] <= q3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[3] <= q3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[4] <= q3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[5] <= q3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[6] <= q3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[7] <= q3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[8] <= q3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[9] <= q3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[10] <= q3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[11] <= q3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[12] <= q3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[13] <= q3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[14] <= q3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[15] <= q3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[0] <= q4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[1] <= q4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[2] <= q4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[3] <= q4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[4] <= q4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[5] <= q4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[6] <= q4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[7] <= q4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[8] <= q4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[9] <= q4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[10] <= q4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[11] <= q4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[12] <= q4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[13] <= q4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[14] <= q4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[15] <= q4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[0] <= q5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[1] <= q5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[2] <= q5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[3] <= q5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[4] <= q5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[5] <= q5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[6] <= q5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[7] <= q5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[8] <= q5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[9] <= q5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[10] <= q5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[11] <= q5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[12] <= q5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[13] <= q5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[14] <= q5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[15] <= q5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[0] <= q6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[1] <= q6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[2] <= q6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[3] <= q6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[4] <= q6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[5] <= q6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[6] <= q6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[7] <= q6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[8] <= q6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[9] <= q6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[10] <= q6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[11] <= q6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[12] <= q6[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[13] <= q6[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[14] <= q6[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[15] <= q6[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[0] <= q7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[1] <= q7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[2] <= q7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[3] <= q7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[4] <= q7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[5] <= q7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[6] <= q7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[7] <= q7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[8] <= q7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[9] <= q7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[10] <= q7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[11] <= q7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[12] <= q7[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[13] <= q7[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[14] <= q7[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[15] <= q7[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q7.DATAB
d[0] => q6.DATAB
d[0] => q5.DATAB
d[0] => q4.DATAB
d[0] => q3.DATAB
d[0] => q2.DATAB
d[0] => q1.DATAB
d[0] => q0.DATAB
d[1] => q7.DATAB
d[1] => q6.DATAB
d[1] => q5.DATAB
d[1] => q4.DATAB
d[1] => q3.DATAB
d[1] => q2.DATAB
d[1] => q1.DATAB
d[1] => q0.DATAB
d[2] => q7.DATAB
d[2] => q6.DATAB
d[2] => q5.DATAB
d[2] => q4.DATAB
d[2] => q3.DATAB
d[2] => q2.DATAB
d[2] => q1.DATAB
d[2] => q0.DATAB
d[3] => q7.DATAB
d[3] => q6.DATAB
d[3] => q5.DATAB
d[3] => q4.DATAB
d[3] => q3.DATAB
d[3] => q2.DATAB
d[3] => q1.DATAB
d[3] => q0.DATAB
d[4] => q7.DATAB
d[4] => q6.DATAB
d[4] => q5.DATAB
d[4] => q4.DATAB
d[4] => q3.DATAB
d[4] => q2.DATAB
d[4] => q1.DATAB
d[4] => q0.DATAB
d[5] => q7.DATAB
d[5] => q6.DATAB
d[5] => q5.DATAB
d[5] => q4.DATAB
d[5] => q3.DATAB
d[5] => q2.DATAB
d[5] => q1.DATAB
d[5] => q0.DATAB
d[6] => q7.DATAB
d[6] => q6.DATAB
d[6] => q5.DATAB
d[6] => q4.DATAB
d[6] => q3.DATAB
d[6] => q2.DATAB
d[6] => q1.DATAB
d[6] => q0.DATAB
d[7] => q7.DATAB
d[7] => q6.DATAB
d[7] => q5.DATAB
d[7] => q4.DATAB
d[7] => q3.DATAB
d[7] => q2.DATAB
d[7] => q1.DATAB
d[7] => q0.DATAB
d[8] => q7.DATAB
d[8] => q6.DATAB
d[8] => q5.DATAB
d[8] => q4.DATAB
d[8] => q3.DATAB
d[8] => q2.DATAB
d[8] => q1.DATAB
d[8] => q0.DATAB
d[9] => q7.DATAB
d[9] => q6.DATAB
d[9] => q5.DATAB
d[9] => q4.DATAB
d[9] => q3.DATAB
d[9] => q2.DATAB
d[9] => q1.DATAB
d[9] => q0.DATAB
d[10] => q7.DATAB
d[10] => q6.DATAB
d[10] => q5.DATAB
d[10] => q4.DATAB
d[10] => q3.DATAB
d[10] => q2.DATAB
d[10] => q1.DATAB
d[10] => q0.DATAB
d[11] => q7.DATAB
d[11] => q6.DATAB
d[11] => q5.DATAB
d[11] => q4.DATAB
d[11] => q3.DATAB
d[11] => q2.DATAB
d[11] => q1.DATAB
d[11] => q0.DATAB
d[12] => q7.DATAB
d[12] => q6.DATAB
d[12] => q5.DATAB
d[12] => q4.DATAB
d[12] => q3.DATAB
d[12] => q2.DATAB
d[12] => q1.DATAB
d[12] => q0.DATAB
d[13] => q7.DATAB
d[13] => q6.DATAB
d[13] => q5.DATAB
d[13] => q4.DATAB
d[13] => q3.DATAB
d[13] => q2.DATAB
d[13] => q1.DATAB
d[13] => q0.DATAB
d[14] => q7.DATAB
d[14] => q6.DATAB
d[14] => q5.DATAB
d[14] => q4.DATAB
d[14] => q3.DATAB
d[14] => q2.DATAB
d[14] => q1.DATAB
d[14] => q0.DATAB
d[15] => q7.DATAB
d[15] => q6.DATAB
d[15] => q5.DATAB
d[15] => q4.DATAB
d[15] => q3.DATAB
d[15] => q2.DATAB
d[15] => q1.DATAB
d[15] => q0.DATAB
load => q7[0]~reg0.ENA
load => q0[15]~reg0.ENA
load => q0[14]~reg0.ENA
load => q0[13]~reg0.ENA
load => q0[12]~reg0.ENA
load => q0[11]~reg0.ENA
load => q0[10]~reg0.ENA
load => q0[9]~reg0.ENA
load => q0[8]~reg0.ENA
load => q0[7]~reg0.ENA
load => q0[6]~reg0.ENA
load => q0[5]~reg0.ENA
load => q0[4]~reg0.ENA
load => q0[3]~reg0.ENA
load => q0[2]~reg0.ENA
load => q0[1]~reg0.ENA
load => q0[0]~reg0.ENA
load => q1[15]~reg0.ENA
load => q1[14]~reg0.ENA
load => q1[13]~reg0.ENA
load => q1[12]~reg0.ENA
load => q1[11]~reg0.ENA
load => q1[10]~reg0.ENA
load => q1[9]~reg0.ENA
load => q1[8]~reg0.ENA
load => q1[7]~reg0.ENA
load => q1[6]~reg0.ENA
load => q1[5]~reg0.ENA
load => q1[4]~reg0.ENA
load => q1[3]~reg0.ENA
load => q1[2]~reg0.ENA
load => q1[1]~reg0.ENA
load => q1[0]~reg0.ENA
load => q2[15]~reg0.ENA
load => q2[14]~reg0.ENA
load => q2[13]~reg0.ENA
load => q2[12]~reg0.ENA
load => q2[11]~reg0.ENA
load => q2[10]~reg0.ENA
load => q2[9]~reg0.ENA
load => q2[8]~reg0.ENA
load => q2[7]~reg0.ENA
load => q2[6]~reg0.ENA
load => q2[5]~reg0.ENA
load => q2[4]~reg0.ENA
load => q2[3]~reg0.ENA
load => q2[2]~reg0.ENA
load => q2[1]~reg0.ENA
load => q2[0]~reg0.ENA
load => q3[15]~reg0.ENA
load => q3[14]~reg0.ENA
load => q3[13]~reg0.ENA
load => q3[12]~reg0.ENA
load => q3[11]~reg0.ENA
load => q3[10]~reg0.ENA
load => q3[9]~reg0.ENA
load => q3[8]~reg0.ENA
load => q3[7]~reg0.ENA
load => q3[6]~reg0.ENA
load => q3[5]~reg0.ENA
load => q3[4]~reg0.ENA
load => q3[3]~reg0.ENA
load => q3[2]~reg0.ENA
load => q3[1]~reg0.ENA
load => q3[0]~reg0.ENA
load => q4[15]~reg0.ENA
load => q4[14]~reg0.ENA
load => q4[13]~reg0.ENA
load => q4[12]~reg0.ENA
load => q4[11]~reg0.ENA
load => q4[10]~reg0.ENA
load => q4[9]~reg0.ENA
load => q4[8]~reg0.ENA
load => q4[7]~reg0.ENA
load => q4[6]~reg0.ENA
load => q4[5]~reg0.ENA
load => q4[4]~reg0.ENA
load => q4[3]~reg0.ENA
load => q4[2]~reg0.ENA
load => q4[1]~reg0.ENA
load => q4[0]~reg0.ENA
load => q5[15]~reg0.ENA
load => q5[14]~reg0.ENA
load => q5[13]~reg0.ENA
load => q5[12]~reg0.ENA
load => q5[11]~reg0.ENA
load => q5[10]~reg0.ENA
load => q5[9]~reg0.ENA
load => q5[8]~reg0.ENA
load => q5[7]~reg0.ENA
load => q5[6]~reg0.ENA
load => q5[5]~reg0.ENA
load => q5[4]~reg0.ENA
load => q5[3]~reg0.ENA
load => q5[2]~reg0.ENA
load => q5[1]~reg0.ENA
load => q5[0]~reg0.ENA
load => q6[15]~reg0.ENA
load => q6[14]~reg0.ENA
load => q6[13]~reg0.ENA
load => q6[12]~reg0.ENA
load => q6[11]~reg0.ENA
load => q6[10]~reg0.ENA
load => q6[9]~reg0.ENA
load => q6[8]~reg0.ENA
load => q6[7]~reg0.ENA
load => q6[6]~reg0.ENA
load => q6[5]~reg0.ENA
load => q6[4]~reg0.ENA
load => q6[3]~reg0.ENA
load => q6[2]~reg0.ENA
load => q6[1]~reg0.ENA
load => q6[0]~reg0.ENA
load => q7[15]~reg0.ENA
load => q7[14]~reg0.ENA
load => q7[13]~reg0.ENA
load => q7[12]~reg0.ENA
load => q7[11]~reg0.ENA
load => q7[10]~reg0.ENA
load => q7[9]~reg0.ENA
load => q7[8]~reg0.ENA
load => q7[7]~reg0.ENA
load => q7[6]~reg0.ENA
load => q7[5]~reg0.ENA
load => q7[4]~reg0.ENA
load => q7[3]~reg0.ENA
load => q7[2]~reg0.ENA
load => q7[1]~reg0.ENA
wsel[0] => Decoder0.IN2
wsel[1] => Decoder0.IN1
wsel[2] => Decoder0.IN0
CLK => q7[0]~reg0.CLK
CLK => q7[1]~reg0.CLK
CLK => q7[2]~reg0.CLK
CLK => q7[3]~reg0.CLK
CLK => q7[4]~reg0.CLK
CLK => q7[5]~reg0.CLK
CLK => q7[6]~reg0.CLK
CLK => q7[7]~reg0.CLK
CLK => q7[8]~reg0.CLK
CLK => q7[9]~reg0.CLK
CLK => q7[10]~reg0.CLK
CLK => q7[11]~reg0.CLK
CLK => q7[12]~reg0.CLK
CLK => q7[13]~reg0.CLK
CLK => q7[14]~reg0.CLK
CLK => q7[15]~reg0.CLK
CLK => q6[0]~reg0.CLK
CLK => q6[1]~reg0.CLK
CLK => q6[2]~reg0.CLK
CLK => q6[3]~reg0.CLK
CLK => q6[4]~reg0.CLK
CLK => q6[5]~reg0.CLK
CLK => q6[6]~reg0.CLK
CLK => q6[7]~reg0.CLK
CLK => q6[8]~reg0.CLK
CLK => q6[9]~reg0.CLK
CLK => q6[10]~reg0.CLK
CLK => q6[11]~reg0.CLK
CLK => q6[12]~reg0.CLK
CLK => q6[13]~reg0.CLK
CLK => q6[14]~reg0.CLK
CLK => q6[15]~reg0.CLK
CLK => q5[0]~reg0.CLK
CLK => q5[1]~reg0.CLK
CLK => q5[2]~reg0.CLK
CLK => q5[3]~reg0.CLK
CLK => q5[4]~reg0.CLK
CLK => q5[5]~reg0.CLK
CLK => q5[6]~reg0.CLK
CLK => q5[7]~reg0.CLK
CLK => q5[8]~reg0.CLK
CLK => q5[9]~reg0.CLK
CLK => q5[10]~reg0.CLK
CLK => q5[11]~reg0.CLK
CLK => q5[12]~reg0.CLK
CLK => q5[13]~reg0.CLK
CLK => q5[14]~reg0.CLK
CLK => q5[15]~reg0.CLK
CLK => q4[0]~reg0.CLK
CLK => q4[1]~reg0.CLK
CLK => q4[2]~reg0.CLK
CLK => q4[3]~reg0.CLK
CLK => q4[4]~reg0.CLK
CLK => q4[5]~reg0.CLK
CLK => q4[6]~reg0.CLK
CLK => q4[7]~reg0.CLK
CLK => q4[8]~reg0.CLK
CLK => q4[9]~reg0.CLK
CLK => q4[10]~reg0.CLK
CLK => q4[11]~reg0.CLK
CLK => q4[12]~reg0.CLK
CLK => q4[13]~reg0.CLK
CLK => q4[14]~reg0.CLK
CLK => q4[15]~reg0.CLK
CLK => q3[0]~reg0.CLK
CLK => q3[1]~reg0.CLK
CLK => q3[2]~reg0.CLK
CLK => q3[3]~reg0.CLK
CLK => q3[4]~reg0.CLK
CLK => q3[5]~reg0.CLK
CLK => q3[6]~reg0.CLK
CLK => q3[7]~reg0.CLK
CLK => q3[8]~reg0.CLK
CLK => q3[9]~reg0.CLK
CLK => q3[10]~reg0.CLK
CLK => q3[11]~reg0.CLK
CLK => q3[12]~reg0.CLK
CLK => q3[13]~reg0.CLK
CLK => q3[14]~reg0.CLK
CLK => q3[15]~reg0.CLK
CLK => q2[0]~reg0.CLK
CLK => q2[1]~reg0.CLK
CLK => q2[2]~reg0.CLK
CLK => q2[3]~reg0.CLK
CLK => q2[4]~reg0.CLK
CLK => q2[5]~reg0.CLK
CLK => q2[6]~reg0.CLK
CLK => q2[7]~reg0.CLK
CLK => q2[8]~reg0.CLK
CLK => q2[9]~reg0.CLK
CLK => q2[10]~reg0.CLK
CLK => q2[11]~reg0.CLK
CLK => q2[12]~reg0.CLK
CLK => q2[13]~reg0.CLK
CLK => q2[14]~reg0.CLK
CLK => q2[15]~reg0.CLK
CLK => q1[0]~reg0.CLK
CLK => q1[1]~reg0.CLK
CLK => q1[2]~reg0.CLK
CLK => q1[3]~reg0.CLK
CLK => q1[4]~reg0.CLK
CLK => q1[5]~reg0.CLK
CLK => q1[6]~reg0.CLK
CLK => q1[7]~reg0.CLK
CLK => q1[8]~reg0.CLK
CLK => q1[9]~reg0.CLK
CLK => q1[10]~reg0.CLK
CLK => q1[11]~reg0.CLK
CLK => q1[12]~reg0.CLK
CLK => q1[13]~reg0.CLK
CLK => q1[14]~reg0.CLK
CLK => q1[15]~reg0.CLK
CLK => q0[0]~reg0.CLK
CLK => q0[1]~reg0.CLK
CLK => q0[2]~reg0.CLK
CLK => q0[3]~reg0.CLK
CLK => q0[4]~reg0.CLK
CLK => q0[5]~reg0.CLK
CLK => q0[6]~reg0.CLK
CLK => q0[7]~reg0.CLK
CLK => q0[8]~reg0.CLK
CLK => q0[9]~reg0.CLK
CLK => q0[10]~reg0.CLK
CLK => q0[11]~reg0.CLK
CLK => q0[12]~reg0.CLK
CLK => q0[13]~reg0.CLK
CLK => q0[14]~reg0.CLK
CLK => q0[15]~reg0.CLK
RSTN => q7[0]~reg0.ACLR
RSTN => q7[1]~reg0.ACLR
RSTN => q7[2]~reg0.ACLR
RSTN => q7[3]~reg0.ACLR
RSTN => q7[4]~reg0.ACLR
RSTN => q7[5]~reg0.ACLR
RSTN => q7[6]~reg0.ACLR
RSTN => q7[7]~reg0.ACLR
RSTN => q7[8]~reg0.ACLR
RSTN => q7[9]~reg0.ACLR
RSTN => q7[10]~reg0.ACLR
RSTN => q7[11]~reg0.ACLR
RSTN => q7[12]~reg0.ACLR
RSTN => q7[13]~reg0.ACLR
RSTN => q7[14]~reg0.ACLR
RSTN => q7[15]~reg0.ACLR
RSTN => q6[0]~reg0.ACLR
RSTN => q6[1]~reg0.ACLR
RSTN => q6[2]~reg0.ACLR
RSTN => q6[3]~reg0.ACLR
RSTN => q6[4]~reg0.ACLR
RSTN => q6[5]~reg0.ACLR
RSTN => q6[6]~reg0.ACLR
RSTN => q6[7]~reg0.ACLR
RSTN => q6[8]~reg0.ACLR
RSTN => q6[9]~reg0.ACLR
RSTN => q6[10]~reg0.ACLR
RSTN => q6[11]~reg0.ACLR
RSTN => q6[12]~reg0.ACLR
RSTN => q6[13]~reg0.ACLR
RSTN => q6[14]~reg0.ACLR
RSTN => q6[15]~reg0.ACLR
RSTN => q5[0]~reg0.ACLR
RSTN => q5[1]~reg0.ACLR
RSTN => q5[2]~reg0.ACLR
RSTN => q5[3]~reg0.ACLR
RSTN => q5[4]~reg0.ACLR
RSTN => q5[5]~reg0.ACLR
RSTN => q5[6]~reg0.ACLR
RSTN => q5[7]~reg0.ACLR
RSTN => q5[8]~reg0.ACLR
RSTN => q5[9]~reg0.ACLR
RSTN => q5[10]~reg0.ACLR
RSTN => q5[11]~reg0.ACLR
RSTN => q5[12]~reg0.ACLR
RSTN => q5[13]~reg0.ACLR
RSTN => q5[14]~reg0.ACLR
RSTN => q5[15]~reg0.ACLR
RSTN => q4[0]~reg0.ACLR
RSTN => q4[1]~reg0.ACLR
RSTN => q4[2]~reg0.ACLR
RSTN => q4[3]~reg0.ACLR
RSTN => q4[4]~reg0.ACLR
RSTN => q4[5]~reg0.ACLR
RSTN => q4[6]~reg0.ACLR
RSTN => q4[7]~reg0.ACLR
RSTN => q4[8]~reg0.ACLR
RSTN => q4[9]~reg0.ACLR
RSTN => q4[10]~reg0.ACLR
RSTN => q4[11]~reg0.ACLR
RSTN => q4[12]~reg0.ACLR
RSTN => q4[13]~reg0.ACLR
RSTN => q4[14]~reg0.ACLR
RSTN => q4[15]~reg0.ACLR
RSTN => q3[0]~reg0.ACLR
RSTN => q3[1]~reg0.ACLR
RSTN => q3[2]~reg0.ACLR
RSTN => q3[3]~reg0.ACLR
RSTN => q3[4]~reg0.ACLR
RSTN => q3[5]~reg0.ACLR
RSTN => q3[6]~reg0.ACLR
RSTN => q3[7]~reg0.ACLR
RSTN => q3[8]~reg0.ACLR
RSTN => q3[9]~reg0.ACLR
RSTN => q3[10]~reg0.ACLR
RSTN => q3[11]~reg0.ACLR
RSTN => q3[12]~reg0.ACLR
RSTN => q3[13]~reg0.ACLR
RSTN => q3[14]~reg0.ACLR
RSTN => q3[15]~reg0.ACLR
RSTN => q2[0]~reg0.ACLR
RSTN => q2[1]~reg0.ACLR
RSTN => q2[2]~reg0.ACLR
RSTN => q2[3]~reg0.ACLR
RSTN => q2[4]~reg0.ACLR
RSTN => q2[5]~reg0.ACLR
RSTN => q2[6]~reg0.ACLR
RSTN => q2[7]~reg0.ACLR
RSTN => q2[8]~reg0.ACLR
RSTN => q2[9]~reg0.ACLR
RSTN => q2[10]~reg0.ACLR
RSTN => q2[11]~reg0.ACLR
RSTN => q2[12]~reg0.ACLR
RSTN => q2[13]~reg0.ACLR
RSTN => q2[14]~reg0.ACLR
RSTN => q2[15]~reg0.ACLR
RSTN => q1[0]~reg0.ACLR
RSTN => q1[1]~reg0.ACLR
RSTN => q1[2]~reg0.ACLR
RSTN => q1[3]~reg0.ACLR
RSTN => q1[4]~reg0.ACLR
RSTN => q1[5]~reg0.ACLR
RSTN => q1[6]~reg0.ACLR
RSTN => q1[7]~reg0.ACLR
RSTN => q1[8]~reg0.ACLR
RSTN => q1[9]~reg0.ACLR
RSTN => q1[10]~reg0.ACLR
RSTN => q1[11]~reg0.ACLR
RSTN => q1[12]~reg0.ACLR
RSTN => q1[13]~reg0.ACLR
RSTN => q1[14]~reg0.ACLR
RSTN => q1[15]~reg0.ACLR
RSTN => q0[0]~reg0.ACLR
RSTN => q0[1]~reg0.ACLR
RSTN => q0[2]~reg0.ACLR
RSTN => q0[3]~reg0.ACLR
RSTN => q0[4]~reg0.ACLR
RSTN => q0[5]~reg0.ACLR
RSTN => q0[6]~reg0.ACLR
RSTN => q0[7]~reg0.ACLR
RSTN => q0[8]~reg0.ACLR
RSTN => q0[9]~reg0.ACLR
RSTN => q0[10]~reg0.ACLR
RSTN => q0[11]~reg0.ACLR
RSTN => q0[12]~reg0.ACLR
RSTN => q0[13]~reg0.ACLR
RSTN => q0[14]~reg0.ACLR
RSTN => q0[15]~reg0.ACLR


|cputop|cpu:cpu|muxreg16:sr1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d0[0] => Mux15.IN0
d0[1] => Mux14.IN0
d0[2] => Mux13.IN0
d0[3] => Mux12.IN0
d0[4] => Mux11.IN0
d0[5] => Mux10.IN0
d0[6] => Mux9.IN0
d0[7] => Mux8.IN0
d0[8] => Mux7.IN0
d0[9] => Mux6.IN0
d0[10] => Mux5.IN0
d0[11] => Mux4.IN0
d0[12] => Mux3.IN0
d0[13] => Mux2.IN0
d0[14] => Mux1.IN0
d0[15] => Mux0.IN0
d1[0] => Mux15.IN1
d1[1] => Mux14.IN1
d1[2] => Mux13.IN1
d1[3] => Mux12.IN1
d1[4] => Mux11.IN1
d1[5] => Mux10.IN1
d1[6] => Mux9.IN1
d1[7] => Mux8.IN1
d1[8] => Mux7.IN1
d1[9] => Mux6.IN1
d1[10] => Mux5.IN1
d1[11] => Mux4.IN1
d1[12] => Mux3.IN1
d1[13] => Mux2.IN1
d1[14] => Mux1.IN1
d1[15] => Mux0.IN1
d2[0] => Mux15.IN2
d2[1] => Mux14.IN2
d2[2] => Mux13.IN2
d2[3] => Mux12.IN2
d2[4] => Mux11.IN2
d2[5] => Mux10.IN2
d2[6] => Mux9.IN2
d2[7] => Mux8.IN2
d2[8] => Mux7.IN2
d2[9] => Mux6.IN2
d2[10] => Mux5.IN2
d2[11] => Mux4.IN2
d2[12] => Mux3.IN2
d2[13] => Mux2.IN2
d2[14] => Mux1.IN2
d2[15] => Mux0.IN2
d3[0] => Mux15.IN3
d3[1] => Mux14.IN3
d3[2] => Mux13.IN3
d3[3] => Mux12.IN3
d3[4] => Mux11.IN3
d3[5] => Mux10.IN3
d3[6] => Mux9.IN3
d3[7] => Mux8.IN3
d3[8] => Mux7.IN3
d3[9] => Mux6.IN3
d3[10] => Mux5.IN3
d3[11] => Mux4.IN3
d3[12] => Mux3.IN3
d3[13] => Mux2.IN3
d3[14] => Mux1.IN3
d3[15] => Mux0.IN3
d4[0] => Mux15.IN4
d4[1] => Mux14.IN4
d4[2] => Mux13.IN4
d4[3] => Mux12.IN4
d4[4] => Mux11.IN4
d4[5] => Mux10.IN4
d4[6] => Mux9.IN4
d4[7] => Mux8.IN4
d4[8] => Mux7.IN4
d4[9] => Mux6.IN4
d4[10] => Mux5.IN4
d4[11] => Mux4.IN4
d4[12] => Mux3.IN4
d4[13] => Mux2.IN4
d4[14] => Mux1.IN4
d4[15] => Mux0.IN4
d5[0] => Mux15.IN5
d5[1] => Mux14.IN5
d5[2] => Mux13.IN5
d5[3] => Mux12.IN5
d5[4] => Mux11.IN5
d5[5] => Mux10.IN5
d5[6] => Mux9.IN5
d5[7] => Mux8.IN5
d5[8] => Mux7.IN5
d5[9] => Mux6.IN5
d5[10] => Mux5.IN5
d5[11] => Mux4.IN5
d5[12] => Mux3.IN5
d5[13] => Mux2.IN5
d5[14] => Mux1.IN5
d5[15] => Mux0.IN5
d6[0] => Mux15.IN6
d6[1] => Mux14.IN6
d6[2] => Mux13.IN6
d6[3] => Mux12.IN6
d6[4] => Mux11.IN6
d6[5] => Mux10.IN6
d6[6] => Mux9.IN6
d6[7] => Mux8.IN6
d6[8] => Mux7.IN6
d6[9] => Mux6.IN6
d6[10] => Mux5.IN6
d6[11] => Mux4.IN6
d6[12] => Mux3.IN6
d6[13] => Mux2.IN6
d6[14] => Mux1.IN6
d6[15] => Mux0.IN6
d7[0] => Mux15.IN7
d7[1] => Mux14.IN7
d7[2] => Mux13.IN7
d7[3] => Mux12.IN7
d7[4] => Mux11.IN7
d7[5] => Mux10.IN7
d7[6] => Mux9.IN7
d7[7] => Mux8.IN7
d7[8] => Mux7.IN7
d7[9] => Mux6.IN7
d7[10] => Mux5.IN7
d7[11] => Mux4.IN7
d7[12] => Mux3.IN7
d7[13] => Mux2.IN7
d7[14] => Mux1.IN7
d7[15] => Mux0.IN7
load => q[0]~reg0.ENA
load => q[15]~reg0.ENA
load => q[14]~reg0.ENA
load => q[13]~reg0.ENA
load => q[12]~reg0.ENA
load => q[11]~reg0.ENA
load => q[10]~reg0.ENA
load => q[9]~reg0.ENA
load => q[8]~reg0.ENA
load => q[7]~reg0.ENA
load => q[6]~reg0.ENA
load => q[5]~reg0.ENA
load => q[4]~reg0.ENA
load => q[3]~reg0.ENA
load => q[2]~reg0.ENA
load => q[1]~reg0.ENA
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cputop|cpu:cpu|muxreg16:sr2
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d0[0] => Mux15.IN0
d0[1] => Mux14.IN0
d0[2] => Mux13.IN0
d0[3] => Mux12.IN0
d0[4] => Mux11.IN0
d0[5] => Mux10.IN0
d0[6] => Mux9.IN0
d0[7] => Mux8.IN0
d0[8] => Mux7.IN0
d0[9] => Mux6.IN0
d0[10] => Mux5.IN0
d0[11] => Mux4.IN0
d0[12] => Mux3.IN0
d0[13] => Mux2.IN0
d0[14] => Mux1.IN0
d0[15] => Mux0.IN0
d1[0] => Mux15.IN1
d1[1] => Mux14.IN1
d1[2] => Mux13.IN1
d1[3] => Mux12.IN1
d1[4] => Mux11.IN1
d1[5] => Mux10.IN1
d1[6] => Mux9.IN1
d1[7] => Mux8.IN1
d1[8] => Mux7.IN1
d1[9] => Mux6.IN1
d1[10] => Mux5.IN1
d1[11] => Mux4.IN1
d1[12] => Mux3.IN1
d1[13] => Mux2.IN1
d1[14] => Mux1.IN1
d1[15] => Mux0.IN1
d2[0] => Mux15.IN2
d2[1] => Mux14.IN2
d2[2] => Mux13.IN2
d2[3] => Mux12.IN2
d2[4] => Mux11.IN2
d2[5] => Mux10.IN2
d2[6] => Mux9.IN2
d2[7] => Mux8.IN2
d2[8] => Mux7.IN2
d2[9] => Mux6.IN2
d2[10] => Mux5.IN2
d2[11] => Mux4.IN2
d2[12] => Mux3.IN2
d2[13] => Mux2.IN2
d2[14] => Mux1.IN2
d2[15] => Mux0.IN2
d3[0] => Mux15.IN3
d3[1] => Mux14.IN3
d3[2] => Mux13.IN3
d3[3] => Mux12.IN3
d3[4] => Mux11.IN3
d3[5] => Mux10.IN3
d3[6] => Mux9.IN3
d3[7] => Mux8.IN3
d3[8] => Mux7.IN3
d3[9] => Mux6.IN3
d3[10] => Mux5.IN3
d3[11] => Mux4.IN3
d3[12] => Mux3.IN3
d3[13] => Mux2.IN3
d3[14] => Mux1.IN3
d3[15] => Mux0.IN3
d4[0] => Mux15.IN4
d4[1] => Mux14.IN4
d4[2] => Mux13.IN4
d4[3] => Mux12.IN4
d4[4] => Mux11.IN4
d4[5] => Mux10.IN4
d4[6] => Mux9.IN4
d4[7] => Mux8.IN4
d4[8] => Mux7.IN4
d4[9] => Mux6.IN4
d4[10] => Mux5.IN4
d4[11] => Mux4.IN4
d4[12] => Mux3.IN4
d4[13] => Mux2.IN4
d4[14] => Mux1.IN4
d4[15] => Mux0.IN4
d5[0] => Mux15.IN5
d5[1] => Mux14.IN5
d5[2] => Mux13.IN5
d5[3] => Mux12.IN5
d5[4] => Mux11.IN5
d5[5] => Mux10.IN5
d5[6] => Mux9.IN5
d5[7] => Mux8.IN5
d5[8] => Mux7.IN5
d5[9] => Mux6.IN5
d5[10] => Mux5.IN5
d5[11] => Mux4.IN5
d5[12] => Mux3.IN5
d5[13] => Mux2.IN5
d5[14] => Mux1.IN5
d5[15] => Mux0.IN5
d6[0] => Mux15.IN6
d6[1] => Mux14.IN6
d6[2] => Mux13.IN6
d6[3] => Mux12.IN6
d6[4] => Mux11.IN6
d6[5] => Mux10.IN6
d6[6] => Mux9.IN6
d6[7] => Mux8.IN6
d6[8] => Mux7.IN6
d6[9] => Mux6.IN6
d6[10] => Mux5.IN6
d6[11] => Mux4.IN6
d6[12] => Mux3.IN6
d6[13] => Mux2.IN6
d6[14] => Mux1.IN6
d6[15] => Mux0.IN6
d7[0] => Mux15.IN7
d7[1] => Mux14.IN7
d7[2] => Mux13.IN7
d7[3] => Mux12.IN7
d7[4] => Mux11.IN7
d7[5] => Mux10.IN7
d7[6] => Mux9.IN7
d7[7] => Mux8.IN7
d7[8] => Mux7.IN7
d7[9] => Mux6.IN7
d7[10] => Mux5.IN7
d7[11] => Mux4.IN7
d7[12] => Mux3.IN7
d7[13] => Mux2.IN7
d7[14] => Mux1.IN7
d7[15] => Mux0.IN7
load => q[0]~reg0.ENA
load => q[15]~reg0.ENA
load => q[14]~reg0.ENA
load => q[13]~reg0.ENA
load => q[12]~reg0.ENA
load => q[11]~reg0.ENA
load => q[10]~reg0.ENA
load => q[9]~reg0.ENA
load => q[8]~reg0.ENA
load => q[7]~reg0.ENA
load => q[6]~reg0.ENA
load => q[5]~reg0.ENA
load => q[4]~reg0.ENA
load => q[3]~reg0.ENA
load => q[2]~reg0.ENA
load => q[1]~reg0.ENA
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cputop|cpu:cpu|alu:alu
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1[0] => Add0.IN16
sr1[0] => LessThan0.IN16
sr1[0] => Mult0.IN15
sr1[0] => WideOr0.IN0
sr1[0] => Add2.IN16
sr1[0] => WideNor0.IN0
sr1[1] => Add0.IN15
sr1[1] => LessThan0.IN15
sr1[1] => Mult0.IN14
sr1[1] => WideOr0.IN1
sr1[1] => Add2.IN15
sr1[1] => WideNor0.IN1
sr1[2] => Add0.IN14
sr1[2] => LessThan0.IN14
sr1[2] => Mult0.IN13
sr1[2] => WideOr0.IN2
sr1[2] => Add2.IN14
sr1[2] => WideNor0.IN2
sr1[3] => Add0.IN13
sr1[3] => LessThan0.IN13
sr1[3] => Mult0.IN12
sr1[3] => WideOr0.IN3
sr1[3] => Add2.IN13
sr1[3] => WideNor0.IN3
sr1[4] => Add0.IN12
sr1[4] => LessThan0.IN12
sr1[4] => Mult0.IN11
sr1[4] => WideOr0.IN4
sr1[4] => Add2.IN12
sr1[4] => WideNor0.IN4
sr1[5] => Add0.IN11
sr1[5] => LessThan0.IN11
sr1[5] => Mult0.IN10
sr1[5] => WideOr0.IN5
sr1[5] => Add2.IN11
sr1[5] => WideNor0.IN5
sr1[6] => Add0.IN10
sr1[6] => LessThan0.IN10
sr1[6] => Mult0.IN9
sr1[6] => WideOr0.IN6
sr1[6] => Add2.IN10
sr1[6] => WideNor0.IN6
sr1[7] => Add0.IN9
sr1[7] => LessThan0.IN9
sr1[7] => Mult0.IN8
sr1[7] => WideOr0.IN7
sr1[7] => Add2.IN9
sr1[7] => WideNor0.IN7
sr1[8] => Add0.IN8
sr1[8] => LessThan0.IN8
sr1[8] => Mult0.IN7
sr1[8] => WideOr0.IN8
sr1[8] => Add2.IN8
sr1[8] => WideNor0.IN8
sr1[9] => Add0.IN7
sr1[9] => LessThan0.IN7
sr1[9] => Mult0.IN6
sr1[9] => WideOr0.IN9
sr1[9] => Add2.IN7
sr1[9] => WideNor0.IN9
sr1[10] => Add0.IN6
sr1[10] => LessThan0.IN6
sr1[10] => Mult0.IN5
sr1[10] => WideOr0.IN10
sr1[10] => Add2.IN6
sr1[10] => WideNor0.IN10
sr1[11] => Add0.IN5
sr1[11] => LessThan0.IN5
sr1[11] => Mult0.IN4
sr1[11] => WideOr0.IN11
sr1[11] => Add2.IN5
sr1[11] => WideNor0.IN11
sr1[12] => Add0.IN4
sr1[12] => LessThan0.IN4
sr1[12] => Mult0.IN3
sr1[12] => WideOr0.IN12
sr1[12] => Add2.IN4
sr1[12] => WideNor0.IN12
sr1[13] => Add0.IN3
sr1[13] => LessThan0.IN3
sr1[13] => Mult0.IN2
sr1[13] => WideOr0.IN13
sr1[13] => Add2.IN3
sr1[13] => WideNor0.IN13
sr1[14] => Add0.IN2
sr1[14] => LessThan0.IN2
sr1[14] => Mult0.IN1
sr1[14] => WideOr0.IN14
sr1[14] => Add2.IN2
sr1[14] => WideNor0.IN14
sr1[15] => Add0.IN1
sr1[15] => LessThan0.IN1
sr1[15] => Mult0.IN0
sr1[15] => WideOr0.IN15
sr1[15] => Add2.IN1
sr1[15] => WideNor0.IN15
sr2[0] => LessThan0.IN32
sr2[0] => Mult0.IN31
sr2[0] => Add2.IN32
sr2[1] => LessThan0.IN31
sr2[1] => Mult0.IN30
sr2[1] => Add2.IN31
sr2[2] => LessThan0.IN30
sr2[2] => Mult0.IN29
sr2[2] => Add2.IN30
sr2[3] => LessThan0.IN29
sr2[3] => Mult0.IN28
sr2[3] => Add2.IN29
sr2[4] => LessThan0.IN28
sr2[4] => Mult0.IN27
sr2[4] => Add2.IN28
sr2[5] => LessThan0.IN27
sr2[5] => Mult0.IN26
sr2[5] => Add2.IN27
sr2[6] => LessThan0.IN26
sr2[6] => Mult0.IN25
sr2[6] => Add2.IN26
sr2[7] => LessThan0.IN25
sr2[7] => Mult0.IN24
sr2[7] => Add2.IN25
sr2[8] => LessThan0.IN24
sr2[8] => Mult0.IN23
sr2[8] => Add2.IN24
sr2[9] => LessThan0.IN23
sr2[9] => Mult0.IN22
sr2[9] => Add2.IN23
sr2[10] => LessThan0.IN22
sr2[10] => Mult0.IN21
sr2[10] => Add2.IN22
sr2[11] => LessThan0.IN21
sr2[11] => Mult0.IN20
sr2[11] => Add2.IN21
sr2[12] => LessThan0.IN20
sr2[12] => Mult0.IN19
sr2[12] => Add2.IN20
sr2[13] => LessThan0.IN19
sr2[13] => Mult0.IN18
sr2[13] => Add2.IN19
sr2[14] => LessThan0.IN18
sr2[14] => Mult0.IN17
sr2[14] => Add2.IN18
sr2[15] => LessThan0.IN17
sr2[15] => Mult0.IN16
sr2[15] => Add2.IN17
pc[0] => Add1.IN16
pc[0] => q.DATAB
pc[0] => q.DATAB
pc[1] => Add1.IN15
pc[1] => q.DATAB
pc[1] => q.DATAB
pc[2] => Add1.IN14
pc[2] => q.DATAB
pc[2] => q.DATAB
pc[3] => Add1.IN13
pc[3] => q.DATAB
pc[3] => q.DATAB
pc[4] => Add1.IN12
pc[4] => q.DATAB
pc[4] => q.DATAB
pc[5] => Add1.IN11
pc[5] => q.DATAB
pc[5] => q.DATAB
pc[6] => Add1.IN10
pc[6] => q.DATAB
pc[6] => q.DATAB
pc[7] => Add1.IN9
pc[7] => q.DATAB
pc[7] => q.DATAB
pc[8] => Add1.IN8
pc[8] => q.DATAB
pc[8] => q.DATAB
pc[9] => Add1.IN7
pc[9] => q.DATAB
pc[9] => q.DATAB
pc[10] => Add1.IN6
pc[10] => q.DATAB
pc[10] => q.DATAB
pc[11] => Add1.IN5
pc[11] => q.DATAB
pc[11] => q.DATAB
pc[12] => Add1.IN4
pc[12] => q.DATAB
pc[12] => q.DATAB
pc[13] => Add1.IN3
pc[13] => q.DATAB
pc[13] => q.DATAB
pc[14] => Add1.IN2
pc[14] => q.DATAB
pc[14] => q.DATAB
pc[15] => Add1.IN1
pc[15] => q.DATAB
pc[15] => q.DATAB
ir[0] => Add0.IN32
ir[0] => Add1.IN32
ir[0] => Selector15.IN17
ir[0] => WideNor2.IN0
ir[0] => WideNor5.IN0
ir[0] => WideNor3.IN0
ir[1] => Add0.IN31
ir[1] => Add1.IN31
ir[1] => Selector14.IN17
ir[1] => WideNor2.IN1
ir[1] => WideNor3.IN1
ir[1] => WideNor5.IN1
ir[2] => Add0.IN30
ir[2] => Add1.IN30
ir[2] => Selector13.IN17
ir[2] => WideNor5.IN2
ir[2] => WideNor2.IN2
ir[2] => WideNor3.IN2
ir[3] => Add0.IN29
ir[3] => Add1.IN29
ir[3] => Selector12.IN17
ir[3] => WideNor2.IN3
ir[3] => WideNor3.IN3
ir[3] => WideNor5.IN3
ir[4] => Add0.IN28
ir[4] => Add1.IN28
ir[4] => Selector11.IN17
ir[4] => WideNor2.IN4
ir[4] => WideNor3.IN4
ir[4] => WideNor5.IN4
ir[5] => Add0.IN27
ir[5] => Add1.IN27
ir[5] => Selector10.IN17
ir[6] => Add0.IN26
ir[6] => Add1.IN26
ir[6] => Selector9.IN17
ir[7] => Add0.IN17
ir[7] => Add1.IN17
ir[7] => Selector0.IN17
ir[7] => Add0.IN18
ir[7] => Add1.IN18
ir[7] => Selector1.IN17
ir[7] => Add0.IN19
ir[7] => Add1.IN19
ir[7] => Selector2.IN17
ir[7] => Add0.IN20
ir[7] => Add1.IN20
ir[7] => Selector3.IN17
ir[7] => Add0.IN21
ir[7] => Add1.IN21
ir[7] => Selector4.IN17
ir[7] => Add0.IN22
ir[7] => Add1.IN22
ir[7] => Selector5.IN17
ir[7] => Add0.IN23
ir[7] => Add1.IN23
ir[7] => Selector6.IN17
ir[7] => Add0.IN24
ir[7] => Add1.IN24
ir[7] => Selector7.IN17
ir[7] => Add0.IN25
ir[7] => Add1.IN25
ir[7] => Selector8.IN17
ir[8] => WideNor6.IN0
ir[8] => WideNor7.IN0
ir[9] => WideNor6.IN1
ir[9] => WideNor7.IN1
ir[10] => WideNor6.IN2
ir[10] => WideNor7.IN2
ir[11] => WideNor4.IN0
ir[11] => WideNor7.IN3
ir[11] => WideNor8.IN0
ir[12] => WideNor7.IN4
ir[12] => WideNor8.IN1
ir[12] => WideNor4.IN1
ir[13] => WideNor4.IN2
ir[13] => WideNor7.IN5
ir[13] => WideNor8.IN2
ir[14] => WideNor2.IN5
ir[14] => WideNor3.IN5
ir[14] => WideNor4.IN3
ir[14] => WideNor5.IN5
ir[14] => WideNor7.IN6
ir[14] => WideNor8.IN3
ir[14] => WideNor1.IN0
ir[14] => WideNor6.IN3
ir[15] => WideNor2.IN6
ir[15] => WideNor3.IN6
ir[15] => WideNor5.IN6
ir[15] => WideNor6.IN4
ir[15] => WideNor1.IN1
ir[15] => WideNor4.IN4
ir[15] => WideNor7.IN7
ir[15] => WideNor8.IN4
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cputop|cpu:cpu|dmem:dmem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|cputop|cpu:cpu|dmem:dmem|altsyncram:altsyncram_component
wren_a => altsyncram_m6g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m6g1:auto_generated.data_a[0]
data_a[1] => altsyncram_m6g1:auto_generated.data_a[1]
data_a[2] => altsyncram_m6g1:auto_generated.data_a[2]
data_a[3] => altsyncram_m6g1:auto_generated.data_a[3]
data_a[4] => altsyncram_m6g1:auto_generated.data_a[4]
data_a[5] => altsyncram_m6g1:auto_generated.data_a[5]
data_a[6] => altsyncram_m6g1:auto_generated.data_a[6]
data_a[7] => altsyncram_m6g1:auto_generated.data_a[7]
data_a[8] => altsyncram_m6g1:auto_generated.data_a[8]
data_a[9] => altsyncram_m6g1:auto_generated.data_a[9]
data_a[10] => altsyncram_m6g1:auto_generated.data_a[10]
data_a[11] => altsyncram_m6g1:auto_generated.data_a[11]
data_a[12] => altsyncram_m6g1:auto_generated.data_a[12]
data_a[13] => altsyncram_m6g1:auto_generated.data_a[13]
data_a[14] => altsyncram_m6g1:auto_generated.data_a[14]
data_a[15] => altsyncram_m6g1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_m6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_m6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_m6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_m6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_m6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_m6g1:auto_generated.address_a[6]
address_a[7] => altsyncram_m6g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m6g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m6g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m6g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cputop|cpu:cpu|dmem:dmem|altsyncram:altsyncram_component|altsyncram_m6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|cputop|cpu:cpu|reg16:dr
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT
Bjudge => q.OUTPUTSELECT


|cputop|sevenseg:sevenseg
SEGX_SEL[0] <= SEGX_SEL.DB_MAX_OUTPUT_PORT_TYPE
SEGX_SEL[1] <= SEGX_SEL.DB_MAX_OUTPUT_PORT_TYPE
SEGX_SEL[2] <= SEGX_SEL.DB_MAX_OUTPUT_PORT_TYPE
SEGX_SEL[3] <= SEGX_SEL.DB_MAX_OUTPUT_PORT_TYPE
SEGX_SEL[4] <= SEGX_SEL.DB_MAX_OUTPUT_PORT_TYPE
SEGX_SEL[5] <= SEGX_SEL.DB_MAX_OUTPUT_PORT_TYPE
SEGX_SEL[6] <= SEGX_SEL.DB_MAX_OUTPUT_PORT_TYPE
SEGX_SEL[7] <= SEGX_SEL.DB_MAX_OUTPUT_PORT_TYPE
SEGX_SEL[8] <= SEGX_SEL.DB_MAX_OUTPUT_PORT_TYPE
SEGX_A[0] <= leddec.DB_MAX_OUTPUT_PORT_TYPE
SEGX_A[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
SEGX_A[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
SEGX_A[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SEGX_A[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SEGX_A[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SEGX_A[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SEGX_A[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
SEGX_B[0] <= leddec.DB_MAX_OUTPUT_PORT_TYPE
SEGX_B[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
SEGX_B[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
SEGX_B[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
SEGX_B[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
SEGX_B[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
SEGX_B[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
SEGX_B[7] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
SEGX_C[0] <= leddec.DB_MAX_OUTPUT_PORT_TYPE
SEGX_C[1] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
SEGX_C[2] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
SEGX_C[3] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
SEGX_C[4] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
SEGX_C[5] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
SEGX_C[6] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
SEGX_C[7] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
SEGX_D[0] <= leddec.DB_MAX_OUTPUT_PORT_TYPE
SEGX_D[1] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
SEGX_D[2] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
SEGX_D[3] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
SEGX_D[4] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
SEGX_D[5] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
SEGX_D[6] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
SEGX_D[7] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
SEGX_E[0] <= leddec.DB_MAX_OUTPUT_PORT_TYPE
SEGX_E[1] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
SEGX_E[2] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
SEGX_E[3] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
SEGX_E[4] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
SEGX_E[5] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
SEGX_E[6] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
SEGX_E[7] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
SEGX_F[0] <= leddec.DB_MAX_OUTPUT_PORT_TYPE
SEGX_F[1] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
SEGX_F[2] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
SEGX_F[3] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
SEGX_F[4] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
SEGX_F[5] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
SEGX_F[6] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
SEGX_F[7] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
SEGX_G[0] <= leddec.DB_MAX_OUTPUT_PORT_TYPE
SEGX_G[1] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
SEGX_G[2] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
SEGX_G[3] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
SEGX_G[4] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
SEGX_G[5] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
SEGX_G[6] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
SEGX_G[7] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
SEGX_H[0] <= leddec.DB_MAX_OUTPUT_PORT_TYPE
SEGX_H[1] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
SEGX_H[2] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
SEGX_H[3] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
SEGX_H[4] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
SEGX_H[5] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
SEGX_H[6] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
SEGX_H[7] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
LEDX[0] => Mux49.IN8
LEDX[0] => Mux49.IN9
LEDX[0] => Mux49.IN10
LEDX[0] => Mux49.IN11
LEDX[0] => Mux49.IN12
LEDX[0] => Mux49.IN13
LEDX[0] => Mux49.IN14
LEDX[0] => Mux49.IN15
LEDX[1] => Mux50.IN8
LEDX[1] => Mux50.IN9
LEDX[1] => Mux50.IN10
LEDX[1] => Mux50.IN11
LEDX[1] => Mux50.IN12
LEDX[1] => Mux50.IN13
LEDX[1] => Mux50.IN14
LEDX[1] => Mux50.IN15
LEDX[2] => Mux51.IN8
LEDX[2] => Mux51.IN9
LEDX[2] => Mux51.IN10
LEDX[2] => Mux51.IN11
LEDX[2] => Mux51.IN12
LEDX[2] => Mux51.IN13
LEDX[2] => Mux51.IN14
LEDX[2] => Mux51.IN15
LEDX[3] => Mux52.IN8
LEDX[3] => Mux52.IN9
LEDX[3] => Mux52.IN10
LEDX[3] => Mux52.IN11
LEDX[3] => Mux52.IN12
LEDX[3] => Mux52.IN13
LEDX[3] => Mux52.IN14
LEDX[3] => Mux52.IN15
LEDX[4] => Mux53.IN8
LEDX[4] => Mux53.IN9
LEDX[4] => Mux53.IN10
LEDX[4] => Mux53.IN11
LEDX[4] => Mux53.IN12
LEDX[4] => Mux53.IN13
LEDX[4] => Mux53.IN14
LEDX[4] => Mux53.IN15
LEDX[5] => Mux54.IN8
LEDX[5] => Mux54.IN9
LEDX[5] => Mux54.IN10
LEDX[5] => Mux54.IN11
LEDX[5] => Mux54.IN12
LEDX[5] => Mux54.IN13
LEDX[5] => Mux54.IN14
LEDX[5] => Mux54.IN15
LEDX[6] => Mux55.IN8
LEDX[6] => Mux55.IN9
LEDX[6] => Mux55.IN10
LEDX[6] => Mux55.IN11
LEDX[6] => Mux55.IN12
LEDX[6] => Mux55.IN13
LEDX[6] => Mux55.IN14
LEDX[6] => Mux55.IN15
LEDX[7] => leddec.DATAB
LEDX[8] => Mux42.IN8
LEDX[8] => Mux42.IN9
LEDX[8] => Mux42.IN10
LEDX[8] => Mux42.IN11
LEDX[8] => Mux42.IN12
LEDX[8] => Mux42.IN13
LEDX[8] => Mux42.IN14
LEDX[8] => Mux42.IN15
LEDX[9] => Mux43.IN8
LEDX[9] => Mux43.IN9
LEDX[9] => Mux43.IN10
LEDX[9] => Mux43.IN11
LEDX[9] => Mux43.IN12
LEDX[9] => Mux43.IN13
LEDX[9] => Mux43.IN14
LEDX[9] => Mux43.IN15
LEDX[10] => Mux44.IN8
LEDX[10] => Mux44.IN9
LEDX[10] => Mux44.IN10
LEDX[10] => Mux44.IN11
LEDX[10] => Mux44.IN12
LEDX[10] => Mux44.IN13
LEDX[10] => Mux44.IN14
LEDX[10] => Mux44.IN15
LEDX[11] => Mux45.IN8
LEDX[11] => Mux45.IN9
LEDX[11] => Mux45.IN10
LEDX[11] => Mux45.IN11
LEDX[11] => Mux45.IN12
LEDX[11] => Mux45.IN13
LEDX[11] => Mux45.IN14
LEDX[11] => Mux45.IN15
LEDX[12] => Mux46.IN8
LEDX[12] => Mux46.IN9
LEDX[12] => Mux46.IN10
LEDX[12] => Mux46.IN11
LEDX[12] => Mux46.IN12
LEDX[12] => Mux46.IN13
LEDX[12] => Mux46.IN14
LEDX[12] => Mux46.IN15
LEDX[13] => Mux47.IN8
LEDX[13] => Mux47.IN9
LEDX[13] => Mux47.IN10
LEDX[13] => Mux47.IN11
LEDX[13] => Mux47.IN12
LEDX[13] => Mux47.IN13
LEDX[13] => Mux47.IN14
LEDX[13] => Mux47.IN15
LEDX[14] => Mux48.IN8
LEDX[14] => Mux48.IN9
LEDX[14] => Mux48.IN10
LEDX[14] => Mux48.IN11
LEDX[14] => Mux48.IN12
LEDX[14] => Mux48.IN13
LEDX[14] => Mux48.IN14
LEDX[14] => Mux48.IN15
LEDX[15] => leddec.DATAB
LEDX[16] => Mux35.IN8
LEDX[16] => Mux35.IN9
LEDX[16] => Mux35.IN10
LEDX[16] => Mux35.IN11
LEDX[16] => Mux35.IN12
LEDX[16] => Mux35.IN13
LEDX[16] => Mux35.IN14
LEDX[16] => Mux35.IN15
LEDX[17] => Mux36.IN8
LEDX[17] => Mux36.IN9
LEDX[17] => Mux36.IN10
LEDX[17] => Mux36.IN11
LEDX[17] => Mux36.IN12
LEDX[17] => Mux36.IN13
LEDX[17] => Mux36.IN14
LEDX[17] => Mux36.IN15
LEDX[18] => Mux37.IN8
LEDX[18] => Mux37.IN9
LEDX[18] => Mux37.IN10
LEDX[18] => Mux37.IN11
LEDX[18] => Mux37.IN12
LEDX[18] => Mux37.IN13
LEDX[18] => Mux37.IN14
LEDX[18] => Mux37.IN15
LEDX[19] => Mux38.IN8
LEDX[19] => Mux38.IN9
LEDX[19] => Mux38.IN10
LEDX[19] => Mux38.IN11
LEDX[19] => Mux38.IN12
LEDX[19] => Mux38.IN13
LEDX[19] => Mux38.IN14
LEDX[19] => Mux38.IN15
LEDX[20] => Mux39.IN8
LEDX[20] => Mux39.IN9
LEDX[20] => Mux39.IN10
LEDX[20] => Mux39.IN11
LEDX[20] => Mux39.IN12
LEDX[20] => Mux39.IN13
LEDX[20] => Mux39.IN14
LEDX[20] => Mux39.IN15
LEDX[21] => Mux40.IN8
LEDX[21] => Mux40.IN9
LEDX[21] => Mux40.IN10
LEDX[21] => Mux40.IN11
LEDX[21] => Mux40.IN12
LEDX[21] => Mux40.IN13
LEDX[21] => Mux40.IN14
LEDX[21] => Mux40.IN15
LEDX[22] => Mux41.IN8
LEDX[22] => Mux41.IN9
LEDX[22] => Mux41.IN10
LEDX[22] => Mux41.IN11
LEDX[22] => Mux41.IN12
LEDX[22] => Mux41.IN13
LEDX[22] => Mux41.IN14
LEDX[22] => Mux41.IN15
LEDX[23] => leddec.DATAB
LEDX[24] => Mux28.IN8
LEDX[24] => Mux28.IN9
LEDX[24] => Mux28.IN10
LEDX[24] => Mux28.IN11
LEDX[24] => Mux28.IN12
LEDX[24] => Mux28.IN13
LEDX[24] => Mux28.IN14
LEDX[24] => Mux28.IN15
LEDX[25] => Mux29.IN8
LEDX[25] => Mux29.IN9
LEDX[25] => Mux29.IN10
LEDX[25] => Mux29.IN11
LEDX[25] => Mux29.IN12
LEDX[25] => Mux29.IN13
LEDX[25] => Mux29.IN14
LEDX[25] => Mux29.IN15
LEDX[26] => Mux30.IN8
LEDX[26] => Mux30.IN9
LEDX[26] => Mux30.IN10
LEDX[26] => Mux30.IN11
LEDX[26] => Mux30.IN12
LEDX[26] => Mux30.IN13
LEDX[26] => Mux30.IN14
LEDX[26] => Mux30.IN15
LEDX[27] => Mux31.IN8
LEDX[27] => Mux31.IN9
LEDX[27] => Mux31.IN10
LEDX[27] => Mux31.IN11
LEDX[27] => Mux31.IN12
LEDX[27] => Mux31.IN13
LEDX[27] => Mux31.IN14
LEDX[27] => Mux31.IN15
LEDX[28] => Mux32.IN8
LEDX[28] => Mux32.IN9
LEDX[28] => Mux32.IN10
LEDX[28] => Mux32.IN11
LEDX[28] => Mux32.IN12
LEDX[28] => Mux32.IN13
LEDX[28] => Mux32.IN14
LEDX[28] => Mux32.IN15
LEDX[29] => Mux33.IN8
LEDX[29] => Mux33.IN9
LEDX[29] => Mux33.IN10
LEDX[29] => Mux33.IN11
LEDX[29] => Mux33.IN12
LEDX[29] => Mux33.IN13
LEDX[29] => Mux33.IN14
LEDX[29] => Mux33.IN15
LEDX[30] => Mux34.IN8
LEDX[30] => Mux34.IN9
LEDX[30] => Mux34.IN10
LEDX[30] => Mux34.IN11
LEDX[30] => Mux34.IN12
LEDX[30] => Mux34.IN13
LEDX[30] => Mux34.IN14
LEDX[30] => Mux34.IN15
LEDX[31] => leddec.DATAB
LEDX[32] => Mux21.IN8
LEDX[32] => Mux21.IN9
LEDX[32] => Mux21.IN10
LEDX[32] => Mux21.IN11
LEDX[32] => Mux21.IN12
LEDX[32] => Mux21.IN13
LEDX[32] => Mux21.IN14
LEDX[32] => Mux21.IN15
LEDX[33] => Mux22.IN8
LEDX[33] => Mux22.IN9
LEDX[33] => Mux22.IN10
LEDX[33] => Mux22.IN11
LEDX[33] => Mux22.IN12
LEDX[33] => Mux22.IN13
LEDX[33] => Mux22.IN14
LEDX[33] => Mux22.IN15
LEDX[34] => Mux23.IN8
LEDX[34] => Mux23.IN9
LEDX[34] => Mux23.IN10
LEDX[34] => Mux23.IN11
LEDX[34] => Mux23.IN12
LEDX[34] => Mux23.IN13
LEDX[34] => Mux23.IN14
LEDX[34] => Mux23.IN15
LEDX[35] => Mux24.IN8
LEDX[35] => Mux24.IN9
LEDX[35] => Mux24.IN10
LEDX[35] => Mux24.IN11
LEDX[35] => Mux24.IN12
LEDX[35] => Mux24.IN13
LEDX[35] => Mux24.IN14
LEDX[35] => Mux24.IN15
LEDX[36] => Mux25.IN8
LEDX[36] => Mux25.IN9
LEDX[36] => Mux25.IN10
LEDX[36] => Mux25.IN11
LEDX[36] => Mux25.IN12
LEDX[36] => Mux25.IN13
LEDX[36] => Mux25.IN14
LEDX[36] => Mux25.IN15
LEDX[37] => Mux26.IN8
LEDX[37] => Mux26.IN9
LEDX[37] => Mux26.IN10
LEDX[37] => Mux26.IN11
LEDX[37] => Mux26.IN12
LEDX[37] => Mux26.IN13
LEDX[37] => Mux26.IN14
LEDX[37] => Mux26.IN15
LEDX[38] => Mux27.IN8
LEDX[38] => Mux27.IN9
LEDX[38] => Mux27.IN10
LEDX[38] => Mux27.IN11
LEDX[38] => Mux27.IN12
LEDX[38] => Mux27.IN13
LEDX[38] => Mux27.IN14
LEDX[38] => Mux27.IN15
LEDX[39] => leddec.DATAB
LEDX[40] => Mux14.IN8
LEDX[40] => Mux14.IN9
LEDX[40] => Mux14.IN10
LEDX[40] => Mux14.IN11
LEDX[40] => Mux14.IN12
LEDX[40] => Mux14.IN13
LEDX[40] => Mux14.IN14
LEDX[40] => Mux14.IN15
LEDX[41] => Mux15.IN8
LEDX[41] => Mux15.IN9
LEDX[41] => Mux15.IN10
LEDX[41] => Mux15.IN11
LEDX[41] => Mux15.IN12
LEDX[41] => Mux15.IN13
LEDX[41] => Mux15.IN14
LEDX[41] => Mux15.IN15
LEDX[42] => Mux16.IN8
LEDX[42] => Mux16.IN9
LEDX[42] => Mux16.IN10
LEDX[42] => Mux16.IN11
LEDX[42] => Mux16.IN12
LEDX[42] => Mux16.IN13
LEDX[42] => Mux16.IN14
LEDX[42] => Mux16.IN15
LEDX[43] => Mux17.IN8
LEDX[43] => Mux17.IN9
LEDX[43] => Mux17.IN10
LEDX[43] => Mux17.IN11
LEDX[43] => Mux17.IN12
LEDX[43] => Mux17.IN13
LEDX[43] => Mux17.IN14
LEDX[43] => Mux17.IN15
LEDX[44] => Mux18.IN8
LEDX[44] => Mux18.IN9
LEDX[44] => Mux18.IN10
LEDX[44] => Mux18.IN11
LEDX[44] => Mux18.IN12
LEDX[44] => Mux18.IN13
LEDX[44] => Mux18.IN14
LEDX[44] => Mux18.IN15
LEDX[45] => Mux19.IN8
LEDX[45] => Mux19.IN9
LEDX[45] => Mux19.IN10
LEDX[45] => Mux19.IN11
LEDX[45] => Mux19.IN12
LEDX[45] => Mux19.IN13
LEDX[45] => Mux19.IN14
LEDX[45] => Mux19.IN15
LEDX[46] => Mux20.IN8
LEDX[46] => Mux20.IN9
LEDX[46] => Mux20.IN10
LEDX[46] => Mux20.IN11
LEDX[46] => Mux20.IN12
LEDX[46] => Mux20.IN13
LEDX[46] => Mux20.IN14
LEDX[46] => Mux20.IN15
LEDX[47] => leddec.DATAB
LEDX[48] => Mux7.IN8
LEDX[48] => Mux7.IN9
LEDX[48] => Mux7.IN10
LEDX[48] => Mux7.IN11
LEDX[48] => Mux7.IN12
LEDX[48] => Mux7.IN13
LEDX[48] => Mux7.IN14
LEDX[48] => Mux7.IN15
LEDX[49] => Mux8.IN8
LEDX[49] => Mux8.IN9
LEDX[49] => Mux8.IN10
LEDX[49] => Mux8.IN11
LEDX[49] => Mux8.IN12
LEDX[49] => Mux8.IN13
LEDX[49] => Mux8.IN14
LEDX[49] => Mux8.IN15
LEDX[50] => Mux9.IN8
LEDX[50] => Mux9.IN9
LEDX[50] => Mux9.IN10
LEDX[50] => Mux9.IN11
LEDX[50] => Mux9.IN12
LEDX[50] => Mux9.IN13
LEDX[50] => Mux9.IN14
LEDX[50] => Mux9.IN15
LEDX[51] => Mux10.IN8
LEDX[51] => Mux10.IN9
LEDX[51] => Mux10.IN10
LEDX[51] => Mux10.IN11
LEDX[51] => Mux10.IN12
LEDX[51] => Mux10.IN13
LEDX[51] => Mux10.IN14
LEDX[51] => Mux10.IN15
LEDX[52] => Mux11.IN8
LEDX[52] => Mux11.IN9
LEDX[52] => Mux11.IN10
LEDX[52] => Mux11.IN11
LEDX[52] => Mux11.IN12
LEDX[52] => Mux11.IN13
LEDX[52] => Mux11.IN14
LEDX[52] => Mux11.IN15
LEDX[53] => Mux12.IN8
LEDX[53] => Mux12.IN9
LEDX[53] => Mux12.IN10
LEDX[53] => Mux12.IN11
LEDX[53] => Mux12.IN12
LEDX[53] => Mux12.IN13
LEDX[53] => Mux12.IN14
LEDX[53] => Mux12.IN15
LEDX[54] => Mux13.IN8
LEDX[54] => Mux13.IN9
LEDX[54] => Mux13.IN10
LEDX[54] => Mux13.IN11
LEDX[54] => Mux13.IN12
LEDX[54] => Mux13.IN13
LEDX[54] => Mux13.IN14
LEDX[54] => Mux13.IN15
LEDX[55] => leddec.DATAB
LEDX[56] => Mux0.IN8
LEDX[56] => Mux0.IN9
LEDX[56] => Mux0.IN10
LEDX[56] => Mux0.IN11
LEDX[56] => Mux0.IN12
LEDX[56] => Mux0.IN13
LEDX[56] => Mux0.IN14
LEDX[56] => Mux0.IN15
LEDX[57] => Mux1.IN8
LEDX[57] => Mux1.IN9
LEDX[57] => Mux1.IN10
LEDX[57] => Mux1.IN11
LEDX[57] => Mux1.IN12
LEDX[57] => Mux1.IN13
LEDX[57] => Mux1.IN14
LEDX[57] => Mux1.IN15
LEDX[58] => Mux2.IN8
LEDX[58] => Mux2.IN9
LEDX[58] => Mux2.IN10
LEDX[58] => Mux2.IN11
LEDX[58] => Mux2.IN12
LEDX[58] => Mux2.IN13
LEDX[58] => Mux2.IN14
LEDX[58] => Mux2.IN15
LEDX[59] => Mux3.IN8
LEDX[59] => Mux3.IN9
LEDX[59] => Mux3.IN10
LEDX[59] => Mux3.IN11
LEDX[59] => Mux3.IN12
LEDX[59] => Mux3.IN13
LEDX[59] => Mux3.IN14
LEDX[59] => Mux3.IN15
LEDX[60] => Mux4.IN8
LEDX[60] => Mux4.IN9
LEDX[60] => Mux4.IN10
LEDX[60] => Mux4.IN11
LEDX[60] => Mux4.IN12
LEDX[60] => Mux4.IN13
LEDX[60] => Mux4.IN14
LEDX[60] => Mux4.IN15
LEDX[61] => Mux5.IN8
LEDX[61] => Mux5.IN9
LEDX[61] => Mux5.IN10
LEDX[61] => Mux5.IN11
LEDX[61] => Mux5.IN12
LEDX[61] => Mux5.IN13
LEDX[61] => Mux5.IN14
LEDX[61] => Mux5.IN15
LEDX[62] => Mux6.IN8
LEDX[62] => Mux6.IN9
LEDX[62] => Mux6.IN10
LEDX[62] => Mux6.IN11
LEDX[62] => Mux6.IN12
LEDX[62] => Mux6.IN13
LEDX[62] => Mux6.IN14
LEDX[62] => Mux6.IN15
LEDX[63] => leddec.DATAB
DATA0[0] => Decoder24.IN3
DATA0[1] => Decoder24.IN2
DATA0[2] => Decoder24.IN1
DATA0[3] => Decoder24.IN0
DATA0[4] => Decoder16.IN3
DATA0[5] => Decoder16.IN2
DATA0[6] => Decoder16.IN1
DATA0[7] => Decoder16.IN0
DATA0[8] => Decoder8.IN3
DATA0[9] => Decoder8.IN2
DATA0[10] => Decoder8.IN1
DATA0[11] => Decoder8.IN0
DATA0[12] => Decoder0.IN3
DATA0[13] => Decoder0.IN2
DATA0[14] => Decoder0.IN1
DATA0[15] => Decoder0.IN0
DATA1[0] => Decoder56.IN3
DATA1[1] => Decoder56.IN2
DATA1[2] => Decoder56.IN1
DATA1[3] => Decoder56.IN0
DATA1[4] => Decoder48.IN3
DATA1[5] => Decoder48.IN2
DATA1[6] => Decoder48.IN1
DATA1[7] => Decoder48.IN0
DATA1[8] => Decoder40.IN3
DATA1[9] => Decoder40.IN2
DATA1[10] => Decoder40.IN1
DATA1[11] => Decoder40.IN0
DATA1[12] => Decoder32.IN3
DATA1[13] => Decoder32.IN2
DATA1[14] => Decoder32.IN1
DATA1[15] => Decoder32.IN0
DATA2[0] => Decoder25.IN3
DATA2[1] => Decoder25.IN2
DATA2[2] => Decoder25.IN1
DATA2[3] => Decoder25.IN0
DATA2[4] => Decoder17.IN3
DATA2[5] => Decoder17.IN2
DATA2[6] => Decoder17.IN1
DATA2[7] => Decoder17.IN0
DATA2[8] => Decoder9.IN3
DATA2[9] => Decoder9.IN2
DATA2[10] => Decoder9.IN1
DATA2[11] => Decoder9.IN0
DATA2[12] => Decoder1.IN3
DATA2[13] => Decoder1.IN2
DATA2[14] => Decoder1.IN1
DATA2[15] => Decoder1.IN0
DATA3[0] => Decoder57.IN3
DATA3[1] => Decoder57.IN2
DATA3[2] => Decoder57.IN1
DATA3[3] => Decoder57.IN0
DATA3[4] => Decoder49.IN3
DATA3[5] => Decoder49.IN2
DATA3[6] => Decoder49.IN1
DATA3[7] => Decoder49.IN0
DATA3[8] => Decoder41.IN3
DATA3[9] => Decoder41.IN2
DATA3[10] => Decoder41.IN1
DATA3[11] => Decoder41.IN0
DATA3[12] => Decoder33.IN3
DATA3[13] => Decoder33.IN2
DATA3[14] => Decoder33.IN1
DATA3[15] => Decoder33.IN0
DATA4[0] => Decoder26.IN3
DATA4[1] => Decoder26.IN2
DATA4[2] => Decoder26.IN1
DATA4[3] => Decoder26.IN0
DATA4[4] => Decoder18.IN3
DATA4[5] => Decoder18.IN2
DATA4[6] => Decoder18.IN1
DATA4[7] => Decoder18.IN0
DATA4[8] => Decoder10.IN3
DATA4[9] => Decoder10.IN2
DATA4[10] => Decoder10.IN1
DATA4[11] => Decoder10.IN0
DATA4[12] => Decoder2.IN3
DATA4[13] => Decoder2.IN2
DATA4[14] => Decoder2.IN1
DATA4[15] => Decoder2.IN0
DATA5[0] => Decoder58.IN3
DATA5[1] => Decoder58.IN2
DATA5[2] => Decoder58.IN1
DATA5[3] => Decoder58.IN0
DATA5[4] => Decoder50.IN3
DATA5[5] => Decoder50.IN2
DATA5[6] => Decoder50.IN1
DATA5[7] => Decoder50.IN0
DATA5[8] => Decoder42.IN3
DATA5[9] => Decoder42.IN2
DATA5[10] => Decoder42.IN1
DATA5[11] => Decoder42.IN0
DATA5[12] => Decoder34.IN3
DATA5[13] => Decoder34.IN2
DATA5[14] => Decoder34.IN1
DATA5[15] => Decoder34.IN0
DATA6[0] => Decoder27.IN3
DATA6[1] => Decoder27.IN2
DATA6[2] => Decoder27.IN1
DATA6[3] => Decoder27.IN0
DATA6[4] => Decoder19.IN3
DATA6[5] => Decoder19.IN2
DATA6[6] => Decoder19.IN1
DATA6[7] => Decoder19.IN0
DATA6[8] => Decoder11.IN3
DATA6[9] => Decoder11.IN2
DATA6[10] => Decoder11.IN1
DATA6[11] => Decoder11.IN0
DATA6[12] => Decoder3.IN3
DATA6[13] => Decoder3.IN2
DATA6[14] => Decoder3.IN1
DATA6[15] => Decoder3.IN0
DATA7[0] => Decoder59.IN3
DATA7[1] => Decoder59.IN2
DATA7[2] => Decoder59.IN1
DATA7[3] => Decoder59.IN0
DATA7[4] => Decoder51.IN3
DATA7[5] => Decoder51.IN2
DATA7[6] => Decoder51.IN1
DATA7[7] => Decoder51.IN0
DATA7[8] => Decoder43.IN3
DATA7[9] => Decoder43.IN2
DATA7[10] => Decoder43.IN1
DATA7[11] => Decoder43.IN0
DATA7[12] => Decoder35.IN3
DATA7[13] => Decoder35.IN2
DATA7[14] => Decoder35.IN1
DATA7[15] => Decoder35.IN0
DATAP[0] => Decoder28.IN3
DATAP[1] => Decoder28.IN2
DATAP[2] => Decoder28.IN1
DATAP[3] => Decoder28.IN0
DATAP[4] => Decoder20.IN3
DATAP[5] => Decoder20.IN2
DATAP[6] => Decoder20.IN1
DATAP[7] => Decoder20.IN0
DATAP[8] => Decoder12.IN3
DATAP[9] => Decoder12.IN2
DATAP[10] => Decoder12.IN1
DATAP[11] => Decoder12.IN0
DATAP[12] => Decoder4.IN3
DATAP[13] => Decoder4.IN2
DATAP[14] => Decoder4.IN1
DATAP[15] => Decoder4.IN0
DATAQ[0] => Decoder60.IN3
DATAQ[1] => Decoder60.IN2
DATAQ[2] => Decoder60.IN1
DATAQ[3] => Decoder60.IN0
DATAQ[4] => Decoder52.IN3
DATAQ[5] => Decoder52.IN2
DATAQ[6] => Decoder52.IN1
DATAQ[7] => Decoder52.IN0
DATAQ[8] => Decoder44.IN3
DATAQ[9] => Decoder44.IN2
DATAQ[10] => Decoder44.IN1
DATAQ[11] => Decoder44.IN0
DATAQ[12] => Decoder36.IN3
DATAQ[13] => Decoder36.IN2
DATAQ[14] => Decoder36.IN1
DATAQ[15] => Decoder36.IN0
DATAR[0] => Decoder29.IN3
DATAR[1] => Decoder29.IN2
DATAR[2] => Decoder29.IN1
DATAR[3] => Decoder29.IN0
DATAR[4] => Decoder21.IN3
DATAR[5] => Decoder21.IN2
DATAR[6] => Decoder21.IN1
DATAR[7] => Decoder21.IN0
DATAR[8] => Decoder13.IN3
DATAR[9] => Decoder13.IN2
DATAR[10] => Decoder13.IN1
DATAR[11] => Decoder13.IN0
DATAR[12] => Decoder5.IN3
DATAR[13] => Decoder5.IN2
DATAR[14] => Decoder5.IN1
DATAR[15] => Decoder5.IN0
DATAS[0] => Decoder61.IN3
DATAS[1] => Decoder61.IN2
DATAS[2] => Decoder61.IN1
DATAS[3] => Decoder61.IN0
DATAS[4] => Decoder53.IN3
DATAS[5] => Decoder53.IN2
DATAS[6] => Decoder53.IN1
DATAS[7] => Decoder53.IN0
DATAS[8] => Decoder45.IN3
DATAS[9] => Decoder45.IN2
DATAS[10] => Decoder45.IN1
DATAS[11] => Decoder45.IN0
DATAS[12] => Decoder37.IN3
DATAS[13] => Decoder37.IN2
DATAS[14] => Decoder37.IN1
DATAS[15] => Decoder37.IN0
DATAT[0] => Decoder30.IN3
DATAT[1] => Decoder30.IN2
DATAT[2] => Decoder30.IN1
DATAT[3] => Decoder30.IN0
DATAT[4] => Decoder22.IN3
DATAT[5] => Decoder22.IN2
DATAT[6] => Decoder22.IN1
DATAT[7] => Decoder22.IN0
DATAT[8] => Decoder14.IN3
DATAT[9] => Decoder14.IN2
DATAT[10] => Decoder14.IN1
DATAT[11] => Decoder14.IN0
DATAT[12] => Decoder6.IN3
DATAT[13] => Decoder6.IN2
DATAT[14] => Decoder6.IN1
DATAT[15] => Decoder6.IN0
DATAU[0] => Decoder62.IN3
DATAU[1] => Decoder62.IN2
DATAU[2] => Decoder62.IN1
DATAU[3] => Decoder62.IN0
DATAU[4] => Decoder54.IN3
DATAU[5] => Decoder54.IN2
DATAU[6] => Decoder54.IN1
DATAU[7] => Decoder54.IN0
DATAU[8] => Decoder46.IN3
DATAU[9] => Decoder46.IN2
DATAU[10] => Decoder46.IN1
DATAU[11] => Decoder46.IN0
DATAU[12] => Decoder38.IN3
DATAU[13] => Decoder38.IN2
DATAU[14] => Decoder38.IN1
DATAU[15] => Decoder38.IN0
DATAV[0] => Decoder31.IN3
DATAV[1] => Decoder31.IN2
DATAV[2] => Decoder31.IN1
DATAV[3] => Decoder31.IN0
DATAV[4] => Decoder23.IN3
DATAV[5] => Decoder23.IN2
DATAV[6] => Decoder23.IN1
DATAV[7] => Decoder23.IN0
DATAV[8] => Decoder15.IN3
DATAV[9] => Decoder15.IN2
DATAV[10] => Decoder15.IN1
DATAV[11] => Decoder15.IN0
DATAV[12] => Decoder7.IN3
DATAV[13] => Decoder7.IN2
DATAV[14] => Decoder7.IN1
DATAV[15] => Decoder7.IN0
DATAW[0] => Decoder63.IN3
DATAW[1] => Decoder63.IN2
DATAW[2] => Decoder63.IN1
DATAW[3] => Decoder63.IN0
DATAW[4] => Decoder55.IN3
DATAW[5] => Decoder55.IN2
DATAW[6] => Decoder55.IN1
DATAW[7] => Decoder55.IN0
DATAW[8] => Decoder47.IN3
DATAW[9] => Decoder47.IN2
DATAW[10] => Decoder47.IN1
DATAW[11] => Decoder47.IN0
DATAW[12] => Decoder39.IN3
DATAW[13] => Decoder39.IN2
DATAW[14] => Decoder39.IN1
DATAW[15] => Decoder39.IN0
CLK => count1[0].CLK
CLK => count1[1].CLK
CLK => count1[2].CLK
CLK => count1[3].CLK
CLK => count0[0].CLK
CLK => count0[1].CLK
CLK => count0[2].CLK
CLK => count0[3].CLK
CLK => count0[4].CLK
CLK => count0[5].CLK
CLK => count0[6].CLK
CLK => count0[7].CLK
CLK => count0[8].CLK
CLK => count0[9].CLK
CLK => count0[10].CLK
CLK => count0[11].CLK
CLK => count0[12].CLK
CLK => count0[13].CLK
RSTN => count0[0].ACLR
RSTN => count0[1].ACLR
RSTN => count0[2].ACLR
RSTN => count0[3].ACLR
RSTN => count0[4].ACLR
RSTN => count0[5].ACLR
RSTN => count0[6].ACLR
RSTN => count0[7].ACLR
RSTN => count0[8].ACLR
RSTN => count0[9].ACLR
RSTN => count0[10].ACLR
RSTN => count0[11].ACLR
RSTN => count0[12].ACLR
RSTN => count0[13].ACLR
RSTN => count1[0].ACLR
RSTN => count1[1].ACLR
RSTN => count1[2].ACLR
RSTN => count1[3].ACLR


|cputop|sound:sound
BZ <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => Equal0.IN63
data[0] => Equal1.IN63
data[0] => Equal2.IN63
data[0] => Equal3.IN63
data[0] => Equal4.IN63
data[0] => Equal5.IN63
data[0] => Equal6.IN63
data[0] => Equal7.IN63
data[0] => Equal8.IN63
data[0] => Equal9.IN63
data[0] => Equal10.IN63
data[0] => Equal11.IN63
data[0] => Equal12.IN63
data[0] => Equal13.IN63
data[0] => Equal14.IN63
data[0] => Equal15.IN63
data[0] => Equal16.IN63
data[0] => Equal17.IN63
data[0] => Equal18.IN63
data[0] => Equal19.IN63
data[0] => Equal20.IN63
data[0] => Equal21.IN63
data[0] => Equal22.IN63
data[0] => Equal23.IN63
data[0] => Equal24.IN63
data[0] => Equal25.IN63
data[0] => Equal26.IN63
data[0] => Equal27.IN63
data[0] => Equal28.IN63
data[0] => Equal29.IN63
data[0] => Equal30.IN63
data[0] => Equal31.IN63
data[0] => Equal32.IN63
data[0] => Equal33.IN63
data[0] => Equal34.IN63
data[0] => Equal35.IN63
data[0] => Equal36.IN63
data[0] => Equal37.IN63
data[0] => Equal38.IN63
data[0] => Equal39.IN63
data[0] => Equal40.IN63
data[0] => Equal41.IN63
data[0] => Equal42.IN63
data[0] => Equal43.IN63
data[0] => Equal44.IN63
data[0] => Equal45.IN63
data[0] => Equal46.IN63
data[0] => Equal47.IN63
data[0] => Equal48.IN63
data[0] => Equal49.IN63
data[0] => Equal50.IN63
data[0] => Equal51.IN63
data[1] => Equal0.IN62
data[1] => Equal1.IN62
data[1] => Equal2.IN62
data[1] => Equal3.IN62
data[1] => Equal4.IN62
data[1] => Equal5.IN62
data[1] => Equal6.IN62
data[1] => Equal7.IN62
data[1] => Equal8.IN62
data[1] => Equal9.IN62
data[1] => Equal10.IN62
data[1] => Equal11.IN62
data[1] => Equal12.IN62
data[1] => Equal13.IN62
data[1] => Equal14.IN62
data[1] => Equal15.IN62
data[1] => Equal16.IN62
data[1] => Equal17.IN62
data[1] => Equal18.IN62
data[1] => Equal19.IN62
data[1] => Equal20.IN62
data[1] => Equal21.IN62
data[1] => Equal22.IN62
data[1] => Equal23.IN62
data[1] => Equal24.IN62
data[1] => Equal25.IN62
data[1] => Equal26.IN62
data[1] => Equal27.IN62
data[1] => Equal28.IN62
data[1] => Equal29.IN62
data[1] => Equal30.IN62
data[1] => Equal31.IN62
data[1] => Equal32.IN62
data[1] => Equal33.IN62
data[1] => Equal34.IN62
data[1] => Equal35.IN62
data[1] => Equal36.IN62
data[1] => Equal37.IN62
data[1] => Equal38.IN62
data[1] => Equal39.IN62
data[1] => Equal40.IN62
data[1] => Equal41.IN62
data[1] => Equal42.IN62
data[1] => Equal43.IN62
data[1] => Equal44.IN62
data[1] => Equal45.IN62
data[1] => Equal46.IN62
data[1] => Equal47.IN62
data[1] => Equal48.IN62
data[1] => Equal49.IN62
data[1] => Equal50.IN62
data[1] => Equal51.IN62
data[2] => Equal0.IN61
data[2] => Equal1.IN61
data[2] => Equal2.IN61
data[2] => Equal3.IN61
data[2] => Equal4.IN61
data[2] => Equal5.IN61
data[2] => Equal6.IN61
data[2] => Equal7.IN61
data[2] => Equal8.IN61
data[2] => Equal9.IN61
data[2] => Equal10.IN61
data[2] => Equal11.IN61
data[2] => Equal12.IN61
data[2] => Equal13.IN61
data[2] => Equal14.IN61
data[2] => Equal15.IN61
data[2] => Equal16.IN61
data[2] => Equal17.IN61
data[2] => Equal18.IN61
data[2] => Equal19.IN61
data[2] => Equal20.IN61
data[2] => Equal21.IN61
data[2] => Equal22.IN61
data[2] => Equal23.IN61
data[2] => Equal24.IN61
data[2] => Equal25.IN61
data[2] => Equal26.IN61
data[2] => Equal27.IN61
data[2] => Equal28.IN61
data[2] => Equal29.IN61
data[2] => Equal30.IN61
data[2] => Equal31.IN61
data[2] => Equal32.IN61
data[2] => Equal33.IN61
data[2] => Equal34.IN61
data[2] => Equal35.IN61
data[2] => Equal36.IN61
data[2] => Equal37.IN61
data[2] => Equal38.IN61
data[2] => Equal39.IN61
data[2] => Equal40.IN61
data[2] => Equal41.IN61
data[2] => Equal42.IN61
data[2] => Equal43.IN61
data[2] => Equal44.IN61
data[2] => Equal45.IN61
data[2] => Equal46.IN61
data[2] => Equal47.IN61
data[2] => Equal48.IN61
data[2] => Equal49.IN61
data[2] => Equal50.IN61
data[2] => Equal51.IN61
data[3] => Equal0.IN60
data[3] => Equal1.IN60
data[3] => Equal2.IN60
data[3] => Equal3.IN60
data[3] => Equal4.IN60
data[3] => Equal5.IN60
data[3] => Equal6.IN60
data[3] => Equal7.IN60
data[3] => Equal8.IN60
data[3] => Equal9.IN60
data[3] => Equal10.IN60
data[3] => Equal11.IN60
data[3] => Equal12.IN60
data[3] => Equal13.IN60
data[3] => Equal14.IN60
data[3] => Equal15.IN60
data[3] => Equal16.IN60
data[3] => Equal17.IN60
data[3] => Equal18.IN60
data[3] => Equal19.IN60
data[3] => Equal20.IN60
data[3] => Equal21.IN60
data[3] => Equal22.IN60
data[3] => Equal23.IN60
data[3] => Equal24.IN60
data[3] => Equal25.IN60
data[3] => Equal26.IN60
data[3] => Equal27.IN60
data[3] => Equal28.IN60
data[3] => Equal29.IN60
data[3] => Equal30.IN60
data[3] => Equal31.IN60
data[3] => Equal32.IN60
data[3] => Equal33.IN60
data[3] => Equal34.IN60
data[3] => Equal35.IN60
data[3] => Equal36.IN60
data[3] => Equal37.IN60
data[3] => Equal38.IN60
data[3] => Equal39.IN60
data[3] => Equal40.IN60
data[3] => Equal41.IN60
data[3] => Equal42.IN60
data[3] => Equal43.IN60
data[3] => Equal44.IN60
data[3] => Equal45.IN60
data[3] => Equal46.IN60
data[3] => Equal47.IN60
data[3] => Equal48.IN60
data[3] => Equal49.IN60
data[3] => Equal50.IN60
data[3] => Equal51.IN60
data[4] => Equal0.IN59
data[4] => Equal1.IN59
data[4] => Equal2.IN59
data[4] => Equal3.IN59
data[4] => Equal4.IN59
data[4] => Equal5.IN59
data[4] => Equal6.IN59
data[4] => Equal7.IN59
data[4] => Equal8.IN59
data[4] => Equal9.IN59
data[4] => Equal10.IN59
data[4] => Equal11.IN59
data[4] => Equal12.IN59
data[4] => Equal13.IN59
data[4] => Equal14.IN59
data[4] => Equal15.IN59
data[4] => Equal16.IN59
data[4] => Equal17.IN59
data[4] => Equal18.IN59
data[4] => Equal19.IN59
data[4] => Equal20.IN59
data[4] => Equal21.IN59
data[4] => Equal22.IN59
data[4] => Equal23.IN59
data[4] => Equal24.IN59
data[4] => Equal25.IN59
data[4] => Equal26.IN59
data[4] => Equal27.IN59
data[4] => Equal28.IN59
data[4] => Equal29.IN59
data[4] => Equal30.IN59
data[4] => Equal31.IN59
data[4] => Equal32.IN59
data[4] => Equal33.IN59
data[4] => Equal34.IN59
data[4] => Equal35.IN59
data[4] => Equal36.IN59
data[4] => Equal37.IN59
data[4] => Equal38.IN59
data[4] => Equal39.IN59
data[4] => Equal40.IN59
data[4] => Equal41.IN59
data[4] => Equal42.IN59
data[4] => Equal43.IN59
data[4] => Equal44.IN59
data[4] => Equal45.IN59
data[4] => Equal46.IN59
data[4] => Equal47.IN59
data[4] => Equal48.IN59
data[4] => Equal49.IN59
data[4] => Equal50.IN59
data[4] => Equal51.IN59
data[5] => Equal0.IN58
data[5] => Equal1.IN58
data[5] => Equal2.IN58
data[5] => Equal3.IN58
data[5] => Equal4.IN58
data[5] => Equal5.IN58
data[5] => Equal6.IN58
data[5] => Equal7.IN58
data[5] => Equal8.IN58
data[5] => Equal9.IN58
data[5] => Equal10.IN58
data[5] => Equal11.IN58
data[5] => Equal12.IN58
data[5] => Equal13.IN58
data[5] => Equal14.IN58
data[5] => Equal15.IN58
data[5] => Equal16.IN58
data[5] => Equal17.IN58
data[5] => Equal18.IN58
data[5] => Equal19.IN58
data[5] => Equal20.IN58
data[5] => Equal21.IN58
data[5] => Equal22.IN58
data[5] => Equal23.IN58
data[5] => Equal24.IN58
data[5] => Equal25.IN58
data[5] => Equal26.IN58
data[5] => Equal27.IN58
data[5] => Equal28.IN58
data[5] => Equal29.IN58
data[5] => Equal30.IN58
data[5] => Equal31.IN58
data[5] => Equal32.IN58
data[5] => Equal33.IN58
data[5] => Equal34.IN58
data[5] => Equal35.IN58
data[5] => Equal36.IN58
data[5] => Equal37.IN58
data[5] => Equal38.IN58
data[5] => Equal39.IN58
data[5] => Equal40.IN58
data[5] => Equal41.IN58
data[5] => Equal42.IN58
data[5] => Equal43.IN58
data[5] => Equal44.IN58
data[5] => Equal45.IN58
data[5] => Equal46.IN58
data[5] => Equal47.IN58
data[5] => Equal48.IN58
data[5] => Equal49.IN58
data[5] => Equal50.IN58
data[5] => Equal51.IN58
data[6] => Equal0.IN57
data[6] => Equal1.IN57
data[6] => Equal2.IN57
data[6] => Equal3.IN57
data[6] => Equal4.IN57
data[6] => Equal5.IN57
data[6] => Equal6.IN57
data[6] => Equal7.IN57
data[6] => Equal8.IN57
data[6] => Equal9.IN57
data[6] => Equal10.IN57
data[6] => Equal11.IN57
data[6] => Equal12.IN57
data[6] => Equal13.IN57
data[6] => Equal14.IN57
data[6] => Equal15.IN57
data[6] => Equal16.IN57
data[6] => Equal17.IN57
data[6] => Equal18.IN57
data[6] => Equal19.IN57
data[6] => Equal20.IN57
data[6] => Equal21.IN57
data[6] => Equal22.IN57
data[6] => Equal23.IN57
data[6] => Equal24.IN57
data[6] => Equal25.IN57
data[6] => Equal26.IN57
data[6] => Equal27.IN57
data[6] => Equal28.IN57
data[6] => Equal29.IN57
data[6] => Equal30.IN57
data[6] => Equal31.IN57
data[6] => Equal32.IN57
data[6] => Equal33.IN57
data[6] => Equal34.IN57
data[6] => Equal35.IN57
data[6] => Equal36.IN57
data[6] => Equal37.IN57
data[6] => Equal38.IN57
data[6] => Equal39.IN57
data[6] => Equal40.IN57
data[6] => Equal41.IN57
data[6] => Equal42.IN57
data[6] => Equal43.IN57
data[6] => Equal44.IN57
data[6] => Equal45.IN57
data[6] => Equal46.IN57
data[6] => Equal47.IN57
data[6] => Equal48.IN57
data[6] => Equal49.IN57
data[6] => Equal50.IN57
data[6] => Equal51.IN57
data[7] => Equal0.IN56
data[7] => Equal1.IN56
data[7] => Equal2.IN56
data[7] => Equal3.IN56
data[7] => Equal4.IN56
data[7] => Equal5.IN56
data[7] => Equal6.IN56
data[7] => Equal7.IN56
data[7] => Equal8.IN56
data[7] => Equal9.IN56
data[7] => Equal10.IN56
data[7] => Equal11.IN56
data[7] => Equal12.IN56
data[7] => Equal13.IN56
data[7] => Equal14.IN56
data[7] => Equal15.IN56
data[7] => Equal16.IN56
data[7] => Equal17.IN56
data[7] => Equal18.IN56
data[7] => Equal19.IN56
data[7] => Equal20.IN56
data[7] => Equal21.IN56
data[7] => Equal22.IN56
data[7] => Equal23.IN56
data[7] => Equal24.IN56
data[7] => Equal25.IN56
data[7] => Equal26.IN56
data[7] => Equal27.IN56
data[7] => Equal28.IN56
data[7] => Equal29.IN56
data[7] => Equal30.IN56
data[7] => Equal31.IN56
data[7] => Equal32.IN56
data[7] => Equal33.IN56
data[7] => Equal34.IN56
data[7] => Equal35.IN56
data[7] => Equal36.IN56
data[7] => Equal37.IN56
data[7] => Equal38.IN56
data[7] => Equal39.IN56
data[7] => Equal40.IN56
data[7] => Equal41.IN56
data[7] => Equal42.IN56
data[7] => Equal43.IN56
data[7] => Equal44.IN56
data[7] => Equal45.IN56
data[7] => Equal46.IN56
data[7] => Equal47.IN56
data[7] => Equal48.IN56
data[7] => Equal49.IN56
data[7] => Equal50.IN56
data[7] => Equal51.IN56
data[8] => Equal0.IN55
data[8] => Equal1.IN55
data[8] => Equal2.IN55
data[8] => Equal3.IN55
data[8] => Equal4.IN55
data[8] => Equal5.IN55
data[8] => Equal6.IN55
data[8] => Equal7.IN55
data[8] => Equal8.IN55
data[8] => Equal9.IN55
data[8] => Equal10.IN55
data[8] => Equal11.IN55
data[8] => Equal12.IN55
data[8] => Equal13.IN55
data[8] => Equal14.IN55
data[8] => Equal15.IN55
data[8] => Equal16.IN55
data[8] => Equal17.IN55
data[8] => Equal18.IN55
data[8] => Equal19.IN55
data[8] => Equal20.IN55
data[8] => Equal21.IN55
data[8] => Equal22.IN55
data[8] => Equal23.IN55
data[8] => Equal24.IN55
data[8] => Equal25.IN55
data[8] => Equal26.IN55
data[8] => Equal27.IN55
data[8] => Equal28.IN55
data[8] => Equal29.IN55
data[8] => Equal30.IN55
data[8] => Equal31.IN55
data[8] => Equal32.IN55
data[8] => Equal33.IN55
data[8] => Equal34.IN55
data[8] => Equal35.IN55
data[8] => Equal36.IN55
data[8] => Equal37.IN55
data[8] => Equal38.IN55
data[8] => Equal39.IN55
data[8] => Equal40.IN55
data[8] => Equal41.IN55
data[8] => Equal42.IN55
data[8] => Equal43.IN55
data[8] => Equal44.IN55
data[8] => Equal45.IN55
data[8] => Equal46.IN55
data[8] => Equal47.IN55
data[8] => Equal48.IN55
data[8] => Equal49.IN55
data[8] => Equal50.IN55
data[8] => Equal51.IN55
data[9] => Equal0.IN54
data[9] => Equal1.IN54
data[9] => Equal2.IN54
data[9] => Equal3.IN54
data[9] => Equal4.IN54
data[9] => Equal5.IN54
data[9] => Equal6.IN54
data[9] => Equal7.IN54
data[9] => Equal8.IN54
data[9] => Equal9.IN54
data[9] => Equal10.IN54
data[9] => Equal11.IN54
data[9] => Equal12.IN54
data[9] => Equal13.IN54
data[9] => Equal14.IN54
data[9] => Equal15.IN54
data[9] => Equal16.IN54
data[9] => Equal17.IN54
data[9] => Equal18.IN54
data[9] => Equal19.IN54
data[9] => Equal20.IN54
data[9] => Equal21.IN54
data[9] => Equal22.IN54
data[9] => Equal23.IN54
data[9] => Equal24.IN54
data[9] => Equal25.IN54
data[9] => Equal26.IN54
data[9] => Equal27.IN54
data[9] => Equal28.IN54
data[9] => Equal29.IN54
data[9] => Equal30.IN54
data[9] => Equal31.IN54
data[9] => Equal32.IN54
data[9] => Equal33.IN54
data[9] => Equal34.IN54
data[9] => Equal35.IN54
data[9] => Equal36.IN54
data[9] => Equal37.IN54
data[9] => Equal38.IN54
data[9] => Equal39.IN54
data[9] => Equal40.IN54
data[9] => Equal41.IN54
data[9] => Equal42.IN54
data[9] => Equal43.IN54
data[9] => Equal44.IN54
data[9] => Equal45.IN54
data[9] => Equal46.IN54
data[9] => Equal47.IN54
data[9] => Equal48.IN54
data[9] => Equal49.IN54
data[9] => Equal50.IN54
data[9] => Equal51.IN54
data[10] => Equal0.IN53
data[10] => Equal1.IN53
data[10] => Equal2.IN53
data[10] => Equal3.IN53
data[10] => Equal4.IN53
data[10] => Equal5.IN53
data[10] => Equal6.IN53
data[10] => Equal7.IN53
data[10] => Equal8.IN53
data[10] => Equal9.IN53
data[10] => Equal10.IN53
data[10] => Equal11.IN53
data[10] => Equal12.IN53
data[10] => Equal13.IN53
data[10] => Equal14.IN53
data[10] => Equal15.IN53
data[10] => Equal16.IN53
data[10] => Equal17.IN53
data[10] => Equal18.IN53
data[10] => Equal19.IN53
data[10] => Equal20.IN53
data[10] => Equal21.IN53
data[10] => Equal22.IN53
data[10] => Equal23.IN53
data[10] => Equal24.IN53
data[10] => Equal25.IN53
data[10] => Equal26.IN53
data[10] => Equal27.IN53
data[10] => Equal28.IN53
data[10] => Equal29.IN53
data[10] => Equal30.IN53
data[10] => Equal31.IN53
data[10] => Equal32.IN53
data[10] => Equal33.IN53
data[10] => Equal34.IN53
data[10] => Equal35.IN53
data[10] => Equal36.IN53
data[10] => Equal37.IN53
data[10] => Equal38.IN53
data[10] => Equal39.IN53
data[10] => Equal40.IN53
data[10] => Equal41.IN53
data[10] => Equal42.IN53
data[10] => Equal43.IN53
data[10] => Equal44.IN53
data[10] => Equal45.IN53
data[10] => Equal46.IN53
data[10] => Equal47.IN53
data[10] => Equal48.IN53
data[10] => Equal49.IN53
data[10] => Equal50.IN53
data[10] => Equal51.IN53
data[11] => Equal0.IN52
data[11] => Equal1.IN52
data[11] => Equal2.IN52
data[11] => Equal3.IN52
data[11] => Equal4.IN52
data[11] => Equal5.IN52
data[11] => Equal6.IN52
data[11] => Equal7.IN52
data[11] => Equal8.IN52
data[11] => Equal9.IN52
data[11] => Equal10.IN52
data[11] => Equal11.IN52
data[11] => Equal12.IN52
data[11] => Equal13.IN52
data[11] => Equal14.IN52
data[11] => Equal15.IN52
data[11] => Equal16.IN52
data[11] => Equal17.IN52
data[11] => Equal18.IN52
data[11] => Equal19.IN52
data[11] => Equal20.IN52
data[11] => Equal21.IN52
data[11] => Equal22.IN52
data[11] => Equal23.IN52
data[11] => Equal24.IN52
data[11] => Equal25.IN52
data[11] => Equal26.IN52
data[11] => Equal27.IN52
data[11] => Equal28.IN52
data[11] => Equal29.IN52
data[11] => Equal30.IN52
data[11] => Equal31.IN52
data[11] => Equal32.IN52
data[11] => Equal33.IN52
data[11] => Equal34.IN52
data[11] => Equal35.IN52
data[11] => Equal36.IN52
data[11] => Equal37.IN52
data[11] => Equal38.IN52
data[11] => Equal39.IN52
data[11] => Equal40.IN52
data[11] => Equal41.IN52
data[11] => Equal42.IN52
data[11] => Equal43.IN52
data[11] => Equal44.IN52
data[11] => Equal45.IN52
data[11] => Equal46.IN52
data[11] => Equal47.IN52
data[11] => Equal48.IN52
data[11] => Equal49.IN52
data[11] => Equal50.IN52
data[11] => Equal51.IN52
data[12] => Equal0.IN51
data[12] => Equal1.IN51
data[12] => Equal2.IN51
data[12] => Equal3.IN51
data[12] => Equal4.IN51
data[12] => Equal5.IN51
data[12] => Equal6.IN51
data[12] => Equal7.IN51
data[12] => Equal8.IN51
data[12] => Equal9.IN51
data[12] => Equal10.IN51
data[12] => Equal11.IN51
data[12] => Equal12.IN51
data[12] => Equal13.IN51
data[12] => Equal14.IN51
data[12] => Equal15.IN51
data[12] => Equal16.IN51
data[12] => Equal17.IN51
data[12] => Equal18.IN51
data[12] => Equal19.IN51
data[12] => Equal20.IN51
data[12] => Equal21.IN51
data[12] => Equal22.IN51
data[12] => Equal23.IN51
data[12] => Equal24.IN51
data[12] => Equal25.IN51
data[12] => Equal26.IN51
data[12] => Equal27.IN51
data[12] => Equal28.IN51
data[12] => Equal29.IN51
data[12] => Equal30.IN51
data[12] => Equal31.IN51
data[12] => Equal32.IN51
data[12] => Equal33.IN51
data[12] => Equal34.IN51
data[12] => Equal35.IN51
data[12] => Equal36.IN51
data[12] => Equal37.IN51
data[12] => Equal38.IN51
data[12] => Equal39.IN51
data[12] => Equal40.IN51
data[12] => Equal41.IN51
data[12] => Equal42.IN51
data[12] => Equal43.IN51
data[12] => Equal44.IN51
data[12] => Equal45.IN51
data[12] => Equal46.IN51
data[12] => Equal47.IN51
data[12] => Equal48.IN51
data[12] => Equal49.IN51
data[12] => Equal50.IN51
data[12] => Equal51.IN51
data[13] => Equal0.IN50
data[13] => Equal1.IN50
data[13] => Equal2.IN50
data[13] => Equal3.IN50
data[13] => Equal4.IN50
data[13] => Equal5.IN50
data[13] => Equal6.IN50
data[13] => Equal7.IN50
data[13] => Equal8.IN50
data[13] => Equal9.IN50
data[13] => Equal10.IN50
data[13] => Equal11.IN50
data[13] => Equal12.IN50
data[13] => Equal13.IN50
data[13] => Equal14.IN50
data[13] => Equal15.IN50
data[13] => Equal16.IN50
data[13] => Equal17.IN50
data[13] => Equal18.IN50
data[13] => Equal19.IN50
data[13] => Equal20.IN50
data[13] => Equal21.IN50
data[13] => Equal22.IN50
data[13] => Equal23.IN50
data[13] => Equal24.IN50
data[13] => Equal25.IN50
data[13] => Equal26.IN50
data[13] => Equal27.IN50
data[13] => Equal28.IN50
data[13] => Equal29.IN50
data[13] => Equal30.IN50
data[13] => Equal31.IN50
data[13] => Equal32.IN50
data[13] => Equal33.IN50
data[13] => Equal34.IN50
data[13] => Equal35.IN50
data[13] => Equal36.IN50
data[13] => Equal37.IN50
data[13] => Equal38.IN50
data[13] => Equal39.IN50
data[13] => Equal40.IN50
data[13] => Equal41.IN50
data[13] => Equal42.IN50
data[13] => Equal43.IN50
data[13] => Equal44.IN50
data[13] => Equal45.IN50
data[13] => Equal46.IN50
data[13] => Equal47.IN50
data[13] => Equal48.IN50
data[13] => Equal49.IN50
data[13] => Equal50.IN50
data[13] => Equal51.IN50
data[14] => Equal0.IN49
data[14] => Equal1.IN49
data[14] => Equal2.IN49
data[14] => Equal3.IN49
data[14] => Equal4.IN49
data[14] => Equal5.IN49
data[14] => Equal6.IN49
data[14] => Equal7.IN49
data[14] => Equal8.IN49
data[14] => Equal9.IN49
data[14] => Equal10.IN49
data[14] => Equal11.IN49
data[14] => Equal12.IN49
data[14] => Equal13.IN49
data[14] => Equal14.IN49
data[14] => Equal15.IN49
data[14] => Equal16.IN49
data[14] => Equal17.IN49
data[14] => Equal18.IN49
data[14] => Equal19.IN49
data[14] => Equal20.IN49
data[14] => Equal21.IN49
data[14] => Equal22.IN49
data[14] => Equal23.IN49
data[14] => Equal24.IN49
data[14] => Equal25.IN49
data[14] => Equal26.IN49
data[14] => Equal27.IN49
data[14] => Equal28.IN49
data[14] => Equal29.IN49
data[14] => Equal30.IN49
data[14] => Equal31.IN49
data[14] => Equal32.IN49
data[14] => Equal33.IN49
data[14] => Equal34.IN49
data[14] => Equal35.IN49
data[14] => Equal36.IN49
data[14] => Equal37.IN49
data[14] => Equal38.IN49
data[14] => Equal39.IN49
data[14] => Equal40.IN49
data[14] => Equal41.IN49
data[14] => Equal42.IN49
data[14] => Equal43.IN49
data[14] => Equal44.IN49
data[14] => Equal45.IN49
data[14] => Equal46.IN49
data[14] => Equal47.IN49
data[14] => Equal48.IN49
data[14] => Equal49.IN49
data[14] => Equal50.IN49
data[14] => Equal51.IN49
data[15] => Equal0.IN48
data[15] => Equal1.IN48
data[15] => Equal2.IN48
data[15] => Equal3.IN48
data[15] => Equal4.IN48
data[15] => Equal5.IN48
data[15] => Equal6.IN48
data[15] => Equal7.IN48
data[15] => Equal8.IN48
data[15] => Equal9.IN48
data[15] => Equal10.IN48
data[15] => Equal11.IN48
data[15] => Equal12.IN48
data[15] => Equal13.IN48
data[15] => Equal14.IN48
data[15] => Equal15.IN48
data[15] => Equal16.IN48
data[15] => Equal17.IN48
data[15] => Equal18.IN48
data[15] => Equal19.IN48
data[15] => Equal20.IN48
data[15] => Equal21.IN48
data[15] => Equal22.IN48
data[15] => Equal23.IN48
data[15] => Equal24.IN48
data[15] => Equal25.IN48
data[15] => Equal26.IN48
data[15] => Equal27.IN48
data[15] => Equal28.IN48
data[15] => Equal29.IN48
data[15] => Equal30.IN48
data[15] => Equal31.IN48
data[15] => Equal32.IN48
data[15] => Equal33.IN48
data[15] => Equal34.IN48
data[15] => Equal35.IN48
data[15] => Equal36.IN48
data[15] => Equal37.IN48
data[15] => Equal38.IN48
data[15] => Equal39.IN48
data[15] => Equal40.IN48
data[15] => Equal41.IN48
data[15] => Equal42.IN48
data[15] => Equal43.IN48
data[15] => Equal44.IN48
data[15] => Equal45.IN48
data[15] => Equal46.IN48
data[15] => Equal47.IN48
data[15] => Equal48.IN48
data[15] => Equal49.IN48
data[15] => Equal50.IN48
data[15] => Equal51.IN48
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => counter[12].CLK
CLK => counter[13].CLK
CLK => counter[14].CLK
CLK => counter[15].CLK
CLK => counter[16].CLK
RSTN => counter[0].ACLR
RSTN => counter[1].ACLR
RSTN => counter[2].ACLR
RSTN => counter[3].ACLR
RSTN => counter[4].ACLR
RSTN => counter[5].ACLR
RSTN => counter[6].ACLR
RSTN => counter[7].ACLR
RSTN => counter[8].ACLR
RSTN => counter[9].ACLR
RSTN => counter[10].ACLR
RSTN => counter[11].ACLR
RSTN => counter[12].ACLR
RSTN => counter[13].ACLR
RSTN => counter[14].ACLR
RSTN => counter[15].ACLR
RSTN => counter[16].ACLR


