set_trig_ovl_sx_reg              00000000
set_trig_ovl_dx_reg              00000000
set_trig_thr1_thr_reg_00  0000000000e00000
set_trig_thr1_thr_reg_01  0000000001c00000
set_trig_thr1_thr_reg_02  0000000003800000
set_trig_thr1_thr_reg_03  0000000007000000
set_trig_thr1_thr_reg_04  000000000e000000
set_trig_thr1_thr_reg_05  000000001c000000
set_trig_thr1_thr_reg_06  000000003c000000
set_trig_thr1_thr_reg_07  0000000070000000
set_trig_thr1_thr_reg_08  00000000f0000000
set_trig_thr1_thr_reg_09  00000001e0000000
set_trig_thr1_thr_reg_10  00000001c0000000
set_trig_thr1_thr_reg_11  0000000380000000
set_trig_thr1_thr_reg_12  0000000700000000
set_trig_thr1_thr_reg_13  0000000e00000000
set_trig_thr1_thr_reg_14  0000001c00000000
set_trig_thr1_thr_reg_15  0000003800000000
set_trig_thr1_thr_reg_16  0000007000000000
set_trig_thr1_thr_reg_17  000000e000000000
set_trig_thr1_thr_reg_18  000001c000000000
set_trig_thr1_thr_reg_19  0000038000000000
set_trig_thr1_thr_reg_20  0000070000000000
set_trig_thr1_thr_reg_21  00000e0000000000
set_trig_thr1_thr_reg_22  00001c0000000000
set_trig_thr1_thr_reg_23  00003c0000000000
set_trig_thr1_thr_reg_24  0000700000000000
set_trig_thr1_thr_reg_25  0000700000000000
set_trig_thr1_thr_reg_26  0000e00000000000
set_trig_thr1_thr_reg_27  0003c00000000000
set_trig_thr1_thr_reg_28  0003800000000000
set_trig_thr1_thr_reg_29  000f000000000000
set_trig_thr1_thr_reg_30  001e000000000000
set_trig_thr1_thr_reg_31  001c000000000000
set_trig_thr2_thr_reg_00  0000000000e00000
set_trig_thr2_thr_reg_01  0000000001c00000
set_trig_thr2_thr_reg_02  0000000003800000
set_trig_thr2_thr_reg_03  0000000007000000
set_trig_thr2_thr_reg_04  000000000e000000
set_trig_thr2_thr_reg_05  000000001c000000
set_trig_thr2_thr_reg_06  000000003c000000
set_trig_thr2_thr_reg_07  0000000070000000
set_trig_thr2_thr_reg_08  00000000f0000000
set_trig_thr2_thr_reg_09  00000001e0000000
set_trig_thr2_thr_reg_10  00000003c0000000
set_trig_thr2_thr_reg_11  0000000780000000
set_trig_thr2_thr_reg_12  0000000700000000
set_trig_thr2_thr_reg_13  0000000e00000000
set_trig_thr2_thr_reg_14  0000001c00000000
set_trig_thr2_thr_reg_15  0000003800000000
set_trig_thr2_thr_reg_16  0000007000000000
set_trig_thr2_thr_reg_17  000000e000000000
set_trig_thr2_thr_reg_18  000001c000000000
set_trig_thr2_thr_reg_19  0000038000000000
set_trig_thr2_thr_reg_20  0000070000000000
set_trig_thr2_thr_reg_21  00000e0000000000
set_trig_thr2_thr_reg_22  00001c0000000000
set_trig_thr2_thr_reg_23  00003c0000000000
set_trig_thr2_thr_reg_24  0000700000000000
set_trig_thr2_thr_reg_25  0000f00000000000
set_trig_thr2_thr_reg_26  0001e00000000000
set_trig_thr2_thr_reg_27  0003c00000000000
set_trig_thr2_thr_reg_28  0003800000000000
set_trig_thr2_thr_reg_29  000f000000000000
set_trig_thr2_thr_reg_30  001e000000000000
set_trig_thr2_thr_reg_31  003c000000000000
