#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a6292ceda0 .scope module, "controller_tb" "controller_tb" 2 1;
 .timescale 0 0;
P_000001a6292d1b90 .param/l "CLK_PERIOD" 1 2 3, +C4<00000000000000000000000000000010>;
v000001a62934b8e0_0 .var "clk", 0 0;
v000001a62934c2e0_0 .var "reset", 0 0;
S_000001a6292cf200 .scope module, "cpu" "controller" 2 6, 3 1 0, S_000001a6292ceda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_000001a6292d7e10 .param/l "ALU_WAIT" 1 3 38, +C4<00000000000000000000000000001000>;
P_000001a6292d7e48 .param/l "CLK_PERIOD" 0 3 1, +C4<00000000000000000000000000000010>;
P_000001a6292d7e80 .param/l "DECODE" 1 3 37, +C4<00000000000000000000000000000011>;
P_000001a6292d7eb8 .param/l "DONE" 1 3 38, +C4<00000000000000000000000000001010>;
P_000001a6292d7ef0 .param/l "EXECUTION" 1 3 38, +C4<00000000000000000000000000000101>;
P_000001a6292d7f28 .param/l "FETCH" 1 3 37, +C4<00000000000000000000000000000000>;
P_000001a6292d7f60 .param/l "FETCH_WAIT_1" 1 3 37, +C4<00000000000000000000000000000001>;
P_000001a6292d7f98 .param/l "FETCH_WAIT_2" 1 3 37, +C4<00000000000000000000000000000010>;
P_000001a6292d7fd0 .param/l "LOAD_WAIT_1" 1 3 38, +C4<00000000000000000000000000000110>;
P_000001a6292d8008 .param/l "LOAD_WAIT_2" 1 3 38, +C4<00000000000000000000000000000111>;
P_000001a6292d8040 .param/l "READ_REGISTER_FILE" 1 3 37, +C4<00000000000000000000000000000100>;
P_000001a6292d8078 .param/l "WRITE_BACK" 1 3 38, +C4<00000000000000000000000000001001>;
v000001a62934b520_0 .var/s "A", 15 0;
v000001a62934c380_0 .var/s "B", 15 0;
v000001a62934bca0_0 .var "PC", 15 0;
v000001a62934abc0_0 .net "alu_done", 0 0, v000001a629343270_0;  1 drivers
v000001a62934aee0_0 .var "alu_opcode", 2 0;
v000001a62934ac60_0 .net/s "alu_result", 15 0, v000001a6293433b0_0;  1 drivers
v000001a62934b200_0 .var "alu_start", 0 0;
v000001a62934c100_0 .net "clk", 0 0, v000001a62934b8e0_0;  1 drivers
v000001a62934ae40_0 .var/s "fetched_address", 15 0;
v000001a62934a800_0 .var "instruction", 15 0;
v000001a62934ad00_0 .var "mem_address", 15 0;
v000001a62934be80_0 .net/s "mem_read_data", 15 0, v000001a629344990_0;  1 drivers
v000001a62934a620_0 .var "mem_read_enable", 0 0;
v000001a62934b700_0 .var/s "mem_write_data", 15 0;
v000001a62934ada0_0 .var "mem_write_enable", 0 0;
v000001a62934a940_0 .var "opcode", 2 0;
v000001a62934bb60_0 .net/s "operator1", 15 0, v000001a62934c600_0;  1 drivers
v000001a62934b020_0 .net/s "operator2", 15 0, v000001a62934c740_0;  1 drivers
v000001a62934c880_0 .var "rd", 1 0;
v000001a62934bd40_0 .var "read_reg_1_num", 1 0;
v000001a62934b840_0 .var "read_reg_2_num", 1 0;
v000001a62934c060_0 .var "ready", 0 0;
v000001a62934b7a0_0 .var/s "reg_write_data", 15 0;
v000001a62934a6c0_0 .var "reg_write_enable", 0 0;
v000001a62934cd80_0 .net "reset", 0 0, v000001a62934c2e0_0;  1 drivers
v000001a62934c420_0 .var/s "result", 15 0;
v000001a62934b0c0_0 .var "rs1", 1 0;
v000001a62934af80_0 .var "rs2", 1 0;
v000001a62934b160_0 .var "state", 3 0;
v000001a62934bde0_0 .var "write_reg_num", 1 0;
S_000001a6291ee480 .scope module, "alu" "alu_16" 3 26, 4 1 0, S_000001a6292cf200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 3 "opcode";
    .port_info 4 /INPUT 16 "A";
    .port_info 5 /INPUT 16 "B";
    .port_info 6 /OUTPUT 16 "result";
    .port_info 7 /OUTPUT 1 "done";
P_000001a6291d1f50 .param/l "ADD_SUB_WAIT" 1 4 10, +C4<00000000000000000000000000000001>;
P_000001a6291d1f88 .param/l "DIV_WAIT" 1 4 10, +C4<00000000000000000000000000000011>;
P_000001a6291d1fc0 .param/l "IDLE" 1 4 10, +C4<00000000000000000000000000000000>;
P_000001a6291d1ff8 .param/l "MUL_WAIT" 1 4 10, +C4<00000000000000000000000000000010>;
L_000001a6292af050 .functor NOT 16, v000001a62934c380_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001a629343c70_0 .net/s "A", 15 0, v000001a62934b520_0;  1 drivers
v000001a629343a90_0 .net/s "B", 15 0, v000001a62934c380_0;  1 drivers
L_000001a6293525d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001a629342690_0 .net/2u *"_ivl_0", 2 0, L_000001a6293525d8;  1 drivers
v000001a629344710_0 .net *"_ivl_2", 0 0, L_000001a62934ba20;  1 drivers
v000001a6293447b0_0 .net *"_ivl_4", 15 0, L_000001a6292af050;  1 drivers
L_000001a629352620 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a6293436d0_0 .net/2s *"_ivl_6", 15 0, L_000001a629352620;  1 drivers
v000001a629344d50_0 .net/s *"_ivl_8", 15 0, L_000001a62934bac0;  1 drivers
v000001a629342e10_0 .net "add_sub_result", 15 0, L_000001a629351740;  1 drivers
v000001a6293440d0_0 .net/s "b_adder", 15 0, L_000001a62934c560;  1 drivers
v000001a629344ad0_0 .net "c_out", 0 0, L_000001a6293b52f0;  1 drivers
v000001a629343db0_0 .net "clk", 0 0, v000001a62934b8e0_0;  alias, 1 drivers
v000001a629342870_0 .net "div_done", 0 0, v000001a6293459d0_0;  1 drivers
v000001a629343950_0 .net "div_quotient", 15 0, v000001a629345ed0_0;  1 drivers
v000001a629342910_0 .net "div_remainder", 15 0, v000001a629346010_0;  1 drivers
v000001a629343b30_0 .var "div_start", 0 0;
v000001a629343270_0 .var "done", 0 0;
v000001a629344850_0 .net "mul_done", 0 0, v000001a629344490_0;  1 drivers
v000001a629343e50_0 .net "mul_result", 15 0, v000001a629343d10_0;  1 drivers
v000001a629342eb0_0 .var "mul_start", 0 0;
v000001a629343ef0_0 .net "opcode", 2 0, v000001a62934aee0_0;  1 drivers
v000001a629343310_0 .net "reset", 0 0, v000001a62934c2e0_0;  alias, 1 drivers
v000001a6293433b0_0 .var/s "result", 15 0;
v000001a629343450_0 .net "start", 0 0, v000001a62934b200_0;  1 drivers
v000001a6293448f0_0 .var "state", 1 0;
L_000001a62934ba20 .cmp/eq 3, v000001a62934aee0_0, L_000001a6293525d8;
L_000001a62934bac0 .arith/sum 16, L_000001a6292af050, L_000001a629352620;
L_000001a62934c560 .functor MUXZ 16, v000001a62934c380_0, L_000001a62934bac0, L_000001a62934ba20, C4<>;
S_000001a6291ee610 .scope module, "add_sub" "csa_16" 4 18, 5 50 0, S_000001a6291ee480;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000001a62933cf00_0 .net "A", 15 0, v000001a62934b520_0;  alias, 1 drivers
v000001a62933d040_0 .net "B", 15 0, L_000001a62934c560;  alias, 1 drivers
v000001a62933de00_0 .net "c1", 0 0, L_000001a6292aec60;  1 drivers
v000001a62933e300_0 .net "c2", 0 0, L_000001a6293b0ee0;  1 drivers
v000001a62933d4a0_0 .net "c3", 0 0, L_000001a6293b4f70;  1 drivers
L_000001a629352818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a62933d0e0_0 .net "c_in", 0 0, L_000001a629352818;  1 drivers
v000001a62933d680_0 .net "c_out", 0 0, L_000001a6293b52f0;  alias, 1 drivers
v000001a62933d720_0 .net "sum", 15 0, L_000001a629351740;  alias, 1 drivers
L_000001a62934c9c0 .part v000001a62934b520_0, 0, 4;
L_000001a62934ab20 .part L_000001a62934c560, 0, 4;
L_000001a62934e220 .part v000001a62934b520_0, 4, 4;
L_000001a62934f080 .part L_000001a62934c560, 4, 4;
L_000001a62934e4a0 .part v000001a62934b520_0, 8, 4;
L_000001a62934e5e0 .part L_000001a62934c560, 8, 4;
L_000001a629350480 .part v000001a62934b520_0, 12, 4;
L_000001a6293505c0 .part L_000001a62934c560, 12, 4;
L_000001a629351740 .concat8 [ 4 4 4 4], L_000001a62934bfc0, L_000001a62934eb80, L_000001a62934dd20, L_000001a629351600;
S_000001a6291d6920 .scope module, "csa2" "csa_4" 5 53, 5 40 0, S_000001a6291ee610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000001a62932bb90_0 .net "A", 3 0, L_000001a62934e220;  1 drivers
v000001a62932cf90_0 .net "B", 3 0, L_000001a62934f080;  1 drivers
v000001a62932d030_0 .net "c_in", 0 0, L_000001a6292aec60;  alias, 1 drivers
v000001a62932bc30_0 .net "c_out", 0 0, L_000001a6293b0ee0;  alias, 1 drivers
v000001a62932d3f0_0 .net "c_out_1", 0 0, L_000001a6293ab4b0;  1 drivers
v000001a62932c1d0_0 .net "c_out_2", 0 0, L_000001a6293b1420;  1 drivers
v000001a62932bff0_0 .net "sum", 3 0, L_000001a62934eb80;  1 drivers
v000001a62932c090_0 .net "sum_1", 3 0, L_000001a62934e860;  1 drivers
v000001a62932c130_0 .net "sum_2", 3 0, L_000001a62934d960;  1 drivers
S_000001a6291d6ab0 .scope module, "rca_1" "ripple_carry_adder_4" 5 43, 5 11 0, S_000001a6291d6920;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000001a6293266b0_0 .net "A", 3 0, L_000001a62934e220;  alias, 1 drivers
v000001a6293264d0_0 .net "B", 3 0, L_000001a62934f080;  alias, 1 drivers
v000001a629325530_0 .net "c1", 0 0, L_000001a6293aa870;  1 drivers
v000001a629326b10_0 .net "c2", 0 0, L_000001a6293aa950;  1 drivers
v000001a629326610_0 .net "c3", 0 0, L_000001a6293aac60;  1 drivers
L_000001a629352668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a629326d90_0 .net "c_in", 0 0, L_000001a629352668;  1 drivers
v000001a629326250_0 .net "c_out", 0 0, L_000001a6293ab4b0;  alias, 1 drivers
v000001a629326430_0 .net "sum", 3 0, L_000001a62934e860;  alias, 1 drivers
L_000001a62934ca60 .part L_000001a62934e220, 0, 1;
L_000001a62934cb00 .part L_000001a62934f080, 0, 1;
L_000001a62934cba0 .part L_000001a62934e220, 1, 1;
L_000001a62934b340 .part L_000001a62934f080, 1, 1;
L_000001a62934cc40 .part L_000001a62934e220, 2, 1;
L_000001a62934b3e0 .part L_000001a62934f080, 2, 1;
L_000001a62934b480 .part L_000001a62934e220, 3, 1;
L_000001a62934cce0 .part L_000001a62934f080, 3, 1;
L_000001a62934e860 .concat8 [ 1 1 1 1], L_000001a6292aee20, L_000001a6293aa800, L_000001a6293ab280, L_000001a6293aacd0;
S_000001a629213390 .scope module, "f1" "FA" 5 13, 5 1 0, S_000001a6291d6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6292aee20 .functor XOR 1, L_000001a62934ca60, L_000001a62934cb00, L_000001a629352668, C4<0>;
L_000001a6292aee90 .functor AND 1, L_000001a62934ca60, L_000001a62934cb00, C4<1>, C4<1>;
L_000001a6292aef00 .functor AND 1, L_000001a62934ca60, L_000001a629352668, C4<1>, C4<1>;
L_000001a6293aad40 .functor AND 1, L_000001a62934cb00, L_000001a629352668, C4<1>, C4<1>;
L_000001a6293aa870 .functor OR 1, L_000001a6292aee90, L_000001a6292aef00, L_000001a6293aad40, C4<0>;
v000001a6292acae0_0 .net "a", 0 0, L_000001a62934ca60;  1 drivers
v000001a6292ad440_0 .net "b", 0 0, L_000001a62934cb00;  1 drivers
v000001a6292ad4e0_0 .net "c1", 0 0, L_000001a6292aee90;  1 drivers
v000001a6292ae480_0 .net "c2", 0 0, L_000001a6292aef00;  1 drivers
v000001a6292adc60_0 .net "c3", 0 0, L_000001a6293aad40;  1 drivers
v000001a6292ac900_0 .net "c_in", 0 0, L_000001a629352668;  alias, 1 drivers
v000001a6292ad620_0 .net "c_out", 0 0, L_000001a6293aa870;  alias, 1 drivers
v000001a6292ad940_0 .net "sum", 0 0, L_000001a6292aee20;  1 drivers
S_000001a629213520 .scope module, "f2" "FA" 5 14, 5 1 0, S_000001a6291d6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293aa800 .functor XOR 1, L_000001a62934cba0, L_000001a62934b340, L_000001a6293aa870, C4<0>;
L_000001a6293aaf00 .functor AND 1, L_000001a62934cba0, L_000001a62934b340, C4<1>, C4<1>;
L_000001a6293aa8e0 .functor AND 1, L_000001a62934cba0, L_000001a6293aa870, C4<1>, C4<1>;
L_000001a6293ab440 .functor AND 1, L_000001a62934b340, L_000001a6293aa870, C4<1>, C4<1>;
L_000001a6293aa950 .functor OR 1, L_000001a6293aaf00, L_000001a6293aa8e0, L_000001a6293ab440, C4<0>;
v000001a6292acd60_0 .net "a", 0 0, L_000001a62934cba0;  1 drivers
v000001a6292ad9e0_0 .net "b", 0 0, L_000001a62934b340;  1 drivers
v000001a6292ae700_0 .net "c1", 0 0, L_000001a6293aaf00;  1 drivers
v000001a6292ada80_0 .net "c2", 0 0, L_000001a6293aa8e0;  1 drivers
v000001a6292adf80_0 .net "c3", 0 0, L_000001a6293ab440;  1 drivers
v000001a6292add00_0 .net "c_in", 0 0, L_000001a6293aa870;  alias, 1 drivers
v000001a6292ac9a0_0 .net "c_out", 0 0, L_000001a6293aa950;  alias, 1 drivers
v000001a6292adda0_0 .net "sum", 0 0, L_000001a6293aa800;  1 drivers
S_000001a62918ea70 .scope module, "f3" "FA" 5 15, 5 1 0, S_000001a6291d6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293ab280 .functor XOR 1, L_000001a62934cc40, L_000001a62934b3e0, L_000001a6293aa950, C4<0>;
L_000001a6293ab0c0 .functor AND 1, L_000001a62934cc40, L_000001a62934b3e0, C4<1>, C4<1>;
L_000001a6293aa720 .functor AND 1, L_000001a62934cc40, L_000001a6293aa950, C4<1>, C4<1>;
L_000001a6293aae20 .functor AND 1, L_000001a62934b3e0, L_000001a6293aa950, C4<1>, C4<1>;
L_000001a6293aac60 .functor OR 1, L_000001a6293ab0c0, L_000001a6293aa720, L_000001a6293aae20, C4<0>;
v000001a6292aca40_0 .net "a", 0 0, L_000001a62934cc40;  1 drivers
v000001a6292acf40_0 .net "b", 0 0, L_000001a62934b3e0;  1 drivers
v000001a6292accc0_0 .net "c1", 0 0, L_000001a6293ab0c0;  1 drivers
v000001a6292acea0_0 .net "c2", 0 0, L_000001a6293aa720;  1 drivers
v000001a6292ade40_0 .net "c3", 0 0, L_000001a6293aae20;  1 drivers
v000001a6292adee0_0 .net "c_in", 0 0, L_000001a6293aa950;  alias, 1 drivers
v000001a6292ae0c0_0 .net "c_out", 0 0, L_000001a6293aac60;  alias, 1 drivers
v000001a6292ae520_0 .net "sum", 0 0, L_000001a6293ab280;  1 drivers
S_000001a62918ec00 .scope module, "f4" "FA" 5 16, 5 1 0, S_000001a6291d6ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293aacd0 .functor XOR 1, L_000001a62934b480, L_000001a62934cce0, L_000001a6293aac60, C4<0>;
L_000001a6293aab80 .functor AND 1, L_000001a62934b480, L_000001a62934cce0, C4<1>, C4<1>;
L_000001a6293aaa30 .functor AND 1, L_000001a62934b480, L_000001a6293aac60, C4<1>, C4<1>;
L_000001a6293ab3d0 .functor AND 1, L_000001a62934cce0, L_000001a6293aac60, C4<1>, C4<1>;
L_000001a6293ab4b0 .functor OR 1, L_000001a6293aab80, L_000001a6293aaa30, L_000001a6293ab3d0, C4<0>;
v000001a6292aae20_0 .net "a", 0 0, L_000001a62934b480;  1 drivers
v000001a6292a9b60_0 .net "b", 0 0, L_000001a62934cce0;  1 drivers
v000001a629286ba0_0 .net "c1", 0 0, L_000001a6293aab80;  1 drivers
v000001a62928cd60_0 .net "c2", 0 0, L_000001a6293aaa30;  1 drivers
v000001a6292a62f0_0 .net "c3", 0 0, L_000001a6293ab3d0;  1 drivers
v000001a6293270b0_0 .net "c_in", 0 0, L_000001a6293aac60;  alias, 1 drivers
v000001a6293257b0_0 .net "c_out", 0 0, L_000001a6293ab4b0;  alias, 1 drivers
v000001a629326570_0 .net "sum", 0 0, L_000001a6293aacd0;  1 drivers
S_000001a62920e260 .scope module, "rca_2" "ripple_carry_adder_4" 5 44, 5 11 0, S_000001a6291d6920;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000001a629325a30_0 .net "A", 3 0, L_000001a62934e220;  alias, 1 drivers
v000001a629325ad0_0 .net "B", 3 0, L_000001a62934f080;  alias, 1 drivers
v000001a629325b70_0 .net "c1", 0 0, L_000001a6293aab10;  1 drivers
v000001a629325e90_0 .net "c2", 0 0, L_000001a6293aa9c0;  1 drivers
v000001a629325d50_0 .net "c3", 0 0, L_000001a6293ab130;  1 drivers
L_000001a6293526b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a629325df0_0 .net "c_in", 0 0, L_000001a6293526b0;  1 drivers
v000001a6293261b0_0 .net "c_out", 0 0, L_000001a6293b1420;  alias, 1 drivers
v000001a62932c3b0_0 .net "sum", 3 0, L_000001a62934d960;  alias, 1 drivers
L_000001a62934ed60 .part L_000001a62934e220, 0, 1;
L_000001a62934e040 .part L_000001a62934f080, 0, 1;
L_000001a62934eea0 .part L_000001a62934e220, 1, 1;
L_000001a62934ef40 .part L_000001a62934f080, 1, 1;
L_000001a62934efe0 .part L_000001a62934e220, 2, 1;
L_000001a62934d0a0 .part L_000001a62934f080, 2, 1;
L_000001a62934e720 .part L_000001a62934e220, 3, 1;
L_000001a62934e0e0 .part L_000001a62934f080, 3, 1;
L_000001a62934d960 .concat8 [ 1 1 1 1], L_000001a6293aadb0, L_000001a6293ab520, L_000001a6293aaaa0, L_000001a6293ab1a0;
S_000001a62920e3f0 .scope module, "f1" "FA" 5 13, 5 1 0, S_000001a62920e260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293aadb0 .functor XOR 1, L_000001a62934ed60, L_000001a62934e040, L_000001a6293526b0, C4<0>;
L_000001a6293aa6b0 .functor AND 1, L_000001a62934ed60, L_000001a62934e040, C4<1>, C4<1>;
L_000001a6293aae90 .functor AND 1, L_000001a62934ed60, L_000001a6293526b0, C4<1>, C4<1>;
L_000001a6293aaf70 .functor AND 1, L_000001a62934e040, L_000001a6293526b0, C4<1>, C4<1>;
L_000001a6293aab10 .functor OR 1, L_000001a6293aa6b0, L_000001a6293aae90, L_000001a6293aaf70, C4<0>;
v000001a6293262f0_0 .net "a", 0 0, L_000001a62934ed60;  1 drivers
v000001a6293255d0_0 .net "b", 0 0, L_000001a62934e040;  1 drivers
v000001a629326750_0 .net "c1", 0 0, L_000001a6293aa6b0;  1 drivers
v000001a629326390_0 .net "c2", 0 0, L_000001a6293aae90;  1 drivers
v000001a6293267f0_0 .net "c3", 0 0, L_000001a6293aaf70;  1 drivers
v000001a629325670_0 .net "c_in", 0 0, L_000001a6293526b0;  alias, 1 drivers
v000001a629325f30_0 .net "c_out", 0 0, L_000001a6293aab10;  alias, 1 drivers
v000001a6293269d0_0 .net "sum", 0 0, L_000001a6293aadb0;  1 drivers
S_000001a6291f7800 .scope module, "f2" "FA" 5 14, 5 1 0, S_000001a62920e260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293ab520 .functor XOR 1, L_000001a62934eea0, L_000001a62934ef40, L_000001a6293aab10, C4<0>;
L_000001a6293aa640 .functor AND 1, L_000001a62934eea0, L_000001a62934ef40, C4<1>, C4<1>;
L_000001a6293aa790 .functor AND 1, L_000001a62934eea0, L_000001a6293aab10, C4<1>, C4<1>;
L_000001a6293ab360 .functor AND 1, L_000001a62934ef40, L_000001a6293aab10, C4<1>, C4<1>;
L_000001a6293aa9c0 .functor OR 1, L_000001a6293aa640, L_000001a6293aa790, L_000001a6293ab360, C4<0>;
v000001a629325fd0_0 .net "a", 0 0, L_000001a62934eea0;  1 drivers
v000001a629327150_0 .net "b", 0 0, L_000001a62934ef40;  1 drivers
v000001a629326a70_0 .net "c1", 0 0, L_000001a6293aa640;  1 drivers
v000001a629326bb0_0 .net "c2", 0 0, L_000001a6293aa790;  1 drivers
v000001a629326930_0 .net "c3", 0 0, L_000001a6293ab360;  1 drivers
v000001a629326ed0_0 .net "c_in", 0 0, L_000001a6293aab10;  alias, 1 drivers
v000001a629326c50_0 .net "c_out", 0 0, L_000001a6293aa9c0;  alias, 1 drivers
v000001a629326cf0_0 .net "sum", 0 0, L_000001a6293ab520;  1 drivers
S_000001a6291f7990 .scope module, "f3" "FA" 5 15, 5 1 0, S_000001a62920e260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293aaaa0 .functor XOR 1, L_000001a62934efe0, L_000001a62934d0a0, L_000001a6293aa9c0, C4<0>;
L_000001a6293aabf0 .functor AND 1, L_000001a62934efe0, L_000001a62934d0a0, C4<1>, C4<1>;
L_000001a6293aafe0 .functor AND 1, L_000001a62934efe0, L_000001a6293aa9c0, C4<1>, C4<1>;
L_000001a6293ab050 .functor AND 1, L_000001a62934d0a0, L_000001a6293aa9c0, C4<1>, C4<1>;
L_000001a6293ab130 .functor OR 1, L_000001a6293aabf0, L_000001a6293aafe0, L_000001a6293ab050, C4<0>;
v000001a629327330_0 .net "a", 0 0, L_000001a62934efe0;  1 drivers
v000001a629325c10_0 .net "b", 0 0, L_000001a62934d0a0;  1 drivers
v000001a629326890_0 .net "c1", 0 0, L_000001a6293aabf0;  1 drivers
v000001a629325710_0 .net "c2", 0 0, L_000001a6293aafe0;  1 drivers
v000001a629326e30_0 .net "c3", 0 0, L_000001a6293ab050;  1 drivers
v000001a629326f70_0 .net "c_in", 0 0, L_000001a6293aa9c0;  alias, 1 drivers
v000001a629327010_0 .net "c_out", 0 0, L_000001a6293ab130;  alias, 1 drivers
v000001a629325cb0_0 .net "sum", 0 0, L_000001a6293aaaa0;  1 drivers
S_000001a6291e5250 .scope module, "f4" "FA" 5 16, 5 1 0, S_000001a62920e260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293ab1a0 .functor XOR 1, L_000001a62934e720, L_000001a62934e0e0, L_000001a6293ab130, C4<0>;
L_000001a6293ab2f0 .functor AND 1, L_000001a62934e720, L_000001a62934e0e0, C4<1>, C4<1>;
L_000001a6293ab210 .functor AND 1, L_000001a62934e720, L_000001a6293ab130, C4<1>, C4<1>;
L_000001a6293b13b0 .functor AND 1, L_000001a62934e0e0, L_000001a6293ab130, C4<1>, C4<1>;
L_000001a6293b1420 .functor OR 1, L_000001a6293ab2f0, L_000001a6293ab210, L_000001a6293b13b0, C4<0>;
v000001a6293271f0_0 .net "a", 0 0, L_000001a62934e720;  1 drivers
v000001a629327290_0 .net "b", 0 0, L_000001a62934e0e0;  1 drivers
v000001a6293273d0_0 .net "c1", 0 0, L_000001a6293ab2f0;  1 drivers
v000001a629325850_0 .net "c2", 0 0, L_000001a6293ab210;  1 drivers
v000001a629326110_0 .net "c3", 0 0, L_000001a6293b13b0;  1 drivers
v000001a6293258f0_0 .net "c_in", 0 0, L_000001a6293ab130;  alias, 1 drivers
v000001a629325990_0 .net "c_out", 0 0, L_000001a6293b1420;  alias, 1 drivers
v000001a629326070_0 .net "sum", 0 0, L_000001a6293ab1a0;  1 drivers
S_000001a6291e53e0 .scope module, "result_1" "mux_84" 5 45, 5 30 0, S_000001a6291d6920;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 4 "out";
v000001a62932c810_0 .net "A", 3 0, L_000001a62934e860;  alias, 1 drivers
v000001a62932bf50_0 .net "B", 3 0, L_000001a62934d960;  alias, 1 drivers
v000001a62932c8b0_0 .net "out", 3 0, L_000001a62934eb80;  alias, 1 drivers
v000001a62932ca90_0 .net "select", 0 0, L_000001a6292aec60;  alias, 1 drivers
L_000001a62934ce20 .part L_000001a62934e860, 0, 1;
L_000001a62934e180 .part L_000001a62934d960, 0, 1;
L_000001a62934ee00 .part L_000001a62934e860, 1, 1;
L_000001a62934daa0 .part L_000001a62934d960, 1, 1;
L_000001a62934e7c0 .part L_000001a62934e860, 2, 1;
L_000001a62934e900 .part L_000001a62934d960, 2, 1;
L_000001a62934d280 .part L_000001a62934e860, 3, 1;
L_000001a62934db40 .part L_000001a62934d960, 3, 1;
L_000001a62934eb80 .concat8 [ 1 1 1 1], L_000001a6293b12d0, L_000001a6293b0310, L_000001a6293af9e0, L_000001a6293af820;
S_000001a6291e07f0 .scope generate, "mux_loop[0]" "mux_loop[0]" 5 33, 5 33 0, S_000001a6291e53e0;
 .timescale 0 0;
P_000001a6292d1ad0 .param/l "i" 0 5 33, +C4<00>;
S_000001a62932e370 .scope module, "m" "mux_21" 5 34, 5 20 0, S_000001a6291e07f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b1490 .functor NOT 1, L_000001a6292aec60, C4<0>, C4<0>, C4<0>;
L_000001a6293b1340 .functor AND 1, L_000001a62934ce20, L_000001a6293b1490, C4<1>, C4<1>;
L_000001a6293b1500 .functor AND 1, L_000001a62934e180, L_000001a6292aec60, C4<1>, C4<1>;
L_000001a6293b12d0 .functor OR 1, L_000001a6293b1340, L_000001a6293b1500, C4<0>, C4<0>;
v000001a62932b910_0 .net "a", 0 0, L_000001a62934ce20;  1 drivers
v000001a62932c270_0 .net "b", 0 0, L_000001a62934e180;  1 drivers
v000001a62932d170_0 .net "c1", 0 0, L_000001a6293b1340;  1 drivers
v000001a62932ba50_0 .net "c2", 0 0, L_000001a6293b1500;  1 drivers
v000001a62932b5f0_0 .net "out", 0 0, L_000001a6293b12d0;  1 drivers
v000001a62932cb30_0 .net "s", 0 0, L_000001a6292aec60;  alias, 1 drivers
v000001a62932bcd0_0 .net "s_not", 0 0, L_000001a6293b1490;  1 drivers
S_000001a62932dec0 .scope generate, "mux_loop[1]" "mux_loop[1]" 5 33, 5 33 0, S_000001a6291e53e0;
 .timescale 0 0;
P_000001a6292d1210 .param/l "i" 0 5 33, +C4<01>;
S_000001a62932dd30 .scope module, "m" "mux_21" 5 34, 5 20 0, S_000001a62932dec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b1570 .functor NOT 1, L_000001a6292aec60, C4<0>, C4<0>, C4<0>;
L_000001a6293b1260 .functor AND 1, L_000001a62934ee00, L_000001a6293b1570, C4<1>, C4<1>;
L_000001a6293b0e00 .functor AND 1, L_000001a62934daa0, L_000001a6292aec60, C4<1>, C4<1>;
L_000001a6293b0310 .functor OR 1, L_000001a6293b1260, L_000001a6293b0e00, C4<0>, C4<0>;
v000001a62932c450_0 .net "a", 0 0, L_000001a62934ee00;  1 drivers
v000001a62932b690_0 .net "b", 0 0, L_000001a62934daa0;  1 drivers
v000001a62932c310_0 .net "c1", 0 0, L_000001a6293b1260;  1 drivers
v000001a62932cef0_0 .net "c2", 0 0, L_000001a6293b0e00;  1 drivers
v000001a62932b730_0 .net "out", 0 0, L_000001a6293b0310;  1 drivers
v000001a62932d210_0 .net "s", 0 0, L_000001a6292aec60;  alias, 1 drivers
v000001a62932bd70_0 .net "s_not", 0 0, L_000001a6293b1570;  1 drivers
S_000001a62932e050 .scope generate, "mux_loop[2]" "mux_loop[2]" 5 33, 5 33 0, S_000001a6291e53e0;
 .timescale 0 0;
P_000001a6292d11d0 .param/l "i" 0 5 33, +C4<010>;
S_000001a62932d560 .scope module, "m" "mux_21" 5 34, 5 20 0, S_000001a62932e050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b0f50 .functor NOT 1, L_000001a6292aec60, C4<0>, C4<0>, C4<0>;
L_000001a6293b0770 .functor AND 1, L_000001a62934e7c0, L_000001a6293b0f50, C4<1>, C4<1>;
L_000001a6293b07e0 .functor AND 1, L_000001a62934e900, L_000001a6292aec60, C4<1>, C4<1>;
L_000001a6293af9e0 .functor OR 1, L_000001a6293b0770, L_000001a6293b07e0, C4<0>, C4<0>;
v000001a62932c4f0_0 .net "a", 0 0, L_000001a62934e7c0;  1 drivers
v000001a62932c590_0 .net "b", 0 0, L_000001a62934e900;  1 drivers
v000001a62932d350_0 .net "c1", 0 0, L_000001a6293b0770;  1 drivers
v000001a62932d2b0_0 .net "c2", 0 0, L_000001a6293b07e0;  1 drivers
v000001a62932c630_0 .net "out", 0 0, L_000001a6293af9e0;  1 drivers
v000001a62932b9b0_0 .net "s", 0 0, L_000001a6292aec60;  alias, 1 drivers
v000001a62932c6d0_0 .net "s_not", 0 0, L_000001a6293b0f50;  1 drivers
S_000001a62932d6f0 .scope generate, "mux_loop[3]" "mux_loop[3]" 5 33, 5 33 0, S_000001a6291e53e0;
 .timescale 0 0;
P_000001a6292d10d0 .param/l "i" 0 5 33, +C4<011>;
S_000001a62932d880 .scope module, "m" "mux_21" 5 34, 5 20 0, S_000001a62932d6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b0bd0 .functor NOT 1, L_000001a6292aec60, C4<0>, C4<0>, C4<0>;
L_000001a6293b0d20 .functor AND 1, L_000001a62934d280, L_000001a6293b0bd0, C4<1>, C4<1>;
L_000001a6293af970 .functor AND 1, L_000001a62934db40, L_000001a6292aec60, C4<1>, C4<1>;
L_000001a6293af820 .functor OR 1, L_000001a6293b0d20, L_000001a6293af970, C4<0>, C4<0>;
v000001a62932c770_0 .net "a", 0 0, L_000001a62934d280;  1 drivers
v000001a62932be10_0 .net "b", 0 0, L_000001a62934db40;  1 drivers
v000001a62932b7d0_0 .net "c1", 0 0, L_000001a6293b0d20;  1 drivers
v000001a62932d0d0_0 .net "c2", 0 0, L_000001a6293af970;  1 drivers
v000001a62932cc70_0 .net "out", 0 0, L_000001a6293af820;  1 drivers
v000001a62932beb0_0 .net "s", 0 0, L_000001a6292aec60;  alias, 1 drivers
v000001a62932b870_0 .net "s_not", 0 0, L_000001a6293b0bd0;  1 drivers
S_000001a62932da10 .scope module, "result_2" "mux_21" 5 46, 5 20 0, S_000001a6291d6920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b0cb0 .functor NOT 1, L_000001a6292aec60, C4<0>, C4<0>, C4<0>;
L_000001a6293b0d90 .functor AND 1, L_000001a6293ab4b0, L_000001a6293b0cb0, C4<1>, C4<1>;
L_000001a6293b09a0 .functor AND 1, L_000001a6293b1420, L_000001a6292aec60, C4<1>, C4<1>;
L_000001a6293b0ee0 .functor OR 1, L_000001a6293b0d90, L_000001a6293b09a0, C4<0>, C4<0>;
v000001a62932c950_0 .net "a", 0 0, L_000001a6293ab4b0;  alias, 1 drivers
v000001a62932baf0_0 .net "b", 0 0, L_000001a6293b1420;  alias, 1 drivers
v000001a62932c9f0_0 .net "c1", 0 0, L_000001a6293b0d90;  1 drivers
v000001a62932cdb0_0 .net "c2", 0 0, L_000001a6293b09a0;  1 drivers
v000001a62932cbd0_0 .net "out", 0 0, L_000001a6293b0ee0;  alias, 1 drivers
v000001a62932cd10_0 .net "s", 0 0, L_000001a6292aec60;  alias, 1 drivers
v000001a62932ce50_0 .net "s_not", 0 0, L_000001a6293b0cb0;  1 drivers
S_000001a62932dba0 .scope module, "csa3" "csa_4" 5 54, 5 40 0, S_000001a6291ee610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000001a6293370c0_0 .net "A", 3 0, L_000001a62934e4a0;  1 drivers
v000001a629337160_0 .net "B", 3 0, L_000001a62934e5e0;  1 drivers
v000001a629337840_0 .net "c_in", 0 0, L_000001a6293b0ee0;  alias, 1 drivers
v000001a629337d40_0 .net "c_out", 0 0, L_000001a6293b4f70;  alias, 1 drivers
v000001a6293372a0_0 .net "c_out_1", 0 0, L_000001a6293afa50;  1 drivers
v000001a629337ca0_0 .net "c_out_2", 0 0, L_000001a6293af6d0;  1 drivers
v000001a629337c00_0 .net "sum", 3 0, L_000001a62934dd20;  1 drivers
v000001a629337340_0 .net "sum_1", 3 0, L_000001a62934f440;  1 drivers
v000001a629337e80_0 .net "sum_2", 3 0, L_000001a62934d780;  1 drivers
S_000001a62932e1e0 .scope module, "rca_1" "ripple_carry_adder_4" 5 43, 5 11 0, S_000001a62932dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000001a629331710_0 .net "A", 3 0, L_000001a62934e4a0;  alias, 1 drivers
v000001a629331490_0 .net "B", 3 0, L_000001a62934e5e0;  alias, 1 drivers
v000001a6293317b0_0 .net "c1", 0 0, L_000001a6293afe40;  1 drivers
v000001a629331df0_0 .net "c2", 0 0, L_000001a6293afac0;  1 drivers
v000001a6293327f0_0 .net "c3", 0 0, L_000001a6293b0e70;  1 drivers
L_000001a6293526f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a629330ef0_0 .net "c_in", 0 0, L_000001a6293526f8;  1 drivers
v000001a629331d50_0 .net "c_out", 0 0, L_000001a6293afa50;  alias, 1 drivers
v000001a629330b30_0 .net "sum", 3 0, L_000001a62934f440;  alias, 1 drivers
L_000001a62934ea40 .part L_000001a62934e4a0, 0, 1;
L_000001a62934d5a0 .part L_000001a62934e5e0, 0, 1;
L_000001a62934f300 .part L_000001a62934e4a0, 1, 1;
L_000001a62934e9a0 .part L_000001a62934e5e0, 1, 1;
L_000001a62934e2c0 .part L_000001a62934e4a0, 2, 1;
L_000001a62934e360 .part L_000001a62934e5e0, 2, 1;
L_000001a62934eae0 .part L_000001a62934e4a0, 3, 1;
L_000001a62934f3a0 .part L_000001a62934e5e0, 3, 1;
L_000001a62934f440 .concat8 [ 1 1 1 1], L_000001a6293b08c0, L_000001a6293b0690, L_000001a6293b0a10, L_000001a6293afeb0;
S_000001a62932ebb0 .scope module, "f1" "FA" 5 13, 5 1 0, S_000001a62932e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293b08c0 .functor XOR 1, L_000001a62934ea40, L_000001a62934d5a0, L_000001a6293526f8, C4<0>;
L_000001a6293b0150 .functor AND 1, L_000001a62934ea40, L_000001a62934d5a0, C4<1>, C4<1>;
L_000001a6293b00e0 .functor AND 1, L_000001a62934ea40, L_000001a6293526f8, C4<1>, C4<1>;
L_000001a6293b0af0 .functor AND 1, L_000001a62934d5a0, L_000001a6293526f8, C4<1>, C4<1>;
L_000001a6293afe40 .functor OR 1, L_000001a6293b0150, L_000001a6293b00e0, L_000001a6293b0af0, C4<0>;
v000001a62932b550_0 .net "a", 0 0, L_000001a62934ea40;  1 drivers
v000001a629332070_0 .net "b", 0 0, L_000001a62934d5a0;  1 drivers
v000001a6293312b0_0 .net "c1", 0 0, L_000001a6293b0150;  1 drivers
v000001a629330770_0 .net "c2", 0 0, L_000001a6293b00e0;  1 drivers
v000001a629332570_0 .net "c3", 0 0, L_000001a6293b0af0;  1 drivers
v000001a629332c50_0 .net "c_in", 0 0, L_000001a6293526f8;  alias, 1 drivers
v000001a629331b70_0 .net "c_out", 0 0, L_000001a6293afe40;  alias, 1 drivers
v000001a629331670_0 .net "sum", 0 0, L_000001a6293b08c0;  1 drivers
S_000001a62932f9c0 .scope module, "f2" "FA" 5 14, 5 1 0, S_000001a62932e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293b0690 .functor XOR 1, L_000001a62934f300, L_000001a62934e9a0, L_000001a6293afe40, C4<0>;
L_000001a6293af7b0 .functor AND 1, L_000001a62934f300, L_000001a62934e9a0, C4<1>, C4<1>;
L_000001a6293b0850 .functor AND 1, L_000001a62934f300, L_000001a6293afe40, C4<1>, C4<1>;
L_000001a6293b0930 .functor AND 1, L_000001a62934e9a0, L_000001a6293afe40, C4<1>, C4<1>;
L_000001a6293afac0 .functor OR 1, L_000001a6293af7b0, L_000001a6293b0850, L_000001a6293b0930, C4<0>;
v000001a629332430_0 .net "a", 0 0, L_000001a62934f300;  1 drivers
v000001a6293306d0_0 .net "b", 0 0, L_000001a62934e9a0;  1 drivers
v000001a6293324d0_0 .net "c1", 0 0, L_000001a6293af7b0;  1 drivers
v000001a629331c10_0 .net "c2", 0 0, L_000001a6293b0850;  1 drivers
v000001a629330f90_0 .net "c3", 0 0, L_000001a6293b0930;  1 drivers
v000001a629331030_0 .net "c_in", 0 0, L_000001a6293afe40;  alias, 1 drivers
v000001a629331530_0 .net "c_out", 0 0, L_000001a6293afac0;  alias, 1 drivers
v000001a629331a30_0 .net "sum", 0 0, L_000001a6293b0690;  1 drivers
S_000001a62932fb50 .scope module, "f3" "FA" 5 15, 5 1 0, S_000001a62932e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293b0a10 .functor XOR 1, L_000001a62934e2c0, L_000001a62934e360, L_000001a6293afac0, C4<0>;
L_000001a6293af660 .functor AND 1, L_000001a62934e2c0, L_000001a62934e360, C4<1>, C4<1>;
L_000001a6293b11f0 .functor AND 1, L_000001a62934e2c0, L_000001a6293afac0, C4<1>, C4<1>;
L_000001a6293afd60 .functor AND 1, L_000001a62934e360, L_000001a6293afac0, C4<1>, C4<1>;
L_000001a6293b0e70 .functor OR 1, L_000001a6293af660, L_000001a6293b11f0, L_000001a6293afd60, C4<0>;
v000001a6293310d0_0 .net "a", 0 0, L_000001a62934e2c0;  1 drivers
v000001a629330810_0 .net "b", 0 0, L_000001a62934e360;  1 drivers
v000001a6293321b0_0 .net "c1", 0 0, L_000001a6293af660;  1 drivers
v000001a629330d10_0 .net "c2", 0 0, L_000001a6293b11f0;  1 drivers
v000001a629331170_0 .net "c3", 0 0, L_000001a6293afd60;  1 drivers
v000001a629330c70_0 .net "c_in", 0 0, L_000001a6293afac0;  alias, 1 drivers
v000001a629331350_0 .net "c_out", 0 0, L_000001a6293b0e70;  alias, 1 drivers
v000001a629331ad0_0 .net "sum", 0 0, L_000001a6293b0a10;  1 drivers
S_000001a62932f830 .scope module, "f4" "FA" 5 16, 5 1 0, S_000001a62932e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293afeb0 .functor XOR 1, L_000001a62934eae0, L_000001a62934f3a0, L_000001a6293b0e70, C4<0>;
L_000001a6293b0700 .functor AND 1, L_000001a62934eae0, L_000001a62934f3a0, C4<1>, C4<1>;
L_000001a6293b0fc0 .functor AND 1, L_000001a62934eae0, L_000001a6293b0e70, C4<1>, C4<1>;
L_000001a6293b1110 .functor AND 1, L_000001a62934f3a0, L_000001a6293b0e70, C4<1>, C4<1>;
L_000001a6293afa50 .functor OR 1, L_000001a6293b0700, L_000001a6293b0fc0, L_000001a6293b1110, C4<0>;
v000001a6293315d0_0 .net "a", 0 0, L_000001a62934eae0;  1 drivers
v000001a629330bd0_0 .net "b", 0 0, L_000001a62934f3a0;  1 drivers
v000001a6293313f0_0 .net "c1", 0 0, L_000001a6293b0700;  1 drivers
v000001a629332a70_0 .net "c2", 0 0, L_000001a6293b0fc0;  1 drivers
v000001a629331210_0 .net "c3", 0 0, L_000001a6293b1110;  1 drivers
v000001a629330a90_0 .net "c_in", 0 0, L_000001a6293b0e70;  alias, 1 drivers
v000001a629332750_0 .net "c_out", 0 0, L_000001a6293afa50;  alias, 1 drivers
v000001a629331cb0_0 .net "sum", 0 0, L_000001a6293afeb0;  1 drivers
S_000001a62932fce0 .scope module, "rca_2" "ripple_carry_adder_4" 5 44, 5 11 0, S_000001a62932dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000001a629333470_0 .net "A", 3 0, L_000001a62934e4a0;  alias, 1 drivers
v000001a6293331f0_0 .net "B", 3 0, L_000001a62934e5e0;  alias, 1 drivers
v000001a629332ed0_0 .net "c1", 0 0, L_000001a6293b10a0;  1 drivers
v000001a629333290_0 .net "c2", 0 0, L_000001a6293afc10;  1 drivers
v000001a629334230_0 .net "c3", 0 0, L_000001a6293af890;  1 drivers
L_000001a629352740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a6293336f0_0 .net "c_in", 0 0, L_000001a629352740;  1 drivers
v000001a629333bf0_0 .net "c_out", 0 0, L_000001a6293af6d0;  alias, 1 drivers
v000001a629333ab0_0 .net "sum", 3 0, L_000001a62934d780;  alias, 1 drivers
L_000001a62934df00 .part L_000001a62934e4a0, 0, 1;
L_000001a62934d820 .part L_000001a62934e5e0, 0, 1;
L_000001a62934d8c0 .part L_000001a62934e4a0, 1, 1;
L_000001a62934e680 .part L_000001a62934e5e0, 1, 1;
L_000001a62934ddc0 .part L_000001a62934e4a0, 2, 1;
L_000001a62934cec0 .part L_000001a62934e5e0, 2, 1;
L_000001a62934da00 .part L_000001a62934e4a0, 3, 1;
L_000001a62934ec20 .part L_000001a62934e5e0, 3, 1;
L_000001a62934d780 .concat8 [ 1 1 1 1], L_000001a6293afb30, L_000001a6293af900, L_000001a6293b0a80, L_000001a6293b0b60;
S_000001a62932ed40 .scope module, "f1" "FA" 5 13, 5 1 0, S_000001a62932fce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293afb30 .functor XOR 1, L_000001a62934df00, L_000001a62934d820, L_000001a629352740, C4<0>;
L_000001a6293afba0 .functor AND 1, L_000001a62934df00, L_000001a62934d820, C4<1>, C4<1>;
L_000001a6293b0380 .functor AND 1, L_000001a62934df00, L_000001a629352740, C4<1>, C4<1>;
L_000001a6293afdd0 .functor AND 1, L_000001a62934d820, L_000001a629352740, C4<1>, C4<1>;
L_000001a6293b10a0 .functor OR 1, L_000001a6293afba0, L_000001a6293b0380, L_000001a6293afdd0, C4<0>;
v000001a629331850_0 .net "a", 0 0, L_000001a62934df00;  1 drivers
v000001a629332bb0_0 .net "b", 0 0, L_000001a62934d820;  1 drivers
v000001a629332890_0 .net "c1", 0 0, L_000001a6293afba0;  1 drivers
v000001a629332930_0 .net "c2", 0 0, L_000001a6293b0380;  1 drivers
v000001a6293318f0_0 .net "c3", 0 0, L_000001a6293afdd0;  1 drivers
v000001a629332250_0 .net "c_in", 0 0, L_000001a629352740;  alias, 1 drivers
v000001a629332cf0_0 .net "c_out", 0 0, L_000001a6293b10a0;  alias, 1 drivers
v000001a629331990_0 .net "sum", 0 0, L_000001a6293afb30;  1 drivers
S_000001a62932f510 .scope module, "f2" "FA" 5 14, 5 1 0, S_000001a62932fce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293af900 .functor XOR 1, L_000001a62934d8c0, L_000001a62934e680, L_000001a6293b10a0, C4<0>;
L_000001a6293b0070 .functor AND 1, L_000001a62934d8c0, L_000001a62934e680, C4<1>, C4<1>;
L_000001a6293b03f0 .functor AND 1, L_000001a62934d8c0, L_000001a6293b10a0, C4<1>, C4<1>;
L_000001a6293aff20 .functor AND 1, L_000001a62934e680, L_000001a6293b10a0, C4<1>, C4<1>;
L_000001a6293afc10 .functor OR 1, L_000001a6293b0070, L_000001a6293b03f0, L_000001a6293aff20, C4<0>;
v000001a6293308b0_0 .net "a", 0 0, L_000001a62934d8c0;  1 drivers
v000001a629332610_0 .net "b", 0 0, L_000001a62934e680;  1 drivers
v000001a629331e90_0 .net "c1", 0 0, L_000001a6293b0070;  1 drivers
v000001a629330db0_0 .net "c2", 0 0, L_000001a6293b03f0;  1 drivers
v000001a629331f30_0 .net "c3", 0 0, L_000001a6293aff20;  1 drivers
v000001a629331fd0_0 .net "c_in", 0 0, L_000001a6293b10a0;  alias, 1 drivers
v000001a629330e50_0 .net "c_out", 0 0, L_000001a6293afc10;  alias, 1 drivers
v000001a629332110_0 .net "sum", 0 0, L_000001a6293af900;  1 drivers
S_000001a62932e890 .scope module, "f3" "FA" 5 15, 5 1 0, S_000001a62932fce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293b0a80 .functor XOR 1, L_000001a62934ddc0, L_000001a62934cec0, L_000001a6293afc10, C4<0>;
L_000001a6293b01c0 .functor AND 1, L_000001a62934ddc0, L_000001a62934cec0, C4<1>, C4<1>;
L_000001a6293afc80 .functor AND 1, L_000001a62934ddc0, L_000001a6293afc10, C4<1>, C4<1>;
L_000001a6293b0460 .functor AND 1, L_000001a62934cec0, L_000001a6293afc10, C4<1>, C4<1>;
L_000001a6293af890 .functor OR 1, L_000001a6293b01c0, L_000001a6293afc80, L_000001a6293b0460, C4<0>;
v000001a629330950_0 .net "a", 0 0, L_000001a62934ddc0;  1 drivers
v000001a6293329d0_0 .net "b", 0 0, L_000001a62934cec0;  1 drivers
v000001a629332b10_0 .net "c1", 0 0, L_000001a6293b01c0;  1 drivers
v000001a6293309f0_0 .net "c2", 0 0, L_000001a6293afc80;  1 drivers
v000001a6293322f0_0 .net "c3", 0 0, L_000001a6293b0460;  1 drivers
v000001a6293326b0_0 .net "c_in", 0 0, L_000001a6293afc10;  alias, 1 drivers
v000001a629332390_0 .net "c_out", 0 0, L_000001a6293af890;  alias, 1 drivers
v000001a629330590_0 .net "sum", 0 0, L_000001a6293b0a80;  1 drivers
S_000001a629330000 .scope module, "f4" "FA" 5 16, 5 1 0, S_000001a62932fce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293b0b60 .functor XOR 1, L_000001a62934da00, L_000001a62934ec20, L_000001a6293af890, C4<0>;
L_000001a6293b1030 .functor AND 1, L_000001a62934da00, L_000001a62934ec20, C4<1>, C4<1>;
L_000001a6293b04d0 .functor AND 1, L_000001a62934da00, L_000001a6293af890, C4<1>, C4<1>;
L_000001a6293b1180 .functor AND 1, L_000001a62934ec20, L_000001a6293af890, C4<1>, C4<1>;
L_000001a6293af6d0 .functor OR 1, L_000001a6293b1030, L_000001a6293b04d0, L_000001a6293b1180, C4<0>;
v000001a629330630_0 .net "a", 0 0, L_000001a62934da00;  1 drivers
v000001a629333150_0 .net "b", 0 0, L_000001a62934ec20;  1 drivers
v000001a629333f10_0 .net "c1", 0 0, L_000001a6293b1030;  1 drivers
v000001a629333790_0 .net "c2", 0 0, L_000001a6293b04d0;  1 drivers
v000001a6293333d0_0 .net "c3", 0 0, L_000001a6293b1180;  1 drivers
v000001a629333970_0 .net "c_in", 0 0, L_000001a6293af890;  alias, 1 drivers
v000001a6293342d0_0 .net "c_out", 0 0, L_000001a6293af6d0;  alias, 1 drivers
v000001a629332e30_0 .net "sum", 0 0, L_000001a6293b0b60;  1 drivers
S_000001a629330320 .scope module, "result_1" "mux_84" 5 45, 5 30 0, S_000001a62932dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 4 "out";
v000001a629337200_0 .net "A", 3 0, L_000001a62934f440;  alias, 1 drivers
v000001a629336ee0_0 .net "B", 3 0, L_000001a62934d780;  alias, 1 drivers
v000001a629336da0_0 .net "out", 3 0, L_000001a62934dd20;  alias, 1 drivers
v000001a629337020_0 .net "select", 0 0, L_000001a6293b0ee0;  alias, 1 drivers
L_000001a62934dbe0 .part L_000001a62934f440, 0, 1;
L_000001a62934e400 .part L_000001a62934d780, 0, 1;
L_000001a62934f4e0 .part L_000001a62934f440, 1, 1;
L_000001a62934d140 .part L_000001a62934d780, 1, 1;
L_000001a62934e540 .part L_000001a62934f440, 2, 1;
L_000001a62934f120 .part L_000001a62934d780, 2, 1;
L_000001a62934dc80 .part L_000001a62934f440, 3, 1;
L_000001a62934f1c0 .part L_000001a62934d780, 3, 1;
L_000001a62934dd20 .concat8 [ 1 1 1 1], L_000001a6293aff90, L_000001a6293b0230, L_000001a6293b4090, L_000001a6293b38b0;
S_000001a629330190 .scope generate, "mux_loop[0]" "mux_loop[0]" 5 33, 5 33 0, S_000001a629330320;
 .timescale 0 0;
P_000001a6292d1090 .param/l "i" 0 5 33, +C4<00>;
S_000001a62932ea20 .scope module, "m" "mux_21" 5 34, 5 20 0, S_000001a629330190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b0c40 .functor NOT 1, L_000001a6293b0ee0, C4<0>, C4<0>, C4<0>;
L_000001a6293afcf0 .functor AND 1, L_000001a62934dbe0, L_000001a6293b0c40, C4<1>, C4<1>;
L_000001a6293af740 .functor AND 1, L_000001a62934e400, L_000001a6293b0ee0, C4<1>, C4<1>;
L_000001a6293aff90 .functor OR 1, L_000001a6293afcf0, L_000001a6293af740, C4<0>, C4<0>;
v000001a629333dd0_0 .net "a", 0 0, L_000001a62934dbe0;  1 drivers
v000001a629333830_0 .net "b", 0 0, L_000001a62934e400;  1 drivers
v000001a629333510_0 .net "c1", 0 0, L_000001a6293afcf0;  1 drivers
v000001a629333b50_0 .net "c2", 0 0, L_000001a6293af740;  1 drivers
v000001a6293340f0_0 .net "out", 0 0, L_000001a6293aff90;  1 drivers
v000001a629333330_0 .net "s", 0 0, L_000001a6293b0ee0;  alias, 1 drivers
v000001a629333c90_0 .net "s_not", 0 0, L_000001a6293b0c40;  1 drivers
S_000001a62932eed0 .scope generate, "mux_loop[1]" "mux_loop[1]" 5 33, 5 33 0, S_000001a629330320;
 .timescale 0 0;
P_000001a6292d1b10 .param/l "i" 0 5 33, +C4<01>;
S_000001a62932fe70 .scope module, "m" "mux_21" 5 34, 5 20 0, S_000001a62932eed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b05b0 .functor NOT 1, L_000001a6293b0ee0, C4<0>, C4<0>, C4<0>;
L_000001a6293b0540 .functor AND 1, L_000001a62934f4e0, L_000001a6293b05b0, C4<1>, C4<1>;
L_000001a6293b0000 .functor AND 1, L_000001a62934d140, L_000001a6293b0ee0, C4<1>, C4<1>;
L_000001a6293b0230 .functor OR 1, L_000001a6293b0540, L_000001a6293b0000, C4<0>, C4<0>;
v000001a629334370_0 .net "a", 0 0, L_000001a62934f4e0;  1 drivers
v000001a6293335b0_0 .net "b", 0 0, L_000001a62934d140;  1 drivers
v000001a6293338d0_0 .net "c1", 0 0, L_000001a6293b0540;  1 drivers
v000001a629333d30_0 .net "c2", 0 0, L_000001a6293b0000;  1 drivers
v000001a629333a10_0 .net "out", 0 0, L_000001a6293b0230;  1 drivers
v000001a629332d90_0 .net "s", 0 0, L_000001a6293b0ee0;  alias, 1 drivers
v000001a629333fb0_0 .net "s_not", 0 0, L_000001a6293b05b0;  1 drivers
S_000001a62932f1f0 .scope generate, "mux_loop[2]" "mux_loop[2]" 5 33, 5 33 0, S_000001a629330320;
 .timescale 0 0;
P_000001a6292d1d50 .param/l "i" 0 5 33, +C4<010>;
S_000001a62932e570 .scope module, "m" "mux_21" 5 34, 5 20 0, S_000001a62932f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b02a0 .functor NOT 1, L_000001a6293b0ee0, C4<0>, C4<0>, C4<0>;
L_000001a6293b0620 .functor AND 1, L_000001a62934e540, L_000001a6293b02a0, C4<1>, C4<1>;
L_000001a6293b4c60 .functor AND 1, L_000001a62934f120, L_000001a6293b0ee0, C4<1>, C4<1>;
L_000001a6293b4090 .functor OR 1, L_000001a6293b0620, L_000001a6293b4c60, C4<0>, C4<0>;
v000001a629334410_0 .net "a", 0 0, L_000001a62934e540;  1 drivers
v000001a629333e70_0 .net "b", 0 0, L_000001a62934f120;  1 drivers
v000001a629333650_0 .net "c1", 0 0, L_000001a6293b0620;  1 drivers
v000001a629334050_0 .net "c2", 0 0, L_000001a6293b4c60;  1 drivers
v000001a629334190_0 .net "out", 0 0, L_000001a6293b4090;  1 drivers
v000001a629332f70_0 .net "s", 0 0, L_000001a6293b0ee0;  alias, 1 drivers
v000001a629333010_0 .net "s_not", 0 0, L_000001a6293b02a0;  1 drivers
S_000001a62932f060 .scope generate, "mux_loop[3]" "mux_loop[3]" 5 33, 5 33 0, S_000001a629330320;
 .timescale 0 0;
P_000001a6292d1110 .param/l "i" 0 5 33, +C4<011>;
S_000001a62932e700 .scope module, "m" "mux_21" 5 34, 5 20 0, S_000001a62932f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b3c30 .functor NOT 1, L_000001a6293b0ee0, C4<0>, C4<0>, C4<0>;
L_000001a6293b3840 .functor AND 1, L_000001a62934dc80, L_000001a6293b3c30, C4<1>, C4<1>;
L_000001a6293b3990 .functor AND 1, L_000001a62934f1c0, L_000001a6293b0ee0, C4<1>, C4<1>;
L_000001a6293b38b0 .functor OR 1, L_000001a6293b3840, L_000001a6293b3990, C4<0>, C4<0>;
v000001a6293330b0_0 .net "a", 0 0, L_000001a62934dc80;  1 drivers
v000001a629338380_0 .net "b", 0 0, L_000001a62934f1c0;  1 drivers
v000001a629338060_0 .net "c1", 0 0, L_000001a6293b3840;  1 drivers
v000001a6293382e0_0 .net "c2", 0 0, L_000001a6293b3990;  1 drivers
v000001a629337f20_0 .net "out", 0 0, L_000001a6293b38b0;  1 drivers
v000001a629338420_0 .net "s", 0 0, L_000001a6293b0ee0;  alias, 1 drivers
v000001a629338100_0 .net "s_not", 0 0, L_000001a6293b3c30;  1 drivers
S_000001a62932f380 .scope module, "result_2" "mux_21" 5 46, 5 20 0, S_000001a62932dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b4410 .functor NOT 1, L_000001a6293b0ee0, C4<0>, C4<0>, C4<0>;
L_000001a6293b4cd0 .functor AND 1, L_000001a6293afa50, L_000001a6293b4410, C4<1>, C4<1>;
L_000001a6293b4d40 .functor AND 1, L_000001a6293af6d0, L_000001a6293b0ee0, C4<1>, C4<1>;
L_000001a6293b4f70 .functor OR 1, L_000001a6293b4cd0, L_000001a6293b4d40, C4<0>, C4<0>;
v000001a629337ac0_0 .net "a", 0 0, L_000001a6293afa50;  alias, 1 drivers
v000001a6293377a0_0 .net "b", 0 0, L_000001a6293af6d0;  alias, 1 drivers
v000001a6293381a0_0 .net "c1", 0 0, L_000001a6293b4cd0;  1 drivers
v000001a629336f80_0 .net "c2", 0 0, L_000001a6293b4d40;  1 drivers
v000001a629337de0_0 .net "out", 0 0, L_000001a6293b4f70;  alias, 1 drivers
v000001a629338240_0 .net "s", 0 0, L_000001a6293b0ee0;  alias, 1 drivers
v000001a629336e40_0 .net "s_not", 0 0, L_000001a6293b4410;  1 drivers
S_000001a62932f6a0 .scope module, "csa4" "csa_4" 5 55, 5 40 0, S_000001a6291ee610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000001a62933a8e0_0 .net "A", 3 0, L_000001a629350480;  1 drivers
v000001a62933c140_0 .net "B", 3 0, L_000001a6293505c0;  1 drivers
v000001a62933b380_0 .net "c_in", 0 0, L_000001a6293b4f70;  alias, 1 drivers
v000001a62933aca0_0 .net "c_out", 0 0, L_000001a6293b52f0;  alias, 1 drivers
v000001a62933a980_0 .net "c_out_1", 0 0, L_000001a6293b3680;  1 drivers
v000001a62933c1e0_0 .net "c_out_2", 0 0, L_000001a6293b51a0;  1 drivers
v000001a62933af20_0 .net "sum", 3 0, L_000001a629351600;  1 drivers
v000001a62933c820_0 .net "sum_1", 3 0, L_000001a62934d000;  1 drivers
v000001a62933b100_0 .net "sum_2", 3 0, L_000001a629350b60;  1 drivers
S_000001a629338730 .scope module, "rca_1" "ripple_carry_adder_4" 5 43, 5 11 0, S_000001a62932f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000001a629334f00_0 .net "A", 3 0, L_000001a629350480;  alias, 1 drivers
v000001a629334b40_0 .net "B", 3 0, L_000001a6293505c0;  alias, 1 drivers
v000001a629335900_0 .net "c1", 0 0, L_000001a6293b45d0;  1 drivers
v000001a629334640_0 .net "c2", 0 0, L_000001a6293b4640;  1 drivers
v000001a6293364e0_0 .net "c3", 0 0, L_000001a6293b4e90;  1 drivers
L_000001a629352788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a629335d60_0 .net "c_in", 0 0, L_000001a629352788;  1 drivers
v000001a629335040_0 .net "c_out", 0 0, L_000001a6293b3680;  alias, 1 drivers
v000001a629335a40_0 .net "sum", 3 0, L_000001a62934d000;  alias, 1 drivers
L_000001a62934d1e0 .part L_000001a629350480, 0, 1;
L_000001a62934ecc0 .part L_000001a6293505c0, 0, 1;
L_000001a62934d3c0 .part L_000001a629350480, 1, 1;
L_000001a62934f580 .part L_000001a6293505c0, 1, 1;
L_000001a62934d500 .part L_000001a629350480, 2, 1;
L_000001a62934cf60 .part L_000001a6293505c0, 2, 1;
L_000001a62934f260 .part L_000001a629350480, 3, 1;
L_000001a62934de60 .part L_000001a6293505c0, 3, 1;
L_000001a62934d000 .concat8 [ 1 1 1 1], L_000001a6293b4f00, L_000001a6293b44f0, L_000001a6293b3a00, L_000001a6293b4560;
S_000001a629339d10 .scope module, "f1" "FA" 5 13, 5 1 0, S_000001a629338730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293b4f00 .functor XOR 1, L_000001a62934d1e0, L_000001a62934ecc0, L_000001a629352788, C4<0>;
L_000001a6293b4b10 .functor AND 1, L_000001a62934d1e0, L_000001a62934ecc0, C4<1>, C4<1>;
L_000001a6293b3bc0 .functor AND 1, L_000001a62934d1e0, L_000001a629352788, C4<1>, C4<1>;
L_000001a6293b48e0 .functor AND 1, L_000001a62934ecc0, L_000001a629352788, C4<1>, C4<1>;
L_000001a6293b45d0 .functor OR 1, L_000001a6293b4b10, L_000001a6293b3bc0, L_000001a6293b48e0, C4<0>;
v000001a6293373e0_0 .net "a", 0 0, L_000001a62934d1e0;  1 drivers
v000001a629337480_0 .net "b", 0 0, L_000001a62934ecc0;  1 drivers
v000001a629337520_0 .net "c1", 0 0, L_000001a6293b4b10;  1 drivers
v000001a6293375c0_0 .net "c2", 0 0, L_000001a6293b3bc0;  1 drivers
v000001a629337660_0 .net "c3", 0 0, L_000001a6293b48e0;  1 drivers
v000001a629337700_0 .net "c_in", 0 0, L_000001a629352788;  alias, 1 drivers
v000001a6293378e0_0 .net "c_out", 0 0, L_000001a6293b45d0;  alias, 1 drivers
v000001a629337a20_0 .net "sum", 0 0, L_000001a6293b4f00;  1 drivers
S_000001a629338d70 .scope module, "f2" "FA" 5 14, 5 1 0, S_000001a629338730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293b44f0 .functor XOR 1, L_000001a62934d3c0, L_000001a62934f580, L_000001a6293b45d0, C4<0>;
L_000001a6293b3ae0 .functor AND 1, L_000001a62934d3c0, L_000001a62934f580, C4<1>, C4<1>;
L_000001a6293b3f40 .functor AND 1, L_000001a62934d3c0, L_000001a6293b45d0, C4<1>, C4<1>;
L_000001a6293b50c0 .functor AND 1, L_000001a62934f580, L_000001a6293b45d0, C4<1>, C4<1>;
L_000001a6293b4640 .functor OR 1, L_000001a6293b3ae0, L_000001a6293b3f40, L_000001a6293b50c0, C4<0>;
v000001a629337980_0 .net "a", 0 0, L_000001a62934d3c0;  1 drivers
v000001a629337b60_0 .net "b", 0 0, L_000001a62934f580;  1 drivers
v000001a629337fc0_0 .net "c1", 0 0, L_000001a6293b3ae0;  1 drivers
v000001a629335ea0_0 .net "c2", 0 0, L_000001a6293b3f40;  1 drivers
v000001a629335ae0_0 .net "c3", 0 0, L_000001a6293b50c0;  1 drivers
v000001a629335680_0 .net "c_in", 0 0, L_000001a6293b45d0;  alias, 1 drivers
v000001a629335400_0 .net "c_out", 0 0, L_000001a6293b4640;  alias, 1 drivers
v000001a629334780_0 .net "sum", 0 0, L_000001a6293b44f0;  1 drivers
S_000001a629338f00 .scope module, "f3" "FA" 5 15, 5 1 0, S_000001a629338730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293b3a00 .functor XOR 1, L_000001a62934d500, L_000001a62934cf60, L_000001a6293b4640, C4<0>;
L_000001a6293b4db0 .functor AND 1, L_000001a62934d500, L_000001a62934cf60, C4<1>, C4<1>;
L_000001a6293b3df0 .functor AND 1, L_000001a62934d500, L_000001a6293b4640, C4<1>, C4<1>;
L_000001a6293b4e20 .functor AND 1, L_000001a62934cf60, L_000001a6293b4640, C4<1>, C4<1>;
L_000001a6293b4e90 .functor OR 1, L_000001a6293b4db0, L_000001a6293b3df0, L_000001a6293b4e20, C4<0>;
v000001a6293352c0_0 .net "a", 0 0, L_000001a62934d500;  1 drivers
v000001a629334820_0 .net "b", 0 0, L_000001a62934cf60;  1 drivers
v000001a629334c80_0 .net "c1", 0 0, L_000001a6293b4db0;  1 drivers
v000001a629335e00_0 .net "c2", 0 0, L_000001a6293b3df0;  1 drivers
v000001a629335720_0 .net "c3", 0 0, L_000001a6293b4e20;  1 drivers
v000001a6293355e0_0 .net "c_in", 0 0, L_000001a6293b4640;  alias, 1 drivers
v000001a629335860_0 .net "c_out", 0 0, L_000001a6293b4e90;  alias, 1 drivers
v000001a6293363a0_0 .net "sum", 0 0, L_000001a6293b3a00;  1 drivers
S_000001a629339090 .scope module, "f4" "FA" 5 16, 5 1 0, S_000001a629338730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293b4560 .functor XOR 1, L_000001a62934f260, L_000001a62934de60, L_000001a6293b4e90, C4<0>;
L_000001a6293b4b80 .functor AND 1, L_000001a62934f260, L_000001a62934de60, C4<1>, C4<1>;
L_000001a6293b46b0 .functor AND 1, L_000001a62934f260, L_000001a6293b4e90, C4<1>, C4<1>;
L_000001a6293b4720 .functor AND 1, L_000001a62934de60, L_000001a6293b4e90, C4<1>, C4<1>;
L_000001a6293b3680 .functor OR 1, L_000001a6293b4b80, L_000001a6293b46b0, L_000001a6293b4720, C4<0>;
v000001a629336760_0 .net "a", 0 0, L_000001a62934f260;  1 drivers
v000001a629334aa0_0 .net "b", 0 0, L_000001a62934de60;  1 drivers
v000001a629336440_0 .net "c1", 0 0, L_000001a6293b4b80;  1 drivers
v000001a6293346e0_0 .net "c2", 0 0, L_000001a6293b46b0;  1 drivers
v000001a6293359a0_0 .net "c3", 0 0, L_000001a6293b4720;  1 drivers
v000001a629334fa0_0 .net "c_in", 0 0, L_000001a6293b4e90;  alias, 1 drivers
v000001a629336120_0 .net "c_out", 0 0, L_000001a6293b3680;  alias, 1 drivers
v000001a629335360_0 .net "sum", 0 0, L_000001a6293b4560;  1 drivers
S_000001a62933a030 .scope module, "rca_2" "ripple_carry_adder_4" 5 44, 5 11 0, S_000001a62932f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000001a629336300_0 .net "A", 3 0, L_000001a629350480;  alias, 1 drivers
v000001a629336940_0 .net "B", 3 0, L_000001a6293505c0;  alias, 1 drivers
v000001a6293369e0_0 .net "c1", 0 0, L_000001a6293b37d0;  1 drivers
v000001a62933cd20_0 .net "c2", 0 0, L_000001a6293b4100;  1 drivers
v000001a62933c000_0 .net "c3", 0 0, L_000001a6293b3d10;  1 drivers
L_000001a6293527d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a62933b9c0_0 .net "c_in", 0 0, L_000001a6293527d0;  1 drivers
v000001a62933cb40_0 .net "c_out", 0 0, L_000001a6293b51a0;  alias, 1 drivers
v000001a62933b6a0_0 .net "sum", 3 0, L_000001a629350b60;  alias, 1 drivers
L_000001a62934d640 .part L_000001a629350480, 0, 1;
L_000001a62934d320 .part L_000001a6293505c0, 0, 1;
L_000001a62934d460 .part L_000001a629350480, 1, 1;
L_000001a62934d6e0 .part L_000001a6293505c0, 1, 1;
L_000001a62934dfa0 .part L_000001a629350480, 2, 1;
L_000001a6293508e0 .part L_000001a6293505c0, 2, 1;
L_000001a62934fd00 .part L_000001a629350480, 3, 1;
L_000001a62934f760 .part L_000001a6293505c0, 3, 1;
L_000001a629350b60 .concat8 [ 1 1 1 1], L_000001a6293b3920, L_000001a6293b3ca0, L_000001a6293b3a70, L_000001a6293b3760;
S_000001a629339220 .scope module, "f1" "FA" 5 13, 5 1 0, S_000001a62933a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293b3920 .functor XOR 1, L_000001a62934d640, L_000001a62934d320, L_000001a6293527d0, C4<0>;
L_000001a6293b4fe0 .functor AND 1, L_000001a62934d640, L_000001a62934d320, C4<1>, C4<1>;
L_000001a6293b4800 .functor AND 1, L_000001a62934d640, L_000001a6293527d0, C4<1>, C4<1>;
L_000001a6293b4790 .functor AND 1, L_000001a62934d320, L_000001a6293527d0, C4<1>, C4<1>;
L_000001a6293b37d0 .functor OR 1, L_000001a6293b4fe0, L_000001a6293b4800, L_000001a6293b4790, C4<0>;
v000001a629336bc0_0 .net "a", 0 0, L_000001a62934d640;  1 drivers
v000001a629335b80_0 .net "b", 0 0, L_000001a62934d320;  1 drivers
v000001a6293348c0_0 .net "c1", 0 0, L_000001a6293b4fe0;  1 drivers
v000001a629336a80_0 .net "c2", 0 0, L_000001a6293b4800;  1 drivers
v000001a629336c60_0 .net "c3", 0 0, L_000001a6293b4790;  1 drivers
v000001a629336b20_0 .net "c_in", 0 0, L_000001a6293527d0;  alias, 1 drivers
v000001a629335c20_0 .net "c_out", 0 0, L_000001a6293b37d0;  alias, 1 drivers
v000001a629336620_0 .net "sum", 0 0, L_000001a6293b3920;  1 drivers
S_000001a6293393b0 .scope module, "f2" "FA" 5 14, 5 1 0, S_000001a62933a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293b3ca0 .functor XOR 1, L_000001a62934d460, L_000001a62934d6e0, L_000001a6293b37d0, C4<0>;
L_000001a6293b3b50 .functor AND 1, L_000001a62934d460, L_000001a62934d6e0, C4<1>, C4<1>;
L_000001a6293b36f0 .functor AND 1, L_000001a62934d460, L_000001a6293b37d0, C4<1>, C4<1>;
L_000001a6293b43a0 .functor AND 1, L_000001a62934d6e0, L_000001a6293b37d0, C4<1>, C4<1>;
L_000001a6293b4100 .functor OR 1, L_000001a6293b3b50, L_000001a6293b36f0, L_000001a6293b43a0, C4<0>;
v000001a629334be0_0 .net "a", 0 0, L_000001a62934d460;  1 drivers
v000001a629336d00_0 .net "b", 0 0, L_000001a62934d6e0;  1 drivers
v000001a629334d20_0 .net "c1", 0 0, L_000001a6293b3b50;  1 drivers
v000001a6293357c0_0 .net "c2", 0 0, L_000001a6293b36f0;  1 drivers
v000001a6293345a0_0 .net "c3", 0 0, L_000001a6293b43a0;  1 drivers
v000001a629334960_0 .net "c_in", 0 0, L_000001a6293b37d0;  alias, 1 drivers
v000001a629334a00_0 .net "c_out", 0 0, L_000001a6293b4100;  alias, 1 drivers
v000001a6293368a0_0 .net "sum", 0 0, L_000001a6293b3ca0;  1 drivers
S_000001a62933a350 .scope module, "f3" "FA" 5 15, 5 1 0, S_000001a62933a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293b3a70 .functor XOR 1, L_000001a62934dfa0, L_000001a6293508e0, L_000001a6293b4100, C4<0>;
L_000001a6293b5050 .functor AND 1, L_000001a62934dfa0, L_000001a6293508e0, C4<1>, C4<1>;
L_000001a6293b5130 .functor AND 1, L_000001a62934dfa0, L_000001a6293b4100, C4<1>, C4<1>;
L_000001a6293b4870 .functor AND 1, L_000001a6293508e0, L_000001a6293b4100, C4<1>, C4<1>;
L_000001a6293b3d10 .functor OR 1, L_000001a6293b5050, L_000001a6293b5130, L_000001a6293b4870, C4<0>;
v000001a629335cc0_0 .net "a", 0 0, L_000001a62934dfa0;  1 drivers
v000001a629336580_0 .net "b", 0 0, L_000001a6293508e0;  1 drivers
v000001a629334dc0_0 .net "c1", 0 0, L_000001a6293b5050;  1 drivers
v000001a629334e60_0 .net "c2", 0 0, L_000001a6293b5130;  1 drivers
v000001a6293366c0_0 .net "c3", 0 0, L_000001a6293b4870;  1 drivers
v000001a6293350e0_0 .net "c_in", 0 0, L_000001a6293b4100;  alias, 1 drivers
v000001a629335f40_0 .net "c_out", 0 0, L_000001a6293b3d10;  alias, 1 drivers
v000001a629335180_0 .net "sum", 0 0, L_000001a6293b3a70;  1 drivers
S_000001a629339540 .scope module, "f4" "FA" 5 16, 5 1 0, S_000001a62933a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6293b3760 .functor XOR 1, L_000001a62934fd00, L_000001a62934f760, L_000001a6293b3d10, C4<0>;
L_000001a6293b3e60 .functor AND 1, L_000001a62934fd00, L_000001a62934f760, C4<1>, C4<1>;
L_000001a6293b3d80 .functor AND 1, L_000001a62934fd00, L_000001a6293b3d10, C4<1>, C4<1>;
L_000001a6293b4480 .functor AND 1, L_000001a62934f760, L_000001a6293b3d10, C4<1>, C4<1>;
L_000001a6293b51a0 .functor OR 1, L_000001a6293b3e60, L_000001a6293b3d80, L_000001a6293b4480, C4<0>;
v000001a629335220_0 .net "a", 0 0, L_000001a62934fd00;  1 drivers
v000001a6293354a0_0 .net "b", 0 0, L_000001a62934f760;  1 drivers
v000001a629335540_0 .net "c1", 0 0, L_000001a6293b3e60;  1 drivers
v000001a629336800_0 .net "c2", 0 0, L_000001a6293b3d80;  1 drivers
v000001a629335fe0_0 .net "c3", 0 0, L_000001a6293b4480;  1 drivers
v000001a629336080_0 .net "c_in", 0 0, L_000001a6293b3d10;  alias, 1 drivers
v000001a6293361c0_0 .net "c_out", 0 0, L_000001a6293b51a0;  alias, 1 drivers
v000001a629336260_0 .net "sum", 0 0, L_000001a6293b3760;  1 drivers
S_000001a6293396d0 .scope module, "result_1" "mux_84" 5 45, 5 30 0, S_000001a62932f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 4 "out";
v000001a62933a700_0 .net "A", 3 0, L_000001a62934d000;  alias, 1 drivers
v000001a62933c6e0_0 .net "B", 3 0, L_000001a629350b60;  alias, 1 drivers
v000001a62933c500_0 .net "out", 3 0, L_000001a629351600;  alias, 1 drivers
v000001a62933b920_0 .net "select", 0 0, L_000001a6293b4f70;  alias, 1 drivers
L_000001a629351920 .part L_000001a62934d000, 0, 1;
L_000001a62934f800 .part L_000001a629350b60, 0, 1;
L_000001a629350840 .part L_000001a62934d000, 1, 1;
L_000001a629350160 .part L_000001a629350b60, 1, 1;
L_000001a6293519c0 .part L_000001a62934d000, 2, 1;
L_000001a629350700 .part L_000001a629350b60, 2, 1;
L_000001a629350980 .part L_000001a62934d000, 3, 1;
L_000001a629351060 .part L_000001a629350b60, 3, 1;
L_000001a629351600 .concat8 [ 1 1 1 1], L_000001a6293b3ed0, L_000001a6293b4170, L_000001a6293b5210, L_000001a6293b5520;
S_000001a629339860 .scope generate, "mux_loop[0]" "mux_loop[0]" 5 33, 5 33 0, S_000001a6293396d0;
 .timescale 0 0;
P_000001a6292d1bd0 .param/l "i" 0 5 33, +C4<00>;
S_000001a6293385a0 .scope module, "m" "mux_21" 5 34, 5 20 0, S_000001a629339860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b4bf0 .functor NOT 1, L_000001a6293b4f70, C4<0>, C4<0>, C4<0>;
L_000001a6293b4a30 .functor AND 1, L_000001a629351920, L_000001a6293b4bf0, C4<1>, C4<1>;
L_000001a6293b4950 .functor AND 1, L_000001a62934f800, L_000001a6293b4f70, C4<1>, C4<1>;
L_000001a6293b3ed0 .functor OR 1, L_000001a6293b4a30, L_000001a6293b4950, C4<0>, C4<0>;
v000001a62933bd80_0 .net "a", 0 0, L_000001a629351920;  1 drivers
v000001a62933a7a0_0 .net "b", 0 0, L_000001a62934f800;  1 drivers
v000001a62933c960_0 .net "c1", 0 0, L_000001a6293b4a30;  1 drivers
v000001a62933ade0_0 .net "c2", 0 0, L_000001a6293b4950;  1 drivers
v000001a62933b1a0_0 .net "out", 0 0, L_000001a6293b3ed0;  1 drivers
v000001a62933aac0_0 .net "s", 0 0, L_000001a6293b4f70;  alias, 1 drivers
v000001a62933c8c0_0 .net "s_not", 0 0, L_000001a6293b4bf0;  1 drivers
S_000001a6293388c0 .scope generate, "mux_loop[1]" "mux_loop[1]" 5 33, 5 33 0, S_000001a6293396d0;
 .timescale 0 0;
P_000001a6292d1a10 .param/l "i" 0 5 33, +C4<01>;
S_000001a6293399f0 .scope module, "m" "mux_21" 5 34, 5 20 0, S_000001a6293388c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b41e0 .functor NOT 1, L_000001a6293b4f70, C4<0>, C4<0>, C4<0>;
L_000001a6293b3fb0 .functor AND 1, L_000001a629350840, L_000001a6293b41e0, C4<1>, C4<1>;
L_000001a6293b4330 .functor AND 1, L_000001a629350160, L_000001a6293b4f70, C4<1>, C4<1>;
L_000001a6293b4170 .functor OR 1, L_000001a6293b3fb0, L_000001a6293b4330, C4<0>, C4<0>;
v000001a62933be20_0 .net "a", 0 0, L_000001a629350840;  1 drivers
v000001a62933b880_0 .net "b", 0 0, L_000001a629350160;  1 drivers
v000001a62933ab60_0 .net "c1", 0 0, L_000001a6293b3fb0;  1 drivers
v000001a62933cc80_0 .net "c2", 0 0, L_000001a6293b4330;  1 drivers
v000001a62933ac00_0 .net "out", 0 0, L_000001a6293b4170;  1 drivers
v000001a62933b740_0 .net "s", 0 0, L_000001a6293b4f70;  alias, 1 drivers
v000001a62933ca00_0 .net "s_not", 0 0, L_000001a6293b41e0;  1 drivers
S_000001a629338a50 .scope generate, "mux_loop[2]" "mux_loop[2]" 5 33, 5 33 0, S_000001a6293396d0;
 .timescale 0 0;
P_000001a6292d15d0 .param/l "i" 0 5 33, +C4<010>;
S_000001a629339b80 .scope module, "m" "mux_21" 5 34, 5 20 0, S_000001a629338a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b4020 .functor NOT 1, L_000001a6293b4f70, C4<0>, C4<0>, C4<0>;
L_000001a6293b49c0 .functor AND 1, L_000001a6293519c0, L_000001a6293b4020, C4<1>, C4<1>;
L_000001a6293b4aa0 .functor AND 1, L_000001a629350700, L_000001a6293b4f70, C4<1>, C4<1>;
L_000001a6293b5210 .functor OR 1, L_000001a6293b49c0, L_000001a6293b4aa0, C4<0>, C4<0>;
v000001a62933caa0_0 .net "a", 0 0, L_000001a6293519c0;  1 drivers
v000001a62933c0a0_0 .net "b", 0 0, L_000001a629350700;  1 drivers
v000001a62933b240_0 .net "c1", 0 0, L_000001a6293b49c0;  1 drivers
v000001a62933a5c0_0 .net "c2", 0 0, L_000001a6293b4aa0;  1 drivers
v000001a62933a660_0 .net "out", 0 0, L_000001a6293b5210;  1 drivers
v000001a62933ba60_0 .net "s", 0 0, L_000001a6293b4f70;  alias, 1 drivers
v000001a62933c460_0 .net "s_not", 0 0, L_000001a6293b4020;  1 drivers
S_000001a629338be0 .scope generate, "mux_loop[3]" "mux_loop[3]" 5 33, 5 33 0, S_000001a6293396d0;
 .timescale 0 0;
P_000001a6292d1050 .param/l "i" 0 5 33, +C4<011>;
S_000001a629339ea0 .scope module, "m" "mux_21" 5 34, 5 20 0, S_000001a629338be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b4250 .functor NOT 1, L_000001a6293b4f70, C4<0>, C4<0>, C4<0>;
L_000001a6293b42c0 .functor AND 1, L_000001a629350980, L_000001a6293b4250, C4<1>, C4<1>;
L_000001a6293b5590 .functor AND 1, L_000001a629351060, L_000001a6293b4f70, C4<1>, C4<1>;
L_000001a6293b5520 .functor OR 1, L_000001a6293b42c0, L_000001a6293b5590, C4<0>, C4<0>;
v000001a62933c5a0_0 .net "a", 0 0, L_000001a629350980;  1 drivers
v000001a62933ad40_0 .net "b", 0 0, L_000001a629351060;  1 drivers
v000001a62933bb00_0 .net "c1", 0 0, L_000001a6293b42c0;  1 drivers
v000001a62933ae80_0 .net "c2", 0 0, L_000001a6293b5590;  1 drivers
v000001a62933cbe0_0 .net "out", 0 0, L_000001a6293b5520;  1 drivers
v000001a62933bc40_0 .net "s", 0 0, L_000001a6293b4f70;  alias, 1 drivers
v000001a62933bba0_0 .net "s_not", 0 0, L_000001a6293b4250;  1 drivers
S_000001a62933a1c0 .scope module, "result_2" "mux_21" 5 46, 5 20 0, S_000001a62932f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 1 "out";
L_000001a6293b5360 .functor NOT 1, L_000001a6293b4f70, C4<0>, C4<0>, C4<0>;
L_000001a6293b5280 .functor AND 1, L_000001a6293b3680, L_000001a6293b5360, C4<1>, C4<1>;
L_000001a6293b54b0 .functor AND 1, L_000001a6293b51a0, L_000001a6293b4f70, C4<1>, C4<1>;
L_000001a6293b52f0 .functor OR 1, L_000001a6293b5280, L_000001a6293b54b0, C4<0>, C4<0>;
v000001a62933b060_0 .net "a", 0 0, L_000001a6293b3680;  alias, 1 drivers
v000001a62933b7e0_0 .net "b", 0 0, L_000001a6293b51a0;  alias, 1 drivers
v000001a62933b2e0_0 .net "c1", 0 0, L_000001a6293b5280;  1 drivers
v000001a62933a840_0 .net "c2", 0 0, L_000001a6293b54b0;  1 drivers
v000001a62933bec0_0 .net "out", 0 0, L_000001a6293b52f0;  alias, 1 drivers
v000001a62933bce0_0 .net "s", 0 0, L_000001a6293b4f70;  alias, 1 drivers
v000001a62933bf60_0 .net "s_not", 0 0, L_000001a6293b5360;  1 drivers
S_000001a629341250 .scope module, "rca1" "ripple_carry_adder_4" 5 52, 5 11 0, S_000001a6291ee610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
v000001a62933e260_0 .net "A", 3 0, L_000001a62934c9c0;  1 drivers
v000001a62933dd60_0 .net "B", 3 0, L_000001a62934ab20;  1 drivers
v000001a62933cfa0_0 .net "c1", 0 0, L_000001a6292af210;  1 drivers
v000001a62933df40_0 .net "c2", 0 0, L_000001a6292af4b0;  1 drivers
v000001a62933d220_0 .net "c3", 0 0, L_000001a6292af2f0;  1 drivers
v000001a62933d5e0_0 .net "c_in", 0 0, L_000001a629352818;  alias, 1 drivers
v000001a62933dea0_0 .net "c_out", 0 0, L_000001a6292aec60;  alias, 1 drivers
v000001a62933d400_0 .net "sum", 3 0, L_000001a62934bfc0;  1 drivers
L_000001a62934b2a0 .part L_000001a62934c9c0, 0, 1;
L_000001a62934c920 .part L_000001a62934ab20, 0, 1;
L_000001a62934a9e0 .part L_000001a62934c9c0, 1, 1;
L_000001a62934c7e0 .part L_000001a62934ab20, 1, 1;
L_000001a62934c1a0 .part L_000001a62934c9c0, 2, 1;
L_000001a62934c6a0 .part L_000001a62934ab20, 2, 1;
L_000001a62934bf20 .part L_000001a62934c9c0, 3, 1;
L_000001a62934aa80 .part L_000001a62934ab20, 3, 1;
L_000001a62934bfc0 .concat8 [ 1 1 1 1], L_000001a6292af0c0, L_000001a6292ae9c0, L_000001a6292af280, L_000001a6292aefe0;
S_000001a629341ed0 .scope module, "f1" "FA" 5 13, 5 1 0, S_000001a629341250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6292af0c0 .functor XOR 1, L_000001a62934b2a0, L_000001a62934c920, L_000001a629352818, C4<0>;
L_000001a6292ae8e0 .functor AND 1, L_000001a62934b2a0, L_000001a62934c920, C4<1>, C4<1>;
L_000001a6292af600 .functor AND 1, L_000001a62934b2a0, L_000001a629352818, C4<1>, C4<1>;
L_000001a6292ae950 .functor AND 1, L_000001a62934c920, L_000001a629352818, C4<1>, C4<1>;
L_000001a6292af210 .functor OR 1, L_000001a6292ae8e0, L_000001a6292af600, L_000001a6292ae950, C4<0>;
v000001a62933c280_0 .net "a", 0 0, L_000001a62934b2a0;  1 drivers
v000001a62933b600_0 .net "b", 0 0, L_000001a62934c920;  1 drivers
v000001a62933b420_0 .net "c1", 0 0, L_000001a6292ae8e0;  1 drivers
v000001a62933c320_0 .net "c2", 0 0, L_000001a6292af600;  1 drivers
v000001a62933aa20_0 .net "c3", 0 0, L_000001a6292ae950;  1 drivers
v000001a62933afc0_0 .net "c_in", 0 0, L_000001a629352818;  alias, 1 drivers
v000001a62933c3c0_0 .net "c_out", 0 0, L_000001a6292af210;  alias, 1 drivers
v000001a62933b4c0_0 .net "sum", 0 0, L_000001a6292af0c0;  1 drivers
S_000001a629342060 .scope module, "f2" "FA" 5 14, 5 1 0, S_000001a629341250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6292ae9c0 .functor XOR 1, L_000001a62934a9e0, L_000001a62934c7e0, L_000001a6292af210, C4<0>;
L_000001a6292af1a0 .functor AND 1, L_000001a62934a9e0, L_000001a62934c7e0, C4<1>, C4<1>;
L_000001a6292af670 .functor AND 1, L_000001a62934a9e0, L_000001a6292af210, C4<1>, C4<1>;
L_000001a6292aecd0 .functor AND 1, L_000001a62934c7e0, L_000001a6292af210, C4<1>, C4<1>;
L_000001a6292af4b0 .functor OR 1, L_000001a6292af1a0, L_000001a6292af670, L_000001a6292aecd0, C4<0>;
v000001a62933b560_0 .net "a", 0 0, L_000001a62934a9e0;  1 drivers
v000001a62933c640_0 .net "b", 0 0, L_000001a62934c7e0;  1 drivers
v000001a62933c780_0 .net "c1", 0 0, L_000001a6292af1a0;  1 drivers
v000001a62933cdc0_0 .net "c2", 0 0, L_000001a6292af670;  1 drivers
v000001a62933dfe0_0 .net "c3", 0 0, L_000001a6292aecd0;  1 drivers
v000001a62933e3a0_0 .net "c_in", 0 0, L_000001a6292af210;  alias, 1 drivers
v000001a62933db80_0 .net "c_out", 0 0, L_000001a6292af4b0;  alias, 1 drivers
v000001a62933e1c0_0 .net "sum", 0 0, L_000001a6292ae9c0;  1 drivers
S_000001a629340760 .scope module, "f3" "FA" 5 15, 5 1 0, S_000001a629341250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6292af280 .functor XOR 1, L_000001a62934c1a0, L_000001a62934c6a0, L_000001a6292af4b0, C4<0>;
L_000001a6292aea30 .functor AND 1, L_000001a62934c1a0, L_000001a62934c6a0, C4<1>, C4<1>;
L_000001a6292aeaa0 .functor AND 1, L_000001a62934c1a0, L_000001a6292af4b0, C4<1>, C4<1>;
L_000001a6292aedb0 .functor AND 1, L_000001a62934c6a0, L_000001a6292af4b0, C4<1>, C4<1>;
L_000001a6292af2f0 .functor OR 1, L_000001a6292aea30, L_000001a6292aeaa0, L_000001a6292aedb0, C4<0>;
v000001a62933d180_0 .net "a", 0 0, L_000001a62934c1a0;  1 drivers
v000001a62933e440_0 .net "b", 0 0, L_000001a62934c6a0;  1 drivers
v000001a62933d900_0 .net "c1", 0 0, L_000001a6292aea30;  1 drivers
v000001a62933e080_0 .net "c2", 0 0, L_000001a6292aeaa0;  1 drivers
v000001a62933da40_0 .net "c3", 0 0, L_000001a6292aedb0;  1 drivers
v000001a62933dae0_0 .net "c_in", 0 0, L_000001a6292af4b0;  alias, 1 drivers
v000001a62933d7c0_0 .net "c_out", 0 0, L_000001a6292af2f0;  alias, 1 drivers
v000001a62933d360_0 .net "sum", 0 0, L_000001a6292af280;  1 drivers
S_000001a6293413e0 .scope module, "f4" "FA" 5 16, 5 1 0, S_000001a629341250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000001a6292aefe0 .functor XOR 1, L_000001a62934bf20, L_000001a62934aa80, L_000001a6292af2f0, C4<0>;
L_000001a6292aeb10 .functor AND 1, L_000001a62934bf20, L_000001a62934aa80, C4<1>, C4<1>;
L_000001a6292aeb80 .functor AND 1, L_000001a62934bf20, L_000001a6292af2f0, C4<1>, C4<1>;
L_000001a6292af360 .functor AND 1, L_000001a62934aa80, L_000001a6292af2f0, C4<1>, C4<1>;
L_000001a6292aec60 .functor OR 1, L_000001a6292aeb10, L_000001a6292aeb80, L_000001a6292af360, C4<0>;
v000001a62933e120_0 .net "a", 0 0, L_000001a62934bf20;  1 drivers
v000001a62933d9a0_0 .net "b", 0 0, L_000001a62934aa80;  1 drivers
v000001a62933d860_0 .net "c1", 0 0, L_000001a6292aeb10;  1 drivers
v000001a62933ce60_0 .net "c2", 0 0, L_000001a6292aeb80;  1 drivers
v000001a62933d540_0 .net "c3", 0 0, L_000001a6292af360;  1 drivers
v000001a62933d2c0_0 .net "c_in", 0 0, L_000001a6292af2f0;  alias, 1 drivers
v000001a62933dc20_0 .net "c_out", 0 0, L_000001a6292aec60;  alias, 1 drivers
v000001a62933dcc0_0 .net "sum", 0 0, L_000001a6292aefe0;  1 drivers
S_000001a6293405d0 .scope module, "div" "div_16" 4 30, 6 1 0, S_000001a6291ee480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "dividend";
    .port_info 4 /INPUT 16 "divisor";
    .port_info 5 /OUTPUT 16 "quotient";
    .port_info 6 /OUTPUT 16 "remainder";
    .port_info 7 /OUTPUT 1 "done";
v000001a629344df0_0 .var "abs_dividend", 15 0;
v000001a629346290_0 .var "abs_divisor", 15 0;
v000001a629345c50_0 .net "clk", 0 0, v000001a62934b8e0_0;  alias, 1 drivers
v000001a629345930_0 .var "counter", 4 0;
v000001a629345cf0_0 .net/s "dividend", 15 0, v000001a62934b520_0;  alias, 1 drivers
v000001a6293457f0_0 .net/s "divisor", 15 0, v000001a62934c380_0;  alias, 1 drivers
v000001a6293459d0_0 .var "done", 0 0;
v000001a629345ed0_0 .var/s "quotient", 15 0;
v000001a629346010_0 .var/s "remainder", 15 0;
v000001a629345430_0 .net "reset", 0 0, v000001a62934c2e0_0;  alias, 1 drivers
v000001a6293454d0_0 .var "sign_q", 0 0;
v000001a629345250_0 .var "sign_r", 0 0;
v000001a629345a70_0 .net "start", 0 0, v000001a629343b30_0;  1 drivers
v000001a629346330_0 .var "start_calc_flag", 0 0;
E_000001a6292d0e90 .event posedge, v000001a629345430_0, v000001a629345c50_0;
S_000001a629341570 .scope module, "mul" "karatsuba_mul_16" 4 24, 7 41 0, S_000001a6291ee480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "A";
    .port_info 4 /INPUT 16 "B";
    .port_info 5 /OUTPUT 16 "result";
    .port_info 6 /OUTPUT 1 "done";
v000001a6293438b0_0 .net/s "A", 15 0, v000001a62934b520_0;  alias, 1 drivers
v000001a629343130_0 .net/s "B", 15 0, v000001a62934c380_0;  alias, 1 drivers
v000001a6293427d0_0 .net *"_ivl_11", 7 0, L_000001a62934f6c0;  1 drivers
v000001a629344030_0 .net *"_ivl_15", 7 0, L_000001a629350ac0;  1 drivers
v000001a6293431d0_0 .net *"_ivl_17", 7 0, L_000001a62934fc60;  1 drivers
v000001a629343590_0 .net *"_ivl_9", 7 0, L_000001a62934fda0;  1 drivers
v000001a629342730_0 .var "active", 0 0;
v000001a6293425f0_0 .net "clk", 0 0, v000001a62934b8e0_0;  alias, 1 drivers
v000001a629344490_0 .var "done", 0 0;
v000001a629344c10_0 .net "reset", 0 0, v000001a62934c2e0_0;  alias, 1 drivers
v000001a629343d10_0 .var/s "result", 15 0;
v000001a629344670_0 .net "start", 0 0, v000001a629342eb0_0;  1 drivers
v000001a629344170_0 .net "z0", 15 0, v000001a629345d90_0;  1 drivers
v000001a629343f90_0 .net "z0_done", 0 0, v000001a629345b10_0;  1 drivers
v000001a629342cd0_0 .net "z1_done", 0 0, v000001a629344fd0_0;  1 drivers
v000001a6293429b0_0 .net "z2", 15 0, v000001a629342c30_0;  1 drivers
v000001a6293445d0_0 .net "z2_done", 0 0, v000001a629342ff0_0;  1 drivers
v000001a629343630_0 .net "z3", 15 0, v000001a629345110_0;  1 drivers
L_000001a629350a20 .part v000001a62934b520_0, 0, 8;
L_000001a629351c40 .part v000001a62934c380_0, 0, 8;
L_000001a629351880 .part v000001a62934b520_0, 8, 8;
L_000001a629351a60 .part v000001a62934c380_0, 8, 8;
L_000001a62934fda0 .part v000001a62934b520_0, 8, 8;
L_000001a62934f6c0 .part v000001a62934b520_0, 0, 8;
L_000001a6293511a0 .arith/sum 8, L_000001a62934fda0, L_000001a62934f6c0;
L_000001a629350ac0 .part v000001a62934c380_0, 8, 8;
L_000001a62934fc60 .part v000001a62934c380_0, 0, 8;
L_000001a62934f8a0 .arith/sum 8, L_000001a629350ac0, L_000001a62934fc60;
S_000001a629340f30 .scope module, "z0_unit" "shift_and_add_mul_8" 7 52, 7 1 0, S_000001a629341570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "A";
    .port_info 4 /INPUT 8 "B";
    .port_info 5 /OUTPUT 16 "result";
    .port_info 6 /OUTPUT 1 "done";
v000001a6293452f0_0 .net "A", 7 0, L_000001a629350a20;  1 drivers
v000001a629345e30_0 .var "A_shift", 15 0;
v000001a629345570_0 .net "B", 7 0, L_000001a629351c40;  1 drivers
v000001a629345610_0 .var "B_shift", 7 0;
v000001a6293463d0_0 .net "clk", 0 0, v000001a62934b8e0_0;  alias, 1 drivers
v000001a629345890_0 .var "counter", 3 0;
v000001a629345b10_0 .var "done", 0 0;
v000001a629345bb0_0 .var "product", 15 0;
v000001a629344f30_0 .net "reset", 0 0, v000001a62934c2e0_0;  alias, 1 drivers
v000001a629345d90_0 .var "result", 15 0;
v000001a6293456b0_0 .net "start", 0 0, v000001a629342eb0_0;  alias, 1 drivers
v000001a629345f70_0 .var "start_calc_flag", 0 0;
S_000001a629342380 .scope module, "z1_unit" "shift_and_add_mul_8" 7 54, 7 1 0, S_000001a629341570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "A";
    .port_info 4 /INPUT 8 "B";
    .port_info 5 /OUTPUT 16 "result";
    .port_info 6 /OUTPUT 1 "done";
v000001a629344e90_0 .net "A", 7 0, L_000001a6293511a0;  1 drivers
v000001a6293460b0_0 .var "A_shift", 15 0;
v000001a629346150_0 .net "B", 7 0, L_000001a62934f8a0;  1 drivers
v000001a6293461f0_0 .var "B_shift", 7 0;
v000001a629346470_0 .net "clk", 0 0, v000001a62934b8e0_0;  alias, 1 drivers
v000001a629345390_0 .var "counter", 3 0;
v000001a629344fd0_0 .var "done", 0 0;
v000001a629345750_0 .var "product", 15 0;
v000001a629345070_0 .net "reset", 0 0, v000001a62934c2e0_0;  alias, 1 drivers
v000001a629345110_0 .var "result", 15 0;
v000001a6293451b0_0 .net "start", 0 0, v000001a629342eb0_0;  alias, 1 drivers
v000001a6293439f0_0 .var "start_calc_flag", 0 0;
S_000001a629340c10 .scope module, "z2_unit" "shift_and_add_mul_8" 7 53, 7 1 0, S_000001a629341570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "A";
    .port_info 4 /INPUT 8 "B";
    .port_info 5 /OUTPUT 16 "result";
    .port_info 6 /OUTPUT 1 "done";
v000001a6293434f0_0 .net "A", 7 0, L_000001a629351880;  1 drivers
v000001a629344b70_0 .var "A_shift", 15 0;
v000001a629343bd0_0 .net "B", 7 0, L_000001a629351a60;  1 drivers
v000001a629342d70_0 .var "B_shift", 7 0;
v000001a6293443f0_0 .net "clk", 0 0, v000001a62934b8e0_0;  alias, 1 drivers
v000001a629343770_0 .var "counter", 3 0;
v000001a629342ff0_0 .var "done", 0 0;
v000001a629342b90_0 .var "product", 15 0;
v000001a629344cb0_0 .net "reset", 0 0, v000001a62934c2e0_0;  alias, 1 drivers
v000001a629342c30_0 .var "result", 15 0;
v000001a629343810_0 .net "start", 0 0, v000001a629342eb0_0;  alias, 1 drivers
v000001a629343090_0 .var "start_calc_flag", 0 0;
S_000001a629340a80 .scope module, "mem" "memory" 3 18, 8 1 0, S_000001a6292cf200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 1 "read_enable";
    .port_info 3 /INPUT 16 "address";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /OUTPUT 16 "read_data";
P_000001a6292d1d90 .param/l "MEM_DEPTH" 1 8 9, +C4<000000000000000000000000000000010000000000000000>;
v000001a629344210_0 .net "address", 15 0, v000001a62934ad00_0;  1 drivers
v000001a6293442b0_0 .net "clk", 0 0, v000001a62934b8e0_0;  alias, 1 drivers
v000001a629344350 .array "mem", 65535 0, 15 0;
v000001a629344990_0 .var "read_data", 15 0;
v000001a629344530_0 .net "read_enable", 0 0, v000001a62934a620_0;  1 drivers
v000001a629344a30_0 .net "write_data", 15 0, v000001a62934b700_0;  1 drivers
v000001a629342f50_0 .net "write_enable", 0 0, v000001a62934ada0_0;  1 drivers
E_000001a6292d1890 .event posedge, v000001a629345c50_0;
S_000001a629341890 .scope module, "rf" "register_file" 3 33, 9 1 0, S_000001a6292cf200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 2 "write_reg_num";
    .port_info 4 /INPUT 2 "read_reg_1_num";
    .port_info 5 /INPUT 2 "read_reg_2_num";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /OUTPUT 16 "read_data_1";
    .port_info 8 /OUTPUT 16 "read_data_2";
v000001a629342af0_0 .net "clk", 0 0, v000001a62934b8e0_0;  alias, 1 drivers
v000001a62934c240_0 .var/i "i", 31 0;
v000001a62934c600_0 .var/s "read_data_1", 15 0;
v000001a62934c740_0 .var/s "read_data_2", 15 0;
v000001a62934a8a0_0 .net "read_reg_1_num", 1 0, v000001a62934bd40_0;  1 drivers
v000001a62934b980_0 .net "read_reg_2_num", 1 0, v000001a62934b840_0;  1 drivers
v000001a62934c4c0 .array/s "registers", 0 3, 15 0;
v000001a62934b5c0_0 .net "reset", 0 0, v000001a62934c2e0_0;  alias, 1 drivers
v000001a62934a760_0 .net/s "write_data", 15 0, v000001a62934b7a0_0;  1 drivers
v000001a62934b660_0 .net "write_enable", 0 0, v000001a62934a6c0_0;  1 drivers
v000001a62934bc00_0 .net "write_reg_num", 1 0, v000001a62934bde0_0;  1 drivers
E_000001a6292d1710 .event negedge, v000001a629345c50_0;
    .scope S_000001a629340a80;
T_0 ;
    %wait E_000001a6292d1890;
    %load/vec4 v000001a629342f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001a629344a30_0;
    %load/vec4 v000001a629344210_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a629344350, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a629344530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001a629344210_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v000001a629344350, 4;
    %assign/vec4 v000001a629344990_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a629340f30;
T_1 ;
    %wait E_000001a6292d0e90;
    %load/vec4 v000001a629344f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a629345890_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629345d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629345b10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629345bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629345f70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a6293456b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000001a629345f70_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a629345890_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629345d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629345b10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629345bb0_0, 0;
    %load/vec4 v000001a6293452f0_0;
    %pad/u 16;
    %assign/vec4 v000001a629345e30_0, 0;
    %load/vec4 v000001a629345570_0;
    %assign/vec4 v000001a629345610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629345f70_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001a629345f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v000001a629345610_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v000001a629345bb0_0;
    %load/vec4 v000001a629345e30_0;
    %add;
    %store/vec4 v000001a629345bb0_0, 0, 16;
T_1.7 ;
    %load/vec4 v000001a629345e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001a629345e30_0, 0, 16;
    %load/vec4 v000001a629345610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001a629345610_0, 0, 8;
    %load/vec4 v000001a629345890_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a629345890_0, 0;
    %load/vec4 v000001a629345890_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629345b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629345f70_0, 0;
    %load/vec4 v000001a629345bb0_0;
    %assign/vec4 v000001a629345d90_0, 0;
T_1.9 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a629340c10;
T_2 ;
    %wait E_000001a6292d0e90;
    %load/vec4 v000001a629344cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a629343770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629342c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629342ff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629342b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629343090_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a629343810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001a629343090_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a629343770_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629342c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629342ff0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629342b90_0, 0;
    %load/vec4 v000001a6293434f0_0;
    %pad/u 16;
    %assign/vec4 v000001a629344b70_0, 0;
    %load/vec4 v000001a629343bd0_0;
    %assign/vec4 v000001a629342d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629343090_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001a629343090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001a629342d70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v000001a629342b90_0;
    %load/vec4 v000001a629344b70_0;
    %add;
    %store/vec4 v000001a629342b90_0, 0, 16;
T_2.7 ;
    %load/vec4 v000001a629344b70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001a629344b70_0, 0, 16;
    %load/vec4 v000001a629342d70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001a629342d70_0, 0, 8;
    %load/vec4 v000001a629343770_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a629343770_0, 0;
    %load/vec4 v000001a629343770_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629342ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629343090_0, 0;
    %load/vec4 v000001a629342b90_0;
    %assign/vec4 v000001a629342c30_0, 0;
T_2.9 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a629342380;
T_3 ;
    %wait E_000001a6292d0e90;
    %load/vec4 v000001a629345070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a629345390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629345110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629344fd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629345750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a6293439f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a6293451b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001a6293439f0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a629345390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629345110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629344fd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629345750_0, 0;
    %load/vec4 v000001a629344e90_0;
    %pad/u 16;
    %assign/vec4 v000001a6293460b0_0, 0;
    %load/vec4 v000001a629346150_0;
    %assign/vec4 v000001a6293461f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a6293439f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001a6293439f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v000001a6293461f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v000001a629345750_0;
    %load/vec4 v000001a6293460b0_0;
    %add;
    %store/vec4 v000001a629345750_0, 0, 16;
T_3.7 ;
    %load/vec4 v000001a6293460b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001a6293460b0_0, 0, 16;
    %load/vec4 v000001a6293461f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001a6293461f0_0, 0, 8;
    %load/vec4 v000001a629345390_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a629345390_0, 0;
    %load/vec4 v000001a629345390_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629344fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a6293439f0_0, 0;
    %load/vec4 v000001a629345750_0;
    %assign/vec4 v000001a629345110_0, 0;
T_3.9 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a629341570;
T_4 ;
    %wait E_000001a6292d0e90;
    %load/vec4 v000001a629344c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629344490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629343d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629342730_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a629344670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629344490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629343d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629342730_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001a629342730_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.8, 11;
    %load/vec4 v000001a629343f90_0;
    %and;
T_4.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.7, 10;
    %load/vec4 v000001a629342cd0_0;
    %and;
T_4.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v000001a6293445d0_0;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001a629343630_0;
    %load/vec4 v000001a629344170_0;
    %load/vec4 v000001a6293429b0_0;
    %add;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v000001a629344170_0;
    %add;
    %assign/vec4 v000001a629343d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629344490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629342730_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629344490_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a6293405d0;
T_5 ;
    %wait E_000001a6292d0e90;
    %load/vec4 v000001a629345430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629345ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629346010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a6293459d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a629345930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629346330_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a629345a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v000001a629346330_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001a6293457f0_0;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.5, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629345ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629346010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a6293459d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629346330_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629345ed0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a629346010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a6293459d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001a629345930_0, 0;
    %load/vec4 v000001a629345cf0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_5.7, 8;
    %load/vec4 v000001a629345cf0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %load/vec4 v000001a629345cf0_0;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %assign/vec4 v000001a629344df0_0, 0;
    %load/vec4 v000001a6293457f0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %load/vec4 v000001a6293457f0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %load/vec4 v000001a6293457f0_0;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %assign/vec4 v000001a629346290_0, 0;
    %load/vec4 v000001a629345cf0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001a6293457f0_0;
    %parti/s 1, 15, 5;
    %xor;
    %assign/vec4 v000001a6293454d0_0, 0;
    %load/vec4 v000001a629345cf0_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v000001a629345250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629346330_0, 0;
T_5.6 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001a629346330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v000001a629345930_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a6293459d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629346330_0, 0;
    %load/vec4 v000001a6293454d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %load/vec4 v000001a629345ed0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %load/vec4 v000001a629345ed0_0;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %assign/vec4 v000001a629345ed0_0, 0;
    %load/vec4 v000001a629345250_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.17, 8;
    %load/vec4 v000001a629346010_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %load/vec4 v000001a629346010_0;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %assign/vec4 v000001a629346010_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v000001a629346010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001a629346010_0, 0, 16;
    %load/vec4 v000001a629344df0_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v000001a629345930_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a629346010_0, 4, 1;
    %load/vec4 v000001a629346010_0;
    %load/vec4 v000001a629346290_0;
    %sub;
    %store/vec4 v000001a629346010_0, 0, 16;
    %load/vec4 v000001a629345ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001a629345ed0_0, 0, 16;
    %load/vec4 v000001a629346010_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_5.19, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a629345ed0_0, 4, 1;
    %load/vec4 v000001a629346010_0;
    %load/vec4 v000001a629346290_0;
    %add;
    %store/vec4 v000001a629346010_0, 0, 16;
    %jmp T_5.20;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001a629345ed0_0, 4, 1;
T_5.20 ;
    %load/vec4 v000001a629345930_0;
    %addi 1, 0, 5;
    %store/vec4 v000001a629345930_0, 0, 5;
T_5.14 ;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a6293459d0_0, 0;
T_5.12 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a6291ee480;
T_6 ;
    %wait E_000001a6292d0e90;
    %load/vec4 v000001a629343310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629343270_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a6293433b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a6293448f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629342eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629343b30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001a6293448f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629343270_0, 0;
    %load/vec4 v000001a629343450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v000001a629343ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a6293433b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629343270_0, 0;
    %jmp T_6.14;
T_6.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a6293448f0_0, 0;
    %jmp T_6.14;
T_6.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a6293448f0_0, 0;
    %jmp T_6.14;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629342eb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a6293448f0_0, 0;
    %jmp T_6.14;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629343b30_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001a6293448f0_0, 0;
    %jmp T_6.14;
T_6.14 ;
    %pop/vec4 1;
T_6.7 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v000001a629342e10_0;
    %assign/vec4 v000001a6293433b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629343270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a6293448f0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629342eb0_0, 0;
    %load/vec4 v000001a629344850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v000001a629343e50_0;
    %assign/vec4 v000001a6293433b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629343270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a6293448f0_0, 0;
T_6.15 ;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a629343b30_0, 0;
    %load/vec4 v000001a629342870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v000001a629343950_0;
    %assign/vec4 v000001a6293433b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a629343270_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a6293448f0_0, 0;
T_6.17 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a629341890;
T_7 ;
    %wait E_000001a6292d1890;
    %load/vec4 v000001a62934b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a62934c240_0, 0, 32;
T_7.2 ;
    %load/vec4 v000001a62934c240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000001a62934c240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a62934c4c0, 0, 4;
    %load/vec4 v000001a62934c240_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a62934c240_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001a62934b660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001a62934a760_0;
    %load/vec4 v000001a62934bc00_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a62934c4c0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a629341890;
T_8 ;
    %wait E_000001a6292d1710;
    %load/vec4 v000001a62934a8a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001a62934c4c0, 4;
    %assign/vec4 v000001a62934c600_0, 0;
    %load/vec4 v000001a62934b980_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001a62934c4c0, 4;
    %assign/vec4 v000001a62934c740_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_000001a6292cf200;
T_9 ;
    %wait E_000001a6292d0e90;
    %load/vec4 v000001a62934cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a62934c060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001a62934b160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
    %jmp T_9.14;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a62934c060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a62934ada0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a62934a620_0, 0;
    %load/vec4 v000001a62934bca0_0;
    %assign/vec4 v000001a62934ad00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
    %jmp T_9.14;
T_9.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
    %jmp T_9.14;
T_9.4 ;
    %load/vec4 v000001a62934be80_0;
    %assign/vec4 v000001a62934a800_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
    %jmp T_9.14;
T_9.5 ;
    %load/vec4 v000001a62934a800_0;
    %parti/s 3, 13, 5;
    %assign/vec4 v000001a62934a940_0, 0;
    %load/vec4 v000001a62934a800_0;
    %parti/s 2, 11, 5;
    %assign/vec4 v000001a62934c880_0, 0;
    %load/vec4 v000001a62934a800_0;
    %parti/s 2, 9, 5;
    %assign/vec4 v000001a62934b0c0_0, 0;
    %load/vec4 v000001a62934a800_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %load/vec4 v000001a62934a800_0;
    %parti/s 9, 0, 2;
    %pad/s 16;
    %assign/vec4 v000001a62934ae40_0, 0;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v000001a62934a800_0;
    %parti/s 2, 7, 4;
    %assign/vec4 v000001a62934af80_0, 0;
T_9.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
    %jmp T_9.14;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a62934a6c0_0, 0;
    %load/vec4 v000001a62934b0c0_0;
    %assign/vec4 v000001a62934bd40_0, 0;
    %load/vec4 v000001a62934a940_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.17, 4;
    %load/vec4 v000001a62934c880_0;
    %assign/vec4 v000001a62934b840_0, 0;
    %jmp T_9.18;
T_9.17 ;
    %load/vec4 v000001a62934af80_0;
    %assign/vec4 v000001a62934b840_0, 0;
T_9.18 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
    %jmp T_9.14;
T_9.7 ;
    %load/vec4 v000001a62934a940_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.19, 8;
    %load/vec4 v000001a62934ae40_0;
    %load/vec4 v000001a62934bb60_0;
    %add;
    %assign/vec4 v000001a62934ad00_0, 0;
    %load/vec4 v000001a62934a940_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.21, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a62934ada0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a62934a620_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
    %jmp T_9.22;
T_9.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a62934ada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a62934a620_0, 0;
    %load/vec4 v000001a62934b020_0;
    %assign/vec4 v000001a62934b700_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
T_9.22 ;
    %jmp T_9.20;
T_9.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a62934b200_0, 0;
    %load/vec4 v000001a62934a940_0;
    %assign/vec4 v000001a62934aee0_0, 0;
    %load/vec4 v000001a62934bb60_0;
    %assign/vec4 v000001a62934b520_0, 0;
    %load/vec4 v000001a62934b020_0;
    %assign/vec4 v000001a62934c380_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
T_9.20 ;
    %jmp T_9.14;
T_9.8 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
    %jmp T_9.14;
T_9.9 ;
    %load/vec4 v000001a62934be80_0;
    %assign/vec4 v000001a62934c420_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
    %jmp T_9.14;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a62934b200_0, 0;
    %load/vec4 v000001a62934abc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.23, 8;
    %load/vec4 v000001a62934ac60_0;
    %assign/vec4 v000001a62934c420_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
T_9.23 ;
    %jmp T_9.14;
T_9.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a62934a6c0_0, 0;
    %load/vec4 v000001a62934c880_0;
    %assign/vec4 v000001a62934bde0_0, 0;
    %load/vec4 v000001a62934c420_0;
    %assign/vec4 v000001a62934b7a0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
    %jmp T_9.14;
T_9.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a62934c060_0, 0;
    %load/vec4 v000001a62934bca0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001a62934bca0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a62934b160_0, 0;
    %jmp T_9.14;
T_9.14 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a6292ceda0;
T_10 ;
    %delay 1, 0;
    %load/vec4 v000001a62934b8e0_0;
    %inv;
    %store/vec4 v000001a62934b8e0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a6292ceda0;
T_11 ;
    %vpi_call 2 12 "$dumpfile", "controller_tb.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a6292ceda0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a62934b8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a62934c2e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a62934c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001a62934bca0_0, 0, 16;
    %pushi/vec4 65475, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a62934c4c0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a62934c4c0, 4, 0;
    %pushi/vec4 5, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a62934c4c0, 4, 0;
    %pushi/vec4 10, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a62934c4c0, 4, 0;
    %pushi/vec4 2066, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a629344350, 4, 0;
    %pushi/vec4 29516, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a629344350, 4, 0;
    %pushi/vec4 9258, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a629344350, 4, 0;
    %pushi/vec4 20095, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a629344350, 4, 0;
    %pushi/vec4 31129, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a629344350, 4, 0;
    %pushi/vec4 7808, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a629344350, 4, 0;
    %pushi/vec4 10666, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a629344350, 4, 0;
    %pushi/vec4 18815, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a629344350, 4, 0;
    %pushi/vec4 42880, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a629344350, 4, 0;
    %pushi/vec4 37072, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a629344350, 4, 0;
    %pushi/vec4 9385, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a629344350, 4, 0;
    %pushi/vec4 11, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001a6292d1890;
T_11.2 ;
    %load/vec4 v000001a62934c060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_11.3, 8;
    %wait E_000001a6292d1890;
    %jmp T_11.2;
T_11.3 ;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %vpi_call 2 47 "$display", "Reg x0 = %d (exp = 925)", &A<v000001a62934c4c0, 0> {0 0 0};
    %vpi_call 2 48 "$display", "Reg x1 = %d (exp = -888)", &A<v000001a62934c4c0, 1> {0 0 0};
    %vpi_call 2 49 "$display", "Reg x2 = %d (exp = 37)", &A<v000001a62934c4c0, 2> {0 0 0};
    %vpi_call 2 50 "$display", "Reg x3 = %d (exp = 373)", &A<v000001a62934c4c0, 3> {0 0 0};
    %vpi_call 2 51 "$display", "Mem[245] = %d (exp = 37)", &A<v000001a629344350, 245> {0 0 0};
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "controller.v";
    "alu_16.v";
    "csa_16.v";
    "div_16.v";
    "mul_16.v";
    "memory.v";
    "register_file.v";
