verilog work "halfadder.v"
verilog work "fulladder.v"
