<?xml version="1.0" encoding="UTF-8"?>
<efxpt:design_db name="ac_in_ac_out_lab_power_supply" device_def="T120F324" location="C:\Users\Jari\mycodeprojects\hVHDL_example_project\efinix_build" version="2022.2.322" db_version="20222002" last_change_date="Thu Dec 22 07:59:57 2022" xmlns:efxpt="http://www.efinixinc.com/peri_design_db" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/peri_design_db peri_design_db.xsd ">
    <efxpt:device_info>
        <efxpt:iobank_info>
            <efxpt:iobank name="1A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1B_1C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1D_1E_1F_1G" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2D" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2F" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3A" iostd="1.2 V"/>
            <efxpt:iobank name="3B" iostd="1.2 V"/>
            <efxpt:iobank name="3D_TR_BR" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4F" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="BL" iostd="1.2 V"/>
            <efxpt:iobank name="TL" iostd="1.2 V"/>
        </efxpt:iobank_info>
        <efxpt:ctrl_info>
            <efxpt:ctrl name="cfg" ctrl_def="CONFIG_CTRL0" clock_name="" is_clk_invert="false" cbsel_bus_name="cfg_CBSEL" config_ctrl_name="cfg_CONFIG" ena_capture_name="cfg_ENA" error_status_name="cfg_ERROR" um_signal_status_name="cfg_USR_STATUS" is_remote_update_enable="false" is_user_mode_enable="false"/>
        </efxpt:ctrl_info>
    </efxpt:device_info>
    <efxpt:gpio_info device_def="T120F324">
        <efxpt:gpio name="pll_input_clock" gpio_def="GPIOL_15" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="pll_input_clock" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="uart_rx" gpio_def="GPIOT_RXP20" mode="input" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="uart_rx" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="uart_tx" gpio_def="GPIOT_RXP21" mode="output" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="uart_tx" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:global_unused_config state="input with weak pullup"/>
    </efxpt:gpio_info>
    <efxpt:pll_info>
        <efxpt:pll name="main_pll" pll_def="PLL_BL0" ref_clock_name="" ref_clock_freq="30.0000" multiplier="52" pre_divider="1" post_divider="1" reset_name="" locked_name="" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="clock_120mhz" number="0" out_divider="13" adv_out_phase_shift="0"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
        </efxpt:pll>
    </efxpt:pll_info>
    <efxpt:lvds_info>
        <efxpt:lvds name="L1_afe_u_data" lvds_def="GPIOT_RX02" ops_type="rx">
            <efxpt:lrx_info pll_instance="" fast_clock_name="" slow_clock_name="" in_bname="L1_afe_u_data_DATA" reset_name="" conn_type="normal" termination="true" serialization="1" is_delay_ena="false" delay="0"/>
        </efxpt:lvds>
        <efxpt:lvds name="L2_afe_u_data" lvds_def="GPIOT_RX01" ops_type="rx">
            <efxpt:lrx_info pll_instance="" fast_clock_name="" slow_clock_name="" in_bname="L2_afe_u_data_DATA" reset_name="" conn_type="normal" termination="true" serialization="1" is_delay_ena="false" delay="0"/>
        </efxpt:lvds>
        <efxpt:lvds name="ad_clock_out" lvds_def="GPIOB_TX00" ops_type="tx">
            <efxpt:ltx_info pll_instance="" fast_clock_name="" slow_clock_name="" reset_name="" out_bname="ad_clock_out_DATA" oe_name="" clock_div="1" mode="out" serialization="1" reduced_swing="false" load="7"/>
        </efxpt:lvds>
    </efxpt:lvds_info>
    <efxpt:mipi_info/>
    <efxpt:jtag_info/>
    <efxpt:ddr_info/>
</efxpt:design_db>
