INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/const_defination.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/predPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/selectPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selectPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/introduction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module introduction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/predictPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/Split.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Split
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/decodeReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodeReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/addPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/setRegIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setRegIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/EReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/ALU_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/ALU_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/alufun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alufun
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/MREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MREG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/WREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WREG
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/memOperation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memOperation
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/CCREG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CCreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.ip_user_files/bd/contructure/hdl/contructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contructure
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/imports/hdl/contructure_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contructure_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
