Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 14:39:27 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   105 |
|    Minimum number of control sets                        |   105 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   105 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    86 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           22 |
| Yes          | No                    | No                     |            2571 |          626 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------+-------------------+------------------+----------------+
| Clock Signal |          Enable Signal          |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+---------------------------------+-------------------+------------------+----------------+
|  clk         | fsm1/fsm1_write_en              |                   |                1 |              2 |
|  clk         | fsm2/fsm2_write_en              |                   |                2 |              2 |
|  clk         | fsm3/out[1]_i_1__3_n_0          |                   |                2 |              2 |
|  clk         | fsm0/out[1]_i_1__6_n_0          |                   |                1 |              2 |
|  clk         | fsm7/fsm7_write_en              |                   |                1 |              2 |
|  clk         | fsm5/fsm5_write_en              |                   |                1 |              2 |
|  clk         | fsm8/fsm8_write_en              |                   |                1 |              3 |
|  clk         | fsm9/out0                       |                   |                1 |              3 |
|  clk         | fsm4/fsm4_write_en              |                   |                3 |              3 |
|  clk         | fsm/fsm_write_en                |                   |                2 |              3 |
|  clk         | fsm6/fsm6_write_en              |                   |                2 |              3 |
|  clk         | fsm1/j0_write_en                | fsm1/done_reg_0   |                1 |              4 |
|  clk         | fsm0/E[0]                       |                   |                1 |              4 |
|  clk         | fsm3/E[0]                       |                   |                1 |              4 |
|  clk         | fsm5/done_reg                   | fsm4/done_reg_2   |                1 |              4 |
|  clk         | fsm9/i2_write_en                | i2/out[3]_i_1_n_0 |                2 |              4 |
|  clk         | fsm9/i4_write_en                | i4/out[3]_i_1_n_0 |                3 |              4 |
|  clk         | fsm9/E[0]                       |                   |                2 |              4 |
|  clk         | fsm7/E[0]                       |                   |                3 |              4 |
|  clk         | fsm1/out_reg[0]_25              |                   |               29 |             32 |
|  clk         | fsm1/out_reg[0]_24              |                   |               32 |             32 |
|  clk         | fsm1/out_reg[0]_23              |                   |               28 |             32 |
|  clk         | fsm1/out_reg[0]_26              |                   |               31 |             32 |
|  clk         | fsm1/out_reg[0]_27              |                   |               31 |             32 |
|  clk         | fsm1/out_reg[0]_4               |                   |               28 |             32 |
|  clk         | fsm1/out_reg[0]_22              |                   |               31 |             32 |
|  clk         | fsm1/out_reg[0]_21              |                   |               30 |             32 |
|  clk         | fsm1/out_reg[0]_5               |                   |               31 |             32 |
|  clk         | fsm1/out_reg[0]_20              |                   |               30 |             32 |
|  clk         | fsm1/out_reg[0]_7               |                   |               30 |             32 |
|  clk         | fsm1/out_reg[0]_6               |                   |               29 |             32 |
|  clk         | fsm1/out_reg[0]_10              |                   |               29 |             32 |
|  clk         | fsm1/out_reg[0]_8               |                   |               29 |             32 |
|  clk         | fsm1/out_reg[0]_9               |                   |               28 |             32 |
|  clk         | fsm1/out_reg[1]_1               |                   |               31 |             32 |
|  clk         | fsm1/out_reg[1]_2               |                   |               30 |             32 |
|  clk         | fsm1/out_reg[1]_3               |                   |               31 |             32 |
|  clk         | fsm1/out_reg[1]_4               |                   |               30 |             32 |
|  clk         | fsm1/out_reg[1]_5               |                   |               29 |             32 |
|  clk         | fsm1/out_reg[1]_6               |                   |               30 |             32 |
|  clk         | fsm1/A_int_read0_0_write_en     |                   |               21 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en |                   |               10 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en |                   |               12 |             32 |
|  clk         | A_read1_0/A_read1_0_write_en    |                   |               18 |             32 |
|  clk         | fsm/x1_int_read0_0_write_en     |                   |               12 |             32 |
|  clk         | fsm/x2_int_read0_0_write_en     |                   |                9 |             32 |
|  clk         | fsm/y10_write_en                |                   |                2 |             32 |
|  clk         | fsm/y1_int_read0_0_write_en     |                   |                7 |             32 |
|  clk         | fsm/y20_write_en                |                   |                2 |             32 |
|  clk         | fsm/y2_int_read0_0_write_en     |                   |               10 |             32 |
|  clk         | fsm1/out_reg[0]_19              |                   |               29 |             32 |
|  clk         | fsm1/out_reg[2]_13              |                   |               31 |             32 |
|  clk         | fsm1/out_reg[0]_11              |                   |               30 |             32 |
|  clk         | fsm1/out_reg[0]_12              |                   |               32 |             32 |
|  clk         | fsm1/out_reg[0]_13              |                   |               29 |             32 |
|  clk         | fsm1/out_reg[0]_14              |                   |               29 |             32 |
|  clk         | fsm1/out_reg[0]_15              |                   |               29 |             32 |
|  clk         | fsm1/out_reg[0]_16              |                   |               31 |             32 |
|  clk         | fsm1/out_reg[0]_17              |                   |               29 |             32 |
|  clk         | fsm1/out_reg[0]_18              |                   |               27 |             32 |
|  clk         | fsm1/out_reg[3]_8               |                   |               31 |             32 |
|  clk         | fsm1/out_reg[3]_11              |                   |               31 |             32 |
|  clk         | fsm1/out_reg[3]_12              |                   |               30 |             32 |
|  clk         | fsm1/out_reg[3]_13              |                   |               31 |             32 |
|  clk         | fsm1/out_reg[3]_14              |                   |               31 |             32 |
|  clk         | fsm1/out_reg[3]_2               |                   |               29 |             32 |
|  clk         | fsm1/out_reg[3]_3               |                   |               29 |             32 |
|  clk         | fsm1/out_reg[3]_4               |                   |               29 |             32 |
|  clk         | fsm1/out_reg[3]_5               |                   |               27 |             32 |
|  clk         | fsm1/out_reg[3]_6               |                   |               29 |             32 |
|  clk         | fsm1/out_reg[3]_7               |                   |               31 |             32 |
|  clk         | fsm1/out_reg[1]_8               |                   |               32 |             32 |
|  clk         | fsm1/out_reg[3]_9               |                   |               29 |             32 |
|  clk         | fsm4/A_read0_0_write_en         |                   |               15 |             32 |
|  clk         | fsm4/tmp_0_write_en             |                   |                6 |             32 |
|  clk         | fsm4/x10_write_en               |                   |                2 |             32 |
|  clk         | fsm4/y1_read0_0_write_en        |                   |                2 |             32 |
|  clk         | fsm6/tmp2_0_write_en            |                   |               11 |             32 |
|  clk         | fsm6/x20_write_en               |                   |                2 |             32 |
|  clk         | fsm6/y2_read0_0_write_en        |                   |                2 |             32 |
|  clk         | fsm8/x2_sh_read0_0_write_en     |                   |                8 |             32 |
|  clk         | fsm8/x1_sh_read0_0_write_en     |                   |                9 |             32 |
|  clk         | fsm1/out_reg[3]_1               |                   |               30 |             32 |
|  clk         | fsm1/out_reg[1]_7               |                   |               29 |             32 |
|  clk         | fsm1/out_reg[2]_0               |                   |               29 |             32 |
|  clk         | fsm1/out_reg[2]_1               |                   |               28 |             32 |
|  clk         | fsm1/out_reg[2]_10              |                   |               29 |             32 |
|  clk         | fsm1/out_reg[2]_11              |                   |               29 |             32 |
|  clk         | fsm1/out_reg[2]_12              |                   |               30 |             32 |
|  clk         | fsm1/out_reg[2]_14              |                   |               29 |             32 |
|  clk         | fsm1/out_reg[2]_15              |                   |               30 |             32 |
|  clk         | fsm1/out_reg[2]_2               |                   |               31 |             32 |
|  clk         | fsm1/out_reg[2]_3               |                   |               29 |             32 |
|  clk         | fsm1/out_reg[2]_4               |                   |               29 |             32 |
|  clk         | fsm1/out_reg[2]_5               |                   |               31 |             32 |
|  clk         | fsm1/out_reg[2]_6               |                   |               30 |             32 |
|  clk         | fsm1/out_reg[2]_7               |                   |               31 |             32 |
|  clk         | fsm1/out_reg[2]_8               |                   |               29 |             32 |
|  clk         | fsm1/out_reg[2]_9               |                   |               30 |             32 |
|  clk         | fsm1/out_reg[3]                 |                   |               31 |             32 |
|  clk         | fsm1/out_reg[3]_0               |                   |               29 |             32 |
|  clk         | fsm1/out_reg[3]_10              |                   |               31 |             32 |
|  clk         |                                 | mult_pipe0/p_0_in |               11 |             51 |
|  clk         |                                 | mult_pipe1/p_0_in |               12 |             51 |
|  clk         |                                 |                   |               37 |             75 |
+--------------+---------------------------------+-------------------+------------------+----------------+


