#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e35557ef80 .scope module, "tb_CPU" "tb_CPU" 2 3;
 .timescale -9 -12;
v000001e35593f650_0 .var "clk", 0 0;
v000001e355940eb0_0 .var "rst", 0 0;
S_000001e35559dd60 .scope module, "dut" "CPU" 2 9, 3 10 0, S_000001e35557ef80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v000001e35593c530_0 .net "Branch", 0 0, v000001e355930c10_0;  1 drivers
v000001e35593b310_0 .net "EX_ALUOp", 1 0, v000001e355931430_0;  1 drivers
v000001e35593bbd0_0 .net "EX_ALUSrc", 0 0, v000001e3559314d0_0;  1 drivers
v000001e35593c850_0 .net "EX_ALU_result", 31 0, L_000001e355551480;  1 drivers
v000001e35593c490_0 .net "EX_MemRead", 0 0, v000001e355931b10_0;  1 drivers
v000001e35593cfd0_0 .net "EX_MemRead_pass", 0 0, L_000001e35558b3c0;  1 drivers
v000001e35593b630_0 .net "EX_MemWrite", 0 0, v000001e355930490_0;  1 drivers
v000001e35593b950_0 .net "EX_MemWrite_pass", 0 0, L_000001e35558b430;  1 drivers
v000001e35593b8b0_0 .net "EX_MemtoReg", 0 0, v000001e355931610_0;  1 drivers
v000001e35593b450_0 .net "EX_MemtoReg_pass", 0 0, L_000001e35558bb30;  1 drivers
v000001e35593bd10_0 .net "EX_RegWrite", 0 0, v000001e3559317f0_0;  1 drivers
v000001e35593bb30_0 .net "EX_RegWrite_pass", 0 0, L_000001e35558b6d0;  1 drivers
v000001e35593ce90_0 .net "EX_dest_reg", 4 0, L_000001e3555399b0;  1 drivers
v000001e35593c7b0_0 .net "EX_funct", 5 0, v000001e3559305d0_0;  1 drivers
v000001e35593d070_0 .net "EX_imm", 31 0, v000001e355931a70_0;  1 drivers
v000001e35593bf90_0 .net "EX_rd_addr", 4 0, v000001e355931e30_0;  1 drivers
v000001e35593c030_0 .net "EX_rs_addr", 4 0, v000001e355931750_0;  1 drivers
v000001e35593cf30_0 .net "EX_rs_addr_pass", 4 0, L_000001e35558b350;  1 drivers
v000001e35593cb70_0 .net "EX_rs_data", 31 0, v000001e355930210_0;  1 drivers
v000001e35593c5d0_0 .net "EX_rt_addr", 4 0, v000001e355930850_0;  1 drivers
v000001e35593b1d0_0 .net "EX_rt_addr_pass", 4 0, L_000001e35558b5f0;  1 drivers
v000001e35593c670_0 .net "EX_rt_data", 31 0, v000001e3559308f0_0;  1 drivers
v000001e35593bdb0_0 .net "EX_rt_forwarded", 31 0, L_000001e355551cd0;  1 drivers
v000001e35593c710_0 .net "ForwardA", 1 0, v000001e355938750_0;  1 drivers
v000001e35593ca30_0 .net "ForwardB", 1 0, v000001e355939330_0;  1 drivers
v000001e35593b590_0 .net "ID_ALUOp", 1 0, v000001e355931110_0;  1 drivers
v000001e35593be50_0 .net "ID_ALUSrc", 0 0, v000001e355930990_0;  1 drivers
v000001e35593b6d0_0 .net "ID_EX_Flush", 0 0, v000001e3559381b0_0;  1 drivers
v000001e35593cad0_0 .net "ID_MemRead", 0 0, v000001e355930ad0_0;  1 drivers
v000001e35593c0d0_0 .net "ID_MemWrite", 0 0, v000001e355930cb0_0;  1 drivers
v000001e35593c170_0 .net "ID_MemtoReg", 0 0, v000001e3559311b0_0;  1 drivers
v000001e35593b270_0 .net "ID_RegWrite", 0 0, v000001e355934cd0_0;  1 drivers
v000001e35593c8f0_0 .net "ID_funct", 5 0, L_000001e35558b580;  1 drivers
v000001e35593c210_0 .net "ID_imm", 31 0, L_000001e35599c0d0;  1 drivers
v000001e35593c2b0_0 .net "ID_instr", 31 0, v000001e3559373c0_0;  1 drivers
v000001e35593c990_0 .net "ID_pc_plus4", 31 0, v000001e3559366a0_0;  1 drivers
v000001e35593c350_0 .net "ID_rd_addr", 4 0, L_000001e35558b040;  1 drivers
v000001e35593b3b0_0 .net "ID_rs_addr", 4 0, L_000001e35558b660;  1 drivers
v000001e35593cc10_0 .net "ID_rs_data", 31 0, L_000001e355940910;  1 drivers
v000001e35593b4f0_0 .net "ID_rt_addr", 4 0, L_000001e35558b900;  1 drivers
v000001e35593c3f0_0 .net "ID_rt_data", 31 0, L_000001e355940690;  1 drivers
v000001e35593cd50_0 .net "IF_ID_Write", 0 0, v000001e35593b9f0_0;  1 drivers
v000001e35593ccb0_0 .net "IF_instr", 31 0, L_000001e35558b890;  1 drivers
v000001e35593b770_0 .net "IF_pc_plus4", 31 0, L_000001e35593ff10;  1 drivers
v000001e35593cdf0_0 .net "MEM_ALU_result", 31 0, v000001e355597000_0;  1 drivers
v000001e355940550_0 .net "MEM_ALU_result_pass", 31 0, L_000001e35599cbe0;  1 drivers
v000001e355940cd0_0 .net "MEM_MemRead", 0 0, v000001e355597320_0;  1 drivers
v000001e35593fdd0_0 .net "MEM_MemWrite", 0 0, v000001e355596ce0_0;  1 drivers
v000001e35593fb50_0 .net "MEM_MemtoReg", 0 0, v000001e355597aa0_0;  1 drivers
v000001e35593f830_0 .net "MEM_MemtoReg_pass", 0 0, L_000001e35599c2b0;  1 drivers
v000001e355940e10_0 .net "MEM_ReadData", 31 0, L_000001e35599acd0;  1 drivers
v000001e355940ff0_0 .net "MEM_RegWrite", 0 0, v000001e355596600_0;  1 drivers
v000001e35593fab0_0 .net "MEM_RegWrite_pass", 0 0, L_000001e35599c470;  1 drivers
v000001e355940b90_0 .net "MEM_WriteAddr", 4 0, v000001e3555966a0_0;  1 drivers
v000001e355940c30_0 .net "MEM_WriteAddr_pass", 4 0, L_000001e35599c4e0;  1 drivers
v000001e35593f470_0 .net "MEM_rt_data", 31 0, v000001e355597780_0;  1 drivers
v000001e35593ffb0_0 .net "PC_Write", 0 0, v000001e35593ba90_0;  1 drivers
v000001e35593f970_0 .net "WB_ALU_result", 31 0, v000001e355936a60_0;  1 drivers
v000001e3559405f0_0 .net "WB_MemtoReg", 0 0, v000001e355936b00_0;  1 drivers
v000001e355940f50_0 .net "WB_ReadData", 31 0, v000001e355938cf0_0;  1 drivers
v000001e35593f510_0 .net "WB_RegWrite", 0 0, v000001e355938b10_0;  1 drivers
v000001e35593f5b0_0 .net "WB_RegWrite_sig", 0 0, L_000001e35599cc50;  1 drivers
v000001e3559400f0_0 .net "WB_WriteAddr", 4 0, v000001e355939bf0_0;  1 drivers
v000001e355940230_0 .net "WB_WriteAddr_sig", 4 0, L_000001e35599ce10;  1 drivers
v000001e355940d70_0 .net "WB_WriteData", 31 0, L_000001e35599aa50;  1 drivers
v000001e35593fa10_0 .net "Zero", 0 0, L_000001e35599a9b0;  1 drivers
v000001e3559407d0_0 .net "branch_target", 31 0, L_000001e35599ba90;  1 drivers
v000001e355940730_0 .net "clk", 0 0, v000001e35593f650_0;  1 drivers
v000001e35593f330_0 .net "rst", 0 0, v000001e355940eb0_0;  1 drivers
S_000001e35559def0 .scope module, "EX_MEM_reg" "EX_MEM" 3 277, 4 1 0, S_000001e35559dd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 32 "ALU_i";
    .port_info 7 /INPUT 32 "rt_i";
    .port_info 8 /INPUT 5 "rd_i";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 1 "MemtoReg_o";
    .port_info 11 /OUTPUT 1 "MemRead_o";
    .port_info 12 /OUTPUT 1 "MemWrite_o";
    .port_info 13 /OUTPUT 32 "ALU_o";
    .port_info 14 /OUTPUT 32 "rt_o";
    .port_info 15 /OUTPUT 5 "rd_o";
v000001e3555971e0_0 .net "ALU_i", 31 0, L_000001e355551480;  alias, 1 drivers
v000001e355597000_0 .var "ALU_o", 31 0;
v000001e3555970a0_0 .net "MemRead_i", 0 0, L_000001e35558b3c0;  alias, 1 drivers
v000001e355597320_0 .var "MemRead_o", 0 0;
v000001e3555980e0_0 .net "MemWrite_i", 0 0, L_000001e35558b430;  alias, 1 drivers
v000001e355596ce0_0 .var "MemWrite_o", 0 0;
v000001e3555973c0_0 .net "MemtoReg_i", 0 0, L_000001e35558bb30;  alias, 1 drivers
v000001e355597aa0_0 .var "MemtoReg_o", 0 0;
v000001e355598180_0 .net "RegWrite_i", 0 0, L_000001e35558b6d0;  alias, 1 drivers
v000001e355596600_0 .var "RegWrite_o", 0 0;
v000001e355597a00_0 .net "clk", 0 0, v000001e35593f650_0;  alias, 1 drivers
v000001e355597e60_0 .net "rd_i", 4 0, L_000001e3555399b0;  alias, 1 drivers
v000001e3555966a0_0 .var "rd_o", 4 0;
v000001e355598220_0 .net "rst", 0 0, v000001e355940eb0_0;  alias, 1 drivers
v000001e355596b00_0 .net "rt_i", 31 0, L_000001e355551cd0;  alias, 1 drivers
v000001e355597780_0 .var "rt_o", 31 0;
E_000001e355572d80 .event posedge, v000001e355598220_0, v000001e355597a00_0;
S_000001e355550df0 .scope module, "EX_stage" "EX" 3 229, 5 11 0, S_000001e35559dd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RegWrite_i";
    .port_info 1 /INPUT 1 "MemtoReg_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 2 "ALUOp_i";
    .port_info 5 /INPUT 1 "ALUSrc_i";
    .port_info 6 /INPUT 32 "rs_data_i";
    .port_info 7 /INPUT 32 "rt_data_i";
    .port_info 8 /INPUT 32 "imm_i";
    .port_info 9 /INPUT 6 "funct_i";
    .port_info 10 /INPUT 5 "rs_addr_i";
    .port_info 11 /INPUT 5 "rt_addr_i";
    .port_info 12 /INPUT 5 "rd_addr_i";
    .port_info 13 /INPUT 32 "EXMEM_ALU_i";
    .port_info 14 /INPUT 32 "MEMWB_WriteData_i";
    .port_info 15 /INPUT 2 "ForwardA_i";
    .port_info 16 /INPUT 2 "ForwardB_i";
    .port_info 17 /OUTPUT 1 "RegWrite_o";
    .port_info 18 /OUTPUT 1 "MemtoReg_o";
    .port_info 19 /OUTPUT 1 "MemRead_o";
    .port_info 20 /OUTPUT 1 "MemWrite_o";
    .port_info 21 /OUTPUT 5 "rs_addr_o";
    .port_info 22 /OUTPUT 5 "rt_addr_o";
    .port_info 23 /OUTPUT 32 "ALU_result_o";
    .port_info 24 /OUTPUT 32 "rt_data_o";
    .port_info 25 /OUTPUT 5 "dest_reg_o";
L_000001e35558b350 .functor BUFZ 5, v000001e355931750_0, C4<00000>, C4<00000>, C4<00000>;
L_000001e35558b5f0 .functor BUFZ 5, v000001e355930850_0, C4<00000>, C4<00000>, C4<00000>;
L_000001e35558b6d0 .functor BUFZ 1, v000001e3559317f0_0, C4<0>, C4<0>, C4<0>;
L_000001e35558bb30 .functor BUFZ 1, v000001e355931610_0, C4<0>, C4<0>, C4<0>;
L_000001e35558b3c0 .functor BUFZ 1, v000001e355931b10_0, C4<0>, C4<0>, C4<0>;
L_000001e35558b430 .functor BUFZ 1, v000001e355930490_0, C4<0>, C4<0>, C4<0>;
L_000001e355551480 .functor BUFZ 32, v000001e355597500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e355551cd0 .functor BUFZ 32, v000001e3559319d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3555399b0 .functor BUFZ 5, L_000001e35599b770, C4<00000>, C4<00000>, C4<00000>;
v000001e355597be0_0 .net "ALUOp_i", 1 0, v000001e355931430_0;  alias, 1 drivers
v000001e3555967e0_0 .net "ALUSrc_i", 0 0, v000001e3559314d0_0;  alias, 1 drivers
v000001e355596c40_0 .var "ALU_control", 3 0;
v000001e3555975a0_0 .net "ALU_result", 31 0, v000001e355597500_0;  1 drivers
v000001e355597640_0 .net "ALU_result_o", 31 0, L_000001e355551480;  alias, 1 drivers
v000001e355596920_0 .var "ALU_src1", 31 0;
v000001e355597fa0_0 .net "ALU_src2", 31 0, L_000001e35599bbd0;  1 drivers
v000001e3555976e0_0 .net "EXMEM_ALU_i", 31 0, v000001e355597000_0;  alias, 1 drivers
v000001e355596a60_0 .net "ForwardA_i", 1 0, v000001e355938750_0;  alias, 1 drivers
v000001e3555982c0_0 .net "ForwardB_i", 1 0, v000001e355939330_0;  alias, 1 drivers
v000001e355596420_0 .net "MEMWB_WriteData_i", 31 0, L_000001e35599aa50;  alias, 1 drivers
v000001e3555969c0_0 .net "MemRead_i", 0 0, v000001e355931b10_0;  alias, 1 drivers
v000001e3555964c0_0 .net "MemRead_o", 0 0, L_000001e35558b3c0;  alias, 1 drivers
v000001e355596560_0 .net "MemWrite_i", 0 0, v000001e355930490_0;  alias, 1 drivers
v000001e355596740_0 .net "MemWrite_o", 0 0, L_000001e35558b430;  alias, 1 drivers
v000001e355584020_0 .net "MemtoReg_i", 0 0, v000001e355931610_0;  alias, 1 drivers
v000001e355584160_0 .net "MemtoReg_o", 0 0, L_000001e35558bb30;  alias, 1 drivers
v000001e355584340_0 .net "RegWrite_i", 0 0, v000001e3559317f0_0;  alias, 1 drivers
v000001e355584520_0 .net "RegWrite_o", 0 0, L_000001e35558b6d0;  alias, 1 drivers
L_000001e355942450 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e355930530_0 .net/2u *"_ivl_6", 1 0, L_000001e355942450;  1 drivers
v000001e355931d90_0 .net *"_ivl_8", 0 0, L_000001e35599c030;  1 drivers
v000001e355930df0_0 .net "dest_reg", 4 0, L_000001e35599b770;  1 drivers
v000001e3559302b0_0 .net "dest_reg_o", 4 0, L_000001e3555399b0;  alias, 1 drivers
v000001e355930170_0 .net "funct_i", 5 0, v000001e3559305d0_0;  alias, 1 drivers
v000001e355930b70_0 .net "imm_i", 31 0, v000001e355931a70_0;  alias, 1 drivers
v000001e3559307b0_0 .net "rd_addr_i", 4 0, v000001e355931e30_0;  alias, 1 drivers
v000001e355930350_0 .net "rs_addr_i", 4 0, v000001e355931750_0;  alias, 1 drivers
v000001e355930e90_0 .net "rs_addr_o", 4 0, L_000001e35558b350;  alias, 1 drivers
v000001e355931ed0_0 .net "rs_data_i", 31 0, v000001e355930210_0;  alias, 1 drivers
v000001e355931570_0 .net "rt_addr_i", 4 0, v000001e355930850_0;  alias, 1 drivers
v000001e355931bb0_0 .net "rt_addr_o", 4 0, L_000001e35558b5f0;  alias, 1 drivers
v000001e355930f30_0 .net "rt_data_i", 31 0, v000001e3559308f0_0;  alias, 1 drivers
v000001e355931cf0_0 .net "rt_data_o", 31 0, L_000001e355551cd0;  alias, 1 drivers
v000001e3559319d0_0 .var "rt_forwarded", 31 0;
E_000001e355572b00 .event anyedge, v000001e355597be0_0, v000001e355930170_0;
E_000001e355572b80 .event anyedge, v000001e3555982c0_0, v000001e355930f30_0, v000001e355597000_0, v000001e355596420_0;
E_000001e355572540 .event anyedge, v000001e355596a60_0, v000001e355931ed0_0, v000001e355597000_0, v000001e355596420_0;
L_000001e35599bbd0 .functor MUXZ 32, v000001e3559319d0_0, v000001e355931a70_0, v000001e3559314d0_0, C4<>;
L_000001e35599c030 .cmp/eq 2, v000001e355931430_0, L_000001e355942450;
L_000001e35599b770 .functor MUXZ 5, v000001e355930850_0, v000001e355931e30_0, L_000001e35599c030, C4<>;
S_000001e355526390 .scope module, "alu" "ALU" 5 115, 6 6 0, S_000001e355550df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1";
    .port_info 1 /INPUT 32 "src2";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
v000001e355597460_0 .net "ALU_control", 3 0, v000001e355596c40_0;  1 drivers
v000001e355597500_0 .var "result", 31 0;
v000001e355597b40_0 .net "src1", 31 0, v000001e355596920_0;  1 drivers
v000001e355596880_0 .net "src2", 31 0, L_000001e35599bbd0;  alias, 1 drivers
E_000001e3555724c0 .event anyedge, v000001e355597460_0, v000001e355597b40_0, v000001e355596880_0;
S_000001e3555508f0 .scope module, "ID_EX_reg" "ID_EX" 3 164, 7 1 0, S_000001e35559dd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ID_EX_Flush";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 2 "ALUOp_i";
    .port_info 8 /INPUT 1 "ALUSrc_i";
    .port_info 9 /INPUT 32 "rs_i";
    .port_info 10 /INPUT 32 "rt_i";
    .port_info 11 /INPUT 32 "imm_i";
    .port_info 12 /INPUT 6 "funct_i";
    .port_info 13 /INPUT 5 "rs_addr_i";
    .port_info 14 /INPUT 5 "rt_addr_i";
    .port_info 15 /INPUT 5 "rd_addr_i";
    .port_info 16 /OUTPUT 1 "RegWrite_o";
    .port_info 17 /OUTPUT 1 "MemtoReg_o";
    .port_info 18 /OUTPUT 1 "MemRead_o";
    .port_info 19 /OUTPUT 1 "MemWrite_o";
    .port_info 20 /OUTPUT 2 "ALUOp_o";
    .port_info 21 /OUTPUT 1 "ALUSrc_o";
    .port_info 22 /OUTPUT 32 "rs_o";
    .port_info 23 /OUTPUT 32 "rt_o";
    .port_info 24 /OUTPUT 32 "imm_o";
    .port_info 25 /OUTPUT 6 "funct_o";
    .port_info 26 /OUTPUT 5 "rs_addr_o";
    .port_info 27 /OUTPUT 5 "rt_addr_o";
    .port_info 28 /OUTPUT 5 "rd_addr_o";
v000001e3559312f0_0 .net "ALUOp_i", 1 0, v000001e355931110_0;  alias, 1 drivers
v000001e355931430_0 .var "ALUOp_o", 1 0;
v000001e355931890_0 .net "ALUSrc_i", 0 0, v000001e355930990_0;  alias, 1 drivers
v000001e3559314d0_0 .var "ALUSrc_o", 0 0;
v000001e355932010_0 .net "ID_EX_Flush", 0 0, v000001e3559381b0_0;  alias, 1 drivers
v000001e355931930_0 .net "MemRead_i", 0 0, v000001e355930ad0_0;  alias, 1 drivers
v000001e355931b10_0 .var "MemRead_o", 0 0;
v000001e355931390_0 .net "MemWrite_i", 0 0, v000001e355930cb0_0;  alias, 1 drivers
v000001e355930490_0 .var "MemWrite_o", 0 0;
v000001e3559303f0_0 .net "MemtoReg_i", 0 0, v000001e3559311b0_0;  alias, 1 drivers
v000001e355931610_0 .var "MemtoReg_o", 0 0;
v000001e355931070_0 .net "RegWrite_i", 0 0, v000001e355934cd0_0;  alias, 1 drivers
v000001e3559317f0_0 .var "RegWrite_o", 0 0;
v000001e355930fd0_0 .net "clk", 0 0, v000001e35593f650_0;  alias, 1 drivers
v000001e3559316b0_0 .net "funct_i", 5 0, L_000001e35558b580;  alias, 1 drivers
v000001e3559305d0_0 .var "funct_o", 5 0;
v000001e355930d50_0 .net "imm_i", 31 0, L_000001e35599c0d0;  alias, 1 drivers
v000001e355931a70_0 .var "imm_o", 31 0;
v000001e355931f70_0 .net "rd_addr_i", 4 0, L_000001e35558b040;  alias, 1 drivers
v000001e355931e30_0 .var "rd_addr_o", 4 0;
v000001e355931c50_0 .net "rs_addr_i", 4 0, L_000001e35558b660;  alias, 1 drivers
v000001e355931750_0 .var "rs_addr_o", 4 0;
v000001e355930670_0 .net "rs_i", 31 0, L_000001e355940910;  alias, 1 drivers
v000001e355930210_0 .var "rs_o", 31 0;
v000001e355930710_0 .net "rst", 0 0, v000001e355940eb0_0;  alias, 1 drivers
v000001e355930a30_0 .net "rt_addr_i", 4 0, L_000001e35558b900;  alias, 1 drivers
v000001e355930850_0 .var "rt_addr_o", 4 0;
v000001e355931250_0 .net "rt_i", 31 0, L_000001e355940690;  alias, 1 drivers
v000001e3559308f0_0 .var "rt_o", 31 0;
S_000001e355504e30 .scope module, "ID_stage" "ID" 3 97, 8 11 0, S_000001e35559dd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 32 "pc_plus4_i";
    .port_info 4 /INPUT 1 "WB_RegWrite_i";
    .port_info 5 /INPUT 5 "WB_WriteAddr_i";
    .port_info 6 /INPUT 32 "WB_WriteData_i";
    .port_info 7 /OUTPUT 1 "RegWrite_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /OUTPUT 1 "MemRead_o";
    .port_info 10 /OUTPUT 1 "MemWrite_o";
    .port_info 11 /OUTPUT 2 "ALUOp_o";
    .port_info 12 /OUTPUT 1 "ALUSrc_o";
    .port_info 13 /OUTPUT 32 "rs_data_o";
    .port_info 14 /OUTPUT 32 "rt_data_o";
    .port_info 15 /OUTPUT 32 "imm_o";
    .port_info 16 /OUTPUT 6 "funct_o";
    .port_info 17 /OUTPUT 5 "rs_addr_o";
    .port_info 18 /OUTPUT 5 "rt_addr_o";
    .port_info 19 /OUTPUT 5 "rd_addr_o";
    .port_info 20 /OUTPUT 1 "Branch_o";
    .port_info 21 /OUTPUT 1 "Zero_o";
    .port_info 22 /OUTPUT 32 "branch_target_o";
L_000001e35558b580 .functor BUFZ 6, L_000001e355940190, C4<000000>, C4<000000>, C4<000000>;
L_000001e35558b660 .functor BUFZ 5, L_000001e35593f6f0, C4<00000>, C4<00000>, C4<00000>;
L_000001e35558b900 .functor BUFZ 5, L_000001e355940050, C4<00000>, C4<00000>, C4<00000>;
L_000001e35558b040 .functor BUFZ 5, L_000001e35593fd30, C4<00000>, C4<00000>, C4<00000>;
v000001e355934910_0 .net "ALUOp_o", 1 0, v000001e355931110_0;  alias, 1 drivers
v000001e355935d10_0 .net "ALUSrc_o", 0 0, v000001e355930990_0;  alias, 1 drivers
v000001e355935770_0 .net "Branch_o", 0 0, v000001e355930c10_0;  alias, 1 drivers
v000001e355934410_0 .net "MemRead_o", 0 0, v000001e355930ad0_0;  alias, 1 drivers
v000001e355934c30_0 .net "MemWrite_o", 0 0, v000001e355930cb0_0;  alias, 1 drivers
v000001e3559358b0_0 .net "MemtoReg_o", 0 0, v000001e3559311b0_0;  alias, 1 drivers
v000001e355935090_0 .net "RegWrite_o", 0 0, v000001e355934cd0_0;  alias, 1 drivers
v000001e355935130_0 .net "WB_RegWrite_i", 0 0, v000001e355938b10_0;  alias, 1 drivers
v000001e355935950_0 .net "WB_WriteAddr_i", 4 0, v000001e355939bf0_0;  alias, 1 drivers
v000001e355935db0_0 .net "WB_WriteData_i", 31 0, L_000001e35599aa50;  alias, 1 drivers
v000001e3559344b0_0 .net "Zero_o", 0 0, L_000001e35599a9b0;  alias, 1 drivers
v000001e355934550_0 .net *"_ivl_14", 31 0, L_000001e35599af50;  1 drivers
v000001e355936420_0 .net *"_ivl_16", 29 0, L_000001e35599b4f0;  1 drivers
L_000001e355942408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e355937d20_0 .net *"_ivl_18", 1 0, L_000001e355942408;  1 drivers
v000001e355937140_0 .net "branch_target_o", 31 0, L_000001e35599ba90;  alias, 1 drivers
v000001e3559367e0_0 .net "clk", 0 0, v000001e35593f650_0;  alias, 1 drivers
v000001e355936560_0 .net "funct", 5 0, L_000001e355940190;  1 drivers
v000001e3559364c0_0 .net "funct_o", 5 0, L_000001e35558b580;  alias, 1 drivers
v000001e3559371e0_0 .net "imm16", 15 0, L_000001e35593f3d0;  1 drivers
v000001e355937320_0 .net "imm_o", 31 0, L_000001e35599c0d0;  alias, 1 drivers
v000001e355937dc0_0 .net "instr_i", 31 0, v000001e3559373c0_0;  alias, 1 drivers
v000001e355937b40_0 .net "opcode", 5 0, L_000001e35593fc90;  1 drivers
v000001e355937820_0 .net "pc_plus4_i", 31 0, v000001e3559366a0_0;  alias, 1 drivers
v000001e3559378c0_0 .net "rd", 4 0, L_000001e35593fd30;  1 drivers
v000001e355937280_0 .net "rd_addr_o", 4 0, L_000001e35558b040;  alias, 1 drivers
v000001e355936e20_0 .net "rs", 4 0, L_000001e35593f6f0;  1 drivers
v000001e355936ce0_0 .net "rs_addr_o", 4 0, L_000001e35558b660;  alias, 1 drivers
v000001e355937500_0 .net "rs_data_o", 31 0, L_000001e355940910;  alias, 1 drivers
v000001e355936c40_0 .net "rst", 0 0, v000001e355940eb0_0;  alias, 1 drivers
v000001e3559361a0_0 .net "rt", 4 0, L_000001e355940050;  1 drivers
v000001e355936ba0_0 .net "rt_addr_o", 4 0, L_000001e35558b900;  alias, 1 drivers
v000001e355936880_0 .net "rt_data_o", 31 0, L_000001e355940690;  alias, 1 drivers
L_000001e35593fc90 .part v000001e3559373c0_0, 26, 6;
L_000001e35593f6f0 .part v000001e3559373c0_0, 21, 5;
L_000001e355940050 .part v000001e3559373c0_0, 16, 5;
L_000001e35593fd30 .part v000001e3559373c0_0, 11, 5;
L_000001e355940190 .part v000001e3559373c0_0, 0, 6;
L_000001e35593f3d0 .part v000001e3559373c0_0, 0, 16;
L_000001e35599a9b0 .cmp/eq 32, L_000001e355940910, L_000001e355940690;
L_000001e35599b4f0 .part L_000001e35599c0d0, 0, 30;
L_000001e35599af50 .concat [ 2 30 0 0], L_000001e355942408, L_000001e35599b4f0;
L_000001e35599ba90 .arith/sum 32, v000001e3559366a0_0, L_000001e35599af50;
S_000001e355502050 .scope module, "DEC" "Decoder" 8 58, 9 1 0, S_000001e355504e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 1 "MemtoReg_o";
    .port_info 3 /OUTPUT 1 "MemRead_o";
    .port_info 4 /OUTPUT 1 "MemWrite_o";
    .port_info 5 /OUTPUT 1 "ALUSrc_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "Branch_o";
v000001e355931110_0 .var "ALUOp_o", 1 0;
v000001e355930990_0 .var "ALUSrc_o", 0 0;
v000001e355930c10_0 .var "Branch_o", 0 0;
v000001e355930ad0_0 .var "MemRead_o", 0 0;
v000001e355930cb0_0 .var "MemWrite_o", 0 0;
v000001e3559311b0_0 .var "MemtoReg_o", 0 0;
v000001e355934cd0_0 .var "RegWrite_o", 0 0;
v000001e355935590_0 .net "instr_op_i", 5 0, L_000001e35593fc90;  alias, 1 drivers
E_000001e355572bc0 .event anyedge, v000001e355935590_0;
S_000001e3555021e0 .scope module, "RF" "Reg_File" 8 72, 10 1 0, S_000001e355504e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /OUTPUT 32 "RSdata_o";
    .port_info 5 /OUTPUT 32 "RTdata_o";
    .port_info 6 /INPUT 5 "RDaddr_i";
    .port_info 7 /INPUT 32 "RDdata_i";
    .port_info 8 /INPUT 1 "RegWrite_i";
L_000001e35558ba50 .functor AND 1, v000001e355938b10_0, L_000001e355941090, C4<1>, C4<1>;
L_000001e35558bc10 .functor AND 1, L_000001e35558ba50, L_000001e35593f290, C4<1>, C4<1>;
L_000001e35558b120 .functor AND 1, v000001e355938b10_0, L_000001e35593fbf0, C4<1>, C4<1>;
L_000001e35558afd0 .functor AND 1, L_000001e35558b120, L_000001e35593fe70, C4<1>, C4<1>;
v000001e355934a50_0 .net "RDaddr_i", 4 0, v000001e355939bf0_0;  alias, 1 drivers
v000001e355934230_0 .net "RDdata_i", 31 0, L_000001e35599aa50;  alias, 1 drivers
v000001e355935270_0 .net "RSaddr_i", 4 0, L_000001e35593f6f0;  alias, 1 drivers
v000001e3559353b0_0 .net "RSdata_o", 31 0, L_000001e355940910;  alias, 1 drivers
v000001e355934b90_0 .net "RTaddr_i", 4 0, L_000001e355940050;  alias, 1 drivers
v000001e355935450_0 .net "RTdata_o", 31 0, L_000001e355940690;  alias, 1 drivers
v000001e355935310_0 .net "RegWrite_i", 0 0, v000001e355938b10_0;  alias, 1 drivers
v000001e355935810_0 .net *"_ivl_0", 0 0, L_000001e355941090;  1 drivers
v000001e355935a90_0 .net *"_ivl_10", 0 0, L_000001e35593f290;  1 drivers
v000001e3559345f0_0 .net *"_ivl_13", 0 0, L_000001e35558bc10;  1 drivers
v000001e355934f50_0 .net *"_ivl_14", 31 0, L_000001e35593f790;  1 drivers
v000001e3559349b0_0 .net *"_ivl_16", 6 0, L_000001e35593f8d0;  1 drivers
L_000001e3559422e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e355934ff0_0 .net *"_ivl_19", 1 0, L_000001e3559422e8;  1 drivers
v000001e355935e50_0 .net *"_ivl_22", 0 0, L_000001e35593fbf0;  1 drivers
v000001e355935f90_0 .net *"_ivl_25", 0 0, L_000001e35558b120;  1 drivers
v000001e3559342d0_0 .net *"_ivl_26", 31 0, L_000001e355940a50;  1 drivers
L_000001e355942330 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3559354f0_0 .net *"_ivl_29", 26 0, L_000001e355942330;  1 drivers
v000001e355935ef0_0 .net *"_ivl_3", 0 0, L_000001e35558ba50;  1 drivers
L_000001e355942378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3559359f0_0 .net/2u *"_ivl_30", 31 0, L_000001e355942378;  1 drivers
v000001e355936030_0 .net *"_ivl_32", 0 0, L_000001e35593fe70;  1 drivers
v000001e355934690_0 .net *"_ivl_35", 0 0, L_000001e35558afd0;  1 drivers
v000001e355934190_0 .net *"_ivl_36", 31 0, L_000001e355940370;  1 drivers
v000001e355935630_0 .net *"_ivl_38", 6 0, L_000001e355940410;  1 drivers
v000001e355934af0_0 .net *"_ivl_4", 31 0, L_000001e355940870;  1 drivers
L_000001e3559423c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e3559356d0_0 .net *"_ivl_41", 1 0, L_000001e3559423c0;  1 drivers
L_000001e355942258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e355935b30_0 .net *"_ivl_7", 26 0, L_000001e355942258;  1 drivers
L_000001e3559422a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e355934730_0 .net/2u *"_ivl_8", 31 0, L_000001e3559422a0;  1 drivers
v000001e3559347d0_0 .net "clk", 0 0, v000001e35593f650_0;  alias, 1 drivers
v000001e355935bd0_0 .var/i "i", 31 0;
v000001e355934370 .array "registers", 31 0, 31 0;
v000001e355934e10_0 .net "rst", 0 0, v000001e355940eb0_0;  alias, 1 drivers
L_000001e355941090 .cmp/eq 5, L_000001e35593f6f0, v000001e355939bf0_0;
L_000001e355940870 .concat [ 5 27 0 0], v000001e355939bf0_0, L_000001e355942258;
L_000001e35593f290 .cmp/ne 32, L_000001e355940870, L_000001e3559422a0;
L_000001e35593f790 .array/port v000001e355934370, L_000001e35593f8d0;
L_000001e35593f8d0 .concat [ 5 2 0 0], L_000001e35593f6f0, L_000001e3559422e8;
L_000001e355940910 .functor MUXZ 32, L_000001e35593f790, L_000001e35599aa50, L_000001e35558bc10, C4<>;
L_000001e35593fbf0 .cmp/eq 5, L_000001e355940050, v000001e355939bf0_0;
L_000001e355940a50 .concat [ 5 27 0 0], v000001e355939bf0_0, L_000001e355942330;
L_000001e35593fe70 .cmp/ne 32, L_000001e355940a50, L_000001e355942378;
L_000001e355940370 .array/port v000001e355934370, L_000001e355940410;
L_000001e355940410 .concat [ 5 2 0 0], L_000001e355940050, L_000001e3559423c0;
L_000001e355940690 .functor MUXZ 32, L_000001e355940370, L_000001e35599aa50, L_000001e35558afd0, C4<>;
S_000001e3554feaf0 .scope module, "SE" "Sign_Extend" 8 92, 11 1 0, S_000001e355504e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v000001e355935c70_0 .net *"_ivl_1", 0 0, L_000001e355940af0;  1 drivers
v000001e355934eb0_0 .net *"_ivl_2", 15 0, L_000001e35599be50;  1 drivers
v000001e3559351d0_0 .net "data_i", 15 0, L_000001e35593f3d0;  alias, 1 drivers
v000001e355934870_0 .net "data_o", 31 0, L_000001e35599c0d0;  alias, 1 drivers
L_000001e355940af0 .part L_000001e35593f3d0, 15, 1;
LS_000001e35599be50_0_0 .concat [ 1 1 1 1], L_000001e355940af0, L_000001e355940af0, L_000001e355940af0, L_000001e355940af0;
LS_000001e35599be50_0_4 .concat [ 1 1 1 1], L_000001e355940af0, L_000001e355940af0, L_000001e355940af0, L_000001e355940af0;
LS_000001e35599be50_0_8 .concat [ 1 1 1 1], L_000001e355940af0, L_000001e355940af0, L_000001e355940af0, L_000001e355940af0;
LS_000001e35599be50_0_12 .concat [ 1 1 1 1], L_000001e355940af0, L_000001e355940af0, L_000001e355940af0, L_000001e355940af0;
L_000001e35599be50 .concat [ 4 4 4 4], LS_000001e35599be50_0_0, LS_000001e35599be50_0_4, LS_000001e35599be50_0_8, LS_000001e35599be50_0_12;
L_000001e35599c0d0 .concat [ 16 16 0 0], L_000001e35593f3d0, L_000001e35599be50;
S_000001e3554fec80 .scope module, "IF_ID_reg" "IF_ID" 3 68, 12 1 0, S_000001e35559dd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "IF_ID_Write";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "instr_o";
    .port_info 6 /OUTPUT 32 "pc_o";
v000001e355937460_0 .net "IF_ID_Write", 0 0, v000001e35593b9f0_0;  alias, 1 drivers
v000001e355936d80_0 .net "clk", 0 0, v000001e35593f650_0;  alias, 1 drivers
v000001e3559370a0_0 .net "instr_i", 31 0, L_000001e35558b890;  alias, 1 drivers
v000001e3559373c0_0 .var "instr_o", 31 0;
v000001e3559369c0_0 .net "pc_i", 31 0, L_000001e35593ff10;  alias, 1 drivers
v000001e3559366a0_0 .var "pc_o", 31 0;
v000001e355936ec0_0 .net "rst", 0 0, v000001e355940eb0_0;  alias, 1 drivers
S_000001e35551b260 .scope module, "IF_stage" "IF" 3 50, 13 10 0, S_000001e35559dd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "Branch_i";
    .port_info 4 /INPUT 1 "Zero_i";
    .port_info 5 /INPUT 32 "branch_target_i";
    .port_info 6 /OUTPUT 32 "instr_o";
    .port_info 7 /OUTPUT 32 "pc_plus4_o";
L_000001e35558b510 .functor AND 1, v000001e355930c10_0, L_000001e35599a9b0, C4<1>, C4<1>;
v000001e355937640_0 .net "Branch_i", 0 0, v000001e355930c10_0;  alias, 1 drivers
v000001e355937a00_0 .net "PC_Write", 0 0, v000001e35593ba90_0;  alias, 1 drivers
v000001e355936600_0 .net "Zero_i", 0 0, L_000001e35599a9b0;  alias, 1 drivers
L_000001e3559421c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e3559376e0_0 .net/2u *"_ivl_2", 31 0, L_000001e3559421c8;  1 drivers
v000001e355937780_0 .net *"_ivl_4", 31 0, L_000001e35593f1f0;  1 drivers
L_000001e355942210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e355937960_0 .net/2u *"_ivl_8", 31 0, L_000001e355942210;  1 drivers
v000001e355937be0_0 .net "branch_taken", 0 0, L_000001e35558b510;  1 drivers
v000001e355937e60_0 .net "branch_target_i", 31 0, L_000001e35599ba90;  alias, 1 drivers
v000001e355937fa0_0 .net "clk", 0 0, v000001e35593f650_0;  alias, 1 drivers
v000001e355936740_0 .net "instr_o", 31 0, L_000001e35558b890;  alias, 1 drivers
v000001e355937c80_0 .net "pc_next", 31 0, L_000001e3559402d0;  1 drivers
v000001e355936920_0 .net "pc_plus4_o", 31 0, L_000001e35593ff10;  alias, 1 drivers
v000001e355938040_0 .var "pc_reg", 31 0;
v000001e355936240_0 .net "rst", 0 0, v000001e355940eb0_0;  alias, 1 drivers
L_000001e35593f1f0 .arith/sum 32, v000001e355938040_0, L_000001e3559421c8;
L_000001e3559402d0 .functor MUXZ 32, L_000001e35593f1f0, L_000001e35599ba90, L_000001e35558b510, C4<>;
L_000001e35593ff10 .arith/sum 32, v000001e355938040_0, L_000001e355942210;
S_000001e35551b3f0 .scope module, "IMEM" "Instr_Memory" 13 51, 14 1 0, S_000001e35551b260;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_000001e35558b890 .functor BUFZ 32, L_000001e3559404b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e355936f60_0 .net *"_ivl_0", 31 0, L_000001e3559404b0;  1 drivers
v000001e355937aa0_0 .net *"_ivl_3", 29 0, L_000001e3559409b0;  1 drivers
v000001e3559375a0_0 .net "addr_i", 31 0, v000001e355938040_0;  1 drivers
v000001e355937f00_0 .net "instr_o", 31 0, L_000001e35558b890;  alias, 1 drivers
v000001e355937000 .array "memory", 255 0, 31 0;
L_000001e3559404b0 .array/port v000001e355937000, L_000001e3559409b0;
L_000001e3559409b0 .part v000001e355938040_0, 2, 30;
S_000001e355508260 .scope module, "MEM_WB_reg" "MEM_WB" 3 333, 15 1 0, S_000001e35559dd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 32 "read_data_i";
    .port_info 5 /INPUT 32 "ALU_i";
    .port_info 6 /INPUT 5 "rd_i";
    .port_info 7 /OUTPUT 1 "RegWrite_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /OUTPUT 32 "read_data_o";
    .port_info 10 /OUTPUT 32 "ALU_o";
    .port_info 11 /OUTPUT 5 "rd_o";
v000001e3559362e0_0 .net "ALU_i", 31 0, L_000001e35599cbe0;  alias, 1 drivers
v000001e355936a60_0 .var "ALU_o", 31 0;
v000001e355936380_0 .net "MemtoReg_i", 0 0, L_000001e35599c2b0;  alias, 1 drivers
v000001e355936b00_0 .var "MemtoReg_o", 0 0;
v000001e355939c90_0 .net "RegWrite_i", 0 0, L_000001e35599c470;  alias, 1 drivers
v000001e355938b10_0 .var "RegWrite_o", 0 0;
v000001e355938610_0 .net "clk", 0 0, v000001e35593f650_0;  alias, 1 drivers
v000001e355938f70_0 .net "rd_i", 4 0, L_000001e35599c4e0;  alias, 1 drivers
v000001e355939bf0_0 .var "rd_o", 4 0;
v000001e3559396f0_0 .net "read_data_i", 31 0, L_000001e35599acd0;  alias, 1 drivers
v000001e355938cf0_0 .var "read_data_o", 31 0;
v000001e355938430_0 .net "rst", 0 0, v000001e355940eb0_0;  alias, 1 drivers
S_000001e3555083f0 .scope module, "MEM_stage" "MEM" 3 305, 16 9 0, S_000001e35559dd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 32 "ALU_result_i";
    .port_info 7 /INPUT 32 "rt_data_i";
    .port_info 8 /INPUT 5 "dest_reg_i";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 1 "MemtoReg_o";
    .port_info 11 /OUTPUT 32 "read_data_o";
    .port_info 12 /OUTPUT 32 "ALU_result_o";
    .port_info 13 /OUTPUT 5 "dest_reg_o";
L_000001e35599c470 .functor BUFZ 1, v000001e355596600_0, C4<0>, C4<0>, C4<0>;
L_000001e35599c2b0 .functor BUFZ 1, v000001e355597aa0_0, C4<0>, C4<0>, C4<0>;
L_000001e35599cbe0 .functor BUFZ 32, v000001e355597000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e35599c4e0 .functor BUFZ 5, v000001e3555966a0_0, C4<00000>, C4<00000>, C4<00000>;
v000001e355938d90_0 .net "ALU_result_i", 31 0, v000001e355597000_0;  alias, 1 drivers
v000001e355939f10_0 .net "ALU_result_o", 31 0, L_000001e35599cbe0;  alias, 1 drivers
v000001e3559395b0_0 .net "MemRead_i", 0 0, v000001e355597320_0;  alias, 1 drivers
v000001e3559398d0_0 .net "MemWrite_i", 0 0, v000001e355596ce0_0;  alias, 1 drivers
v000001e355938e30_0 .net "MemtoReg_i", 0 0, v000001e355597aa0_0;  alias, 1 drivers
v000001e3559389d0_0 .net "MemtoReg_o", 0 0, L_000001e35599c2b0;  alias, 1 drivers
v000001e355939a10_0 .net "RegWrite_i", 0 0, v000001e355596600_0;  alias, 1 drivers
v000001e35593a050_0 .net "RegWrite_o", 0 0, L_000001e35599c470;  alias, 1 drivers
v000001e3559382f0_0 .net "clk", 0 0, v000001e35593f650_0;  alias, 1 drivers
v000001e355938570_0 .net "dest_reg_i", 4 0, v000001e3555966a0_0;  alias, 1 drivers
v000001e355939650_0 .net "dest_reg_o", 4 0, L_000001e35599c4e0;  alias, 1 drivers
v000001e3559393d0_0 .net "read_data_o", 31 0, L_000001e35599acd0;  alias, 1 drivers
v000001e355939010_0 .net "rst", 0 0, v000001e355940eb0_0;  alias, 1 drivers
v000001e355939790_0 .net "rt_data_i", 31 0, v000001e355597780_0;  alias, 1 drivers
S_000001e35553e570 .scope module, "DMEM" "DataMemory" 16 34, 17 5 0, S_000001e3555083f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead_i";
    .port_info 2 /INPUT 1 "MemWrite_i";
    .port_info 3 /INPUT 32 "addr_i";
    .port_info 4 /INPUT 32 "write_data_i";
    .port_info 5 /OUTPUT 32 "read_data_o";
v000001e355939d30_0 .net "MemRead_i", 0 0, v000001e355597320_0;  alias, 1 drivers
v000001e355939b50_0 .net "MemWrite_i", 0 0, v000001e355596ce0_0;  alias, 1 drivers
v000001e355939830_0 .net *"_ivl_0", 31 0, L_000001e35599b8b0;  1 drivers
v000001e355939dd0_0 .net *"_ivl_3", 29 0, L_000001e35599b310;  1 drivers
L_000001e355942498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e355938890_0 .net/2u *"_ivl_4", 31 0, L_000001e355942498;  1 drivers
v000001e355939e70_0 .net "addr_i", 31 0, v000001e355597000_0;  alias, 1 drivers
v000001e355938bb0_0 .net "clk", 0 0, v000001e35593f650_0;  alias, 1 drivers
v000001e355939510 .array "memory", 255 0, 31 0;
v000001e355938390_0 .net "read_data_o", 31 0, L_000001e35599acd0;  alias, 1 drivers
v000001e355938ed0_0 .net "write_data_i", 31 0, v000001e355597780_0;  alias, 1 drivers
E_000001e3555728c0 .event posedge, v000001e355597a00_0;
L_000001e35599b8b0 .array/port v000001e355939510, L_000001e35599b310;
L_000001e35599b310 .part v000001e355597000_0, 2, 30;
L_000001e35599acd0 .functor MUXZ 32, L_000001e355942498, L_000001e35599b8b0, v000001e355597320_0, C4<>;
S_000001e35553e700 .scope module, "WB_stage" "WB" 3 357, 18 8 0, S_000001e35559dd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RegWrite_i";
    .port_info 1 /INPUT 1 "MemtoReg_i";
    .port_info 2 /INPUT 32 "read_data_i";
    .port_info 3 /INPUT 32 "ALU_result_i";
    .port_info 4 /INPUT 5 "dest_reg_i";
    .port_info 5 /OUTPUT 1 "WB_RegWrite_o";
    .port_info 6 /OUTPUT 5 "WB_WriteAddr_o";
    .port_info 7 /OUTPUT 32 "WB_WriteData_o";
L_000001e35599cc50 .functor BUFZ 1, v000001e355938b10_0, C4<0>, C4<0>, C4<0>;
L_000001e35599ce10 .functor BUFZ 5, v000001e355939bf0_0, C4<00000>, C4<00000>, C4<00000>;
v000001e3559384d0_0 .net "ALU_result_i", 31 0, v000001e355936a60_0;  alias, 1 drivers
v000001e355938c50_0 .net "MemtoReg_i", 0 0, v000001e355936b00_0;  alias, 1 drivers
v000001e3559390b0_0 .net "RegWrite_i", 0 0, v000001e355938b10_0;  alias, 1 drivers
v000001e3559387f0_0 .net "WB_RegWrite_o", 0 0, L_000001e35599cc50;  alias, 1 drivers
v000001e355939150_0 .net "WB_WriteAddr_o", 4 0, L_000001e35599ce10;  alias, 1 drivers
v000001e355939970_0 .net "WB_WriteData_o", 31 0, L_000001e35599aa50;  alias, 1 drivers
v000001e3559391f0_0 .net "dest_reg_i", 4 0, v000001e355939bf0_0;  alias, 1 drivers
v000001e3559386b0_0 .net "read_data_i", 31 0, v000001e355938cf0_0;  alias, 1 drivers
L_000001e35599aa50 .functor MUXZ 32, v000001e355936a60_0, v000001e355938cf0_0, v000001e355936b00_0, C4<>;
S_000001e35593ae40 .scope module, "forward" "Forwarding_Unit" 3 208, 19 5 0, S_000001e35559dd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "ID_EX_rs";
    .port_info 1 /INPUT 5 "ID_EX_rt";
    .port_info 2 /INPUT 1 "EX_MEM_RegWrite";
    .port_info 3 /INPUT 5 "EX_MEM_rd";
    .port_info 4 /INPUT 1 "MEM_WB_RegWrite";
    .port_info 5 /INPUT 5 "MEM_WB_rd";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v000001e355938a70_0 .net "EX_MEM_RegWrite", 0 0, v000001e355596600_0;  alias, 1 drivers
v000001e355939290_0 .net "EX_MEM_rd", 4 0, v000001e3555966a0_0;  alias, 1 drivers
v000001e355938750_0 .var "ForwardA", 1 0;
v000001e355939330_0 .var "ForwardB", 1 0;
v000001e355939470_0 .net "ID_EX_rs", 4 0, v000001e355931750_0;  alias, 1 drivers
v000001e355938930_0 .net "ID_EX_rt", 4 0, v000001e355930850_0;  alias, 1 drivers
v000001e355939ab0_0 .net "MEM_WB_RegWrite", 0 0, v000001e355938b10_0;  alias, 1 drivers
v000001e355939fb0_0 .net "MEM_WB_rd", 4 0, v000001e355939bf0_0;  alias, 1 drivers
E_000001e355572400/0 .event anyedge, v000001e355596600_0, v000001e3555966a0_0, v000001e355930350_0, v000001e355935310_0;
E_000001e355572400/1 .event anyedge, v000001e355934a50_0, v000001e355931570_0;
E_000001e355572400 .event/or E_000001e355572400/0, E_000001e355572400/1;
S_000001e35593a1c0 .scope module, "hazard" "Hazard_Detection_Unit" 3 133, 20 5 0, S_000001e35559dd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ID_EX_MemRead";
    .port_info 1 /INPUT 5 "ID_EX_rt";
    .port_info 2 /INPUT 5 "IF_ID_rs";
    .port_info 3 /INPUT 5 "IF_ID_rt";
    .port_info 4 /OUTPUT 1 "PC_Write";
    .port_info 5 /OUTPUT 1 "IF_ID_Write";
    .port_info 6 /OUTPUT 1 "ID_EX_Flush";
v000001e3559381b0_0 .var "ID_EX_Flush", 0 0;
v000001e355938250_0 .net "ID_EX_MemRead", 0 0, v000001e355931b10_0;  alias, 1 drivers
v000001e35593bc70_0 .net "ID_EX_rt", 4 0, v000001e355930850_0;  alias, 1 drivers
v000001e35593b9f0_0 .var "IF_ID_Write", 0 0;
v000001e35593bef0_0 .net "IF_ID_rs", 4 0, L_000001e35558b660;  alias, 1 drivers
v000001e35593b810_0 .net "IF_ID_rt", 4 0, L_000001e35558b900;  alias, 1 drivers
v000001e35593ba90_0 .var "PC_Write", 0 0;
E_000001e355572a80 .event anyedge, v000001e3555969c0_0, v000001e355931570_0, v000001e355931c50_0, v000001e355930a30_0;
    .scope S_000001e35551b3f0;
T_0 ;
    %vpi_call 14 16 "$readmemb", "instruction.txt", v000001e355937000 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001e35551b260;
T_1 ;
    %wait E_000001e355572d80;
    %load/vec4 v000001e355936240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e355938040_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e355937a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001e355937c80_0;
    %assign/vec4 v000001e355938040_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e3554fec80;
T_2 ;
    %wait E_000001e355572d80;
    %load/vec4 v000001e355936ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3559373c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3559366a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001e355937460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001e3559370a0_0;
    %assign/vec4 v000001e3559373c0_0, 0;
    %load/vec4 v000001e3559369c0_0;
    %assign/vec4 v000001e3559366a0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e355502050;
T_3 ;
    %wait E_000001e355572bc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e355934cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3559311b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e355930ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e355930cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e355930990_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e355931110_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e355930c10_0, 0, 1;
    %load/vec4 v000001e355935590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e355934cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e355930990_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e355931110_0, 0, 2;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e355934cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3559311b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e355930ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e355930990_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e355931110_0, 0, 2;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e355930cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e355930990_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e355931110_0, 0, 2;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e355934cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e355930990_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e355931110_0, 0, 2;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e355930c10_0, 0, 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e3555021e0;
T_4 ;
    %wait E_000001e355572d80;
    %load/vec4 v000001e355934e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e355935bd0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e355935bd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e355935bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e355934370, 0, 4;
    %load/vec4 v000001e355935bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e355935bd0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e355935310_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v000001e355934a50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e355934230_0;
    %load/vec4 v000001e355934a50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e355934370, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e35593a1c0;
T_5 ;
    %wait E_000001e355572a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e35593ba90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e35593b9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3559381b0_0, 0, 1;
    %load/vec4 v000001e355938250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001e35593bc70_0;
    %load/vec4 v000001e35593bef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_5.3, 4;
    %load/vec4 v000001e35593bc70_0;
    %load/vec4 v000001e35593b810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_5.3;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e35593ba90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e35593b9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3559381b0_0, 0, 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e3555508f0;
T_6 ;
    %wait E_000001e355572d80;
    %load/vec4 v000001e355930710_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.2, 8;
    %load/vec4 v000001e355932010_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.2;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000001e355930490_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e355931b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e355931610_0, 0;
    %assign/vec4 v000001e3559317f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e355931430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3559314d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e3559305d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e355930210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3559308f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e355931a70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e355931750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e355930850_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e355931e30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e355931070_0;
    %assign/vec4 v000001e3559317f0_0, 0;
    %load/vec4 v000001e3559303f0_0;
    %assign/vec4 v000001e355931610_0, 0;
    %load/vec4 v000001e355931930_0;
    %assign/vec4 v000001e355931b10_0, 0;
    %load/vec4 v000001e355931390_0;
    %assign/vec4 v000001e355930490_0, 0;
    %load/vec4 v000001e3559312f0_0;
    %assign/vec4 v000001e355931430_0, 0;
    %load/vec4 v000001e355931890_0;
    %assign/vec4 v000001e3559314d0_0, 0;
    %load/vec4 v000001e3559316b0_0;
    %assign/vec4 v000001e3559305d0_0, 0;
    %load/vec4 v000001e355930670_0;
    %assign/vec4 v000001e355930210_0, 0;
    %load/vec4 v000001e355931250_0;
    %assign/vec4 v000001e3559308f0_0, 0;
    %load/vec4 v000001e355930d50_0;
    %assign/vec4 v000001e355931a70_0, 0;
    %load/vec4 v000001e355931c50_0;
    %assign/vec4 v000001e355931750_0, 0;
    %load/vec4 v000001e355930a30_0;
    %assign/vec4 v000001e355930850_0, 0;
    %load/vec4 v000001e355931f70_0;
    %assign/vec4 v000001e355931e30_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e35593ae40;
T_7 ;
    %wait E_000001e355572400;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e355938750_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e355939330_0, 0, 2;
    %load/vec4 v000001e355938a70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v000001e355939290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000001e355939290_0;
    %load/vec4 v000001e355939470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e355938750_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e355939ab0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.7, 10;
    %load/vec4 v000001e355939fb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v000001e355939fb0_0;
    %load/vec4 v000001e355939470_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e355938750_0, 0, 2;
T_7.4 ;
T_7.1 ;
    %load/vec4 v000001e355938a70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.11, 10;
    %load/vec4 v000001e355939290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.10, 9;
    %load/vec4 v000001e355939290_0;
    %load/vec4 v000001e355938930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e355939330_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v000001e355939ab0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.15, 10;
    %load/vec4 v000001e355939fb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v000001e355939fb0_0;
    %load/vec4 v000001e355938930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e355939330_0, 0, 2;
T_7.12 ;
T_7.9 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e355526390;
T_8 ;
    %wait E_000001e3555724c0;
    %load/vec4 v000001e355597460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001e355597500_0, 0, 32;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v000001e355597b40_0;
    %load/vec4 v000001e355596880_0;
    %and;
    %store/vec4 v000001e355597500_0, 0, 32;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v000001e355597b40_0;
    %load/vec4 v000001e355596880_0;
    %or;
    %store/vec4 v000001e355597500_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v000001e355597b40_0;
    %load/vec4 v000001e355596880_0;
    %add;
    %store/vec4 v000001e355597500_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v000001e355597b40_0;
    %load/vec4 v000001e355596880_0;
    %sub;
    %store/vec4 v000001e355597500_0, 0, 32;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v000001e355597b40_0;
    %load/vec4 v000001e355596880_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %store/vec4 v000001e355597500_0, 0, 32;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e355550df0;
T_9 ;
    %wait E_000001e355572540;
    %load/vec4 v000001e355596a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v000001e355931ed0_0;
    %store/vec4 v000001e355596920_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v000001e355931ed0_0;
    %store/vec4 v000001e355596920_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000001e3555976e0_0;
    %store/vec4 v000001e355596920_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000001e355596420_0;
    %store/vec4 v000001e355596920_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001e355550df0;
T_10 ;
    %wait E_000001e355572b80;
    %load/vec4 v000001e3555982c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %load/vec4 v000001e355930f30_0;
    %store/vec4 v000001e3559319d0_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v000001e355930f30_0;
    %store/vec4 v000001e3559319d0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v000001e3555976e0_0;
    %store/vec4 v000001e3559319d0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v000001e355596420_0;
    %store/vec4 v000001e3559319d0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e355550df0;
T_11 ;
    %wait E_000001e355572b00;
    %load/vec4 v000001e355597be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e355596c40_0, 0, 4;
    %jmp T_11.3;
T_11.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e355596c40_0, 0, 4;
    %jmp T_11.3;
T_11.1 ;
    %load/vec4 v000001e355930170_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e355596c40_0, 0, 4;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e355596c40_0, 0, 4;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e355596c40_0, 0, 4;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e355596c40_0, 0, 4;
    %jmp T_11.10;
T_11.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e355596c40_0, 0, 4;
    %jmp T_11.10;
T_11.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e355596c40_0, 0, 4;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.3;
T_11.3 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001e35559def0;
T_12 ;
    %wait E_000001e355572d80;
    %load/vec4 v000001e355598220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000001e355596ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e355597320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e355597aa0_0, 0;
    %assign/vec4 v000001e355596600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e355597000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e355597780_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e3555966a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001e355598180_0;
    %assign/vec4 v000001e355596600_0, 0;
    %load/vec4 v000001e3555973c0_0;
    %assign/vec4 v000001e355597aa0_0, 0;
    %load/vec4 v000001e3555970a0_0;
    %assign/vec4 v000001e355597320_0, 0;
    %load/vec4 v000001e3555980e0_0;
    %assign/vec4 v000001e355596ce0_0, 0;
    %load/vec4 v000001e3555971e0_0;
    %assign/vec4 v000001e355597000_0, 0;
    %load/vec4 v000001e355596b00_0;
    %assign/vec4 v000001e355597780_0, 0;
    %load/vec4 v000001e355597e60_0;
    %assign/vec4 v000001e3555966a0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e35553e570;
T_13 ;
    %wait E_000001e3555728c0;
    %load/vec4 v000001e355939b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v000001e355938ed0_0;
    %load/vec4 v000001e355939e70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e355939510, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001e355508260;
T_14 ;
    %wait E_000001e355572d80;
    %load/vec4 v000001e355938430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e355938b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e355936b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e355938cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e355936a60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e355939bf0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001e355939c90_0;
    %assign/vec4 v000001e355938b10_0, 0;
    %load/vec4 v000001e355936380_0;
    %assign/vec4 v000001e355936b00_0, 0;
    %load/vec4 v000001e3559396f0_0;
    %assign/vec4 v000001e355938cf0_0, 0;
    %load/vec4 v000001e3559362e0_0;
    %assign/vec4 v000001e355936a60_0, 0;
    %load/vec4 v000001e355938f70_0;
    %assign/vec4 v000001e355939bf0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001e35557ef80;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e35593f650_0, 0, 1;
T_15.0 ;
    %delay 5000, 0;
    %load/vec4 v000001e35593f650_0;
    %inv;
    %store/vec4 v000001e35593f650_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_000001e35557ef80;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e355940eb0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e355940eb0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000001e35557ef80;
T_17 ;
    %vpi_call 2 29 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e35557ef80 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 35 "$display", "=== Simulation Finished ===" {0 0 0};
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top_module.v";
    "./EX/EX_MEM.v";
    "./EX/EX.v";
    "./EX/ALU.v";
    "./ID/ID_EX.v";
    "./ID/ID.v";
    "./ID/decoder.v";
    "./ID/reg_file.v";
    "./ID/sign_extend.v";
    "./IF/IF_ID.v";
    "./IF/IF.v";
    "./IF/instruction_memory.v";
    "./MEM/MEM_WB.v";
    "./MEM/MEM.v";
    "./MEM/data_memory.v";
    "./WB/WB.v";
    "./common/forwarding_unit.v";
    "./common/hazard_detection_unit.v";
