

================================================================
== Vivado HLS Report for 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_8u_config18_s'
================================================================
* Date:           Thu Dec 12 22:34:51 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.015 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       73|       73| 0.439 us | 0.439 us |   73|   73|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                             |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s_fu_440  |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s  |       61|       61| 0.367 us | 0.367 us |   62|   62| function |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |        9|        9|         2|          1|          1|     9|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     34|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|    9733|   7758|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    492|    -|
|Register         |        -|      -|    1679|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|   11412|   8284|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|      10|     15|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s_fu_440  |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s  |        0|      5|  9733|  7758|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                        |                                                                  |        0|      5|  9733|  7758|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_in_fu_522_p2             |     +    |      0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op237  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op470  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln36_fu_516_p2        |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  34|          15|          12|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  297|         66|    1|         66|
    |ap_done                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   15|          3|    1|          3|
    |ap_phi_mux_i_in_0_phi_fu_432_p4  |    9|          2|    4|          8|
    |data_stream_V_data_0_V_blk_n     |    9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n     |    9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n     |    9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n     |    9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n     |    9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n     |    9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n     |    9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n     |    9|          2|    1|          2|
    |i_in_0_reg_428                   |    9|          2|    4|          8|
    |real_start                       |    9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n      |    9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n      |    9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n      |    9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n      |    9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n      |    9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n      |    9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n      |    9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n      |    9|          2|    1|          2|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  492|        109|   28|        121|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |  65|   0|   65|          0|
    |ap_done_reg                                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                   |   1|   0|    1|          0|
    |data_64_V_1_fu_124                                                                        |  20|   0|   20|          0|
    |data_64_V_2_fu_156                                                                        |  20|   0|   20|          0|
    |data_64_V_3_fu_188                                                                        |  20|   0|   20|          0|
    |data_64_V_4_fu_220                                                                        |  20|   0|   20|          0|
    |data_64_V_5_fu_252                                                                        |  20|   0|   20|          0|
    |data_64_V_6_fu_284                                                                        |  20|   0|   20|          0|
    |data_64_V_7_fu_316                                                                        |  20|   0|   20|          0|
    |data_64_V_8_fu_348                                                                        |  20|   0|   20|          0|
    |data_64_V_fu_92                                                                           |  20|   0|   20|          0|
    |data_65_V_1_fu_128                                                                        |  20|   0|   20|          0|
    |data_65_V_2_fu_160                                                                        |  20|   0|   20|          0|
    |data_65_V_3_fu_192                                                                        |  20|   0|   20|          0|
    |data_65_V_4_fu_224                                                                        |  20|   0|   20|          0|
    |data_65_V_5_fu_256                                                                        |  20|   0|   20|          0|
    |data_65_V_6_fu_288                                                                        |  20|   0|   20|          0|
    |data_65_V_7_fu_320                                                                        |  20|   0|   20|          0|
    |data_65_V_8_fu_352                                                                        |  20|   0|   20|          0|
    |data_65_V_fu_96                                                                           |  20|   0|   20|          0|
    |data_66_V_1_fu_132                                                                        |  20|   0|   20|          0|
    |data_66_V_2_fu_164                                                                        |  20|   0|   20|          0|
    |data_66_V_3_fu_196                                                                        |  20|   0|   20|          0|
    |data_66_V_4_fu_228                                                                        |  20|   0|   20|          0|
    |data_66_V_5_fu_260                                                                        |  20|   0|   20|          0|
    |data_66_V_6_fu_292                                                                        |  20|   0|   20|          0|
    |data_66_V_7_fu_324                                                                        |  20|   0|   20|          0|
    |data_66_V_8_fu_356                                                                        |  20|   0|   20|          0|
    |data_66_V_fu_100                                                                          |  20|   0|   20|          0|
    |data_67_V_1_fu_136                                                                        |  20|   0|   20|          0|
    |data_67_V_2_fu_168                                                                        |  20|   0|   20|          0|
    |data_67_V_3_fu_200                                                                        |  20|   0|   20|          0|
    |data_67_V_4_fu_232                                                                        |  20|   0|   20|          0|
    |data_67_V_5_fu_264                                                                        |  20|   0|   20|          0|
    |data_67_V_6_fu_296                                                                        |  20|   0|   20|          0|
    |data_67_V_7_fu_328                                                                        |  20|   0|   20|          0|
    |data_67_V_8_fu_360                                                                        |  20|   0|   20|          0|
    |data_67_V_fu_104                                                                          |  20|   0|   20|          0|
    |data_68_V_1_fu_140                                                                        |  20|   0|   20|          0|
    |data_68_V_2_fu_172                                                                        |  20|   0|   20|          0|
    |data_68_V_3_fu_204                                                                        |  20|   0|   20|          0|
    |data_68_V_4_fu_236                                                                        |  20|   0|   20|          0|
    |data_68_V_5_fu_268                                                                        |  20|   0|   20|          0|
    |data_68_V_6_fu_300                                                                        |  20|   0|   20|          0|
    |data_68_V_7_fu_332                                                                        |  20|   0|   20|          0|
    |data_68_V_8_fu_364                                                                        |  20|   0|   20|          0|
    |data_68_V_fu_108                                                                          |  20|   0|   20|          0|
    |data_69_V_1_fu_144                                                                        |  20|   0|   20|          0|
    |data_69_V_2_fu_176                                                                        |  20|   0|   20|          0|
    |data_69_V_3_fu_208                                                                        |  20|   0|   20|          0|
    |data_69_V_4_fu_240                                                                        |  20|   0|   20|          0|
    |data_69_V_5_fu_272                                                                        |  20|   0|   20|          0|
    |data_69_V_6_fu_304                                                                        |  20|   0|   20|          0|
    |data_69_V_7_fu_336                                                                        |  20|   0|   20|          0|
    |data_69_V_8_fu_368                                                                        |  20|   0|   20|          0|
    |data_69_V_fu_112                                                                          |  20|   0|   20|          0|
    |data_70_V_1_fu_148                                                                        |  20|   0|   20|          0|
    |data_70_V_2_fu_180                                                                        |  20|   0|   20|          0|
    |data_70_V_3_fu_212                                                                        |  20|   0|   20|          0|
    |data_70_V_4_fu_244                                                                        |  20|   0|   20|          0|
    |data_70_V_5_fu_276                                                                        |  20|   0|   20|          0|
    |data_70_V_6_fu_308                                                                        |  20|   0|   20|          0|
    |data_70_V_7_fu_340                                                                        |  20|   0|   20|          0|
    |data_70_V_8_fu_372                                                                        |  20|   0|   20|          0|
    |data_70_V_fu_116                                                                          |  20|   0|   20|          0|
    |data_71_V_1_fu_152                                                                        |  20|   0|   20|          0|
    |data_71_V_2_fu_184                                                                        |  20|   0|   20|          0|
    |data_71_V_3_fu_216                                                                        |  20|   0|   20|          0|
    |data_71_V_4_fu_248                                                                        |  20|   0|   20|          0|
    |data_71_V_5_fu_280                                                                        |  20|   0|   20|          0|
    |data_71_V_6_fu_312                                                                        |  20|   0|   20|          0|
    |data_71_V_7_fu_344                                                                        |  20|   0|   20|          0|
    |data_71_V_8_fu_376                                                                        |  20|   0|   20|          0|
    |data_71_V_fu_120                                                                          |  20|   0|   20|          0|
    |grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config18_s_fu_440_ap_start_reg  |   1|   0|    1|          0|
    |i_in_0_reg_428                                                                            |   4|   0|    4|          0|
    |i_in_reg_1676                                                                             |   4|   0|    4|          0|
    |icmp_ln36_reg_1672                                                                        |   1|   0|    1|          0|
    |start_once_reg                                                                            |   1|   0|    1|          0|
    |tmp_data_0_V_reg_2026                                                                     |  20|   0|   20|          0|
    |tmp_data_1_V_reg_2031                                                                     |  20|   0|   20|          0|
    |tmp_data_2_V_reg_2036                                                                     |  20|   0|   20|          0|
    |tmp_data_3_V_reg_2041                                                                     |  20|   0|   20|          0|
    |tmp_data_4_V_reg_2046                                                                     |  20|   0|   20|          0|
    |tmp_data_5_V_reg_2051                                                                     |  20|   0|   20|          0|
    |tmp_data_6_V_reg_2056                                                                     |  20|   0|   20|          0|
    |tmp_data_7_V_reg_2061                                                                     |  20|   0|   20|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     |1679|   0| 1679|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> | return value |
|ap_done                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> | return value |
|start_out                       | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> | return value |
|start_write                     | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,8u>,config18> | return value |
|data_stream_V_data_0_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_0_V                      |    pointer   |
|data_stream_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_0_V                      |    pointer   |
|data_stream_V_data_0_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_0_V                      |    pointer   |
|data_stream_V_data_1_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_1_V                      |    pointer   |
|data_stream_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_1_V                      |    pointer   |
|data_stream_V_data_1_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_1_V                      |    pointer   |
|data_stream_V_data_2_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_2_V                      |    pointer   |
|data_stream_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_2_V                      |    pointer   |
|data_stream_V_data_2_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_2_V                      |    pointer   |
|data_stream_V_data_3_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_3_V                      |    pointer   |
|data_stream_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_3_V                      |    pointer   |
|data_stream_V_data_3_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_3_V                      |    pointer   |
|data_stream_V_data_4_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_4_V                      |    pointer   |
|data_stream_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_4_V                      |    pointer   |
|data_stream_V_data_4_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_4_V                      |    pointer   |
|data_stream_V_data_5_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_5_V                      |    pointer   |
|data_stream_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_5_V                      |    pointer   |
|data_stream_V_data_5_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_5_V                      |    pointer   |
|data_stream_V_data_6_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_6_V                      |    pointer   |
|data_stream_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_6_V                      |    pointer   |
|data_stream_V_data_6_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_6_V                      |    pointer   |
|data_stream_V_data_7_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_7_V                      |    pointer   |
|data_stream_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_7_V                      |    pointer   |
|data_stream_V_data_7_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_7_V                      |    pointer   |
|res_stream_V_data_0_V_din       | out |   20|   ap_fifo  |                       res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_1_V_din       | out |   20|   ap_fifo  |                       res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_2_V_din       | out |   20|   ap_fifo  |                       res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_3_V_din       | out |   20|   ap_fifo  |                       res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_4_V_din       | out |   20|   ap_fifo  |                       res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_5_V_din       | out |   20|   ap_fifo  |                       res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_6_V_din       | out |   20|   ap_fifo  |                       res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_7_V_din       | out |   20|   ap_fifo  |                       res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                       res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_write     | out |    1|   ap_fifo  |                       res_stream_V_data_7_V                       |    pointer   |
+--------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

