VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN gcd ;
UNITS DISTANCE MICRONS 1000 ;
DIEAREA ( 0 0 ) ( 16200 16200 ) ;
ROW ROW_0 asap7sc7p5t 1080 1080 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_1 asap7sc7p5t 1080 1350 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_2 asap7sc7p5t 1080 1620 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_3 asap7sc7p5t 1080 1890 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_4 asap7sc7p5t 1080 2160 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_5 asap7sc7p5t 1080 2430 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_6 asap7sc7p5t 1080 2700 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_7 asap7sc7p5t 1080 2970 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_8 asap7sc7p5t 1080 3240 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_9 asap7sc7p5t 1080 3510 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_10 asap7sc7p5t 1080 3780 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_11 asap7sc7p5t 1080 4050 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_12 asap7sc7p5t 1080 4320 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_13 asap7sc7p5t 1080 4590 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_14 asap7sc7p5t 1080 4860 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_15 asap7sc7p5t 1080 5130 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_16 asap7sc7p5t 1080 5400 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_17 asap7sc7p5t 1080 5670 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_18 asap7sc7p5t 1080 5940 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_19 asap7sc7p5t 1080 6210 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_20 asap7sc7p5t 1080 6480 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_21 asap7sc7p5t 1080 6750 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_22 asap7sc7p5t 1080 7020 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_23 asap7sc7p5t 1080 7290 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_24 asap7sc7p5t 1080 7560 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_25 asap7sc7p5t 1080 7830 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_26 asap7sc7p5t 1080 8100 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_27 asap7sc7p5t 1080 8370 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_28 asap7sc7p5t 1080 8640 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_29 asap7sc7p5t 1080 8910 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_30 asap7sc7p5t 1080 9180 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_31 asap7sc7p5t 1080 9450 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_32 asap7sc7p5t 1080 9720 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_33 asap7sc7p5t 1080 9990 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_34 asap7sc7p5t 1080 10260 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_35 asap7sc7p5t 1080 10530 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_36 asap7sc7p5t 1080 10800 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_37 asap7sc7p5t 1080 11070 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_38 asap7sc7p5t 1080 11340 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_39 asap7sc7p5t 1080 11610 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_40 asap7sc7p5t 1080 11880 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_41 asap7sc7p5t 1080 12150 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_42 asap7sc7p5t 1080 12420 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_43 asap7sc7p5t 1080 12690 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_44 asap7sc7p5t 1080 12960 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_45 asap7sc7p5t 1080 13230 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_46 asap7sc7p5t 1080 13500 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_47 asap7sc7p5t 1080 13770 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_48 asap7sc7p5t 1080 14040 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_49 asap7sc7p5t 1080 14310 FS DO 260 BY 1 STEP 54 0 ;
ROW ROW_50 asap7sc7p5t 1080 14580 N DO 260 BY 1 STEP 54 0 ;
ROW ROW_51 asap7sc7p5t 1080 14850 FS DO 260 BY 1 STEP 54 0 ;
TRACKS X 116 DO 201 STEP 80 LAYER Pad ;
TRACKS Y 116 DO 201 STEP 80 LAYER Pad ;
TRACKS X 116 DO 201 STEP 80 LAYER M9 ;
TRACKS Y 116 DO 201 STEP 80 LAYER M9 ;
TRACKS X 116 DO 201 STEP 80 LAYER M8 ;
TRACKS Y 116 DO 201 STEP 80 LAYER M8 ;
TRACKS X 16 DO 253 STEP 64 LAYER M7 ;
TRACKS Y 16 DO 253 STEP 64 LAYER M7 ;
TRACKS X 60 DO 336 STEP 48 LAYER M6 ;
TRACKS Y 16 DO 253 STEP 64 LAYER M6 ;
TRACKS X 12 DO 338 STEP 48 LAYER M5 ;
TRACKS Y 12 DO 338 STEP 48 LAYER M5 ;
TRACKS X 45 DO 449 STEP 36 LAYER M4 ;
TRACKS Y 12 DO 338 STEP 48 LAYER M4 ;
TRACKS X 9 DO 450 STEP 36 LAYER M3 ;
TRACKS Y 9 DO 450 STEP 36 LAYER M3 ;
TRACKS X 9 DO 450 STEP 36 LAYER M2 ;
TRACKS X 9 DO 450 STEP 36 LAYER M2 ;
TRACKS X 9 DO 450 STEP 36 LAYER M2 ;
TRACKS X 9 DO 450 STEP 36 LAYER M2 ;
TRACKS X 9 DO 450 STEP 36 LAYER M2 ;
TRACKS X 9 DO 450 STEP 36 LAYER M2 ;
TRACKS X 9 DO 450 STEP 36 LAYER M2 ;
TRACKS Y 45 DO 60 STEP 270 LAYER M2 ;
TRACKS Y 81 DO 60 STEP 270 LAYER M2 ;
TRACKS Y 117 DO 60 STEP 270 LAYER M2 ;
TRACKS Y 153 DO 60 STEP 270 LAYER M2 ;
TRACKS Y 189 DO 60 STEP 270 LAYER M2 ;
TRACKS Y 225 DO 60 STEP 270 LAYER M2 ;
TRACKS Y 270 DO 59 STEP 270 LAYER M2 ;
TRACKS X 9 DO 450 STEP 36 LAYER M1 ;
TRACKS Y 9 DO 450 STEP 36 LAYER M1 ;
VIAS 2 ;
    - via1_2_14040_18_1_390_36_36 + VIARULE M2_M1 + CUTSIZE 18 18  + LAYERS M1 V1 M2  + CUTSPACING 18 18  + ENCLOSURE 0 0 2 0  + ROWCOL 1 390  ;
    - via5_6_120_288_1_2_58_322 + VIARULE M6_M5widePWR1p152 + CUTSIZE 24 288  + LAYERS M5 V5 M6  + CUTSPACING 34 34  + ENCLOSURE 19 0 0 0  + ROWCOL 1 2  ;
END VIAS
COMPONENTS 104 ;
    - PHY_EDGE_ROW_0_Left_52 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 1080 ) N ;
    - PHY_EDGE_ROW_0_Right_0 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 1080 ) FN ;
    - PHY_EDGE_ROW_10_Left_62 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 3780 ) N ;
    - PHY_EDGE_ROW_10_Right_10 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 3780 ) FN ;
    - PHY_EDGE_ROW_11_Left_63 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 4050 ) FS ;
    - PHY_EDGE_ROW_11_Right_11 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 4050 ) S ;
    - PHY_EDGE_ROW_12_Left_64 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 4320 ) N ;
    - PHY_EDGE_ROW_12_Right_12 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 4320 ) FN ;
    - PHY_EDGE_ROW_13_Left_65 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 4590 ) FS ;
    - PHY_EDGE_ROW_13_Right_13 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 4590 ) S ;
    - PHY_EDGE_ROW_14_Left_66 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 4860 ) N ;
    - PHY_EDGE_ROW_14_Right_14 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 4860 ) FN ;
    - PHY_EDGE_ROW_15_Left_67 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 5130 ) FS ;
    - PHY_EDGE_ROW_15_Right_15 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 5130 ) S ;
    - PHY_EDGE_ROW_16_Left_68 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 5400 ) N ;
    - PHY_EDGE_ROW_16_Right_16 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 5400 ) FN ;
    - PHY_EDGE_ROW_17_Left_69 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 5670 ) FS ;
    - PHY_EDGE_ROW_17_Right_17 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 5670 ) S ;
    - PHY_EDGE_ROW_18_Left_70 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 5940 ) N ;
    - PHY_EDGE_ROW_18_Right_18 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 5940 ) FN ;
    - PHY_EDGE_ROW_19_Left_71 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 6210 ) FS ;
    - PHY_EDGE_ROW_19_Right_19 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 6210 ) S ;
    - PHY_EDGE_ROW_1_Left_53 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 1350 ) FS ;
    - PHY_EDGE_ROW_1_Right_1 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 1350 ) S ;
    - PHY_EDGE_ROW_20_Left_72 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 6480 ) N ;
    - PHY_EDGE_ROW_20_Right_20 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 6480 ) FN ;
    - PHY_EDGE_ROW_21_Left_73 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 6750 ) FS ;
    - PHY_EDGE_ROW_21_Right_21 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 6750 ) S ;
    - PHY_EDGE_ROW_22_Left_74 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 7020 ) N ;
    - PHY_EDGE_ROW_22_Right_22 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 7020 ) FN ;
    - PHY_EDGE_ROW_23_Left_75 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 7290 ) FS ;
    - PHY_EDGE_ROW_23_Right_23 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 7290 ) S ;
    - PHY_EDGE_ROW_24_Left_76 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 7560 ) N ;
    - PHY_EDGE_ROW_24_Right_24 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 7560 ) FN ;
    - PHY_EDGE_ROW_25_Left_77 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 7830 ) FS ;
    - PHY_EDGE_ROW_25_Right_25 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 7830 ) S ;
    - PHY_EDGE_ROW_26_Left_78 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 8100 ) N ;
    - PHY_EDGE_ROW_26_Right_26 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 8100 ) FN ;
    - PHY_EDGE_ROW_27_Left_79 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 8370 ) FS ;
    - PHY_EDGE_ROW_27_Right_27 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 8370 ) S ;
    - PHY_EDGE_ROW_28_Left_80 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 8640 ) N ;
    - PHY_EDGE_ROW_28_Right_28 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 8640 ) FN ;
    - PHY_EDGE_ROW_29_Left_81 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 8910 ) FS ;
    - PHY_EDGE_ROW_29_Right_29 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 8910 ) S ;
    - PHY_EDGE_ROW_2_Left_54 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 1620 ) N ;
    - PHY_EDGE_ROW_2_Right_2 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 1620 ) FN ;
    - PHY_EDGE_ROW_30_Left_82 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 9180 ) N ;
    - PHY_EDGE_ROW_30_Right_30 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 9180 ) FN ;
    - PHY_EDGE_ROW_31_Left_83 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 9450 ) FS ;
    - PHY_EDGE_ROW_31_Right_31 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 9450 ) S ;
    - PHY_EDGE_ROW_32_Left_84 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 9720 ) N ;
    - PHY_EDGE_ROW_32_Right_32 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 9720 ) FN ;
    - PHY_EDGE_ROW_33_Left_85 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 9990 ) FS ;
    - PHY_EDGE_ROW_33_Right_33 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 9990 ) S ;
    - PHY_EDGE_ROW_34_Left_86 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 10260 ) N ;
    - PHY_EDGE_ROW_34_Right_34 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 10260 ) FN ;
    - PHY_EDGE_ROW_35_Left_87 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 10530 ) FS ;
    - PHY_EDGE_ROW_35_Right_35 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 10530 ) S ;
    - PHY_EDGE_ROW_36_Left_88 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 10800 ) N ;
    - PHY_EDGE_ROW_36_Right_36 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 10800 ) FN ;
    - PHY_EDGE_ROW_37_Left_89 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 11070 ) FS ;
    - PHY_EDGE_ROW_37_Right_37 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 11070 ) S ;
    - PHY_EDGE_ROW_38_Left_90 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 11340 ) N ;
    - PHY_EDGE_ROW_38_Right_38 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 11340 ) FN ;
    - PHY_EDGE_ROW_39_Left_91 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 11610 ) FS ;
    - PHY_EDGE_ROW_39_Right_39 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 11610 ) S ;
    - PHY_EDGE_ROW_3_Left_55 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 1890 ) FS ;
    - PHY_EDGE_ROW_3_Right_3 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 1890 ) S ;
    - PHY_EDGE_ROW_40_Left_92 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 11880 ) N ;
    - PHY_EDGE_ROW_40_Right_40 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 11880 ) FN ;
    - PHY_EDGE_ROW_41_Left_93 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 12150 ) FS ;
    - PHY_EDGE_ROW_41_Right_41 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 12150 ) S ;
    - PHY_EDGE_ROW_42_Left_94 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 12420 ) N ;
    - PHY_EDGE_ROW_42_Right_42 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 12420 ) FN ;
    - PHY_EDGE_ROW_43_Left_95 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 12690 ) FS ;
    - PHY_EDGE_ROW_43_Right_43 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 12690 ) S ;
    - PHY_EDGE_ROW_44_Left_96 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 12960 ) N ;
    - PHY_EDGE_ROW_44_Right_44 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 12960 ) FN ;
    - PHY_EDGE_ROW_45_Left_97 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 13230 ) FS ;
    - PHY_EDGE_ROW_45_Right_45 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 13230 ) S ;
    - PHY_EDGE_ROW_46_Left_98 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 13500 ) N ;
    - PHY_EDGE_ROW_46_Right_46 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 13500 ) FN ;
    - PHY_EDGE_ROW_47_Left_99 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 13770 ) FS ;
    - PHY_EDGE_ROW_47_Right_47 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 13770 ) S ;
    - PHY_EDGE_ROW_48_Left_100 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 14040 ) N ;
    - PHY_EDGE_ROW_48_Right_48 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 14040 ) FN ;
    - PHY_EDGE_ROW_49_Left_101 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 14310 ) FS ;
    - PHY_EDGE_ROW_49_Right_49 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 14310 ) S ;
    - PHY_EDGE_ROW_4_Left_56 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 2160 ) N ;
    - PHY_EDGE_ROW_4_Right_4 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 2160 ) FN ;
    - PHY_EDGE_ROW_50_Left_102 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 14580 ) N ;
    - PHY_EDGE_ROW_50_Right_50 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 14580 ) FN ;
    - PHY_EDGE_ROW_51_Left_103 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 14850 ) FS ;
    - PHY_EDGE_ROW_51_Right_51 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 14850 ) S ;
    - PHY_EDGE_ROW_5_Left_57 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 2430 ) FS ;
    - PHY_EDGE_ROW_5_Right_5 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 2430 ) S ;
    - PHY_EDGE_ROW_6_Left_58 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 2700 ) N ;
    - PHY_EDGE_ROW_6_Right_6 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 2700 ) FN ;
    - PHY_EDGE_ROW_7_Left_59 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 2970 ) FS ;
    - PHY_EDGE_ROW_7_Right_7 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 2970 ) S ;
    - PHY_EDGE_ROW_8_Left_60 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 3240 ) N ;
    - PHY_EDGE_ROW_8_Right_8 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 3240 ) FN ;
    - PHY_EDGE_ROW_9_Left_61 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 1080 3510 ) FS ;
    - PHY_EDGE_ROW_9_Right_9 TAPCELL_ASAP7_75t_R + SOURCE DIST + FIXED ( 15012 3510 ) S ;
END COMPONENTS
PINS 54 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 167 11532 ) N ;
    - req_msg[0] + NET req_msg[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 16033 2508 ) N ;
    - req_msg[10] + NET req_msg[10] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 16033 8844 ) N ;
    - req_msg[11] + NET req_msg[11] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 4140 167 ) N ;
    - req_msg[12] + NET req_msg[12] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 16033 6732 ) N ;
    - req_msg[13] + NET req_msg[13] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 12012 16033 ) N ;
    - req_msg[14] + NET req_msg[14] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 12588 167 ) N ;
    - req_msg[15] + NET req_msg[15] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 167 5196 ) N ;
    - req_msg[16] + NET req_msg[16] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 167 7308 ) N ;
    - req_msg[17] + NET req_msg[17] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 167 14700 ) N ;
    - req_msg[18] + NET req_msg[18] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 16033 3564 ) N ;
    - req_msg[19] + NET req_msg[19] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 9900 16033 ) N ;
    - req_msg[1] + NET req_msg[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 167 9420 ) N ;
    - req_msg[20] + NET req_msg[20] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 9420 167 ) N ;
    - req_msg[21] + NET req_msg[21] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 16033 4620 ) N ;
    - req_msg[22] + NET req_msg[22] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 16033 10956 ) N ;
    - req_msg[23] + NET req_msg[23] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 1452 16033 ) N ;
    - req_msg[24] + NET req_msg[24] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 167 10476 ) N ;
    - req_msg[25] + NET req_msg[25] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 16033 14124 ) N ;
    - req_msg[26] + NET req_msg[26] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 11532 167 ) N ;
    - req_msg[27] + NET req_msg[27] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 13644 167 ) N ;
    - req_msg[28] + NET req_msg[28] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 167 12588 ) N ;
    - req_msg[29] + NET req_msg[29] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 16033 1452 ) N ;
    - req_msg[2] + NET req_msg[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 6732 16033 ) N ;
    - req_msg[30] + NET req_msg[30] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 13068 16033 ) N ;
    - req_msg[31] + NET req_msg[31] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 167 3084 ) N ;
    - req_msg[3] + NET req_msg[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 8844 16033 ) N ;
    - req_msg[4] + NET req_msg[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 167 4140 ) N ;
    - req_msg[5] + NET req_msg[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 15180 16033 ) N ;
    - req_msg[6] + NET req_msg[6] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 16033 12012 ) N ;
    - req_msg[7] + NET req_msg[7] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 2508 16033 ) N ;
    - req_msg[8] + NET req_msg[8] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 10956 16033 ) N ;
    - req_msg[9] + NET req_msg[9] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 2028 167 ) N ;
    - req_rdy + NET req_rdy + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 972 167 ) N ;
    - req_val + NET req_val + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 4620 16033 ) N ;
    - reset + NET reset + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 16033 13068 ) N ;
    - resp_msg[0] + NET resp_msg[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 6252 167 ) N ;
    - resp_msg[10] + NET resp_msg[10] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 16033 9900 ) N ;
    - resp_msg[11] + NET resp_msg[11] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 14700 167 ) N ;
    - resp_msg[12] + NET resp_msg[12] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 7788 16033 ) N ;
    - resp_msg[13] + NET resp_msg[13] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 16033 5676 ) N ;
    - resp_msg[14] + NET resp_msg[14] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 3084 167 ) N ;
    - resp_msg[15] + NET resp_msg[15] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 5196 167 ) N ;
    - resp_msg[1] + NET resp_msg[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 7308 167 ) N ;
    - resp_msg[2] + NET resp_msg[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 167 2028 ) N ;
    - resp_msg[3] + NET resp_msg[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 8364 167 ) N ;
    - resp_msg[4] + NET resp_msg[4] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 167 8364 ) N ;
    - resp_msg[5] + NET resp_msg[5] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 14124 16033 ) N ;
    - resp_msg[6] + NET resp_msg[6] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 3564 16033 ) N ;
    - resp_msg[7] + NET resp_msg[7] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 5676 16033 ) N ;
    - resp_msg[8] + NET resp_msg[8] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M5 ( -12 -167 ) ( 12 167 )
        + PLACED ( 10476 167 ) N ;
    - resp_msg[9] + NET resp_msg[9] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 167 6252 ) N ;
    - resp_rdy + NET resp_rdy + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 167 13644 ) N ;
    - resp_val + NET resp_val + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER M4 ( -167 -12 ) ( 167 12 )
        + PLACED ( 16033 7788 ) N ;
END PINS
NETS 54 ;
    - clk ( PIN clk ) + USE SIGNAL ;
    - req_msg[0] ( PIN req_msg[0] ) + USE SIGNAL ;
    - req_msg[10] ( PIN req_msg[10] ) + USE SIGNAL ;
    - req_msg[11] ( PIN req_msg[11] ) + USE SIGNAL ;
    - req_msg[12] ( PIN req_msg[12] ) + USE SIGNAL ;
    - req_msg[13] ( PIN req_msg[13] ) + USE SIGNAL ;
    - req_msg[14] ( PIN req_msg[14] ) + USE SIGNAL ;
    - req_msg[15] ( PIN req_msg[15] ) + USE SIGNAL ;
    - req_msg[16] ( PIN req_msg[16] ) + USE SIGNAL ;
    - req_msg[17] ( PIN req_msg[17] ) + USE SIGNAL ;
    - req_msg[18] ( PIN req_msg[18] ) + USE SIGNAL ;
    - req_msg[19] ( PIN req_msg[19] ) + USE SIGNAL ;
    - req_msg[1] ( PIN req_msg[1] ) + USE SIGNAL ;
    - req_msg[20] ( PIN req_msg[20] ) + USE SIGNAL ;
    - req_msg[21] ( PIN req_msg[21] ) + USE SIGNAL ;
    - req_msg[22] ( PIN req_msg[22] ) + USE SIGNAL ;
    - req_msg[23] ( PIN req_msg[23] ) + USE SIGNAL ;
    - req_msg[24] ( PIN req_msg[24] ) + USE SIGNAL ;
    - req_msg[25] ( PIN req_msg[25] ) + USE SIGNAL ;
    - req_msg[26] ( PIN req_msg[26] ) + USE SIGNAL ;
    - req_msg[27] ( PIN req_msg[27] ) + USE SIGNAL ;
    - req_msg[28] ( PIN req_msg[28] ) + USE SIGNAL ;
    - req_msg[29] ( PIN req_msg[29] ) + USE SIGNAL ;
    - req_msg[2] ( PIN req_msg[2] ) + USE SIGNAL ;
    - req_msg[30] ( PIN req_msg[30] ) + USE SIGNAL ;
    - req_msg[31] ( PIN req_msg[31] ) + USE SIGNAL ;
    - req_msg[3] ( PIN req_msg[3] ) + USE SIGNAL ;
    - req_msg[4] ( PIN req_msg[4] ) + USE SIGNAL ;
    - req_msg[5] ( PIN req_msg[5] ) + USE SIGNAL ;
    - req_msg[6] ( PIN req_msg[6] ) + USE SIGNAL ;
    - req_msg[7] ( PIN req_msg[7] ) + USE SIGNAL ;
    - req_msg[8] ( PIN req_msg[8] ) + USE SIGNAL ;
    - req_msg[9] ( PIN req_msg[9] ) + USE SIGNAL ;
    - req_rdy ( PIN req_rdy ) + USE SIGNAL ;
    - req_val ( PIN req_val ) + USE SIGNAL ;
    - reset ( PIN reset ) + USE SIGNAL ;
    - resp_msg[0] ( PIN resp_msg[0] ) + USE SIGNAL ;
    - resp_msg[10] ( PIN resp_msg[10] ) + USE SIGNAL ;
    - resp_msg[11] ( PIN resp_msg[11] ) + USE SIGNAL ;
    - resp_msg[12] ( PIN resp_msg[12] ) + USE SIGNAL ;
    - resp_msg[13] ( PIN resp_msg[13] ) + USE SIGNAL ;
    - resp_msg[14] ( PIN resp_msg[14] ) + USE SIGNAL ;
    - resp_msg[15] ( PIN resp_msg[15] ) + USE SIGNAL ;
    - resp_msg[1] ( PIN resp_msg[1] ) + USE SIGNAL ;
    - resp_msg[2] ( PIN resp_msg[2] ) + USE SIGNAL ;
    - resp_msg[3] ( PIN resp_msg[3] ) + USE SIGNAL ;
    - resp_msg[4] ( PIN resp_msg[4] ) + USE SIGNAL ;
    - resp_msg[5] ( PIN resp_msg[5] ) + USE SIGNAL ;
    - resp_msg[6] ( PIN resp_msg[6] ) + USE SIGNAL ;
    - resp_msg[7] ( PIN resp_msg[7] ) + USE SIGNAL ;
    - resp_msg[8] ( PIN resp_msg[8] ) + USE SIGNAL ;
    - resp_msg[9] ( PIN resp_msg[9] ) + USE SIGNAL ;
    - resp_rdy ( PIN resp_rdy ) + USE SIGNAL ;
    - resp_val ( PIN resp_val ) + USE SIGNAL ;
END NETS
END DESIGN
