Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu May 11 10:59:24 2017
| Host         : SURFACE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Cortex_A9_wrapper_timing_summary_routed.rpt -rpx Cortex_A9_wrapper_timing_summary_routed.rpx
| Design       : Cortex_A9_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.293    -8254.895                  13331                53330        0.053        0.000                      0                53330        3.750        0.000                       0                 26298  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -2.293    -8254.895                  13331                53316        0.053        0.000                      0                53316        3.750        0.000                       0                 26298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.738        0.000                      0                   14        0.872        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        13331  Failing Endpoints,  Worst Slack       -2.293ns,  Total Violation    -8254.894ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.293ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.712ns  (logic 7.307ns (62.391%)  route 4.405ns (37.609%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.653     2.947    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=89, routed)          1.709     5.112    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/A1
    SLICE_X32Y100        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     5.236 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/SP/O
                         net (fo=1, routed)           0.575     5.811    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30_n_0
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.124     5.935 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_2/O
                         net (fo=4, routed)           0.567     6.502    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[15]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    10.538 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.540    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.058 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[2]
                         net (fo=2, routed)           1.037    13.095    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_103
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.124    13.219 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2/O
                         net (fo=1, routed)           0.000    13.219    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.595 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.712    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.829 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.829    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_1_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.144 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_2/O[3]
                         net (fo=1, routed)           0.515    14.659    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/DIA1
    SLICE_X38Y103        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.653    12.832    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/WCLK
    SLICE_X38Y103        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X38Y103        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.441    12.366    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                         -14.659    
  -------------------------------------------------------------------
                         slack                                 -2.293    

Slack (VIOLATED) :        -2.243ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.673ns  (logic 7.315ns (62.668%)  route 4.358ns (37.332%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.653     2.947    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=89, routed)          1.709     5.112    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/A1
    SLICE_X32Y100        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     5.236 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/SP/O
                         net (fo=1, routed)           0.575     5.811    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30_n_0
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.124     5.935 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_2/O
                         net (fo=4, routed)           0.567     6.502    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[15]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    10.538 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.540    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.058 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[2]
                         net (fo=2, routed)           1.037    13.095    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_103
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.124    13.219 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2/O
                         net (fo=1, routed)           0.000    13.219    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.595 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.712    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.829 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.829    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_1_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.152 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_2/O[1]
                         net (fo=1, routed)           0.468    14.620    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/DIC1
    SLICE_X38Y102        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.654    12.833    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/WCLK
    SLICE_X38Y102        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X38Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431    12.377    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                         -14.620    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.136ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.557ns  (logic 7.198ns (62.285%)  route 4.359ns (37.715%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.653     2.947    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=89, routed)          1.709     5.112    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/A1
    SLICE_X32Y100        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     5.236 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/SP/O
                         net (fo=1, routed)           0.575     5.811    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30_n_0
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.124     5.935 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_2/O
                         net (fo=4, routed)           0.567     6.502    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[15]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    10.538 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.540    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.058 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[2]
                         net (fo=2, routed)           1.037    13.095    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_103
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.124    13.219 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2/O
                         net (fo=1, routed)           0.000    13.219    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.595 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.712    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.035 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_1/O[1]
                         net (fo=1, routed)           0.469    14.504    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/DIA1
    SLICE_X38Y102        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.654    12.833    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/WCLK
    SLICE_X38Y102        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X38Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.440    12.368    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         12.368    
                         arrival time                         -14.504    
  -------------------------------------------------------------------
                         slack                                 -2.136    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.559ns  (logic 7.190ns (62.205%)  route 4.369ns (37.795%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.653     2.947    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=89, routed)          1.709     5.112    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/A1
    SLICE_X32Y100        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     5.236 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/SP/O
                         net (fo=1, routed)           0.575     5.811    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30_n_0
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.124     5.935 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_2/O
                         net (fo=4, routed)           0.567     6.502    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[15]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    10.538 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.540    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.058 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[2]
                         net (fo=2, routed)           1.037    13.095    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_103
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.124    13.219 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2/O
                         net (fo=1, routed)           0.000    13.219    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.595 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.712    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.027 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_1/O[3]
                         net (fo=1, routed)           0.479    14.506    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/DIB1
    SLICE_X38Y102        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.654    12.833    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/WCLK
    SLICE_X38Y102        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X38Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.411    12.397    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         12.397    
                         arrival time                         -14.506    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.077ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.599ns  (logic 7.231ns (62.340%)  route 4.368ns (37.660%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.653     2.947    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=89, routed)          1.709     5.112    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/A1
    SLICE_X32Y100        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     5.236 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/SP/O
                         net (fo=1, routed)           0.575     5.811    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30_n_0
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.124     5.935 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_2/O
                         net (fo=4, routed)           0.567     6.502    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[15]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    10.538 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.540    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.058 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[2]
                         net (fo=2, routed)           1.037    13.095    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_103
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.124    13.219 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2/O
                         net (fo=1, routed)           0.000    13.219    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.595 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.712    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.829 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.829    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_1_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.068 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_2/O[2]
                         net (fo=1, routed)           0.479    14.546    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/DIA0
    SLICE_X38Y103        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.653    12.832    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/WCLK
    SLICE_X38Y103        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/RAMA/CLK
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X38Y103        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.338    12.469    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         12.469    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                 -2.077    

Slack (VIOLATED) :        -1.997ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.496ns  (logic 7.114ns (61.884%)  route 4.382ns (38.116%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.653     2.947    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=89, routed)          1.709     5.112    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/A1
    SLICE_X32Y100        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     5.236 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/SP/O
                         net (fo=1, routed)           0.575     5.811    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30_n_0
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.124     5.935 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_2/O
                         net (fo=4, routed)           0.567     6.502    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[15]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    10.538 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.540    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.058 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[2]
                         net (fo=2, routed)           1.037    13.095    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_103
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.124    13.219 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2/O
                         net (fo=1, routed)           0.000    13.219    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.595 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.712    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.951 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_1/O[2]
                         net (fo=1, routed)           0.492    14.443    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/DIB0
    SLICE_X38Y102        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.654    12.833    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/WCLK
    SLICE_X38Y102        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMB/CLK
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X38Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.362    12.446    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                         -14.443    
  -------------------------------------------------------------------
                         slack                                 -1.997    

Slack (VIOLATED) :        -1.990ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.441ns  (logic 7.081ns (61.894%)  route 4.360ns (38.106%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.653     2.947    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=89, routed)          1.709     5.112    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/A1
    SLICE_X32Y100        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     5.236 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/SP/O
                         net (fo=1, routed)           0.575     5.811    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30_n_0
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.124     5.935 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_2/O
                         net (fo=4, routed)           0.567     6.502    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[15]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    10.538 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.540    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.058 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[2]
                         net (fo=2, routed)           1.037    13.095    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_103
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.124    13.219 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2/O
                         net (fo=1, routed)           0.000    13.219    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.595 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.918 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1/O[1]
                         net (fo=1, routed)           0.470    14.388    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23/DIB1
    SLICE_X38Y101        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.654    12.833    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23/WCLK
    SLICE_X38Y101        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X38Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.410    12.398    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                 -1.990    

Slack (VIOLATED) :        -1.971ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.500ns  (logic 7.094ns (61.685%)  route 4.406ns (38.315%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.653     2.947    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=89, routed)          1.709     5.112    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/A1
    SLICE_X32Y100        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     5.236 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/SP/O
                         net (fo=1, routed)           0.575     5.811    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30_n_0
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.124     5.935 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_2/O
                         net (fo=4, routed)           0.567     6.502    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[15]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    10.538 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.540    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.058 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[2]
                         net (fo=2, routed)           1.037    13.095    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_103
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.124    13.219 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2/O
                         net (fo=1, routed)           0.000    13.219    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.595 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.712    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.931 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_1/O[0]
                         net (fo=1, routed)           0.517    14.447    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/DIA0
    SLICE_X38Y102        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.654    12.833    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/WCLK
    SLICE_X38Y102        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMA/CLK
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X38Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.332    12.476    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                 -1.971    

Slack (VIOLATED) :        -1.927ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.442ns  (logic 7.211ns (63.020%)  route 4.231ns (36.980%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.653     2.947    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=89, routed)          1.709     5.112    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/A1
    SLICE_X32Y100        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     5.236 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/SP/O
                         net (fo=1, routed)           0.575     5.811    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30_n_0
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.124     5.935 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_2/O
                         net (fo=4, routed)           0.567     6.502    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[15]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    10.538 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.540    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.058 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[2]
                         net (fo=2, routed)           1.037    13.095    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_103
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.124    13.219 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2/O
                         net (fo=1, routed)           0.000    13.219    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.595 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.712 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.712    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.829 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.829    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_1_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.048 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29_i_2/O[0]
                         net (fo=1, routed)           0.342    14.389    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/DIC0
    SLICE_X38Y102        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.654    12.833    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/WCLK
    SLICE_X38Y102        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMC/CLK
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X38Y102        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.346    12.462    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                         -14.389    
  -------------------------------------------------------------------
                         slack                                 -1.927    

Slack (VIOLATED) :        -1.859ns  (required time - arrival time)
  Source:                 Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.288ns  (logic 7.073ns (62.657%)  route 4.215ns (37.343%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=1 RAMS32=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.653     2.947    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/i_reg[1]/Q
                         net (fo=89, routed)          1.709     5.112    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/A1
    SLICE_X32Y100        RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     5.236 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30/SP/O
                         net (fo=1, routed)           0.575     5.811    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__30_n_0
    SLICE_X35Y100        LUT3 (Prop_lut3_I0_O)        0.124     5.935 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in_i_2/O
                         net (fo=4, routed)           0.567     6.502    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_out[15]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    10.538 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.540    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__0_n_106
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.058 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1/P[2]
                         net (fo=2, routed)           1.037    13.095    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/p_1_in__1_n_103
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.124    13.219 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2/O
                         net (fo=1, routed)           0.000    13.219    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.595 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.595    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_12_17_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.910 r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23_i_1/O[3]
                         net (fo=1, routed)           0.326    14.235    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23/DIC1
    SLICE_X38Y101        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.654    12.833    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23/WCLK
    SLICE_X38Y101        RAMD32                                       r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X38Y101        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.432    12.376    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                 -1.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.245ns (45.798%)  route 0.290ns (54.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.574     0.910    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.290     1.348    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.097     1.445 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.445    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[29]_i_1__0_n_0
    SLICE_X26Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.930     1.296    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.209ns (38.604%)  route 0.332ns (61.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.558     0.894    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y96         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.332     1.390    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X32Y103        LUT4 (Prop_lut4_I3_O)        0.045     1.435 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.435    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[0]_i_1_n_0
    SLICE_X32Y103        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.911     1.277    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y103        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X32Y103        FDRE (Hold_fdre_C_D)         0.120     1.362    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.424%)  route 0.163ns (53.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.655     0.991    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y104        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.163     1.295    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y104        SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.930     1.296    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y104        SRL16E                                       r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.268     1.028    
    SLICE_X30Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.211    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.267%)  route 0.170ns (47.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.639     0.975    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=1, routed)           0.170     1.286    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/slv_reg0_reg[31][27]
    SLICE_X43Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.331 r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.331    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/reg_data_out[27]
    SLICE_X43Y99         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.825     1.191    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X43Y99         FDRE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.148ns (31.118%)  route 0.328ns (68.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.557     0.893    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X36Y97         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.328     1.368    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[61][23]
    SLICE_X36Y102        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.911     1.277    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X36Y102        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y102        FDRE (Hold_fdre_C_D)         0.034     1.276    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.299%)  route 0.324ns (69.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.639     0.975    Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y102        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  Cortex_A9_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.324     1.440    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X32Y97         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.826     1.192    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.340    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.656     0.992    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.189     1.322    Cortex_A9_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.885     1.251    Cortex_A9_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Cortex_A9_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    Cortex_A9_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.246ns (44.251%)  route 0.310ns (55.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.577     0.913    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.148     1.061 f  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=7, routed)           0.310     1.371    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[40]
    SLICE_X28Y105        LUT6 (Prop_lut6_I1_O)        0.098     1.469 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_boundary_axaddr_r[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.469    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][2]
    SLICE_X28Y105        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.930     1.296    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y105        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X28Y105        FDRE (Hold_fdre_C_D)         0.092     1.353    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.209ns (34.942%)  route 0.389ns (65.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.574     0.910    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[23]/Q
                         net (fo=1, routed)           0.389     1.463    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[23]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.508 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.508    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[23]_i_1__0_n_0
    SLICE_X26Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.930     1.296    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[23]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.576     0.912    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y93         FDRE                                         r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.100     1.153    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X30Y92         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.843     1.209    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.036    Cortex_A9_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X41Y101   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y97    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y97    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y97    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y97    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y97    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X39Y97    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y102   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X42Y103   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y103   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__23/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y103   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__25/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y103   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__27/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y103   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__29/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y105   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__9/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y103   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y103   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y103   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y103   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y103   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputY_reg_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y101   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y99    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y101   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y99    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y101   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y99    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y101   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y99    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y99    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X32Y101   Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/memInputX_reg_0_15_0_0__16/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.872ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 0.642ns (11.416%)  route 4.982ns (88.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.664 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.651     2.945    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           1.246     4.709    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.833 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          3.736     8.569    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X38Y31         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.485    12.665    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X38Y31         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]/C
                         clock pessimism              0.115    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X38Y31         FDCE (Recov_fdce_C_CLR)     -0.319    12.306    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 0.642ns (11.416%)  route 4.982ns (88.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.664 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.651     2.945    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           1.246     4.709    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.833 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          3.736     8.569    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X38Y31         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.485    12.665    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X38Y31         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep/C
                         clock pessimism              0.115    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X38Y31         FDCE (Recov_fdce_C_CLR)     -0.319    12.306    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 0.642ns (11.416%)  route 4.982ns (88.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.664 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.651     2.945    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           1.246     4.709    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.833 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          3.736     8.569    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X38Y31         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.485    12.665    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X38Y31         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__0/C
                         clock pessimism              0.115    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X38Y31         FDCE (Recov_fdce_C_CLR)     -0.319    12.306    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 0.642ns (11.416%)  route 4.982ns (88.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.664 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.651     2.945    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           1.246     4.709    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.833 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          3.736     8.569    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X38Y31         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.485    12.665    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X38Y31         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__2/C
                         clock pessimism              0.115    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X38Y31         FDCE (Recov_fdce_C_CLR)     -0.319    12.306    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.642ns (12.258%)  route 4.596ns (87.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.651     2.945    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           1.246     4.709    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.833 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          3.350     8.183    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X35Y38         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.493    12.673    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X35Y38         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.642ns (12.258%)  route 4.596ns (87.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.651     2.945    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           1.246     4.709    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.833 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          3.350     8.183    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X35Y38         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.493    12.673    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X35Y38         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__1/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.642ns (12.258%)  route 4.596ns (87.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.651     2.945    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           1.246     4.709    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.833 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          3.350     8.183    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X35Y38         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.493    12.673    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X35Y38         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.642ns (12.258%)  route 4.596ns (87.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.651     2.945    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           1.246     4.709    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.833 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          3.350     8.183    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X35Y38         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.493    12.673    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X35Y38         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.642ns (12.258%)  route 4.596ns (87.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.651     2.945    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           1.246     4.709    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.833 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          3.350     8.183    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X35Y38         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.493    12.673    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X35Y38         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__0/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.642ns (12.258%)  route 4.596ns (87.742%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.651     2.945    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           1.246     4.709    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.124     4.833 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          3.350     8.183    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X35Y38         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       1.493    12.673    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X35Y38         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__1/C
                         clock pessimism              0.115    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  4.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.237%)  route 0.588ns (73.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.556     0.892    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.338     1.394    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aresetn
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         0.250     1.688    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/SR[0]
    SLICE_X40Y99         FDCE                                         f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.825     1.191    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X40Y99         FDCE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[1]/C
                         clock pessimism             -0.282     0.909    
    SLICE_X40Y99         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.209ns (26.237%)  route 0.588ns (73.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.556     0.892    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.338     1.394    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aresetn
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         0.250     1.688    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/SR[0]
    SLICE_X40Y99         FDCE                                         f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.825     1.191    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X40Y99         FDCE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[2]/C
                         clock pessimism             -0.282     0.909    
    SLICE_X40Y99         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.209ns (15.498%)  route 1.140ns (84.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.556     0.892    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.338     1.394    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aresetn
    SLICE_X40Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=108, routed)         0.801     2.240    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/SR[0]
    SLICE_X39Y105        FDCE                                         f  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.910     1.276    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/s00_axi_aclk
    SLICE_X39Y105        FDCE                                         r  Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X39Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.149    Cortex_A9_i/handshake/inst/handshake_v1_0_S00_AXI_inst/kmd1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.929ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.209ns (9.907%)  route 1.901ns (90.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.556     0.892    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.471     1.526    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          1.430     3.001    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X35Y38         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.828     1.194    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X35Y38         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]/C
                         clock pessimism             -0.030     1.164    
    SLICE_X35Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.209ns (9.907%)  route 1.901ns (90.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.556     0.892    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.471     1.526    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          1.430     3.001    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X35Y38         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.828     1.194    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X35Y38         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__1/C
                         clock pessimism             -0.030     1.164    
    SLICE_X35Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.209ns (9.907%)  route 1.901ns (90.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.556     0.892    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.471     1.526    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          1.430     3.001    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X35Y38         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.828     1.194    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X35Y38         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]/C
                         clock pessimism             -0.030     1.164    
    SLICE_X35Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.209ns (9.907%)  route 1.901ns (90.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.556     0.892    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.471     1.526    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          1.430     3.001    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X35Y38         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.828     1.194    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X35Y38         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep/C
                         clock pessimism             -0.030     1.164    
    SLICE_X35Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.209ns (9.907%)  route 1.901ns (90.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.556     0.892    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.471     1.526    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          1.430     3.001    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X35Y38         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.828     1.194    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X35Y38         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__0/C
                         clock pessimism             -0.030     1.164    
    SLICE_X35Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.209ns (9.907%)  route 1.901ns (90.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.556     0.892    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.471     1.526    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          1.430     3.001    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X35Y38         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.828     1.194    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X35Y38         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__1/C
                         clock pessimism             -0.030     1.164    
    SLICE_X35Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.929ns  (arrival time - required time)
  Source:                 Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__2/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.209ns (9.907%)  route 1.901ns (90.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.556     0.892    Cortex_A9_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X42Y95         FDRE                                         r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Cortex_A9_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=5, routed)           0.471     1.526    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aresetn
    SLICE_X43Y100        LUT1 (Prop_lut1_I0_O)        0.045     1.571 f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/axi_awready_i_1/O
                         net (fo=86, routed)          1.430     3.001    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/p_0_in
    SLICE_X35Y38         FDCE                                         f  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Cortex_A9_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Cortex_A9_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Cortex_A9_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=26301, routed)       0.828     1.194    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/s_axi_aclk
    SLICE_X35Y38         FDCE                                         r  Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__2/C
                         clock pessimism             -0.030     1.164    
    SLICE_X35Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    Cortex_A9_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/kmd1/state_reg[2]_rep__2
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  1.929    





