AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/453d/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/453d/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
UART_Engine.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/453d/hdl/UART_Engine.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
UART_Manager.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/453d/hdl/UART_Manager.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
AXI4Stream_UART_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/453d/hdl/AXI4Stream_UART_v1_0.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1_AXI4Stream_UART_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_AXI4Stream_UART_0_0/sim/design_1_AXI4Stream_UART_0_0.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1_jstk_uart_bridge_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_jstk_uart_bridge_0_0/sim/design_1_jstk_uart_bridge_0_0.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1_rst_clk_wiz_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"incdir="../../../../deneme_uart.gen/sources_1/bd/design_1/ipshared/d0f7"
glbl.v,Verilog,xil_defaultlib,glbl.v
