INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'edan' on host 'desktop-hgokhaj' (Windows NT_amd64 version 6.2) on Sun Nov 13 23:19:11 +0800 2022
INFO: [HLS 200-10] In directory 'C:/Users/edan/Desktop/serialization'
Sourcing Tcl script 'C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project serialization_HLS 
INFO: [HLS 200-10] Opening project 'C:/Users/edan/Desktop/serialization/serialization_HLS'.
INFO: [HLS 200-1510] Running: set_top dut 
INFO: [HLS 200-1510] Running: add_files top.hpp 
INFO: [HLS 200-10] Adding design file 'top.hpp' to the project
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb data/var_data.arrow -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'data/var_data.arrow' to the project
INFO: [HLS 200-1510] Running: add_files -tb data/var.obj -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'data/var.obj' to the project
INFO: [HLS 200-1510] Running: add_files -tb test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb data/mix_data.arrow -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'data/mix_data.arrow' to the project
INFO: [HLS 200-1510] Running: add_files -tb data/mix.obj -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'data/mix.obj' to the project
INFO: [HLS 200-1510] Running: add_files -tb data/fix_data.arrow -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'data/fix_data.arrow' to the project
INFO: [HLS 200-1510] Running: add_files -tb data/fix.obj -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'data/fix.obj' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/edan/Desktop/serialization/serialization_HLS/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0 
INFO: [HLS 200-1510] Running: source ./serialization_HLS/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dut dut 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 120000 dut src_buff 
INFO: [HLS 200-1510] Running: set_directive_interface -mode m_axi -depth 120000 dut dst_buff 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2022.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_dut.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_dut_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: golden file 65544 bytes read successfully.
INFO: input file 104478 bytes read successfully.
INFO: dut running...
INFO: result check running...
INFO: ========= Test PASS ========
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\edan\Desktop\serialization\serialization_HLS\solution1\sim\verilog>set PATH= 

C:\Users\edan\Desktop\serialization\serialization_HLS\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_dut_top glbl -Oenable_linking_all_libraries  -prj dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s dut -debug wave 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dut_top glbl -Oenable_linking_all_libraries -prj dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s dut -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_164_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_164_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_177_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_177_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_204_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_204_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_231_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_231_20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_40_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_40_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module dut_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_mul_32s_5ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mul_32s_5ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_var_string_length_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_var_string_length_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dut_var_string_length_RAM_AUTO_1...
Compiling module xil_defaultlib.dut_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_63_3...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_40_2
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_88_5...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_112_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_132_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_153_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_164_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_177_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_192_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_204_...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_231_...
Compiling module xil_defaultlib.dut_control_s_axi
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.dut_gmem_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=34...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.dut_gmem_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.dut_gmem_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=4,...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=4...
Compiling module xil_defaultlib.dut_gmem_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.dut_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.dut_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.dut_gmem_m_axi_srl(DATA_WIDTH=37...
Compiling module xil_defaultlib.dut_gmem_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.dut_gmem_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.dut_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dut_gmem_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.dut_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.dut_gmem_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.dut_gmem_m_axi(CONSERVATIVE=1,NU...
Compiling module xil_defaultlib.dut_mul_32s_5ns_32_2_1(NUM_STAGE...
Compiling module xil_defaultlib.dut
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=70)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=10)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dut_top
Compiling module work.glbl
Built simulation snapshot dut

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dut/xsim_script.tcl
# xsim {dut} -view {{dut_dataflow_ana.wcfg}} -tclbatch {dut.tcl} -protoinst {dut.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file dut.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut//AESL_inst_dut_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8_fu_456/grp_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8_fu_456_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10_fu_469/grp_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10_fu_469_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12_fu_482/grp_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12_fu_482_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_164_13_fu_492/grp_dut_Pipeline_VITIS_LOOP_164_13_fu_492_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_177_14_fu_501/grp_dut_Pipeline_VITIS_LOOP_177_14_fu_501_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16_fu_512/grp_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16_fu_512_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_204_17_fu_522/grp_dut_Pipeline_VITIS_LOOP_204_17_fu_522_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_231_20_fu_531/grp_dut_Pipeline_VITIS_LOOP_231_20_fu_531_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_40_2_fu_431/grp_dut_Pipeline_VITIS_LOOP_40_2_fu_431_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4_fu_419/grp_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4_fu_419_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6_fu_443/grp_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6_fu_443_activity
Time resolution is 1 ps
open_wave_config dut_dataflow_ana.wcfg
source dut.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $src_buff__dst_buff_group]
## set wdata_group [add_wave_group "Write Channel" -into $src_buff__dst_buff_group]
## set ctrl_group [add_wave_group "Handshakes" -into $src_buff__dst_buff_group]
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/src_sz -into $return_group -radix hex
## set src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_slave) -into $cinputgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BRESP -into $src_buff__dst_buff_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_BVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RRESP -into $src_buff__dst_buff_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RDATA -into $src_buff__dst_buff_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_RVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_ARADDR -into $src_buff__dst_buff_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WSTRB -into $src_buff__dst_buff_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WDATA -into $src_buff__dst_buff_group -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_WVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWREADY -into $src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWVALID -into $src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/AESL_inst_dut/s_axi_control_AWADDR -into $src_buff__dst_buff_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/ap_start -into $blocksiggroup
## add_wave /apatb_dut_top/AESL_inst_dut/ap_done -into $blocksiggroup
## add_wave /apatb_dut_top/AESL_inst_dut/ap_idle -into $blocksiggroup
## add_wave /apatb_dut_top/AESL_inst_dut/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_dut_top/AESL_inst_dut/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_dut_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_dut_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dut_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dut_top/LENGTH_src_buff -into $tb_portdepth_group -radix hex
## add_wave /apatb_dut_top/LENGTH_src_sz -into $tb_portdepth_group -radix hex
## add_wave /apatb_dut_top/LENGTH_dst_buff -into $tb_portdepth_group -radix hex
## add_wave /apatb_dut_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_src_buff__dst_buff_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_src_buff__dst_buff_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_src_buff__dst_buff_group]
## add_wave /apatb_dut_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_dut_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_dut_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_dut_top/src_sz -into $tb_return_group -radix hex
## set tb_src_buff__dst_buff_group [add_wave_group src_buff__dst_buff(axi_slave) -into $tbcinputgroup]
## add_wave /apatb_dut_top/control_BRESP -into $tb_src_buff__dst_buff_group -radix hex
## add_wave /apatb_dut_top/control_BREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_BVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_RRESP -into $tb_src_buff__dst_buff_group -radix hex
## add_wave /apatb_dut_top/control_RDATA -into $tb_src_buff__dst_buff_group -radix hex
## add_wave /apatb_dut_top/control_RREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_RVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_ARREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_ARVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_ARADDR -into $tb_src_buff__dst_buff_group -radix hex
## add_wave /apatb_dut_top/control_WSTRB -into $tb_src_buff__dst_buff_group -radix hex
## add_wave /apatb_dut_top/control_WDATA -into $tb_src_buff__dst_buff_group -radix hex
## add_wave /apatb_dut_top/control_WREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_WVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_AWREADY -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_AWVALID -into $tb_src_buff__dst_buff_group -color #ffff00 -radix hex
## add_wave /apatb_dut_top/control_AWADDR -into $tb_src_buff__dst_buff_group -radix hex
## save_wave_config dut.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "116000"
// RTL Simulation : 1 / 1 [n/a] @ "2738540000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2738588 ns : File "C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut.autotb.v" Line 546
run: Time (s): cpu = 00:02:35 ; elapsed = 00:02:37 . Memory (MB): peak = 1229.484 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 32148 KB (Peak: 32148 KB), Simulation CPU Usage: 29187 ms
INFO: [Common 17-206] Exiting xsim at Sun Nov 13 23:22:11 2022...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: golden file 65544 bytes read successfully.
INFO: input file 104478 bytes read successfully.
INFO: dut running...
INFO: result check running...
INFO: ========= Test PASS ========
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 178.223 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 180.942 seconds; peak allocated memory: 1.408 GB.
