# USR_RTLtoGDSII

![image](https://github.com/user-attachments/assets/44918133-2784-4cfe-90f0-ca5cd3e16552)

## Yosys commands for gate level synthesis using SKY130 process node and PDK
```
read_verilog SmartCore_semi_usr.v
synth -top SmartCore_semi_usr
```
