/* SPDX-FileCopyrightText: Â© 2022 Decompollaborate */
/* SPDX-License-Identifier: MIT */

/*
    31---------26---------------------------------------------------0
    |  opcode   |                                                   |
    ------6----------------------------------------------------------
    |--000--|--001--|--010--|--011--|--100--|--101--|--110--|--111--| lo
000 | *1    | *2    | J     | JAL   | BEQ   | BNE   | BLEZ  | BGTZ  |
001 | ADDI  | ADDIU | SLTI  | SLTIU | ANDI  | ORI   | XORI  | LUI   |
010 | *3    | *4    |  *5   | ---   | BEQL  | BNEL  | BLEZL | BGTZL |
011 | DADDI |DADDIU | LDL   | LDR   |  *6   |  ---  |  LQ   | SQ    |
100 | LB    | LH    | LWL   | LW    | LBU   | LHU   | LWR   | LWU   |
101 | SB    | SH    | SWL   | SW    | SDL   | SDR   | SWR   | CACHE |
110 | ---   | LWC1  | ---   | PREF  | ---   | ---   | LQC2  | LD    |
111 | ---   | SWC1  | ---   | ---   | ---   | ---   | SQC2  | SD    |
 hi |-------|-------|-------|-------|-------|-------|-------|-------|
     *1 = SPECIAL, see SPECIAL list    *2 = REGIMM, see REGIMM list
     *3 = COP0                         *4 = COP1
     *5 = COP2                         *6 = MMI table
*/

// The other instructions are implemented using the main CPU table

// TODO: operands and properties

RABBITIZER_DEF_INSTR_ID(cpu, 0x1E, lq,      .operands={0}, .instrType=RABBITIZER_INSTR_TYPE_UNKNOWN)
RABBITIZER_DEF_INSTR_ID(cpu, 0x1F, sq,      .operands={0}, .instrType=RABBITIZER_INSTR_TYPE_UNKNOWN)

RABBITIZER_DEF_INSTR_ID(cpu, 0x36, lqc2,    .operands={0}, .instrType=RABBITIZER_INSTR_TYPE_UNKNOWN)

RABBITIZER_DEF_INSTR_ID(cpu, 0x3E, sqc2,    .operands={0}, .instrType=RABBITIZER_INSTR_TYPE_UNKNOWN)
