\hypertarget{struct_s_c_b___type}{}\doxysection{S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_c_b___type}\index{SCB\_Type@{SCB\_Type}}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}{C\+P\+U\+ID}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}{I\+C\+SR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}{V\+T\+OR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}{A\+I\+R\+CR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}{S\+CR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}{C\+CR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}{S\+HP}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}{S\+H\+C\+SR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}{C\+F\+SR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}{H\+F\+SR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}{D\+F\+SR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}{M\+M\+F\+AR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}{B\+F\+AR}}
\item 
\mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}{A\+F\+SR}}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a00a6649cfac6bbadee51d6ba4c73001d}{P\+FR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}{D\+FR}}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}{A\+DR}}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab0dc71239f7d5ffe2e78e683b9530064}{M\+M\+FR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a130a0c6b3da7f29507a1888afbdce7ee}{I\+S\+AR}} \mbox{[}5\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 145 of file core\+\_\+cm3.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}\label{struct_s_c_b___type_a5c0e2e1c7195d4dc09a5ca077c596318}} 
\index{SCB\_Type@{SCB\_Type}!ADR@{ADR}}
\index{ADR@{ADR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{ADR}{ADR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t A\+DR}

Auxiliary Feature Register ~\newline
 

Definition at line 163 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}\label{struct_s_c_b___type_ab9176079ea223dd8902589da91af63a2}} 
\index{SCB\_Type@{SCB\_Type}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{AFSR}{AFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+F\+SR}

Auxiliary Fault Status Register ~\newline
 

Definition at line 160 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}\label{struct_s_c_b___type_aaec159b48828355cb770049b8b2e8d91}} 
\index{SCB\_Type@{SCB\_Type}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+I\+R\+CR}

Application Interrupt / Reset Control Register ~\newline
 

Definition at line 150 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}\label{struct_s_c_b___type_ad49f99b1c83dcab356579af171bfa475}} 
\index{SCB\_Type@{SCB\_Type}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t B\+F\+AR}

Bus Fault Address Register ~\newline
 

Definition at line 159 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}\label{struct_s_c_b___type_a5e1322e27c40bf91d172f9673f205c97}} 
\index{SCB\_Type@{SCB\_Type}!CCR@{CCR}}
\index{CCR@{CCR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+CR}

Configuration Control Register ~\newline
 

Definition at line 152 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}\label{struct_s_c_b___type_ae6b1e9cde3f94195206c016214cf3936}} 
\index{SCB\_Type@{SCB\_Type}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+F\+SR}

Configurable Fault Status Register ~\newline
 

Definition at line 155 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}\label{struct_s_c_b___type_a30abfea43143a424074f682bd61eace0}} 
\index{SCB\_Type@{SCB\_Type}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t C\+P\+U\+ID}

C\+PU ID Base Register ~\newline
 

Definition at line 147 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}\label{struct_s_c_b___type_a1b9a71780ae327f1f337a2176b777618}} 
\index{SCB\_Type@{SCB\_Type}!DFR@{DFR}}
\index{DFR@{DFR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{DFR}{DFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t D\+FR}

Debug Feature Register ~\newline
 

Definition at line 162 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}\label{struct_s_c_b___type_a415598d9009bb3ffe9f35e03e5a386fe}} 
\index{SCB\_Type@{SCB\_Type}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+F\+SR}

Debug Fault Status Register ~\newline
 

Definition at line 157 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}\label{struct_s_c_b___type_a87aadbc5e1ffb76d755cf13f4721ae71}} 
\index{SCB\_Type@{SCB\_Type}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t H\+F\+SR}

Hard Fault Status Register ~\newline
 

Definition at line 156 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}\label{struct_s_c_b___type_a8fec9e122b923822e7f951cd48cf1d47}} 
\index{SCB\_Type@{SCB\_Type}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+C\+SR}

Interrupt Control State Register ~\newline
 

Definition at line 148 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a130a0c6b3da7f29507a1888afbdce7ee}\label{struct_s_c_b___type_a130a0c6b3da7f29507a1888afbdce7ee}} 
\index{SCB\_Type@{SCB\_Type}!ISAR@{ISAR}}
\index{ISAR@{ISAR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{ISAR}{ISAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+S\+AR\mbox{[}5\mbox{]}}

I\+SA Feature Register ~\newline
 

Definition at line 165 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}\label{struct_s_c_b___type_a88820a178974aa7b7927155cee5c47ed}} 
\index{SCB\_Type@{SCB\_Type}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t M\+M\+F\+AR}

Mem Manage Address Register ~\newline
 

Definition at line 158 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_ab0dc71239f7d5ffe2e78e683b9530064}\label{struct_s_c_b___type_ab0dc71239f7d5ffe2e78e683b9530064}} 
\index{SCB\_Type@{SCB\_Type}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{MMFR}{MMFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t M\+M\+FR\mbox{[}4\mbox{]}}

Memory Model Feature Register ~\newline
 

Definition at line 164 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a00a6649cfac6bbadee51d6ba4c73001d}\label{struct_s_c_b___type_a00a6649cfac6bbadee51d6ba4c73001d}} 
\index{SCB\_Type@{SCB\_Type}!PFR@{PFR}}
\index{PFR@{PFR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{PFR}{PFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t P\+FR\mbox{[}2\mbox{]}}

Processor Feature Register ~\newline
 

Definition at line 161 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}\label{struct_s_c_b___type_a64a95891ad3e904dd5548112539c1c98}} 
\index{SCB\_Type@{SCB\_Type}!SCR@{SCR}}
\index{SCR@{SCR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+CR}

System Control Register ~\newline
 

Definition at line 151 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}\label{struct_s_c_b___type_a04d136e5436e5fa2fb2aaa78a5f86b19}} 
\index{SCB\_Type@{SCB\_Type}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+H\+C\+SR}

System Handler Control and State Register ~\newline
 

Definition at line 154 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}\label{struct_s_c_b___type_a17dc9f83c53cbf7fa249e79a2d2a43f8}} 
\index{SCB\_Type@{SCB\_Type}!SHP@{SHP}}
\index{SHP@{SHP}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{SHP}{SHP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t S\+HP\mbox{[}12\mbox{]}}

System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) ~\newline
 

Definition at line 153 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}\label{struct_s_c_b___type_aaf388a921a016cae590cfcf1e43b1cdf}} 
\index{SCB\_Type@{SCB\_Type}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!SCB\_Type@{SCB\_Type}}
\doxysubsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm3_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t V\+T\+OR}

Vector Table Offset Register ~\newline
 

Definition at line 149 of file core\+\_\+cm3.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Git\+Hub/eiefirmware/eiebook/eiebook/firmware\+\_\+common/cmsis/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\end{DoxyCompactItemize}
