# Generator_fifo_project
This project is a rtl module that works as a data generator to write to a FIFO memory, information that will later feed the input data of another module.
