#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Mar 23 09:10:11 2023
# Process ID: 40712
# Current directory: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/project_B
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18600 C:\Users\felix\Documents\DTU\62711_Digital_systems_design\Git\DTU\62711\project_B\project_B.xpr
# Log file: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/project_B/vivado.log
# Journal file: C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/project_B\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/project_B/project_B.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/project_B'
INFO: [Project 1-313] Project file moved from 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/project_B' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionActiveHdl
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/project_B/project_B.gen/sources_1', nor could it be found using path 'C:/Users/felix/Documents/DTU/30082_project_jan_23/Git/DTU/62711/project_B/project_B.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name ClassicSocBoot
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
WARNING: [Project 1-231] Project 'project_B.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.422 ; gain = 0.000
save_project_as PWB_2020 C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020 -force
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWB_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWB_full_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionDecoderController'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sources_1/new/InstructionRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionRegister'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sources_1/new/Program_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Program_count'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sources_1/new/SignExtender.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SignExtender'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sources_1/new/ZeroFiller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ZeroFiller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sources_1/new/PWB_full.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWB_full'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sim_1/new/InstructionDecoder_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionDecoderController_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sim_1/new/Instruction_register_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionRegister_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sim_1/new/PWB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWB_full_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sim_1/new/SignExtender_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SignExtender_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sim_1/new/zero_filler_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ZeroFiller_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xelab -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoderController [instructiondecodercontroller_def...]
Compiling architecture behavioral of entity xil_defaultlib.InstructionRegister [instructionregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_count [program_count_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroFiller [zerofiller_default]
Compiling architecture behavioral of entity xil_defaultlib.PWB_full [pwb_full_default]
Compiling architecture bench of entity xil_defaultlib.pwb_full_tb
Built simulation snapshot PWB_full_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim/xsim.dir/PWB_full_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim/xsim.dir/PWB_full_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 23 09:11:42 2023. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 23 09:11:42 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1035.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWB_full_tb_behav -key {Behavioral:sim_1:Functional:PWB_full_tb} -tclbatch {PWB_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source PWB_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWB_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1035.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1035.422 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWB_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWB_full_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sim_1/new/PWB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWB_full_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xelab -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoderController [instructiondecodercontroller_def...]
Compiling architecture behavioral of entity xil_defaultlib.InstructionRegister [instructionregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_count [program_count_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroFiller [zerofiller_default]
Compiling architecture behavioral of entity xil_defaultlib.PWB_full [pwb_full_default]
Compiling architecture bench of entity xil_defaultlib.pwb_full_tb
Built simulation snapshot PWB_full_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWB_full_tb_behav -key {Behavioral:sim_1:Functional:PWB_full_tb} -tclbatch {PWB_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source PWB_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWB_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1035.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWB_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWB_full_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sim_1/new/PWB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWB_full_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xelab -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoderController [instructiondecodercontroller_def...]
Compiling architecture behavioral of entity xil_defaultlib.InstructionRegister [instructionregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_count [program_count_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroFiller [zerofiller_default]
Compiling architecture behavioral of entity xil_defaultlib.PWB_full [pwb_full_default]
Compiling architecture bench of entity xil_defaultlib.pwb_full_tb
Built simulation snapshot PWB_full_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWB_full_tb_behav -key {Behavioral:sim_1:Functional:PWB_full_tb} -tclbatch {PWB_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source PWB_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWB_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1035.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWB_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWB_full_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionDecoderController'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xelab -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoderController [instructiondecodercontroller_def...]
Compiling architecture behavioral of entity xil_defaultlib.InstructionRegister [instructionregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_count [program_count_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroFiller [zerofiller_default]
Compiling architecture behavioral of entity xil_defaultlib.PWB_full [pwb_full_default]
Compiling architecture bench of entity xil_defaultlib.pwb_full_tb
Built simulation snapshot PWB_full_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWB_full_tb_behav -key {Behavioral:sim_1:Functional:PWB_full_tb} -tclbatch {PWB_full_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source PWB_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWB_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1037.742 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWB_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWB_full_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sim_1/new/PWB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWB_full_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xelab -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoderController [instructiondecodercontroller_def...]
Compiling architecture behavioral of entity xil_defaultlib.InstructionRegister [instructionregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_count [program_count_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroFiller [zerofiller_default]
Compiling architecture behavioral of entity xil_defaultlib.PWB_full [pwb_full_default]
Compiling architecture bench of entity xil_defaultlib.pwb_full_tb
Built simulation snapshot PWB_full_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1037.742 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWB_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWB_full_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sources_1/new/PWB_full.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWB_full'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sim_1/new/PWB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWB_full_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xelab -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoderController [instructiondecodercontroller_def...]
Compiling architecture behavioral of entity xil_defaultlib.InstructionRegister [instructionregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_count [program_count_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroFiller [zerofiller_default]
Compiling architecture behavioral of entity xil_defaultlib.PWB_full [pwb_full_default]
Compiling architecture bench of entity xil_defaultlib.pwb_full_tb
Built simulation snapshot PWB_full_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1050.395 ; gain = 0.000
save_wave_config {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_full_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_full_tb_behav.wcfg
set_property xsim.view C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_full_tb_behav.wcfg [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWB_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWB_full_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xelab -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.395 ; gain = 0.000
save_wave_config {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_full_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWB_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWB_full_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sources_1/new/InstructionDecoderController.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionDecoderController'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xelab -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoderController [instructiondecodercontroller_def...]
Compiling architecture behavioral of entity xil_defaultlib.InstructionRegister [instructionregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_count [program_count_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroFiller [zerofiller_default]
Compiling architecture behavioral of entity xil_defaultlib.PWB_full [pwb_full_default]
Compiling architecture bench of entity xil_defaultlib.pwb_full_tb
Built simulation snapshot PWB_full_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWB_full_tb_behav -key {Behavioral:sim_1:Functional:PWB_full_tb} -tclbatch {PWB_full_tb.tcl} -view {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_full_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_full_tb_behav.wcfg
source PWB_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWB_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1066.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWB_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWB_full_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sim_1/new/PWB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWB_full_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xelab -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoderController [instructiondecodercontroller_def...]
Compiling architecture behavioral of entity xil_defaultlib.InstructionRegister [instructionregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_count [program_count_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroFiller [zerofiller_default]
Compiling architecture behavioral of entity xil_defaultlib.PWB_full [pwb_full_default]
Compiling architecture bench of entity xil_defaultlib.pwb_full_tb
Built simulation snapshot PWB_full_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWB_full_tb_behav -key {Behavioral:sim_1:Functional:PWB_full_tb} -tclbatch {PWB_full_tb.tcl} -view {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_full_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_full_tb_behav.wcfg
source PWB_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWB_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1066.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWB_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWB_full_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sim_1/new/PWB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWB_full_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xelab -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoderController [instructiondecodercontroller_def...]
Compiling architecture behavioral of entity xil_defaultlib.InstructionRegister [instructionregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_count [program_count_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroFiller [zerofiller_default]
Compiling architecture behavioral of entity xil_defaultlib.PWB_full [pwb_full_default]
Compiling architecture bench of entity xil_defaultlib.pwb_full_tb
Built simulation snapshot PWB_full_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWB_full_tb_behav -key {Behavioral:sim_1:Functional:PWB_full_tb} -tclbatch {PWB_full_tb.tcl} -view {C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_full_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_full_tb_behav.wcfg
source PWB_full_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWB_full_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1066.168 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PWB_full_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj PWB_full_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.srcs/sim_1/new/PWB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWB_full_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWB_2020/PWB_2020.sim/sim_1/behav/xsim'
"xelab -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e3e12533662440999f95679bc0e6346f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot PWB_full_tb_behav xil_defaultlib.PWB_full_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.InstructionDecoderController [instructiondecodercontroller_def...]
Compiling architecture behavioral of entity xil_defaultlib.InstructionRegister [instructionregister_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_count [program_count_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtender [signextender_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroFiller [zerofiller_default]
Compiling architecture behavioral of entity xil_defaultlib.PWB_full [pwb_full_default]
Compiling architecture bench of entity xil_defaultlib.pwb_full_tb
Built simulation snapshot PWB_full_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1527.770 ; gain = 0.000
