# //  ModelSim SE-64 2019.1 Jan  1 2019 Linux 3.10.0-1160.95.1.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project pcu
cd /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src
# reading /home/software/modelsim2019.1/modeltech/linux_x86_64/../modelsim.ini
# Loading project alu
# Compile of alu.vhd failed with 1 errors.
# Compile of alu_tb.vhd failed with 6 errors.
# 2 compiles, 2 failed with 7 errors.
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim work.alu_tb
# vsim work.alu_tb 
# Start time: 10:42:17 on Dec 08,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(sim)#1
add list  \
sim:/alu_tb/t_op \
sim:/alu_tb/t_a \
sim:/alu_tb/t_b \
sim:/alu_tb/t_res
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(sim)#1
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 100 ns
# ** Note: *** Beginn Test ALU ***
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert 0
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert -4
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert -4
#    Time: 40 ns  Iteration: 0  Instance: /alu_tb
# ** Failure: Simulation beendet
#    Time: 40 ns  Iteration: 0  Process: /alu_tb/stimuli File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd
# Break in Process stimuli at /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd line 59
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(sim)#1
run 100 ns
# ** Note: *** Beginn Test ALU ***
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert 0
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert -4
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert -4
#    Time: 40 ns  Iteration: 0  Instance: /alu_tb
# ** Failure: Simulation beendet
#    Time: 40 ns  Iteration: 0  Process: /alu_tb/stimuli File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd
# Break in Process stimuli at /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd line 59
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful with warnings.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(sim)#1
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 100 ns
# ** Note: *** Beginn Test ALU ***
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert 0
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert -4
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert -4
#    Time: 40 ns  Iteration: 0  Instance: /alu_tb
# ** Failure: Simulation beendet
#    Time: 40 ns  Iteration: 0  Process: /alu_tb/stimuli File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd
# Break in Process stimuli at /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd line 59
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(sim)#1
run 100 ns
# ** Note: *** Beginn Test ALU ***
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert 0
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert -4
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert -4
#    Time: 40 ns  Iteration: 0  Instance: /alu_tb
# ** Failure: Simulation beendet
#    Time: 40 ns  Iteration: 0  Process: /alu_tb/stimuli File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd
# Break in Process stimuli at /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd line 59
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(sim)#1
run 100 ns
# ** Note: *** Beginn Test ALU ***
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert 0
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert -4
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert 255
#    Time: 40 ns  Iteration: 0  Instance: /alu_tb
# ** Failure: Simulation beendet
#    Time: 40 ns  Iteration: 0  Process: /alu_tb/stimuli File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd
# Break in Process stimuli at /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd line 59
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(sim)#1
run 100 ns
# ** Note: *** Beginn Test ALU ***
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert 0
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert -4
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert 255
#    Time: 40 ns  Iteration: 0  Instance: /alu_tb
# ** Failure: Simulation beendet
#    Time: 40 ns  Iteration: 0  Process: /alu_tb/stimuli File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd
# Break in Process stimuli at /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd line 59
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 100 ns
# ** Note: *** Beginn Test ALU ***
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert 0
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert -4
#    Time: 30 ns  Iteration: 0  Instance: /alu_tb
# ** Error: res hat nicht den erwarteten wert 255
#    Time: 40 ns  Iteration: 0  Instance: /alu_tb
# ** Failure: Simulation beendet
#    Time: 40 ns  Iteration: 0  Process: /alu_tb/stimuli File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd
# Break in Process stimuli at /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd line 59
add wave  \
sim:/alu_tb/t_op \
sim:/alu_tb/t_a \
sim:/alu_tb/t_b \
sim:/alu_tb/t_res
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(sim)#1
run 100 ns
# ** Note: *** Beginn Test ALU ***
#    Time: 0 ns  Iteration: 0  Instance: /alu_tb
# ** Failure: Simulation beendet
#    Time: 40 ns  Iteration: 0  Process: /alu_tb/stimuli File: /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd
# Break in Process stimuli at /home/labor/digilab1/digilab1_301/VHDL_kurs/V2/teil2/src/alu_tb.vhd line 59
# End time: 11:03:33 on Dec 08,2023, Elapsed time: 0:21:16
# Errors: 1, Warnings: 0
