0.6
2018.2
Jun 14 2018
20:41:02
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sim_1/imports/Project1/3bit_Add/3bit_Add.srcs/sim_1/new/TB_Adder_3bit.vhd,1657895957,vhdl,,,,tb_adder_3bit,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sim_1/imports/Project1/Add_Sub/Add_Sub.srcs/sim_1/new/TB_Add_Sub.vhd,1657895322,vhdl,,,,tb_add_sub,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sim_1/imports/Project1/Instruction_Decoder/Instruction_Decoder.srcs/sim_1/new/TB_Instruction_Decoder.vhd,1657896426,vhdl,,,,tb_instruction_decoder,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sim_1/imports/Project1/Multiplexer/Multiplexer.srcs/sim_1/new/TB_Mux_2_to_1_3bit.vhd,1657897916,vhdl,,,,tb_mux_2_to_1_3bit,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sim_1/imports/Project1/Multiplexer/Multiplexer.srcs/sim_1/new/TB_Mux_2_to_1_4bit.vhd,1657898076,vhdl,,,,tb_mux_2_to_1_4bit,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sim_1/imports/Project1/Multiplexer/Multiplexer.srcs/sim_1/new/TB_Mux_8_to_1_4bit.vhd,1657898232,vhdl,,,,tb_mux_8_to_1_4bit,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sim_1/imports/Project1/Program_ROM/Program_ROM.srcs/sim_1/new/Program_ROM_TB.vhd,1657896563,vhdl,,,,program_rom_tb,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sim_1/imports/Project1/Registers/Registers.srcs/sim_1/new/TB_Register_4bit.vhd,1657989991,vhdl,,,,tb_register_4bit,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sim_1/imports/Project1/Registers/Registers.srcs/sim_1/new/TB_Register_Bank.vhd,1657989685,vhdl,,,,tb_register_bank,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sim_1/imports/new/TB_PC.vhd,1657993220,vhdl,,,,tb_pc,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sim_1/new/TB_NanoProcessor.vhd,1658920095,vhdl,,,,tb_nanoprocessor,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sim_1/new/TB_OurProcessor.vhd,1657990538,vhdl,,,,tb_ourprocessor,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Desktop/NanoProcessor.vhd,1657892527,vhdl,,,,nanoprocessor,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/3bit_Add/3bit_Add.srcs/sources_1/new/Adder_3bit.vhd,1657948305,vhdl,,,,adder_3bit,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_3bit.sv,1657440913,vhdl,,,,mux_2_to_1_3bit,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_2_to_1_4bit.vhd,1657518793,vhdl,,,,mux_2_to_1_4bit,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Multiplexer/Multiplexer.srcs/sources_1/new/Mux_8_to_1_4bit.vhd,1657440722,vhdl,,,,mux_8_to_1_4bit,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/ProgramCounter/ProgramCounter.srcs/sources_1/imports/new/D_FF.vhd,1657987863,vhdl,,,,d_ff,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Program_ROM/Program_ROM.srcs/sources_1/new/Program_ROM.vhd,1659450196,vhdl,,,,program_rom,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_2_to_4.vhd,1654419622,vhdl,,,,decoder_2_to_4,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/imports/new/Decoder_3_to_8.vhd,1654424958,vhdl,,,,decoder_3_to_8,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_4bit.vhd,1657998203,vhdl,,,,register_4bit,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/Project/Registers/Registers.srcs/sources_1/new/Register_Bank.vhd,1657994626,vhdl,,,,register_bank,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Instruction_Decoder.vhd,1657810808,vhdl,,,,instruction_decoder,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/LUT_16_7.vhd,1656146782,vhdl,,,,lut_16_7,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/PC.vhd,1657992664,vhdl,,,,pc,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/new/Slow_Clk.vhd,1657990825,vhdl,,,,slow_clk,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/FA.vhd,1654415508,vhdl,,,,fa,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/HA.vhd,1654414070,vhdl,,,,ha,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/RCA.vhd,1657430026,vhdl,,,,rca,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/imports/sources_1/new/Add_Sub.vhd,1657462496,vhdl,,,,add_sub,,,,,,,,
E:/Semester 2/Computer Organization and Digital Design/Lab/FinalProject/project_1/project_1.srcs/sources_1/new/OurProcessor.vhd,1657892527,vhdl,,,,ourprocessor,,,,,,,,
