// Seed: 1139779510
module module_0;
  wire id_1, id_2;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    output wor   id_2,
    output tri1  id_3,
    output wand  id_4,
    output tri   id_5,
    input  wand  id_6,
    output uwire id_7,
    input  tri1  id_8,
    input  tri   id_9
);
  genvar id_11;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd37
) (
    input uwire id_0,
    input wor   id_1,
    input wire  id_2,
    input wand  id_3,
    input tri0  _id_4
);
  parameter id_6[1 : -1 'b0 &  id_4] = 1;
  module_0 modCall_1 ();
endmodule
