// Seed: 3606655109
module module_0 (
    input  tri  id_0,
    output wor  id_1,
    output wor  id_2,
    input  tri0 id_3
);
  parameter id_5 = 1;
  wire id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri id_2,
    input wire id_3,
    input wand id_4,
    output tri0 id_5,
    output uwire id_6
);
  assign id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_0
  );
  always disable id_8;
  logic id_9;
  ;
endmodule
module module_2 #(
    parameter id_13 = 32'd38
) (
    input tri1 id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri id_3,
    output wor id_4,
    output tri id_5,
    input wire id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    input tri id_10,
    input wor id_11,
    input wire id_12[id_13 : (  1  )],
    input tri0 _id_13
);
  module_0 modCall_1 (
      id_11,
      id_5,
      id_5,
      id_7
  );
  wire [id_13 : -1 'b0] id_15, id_16;
endmodule
