Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Feb 04 16:28:58 2017
| Host         : DESKTOP-MK74K7A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PWM_v1_0_control_sets_placed.rpt
| Design       : PWM_v1_0
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              16 |            4 |
| No           | Yes                   | No                     |               5 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             164 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------+------------------------------------+------------------+----------------+
|       Clock Signal      |                Enable Signal               |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------------------+------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/axi_arready_i_1_n_0  | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/axi_awready0         | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0 | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0 | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0 | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0  | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0 | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0 | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0 | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0  | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0 | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0 | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0 | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0  | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/p_1_in[3]            | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/p_1_in[15]           | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/p_1_in[23]           | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/p_1_in[31]           | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG |                                            | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                7 |             21 |
|  s00_axi_aclk_IBUF_BUFG | PWM_v1_0_S00_AXI_inst/slv_reg_rden__0      | PWM_v1_0_S00_AXI_inst/Module/SR[0] |                8 |             32 |
+-------------------------+--------------------------------------------+------------------------------------+------------------+----------------+


