Model {
  Name			  "fft_HIL"
  Version		  7.0
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.189"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  InitFcn		  "%% DSPBuilder Start\nalt_dspbuilder_update_model(bdroot)\n%% DSPBuilder End\n"
  Created		  "Mon Sep 27 15:48:35 2004"
  Creator		  "lkong"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "lkong"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Sep 17 11:40:41 2008"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:189>"
  ConfigurationManager	  "None"
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.3.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.3.0"
	  StartTime		  "0.0"
	  StopTime		  "800"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.3.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.3.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.3.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.3.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.3.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.3.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  RTWCompilerOptimization "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.3.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.3.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      ExtraOptions	      "-aInitFltsAndDblsToZero=1 "
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      FromWorkspace
      VariableName	      "simulink_input"
      SampleTime	      "-1"
      Interpolate	      on
      ZeroCross		      off
      OutputAfterFinalValue   "Extrapolation"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      FrameConversion
      OutFrame		      "Frame based"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "fft_HIL"
    Location		    [134, 135, 1466, 1131]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      SubSystem
      Name		      "Avalon-ST Complex Source\nReady Latency Zero"
      Ports		      [2, 5]
      Position		      [180, 156, 335, 344]
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskPromptString	      "Complex Data|Start of Packet|End of Packet|Form output after final data by"
      MaskStyleString	      "edit,edit,edit,popup(Cyclic Repetition)"
      MaskTunableValueString  "on,on,on,on"
      MaskCallbackString      "|||"
      MaskEnableString	      "on,on,on,on"
      MaskVisibilityString    "on,on,on,on"
      MaskToolTipString	      "on,on,on,on"
      MaskVarAliasString      ",,,"
      MaskVariables	      "datastring=@1;sopstring=@2;eopstring=@3;finaloption=@4;"
      MaskDisplay	      "port_label('input',1,'sink_ready');\nport_label('input',2,'source_flow');\n\nport_label('output',1,'source_imag');\nport_label('output',2,'source_real');\nport_label('output',3,'source_valid');\nport_label('output',4,'source_start');\nport_label('output',5,'source_end');\n\ndisp(&1);"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[1:32]|[1 zeros(1,63)]|[zeros(1,63) 1]|Cyclic Repetition"
      MaskTabNameString	      ",,,"
      System {
	Name			"Avalon-ST Complex Source\nReady Latency Zero"
	Location		[19, 90, 950, 1003]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "sink_ready"
	  Position		  [50, 198, 80, 212]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "source_flow"
	  Position		  [50, 283, 80, 297]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  Ports			  [1, 2]
	  Position		  [635, 346, 690, 404]
	  Output		  "Real and imag"
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  Ports			  [1, 4]
	  Position		  [460, 336, 465, 384]
	  BackgroundColor	  "black"
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator1"
	  Ports			  [2, 1]
	  Position		  [620, 112, 650, 143]
	  Operator		  "XOR"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator2"
	  Ports			  [2, 1]
	  Position		  [385, 177, 415, 208]
	  Operator		  "OR"
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Logic
	  Name			  "Logical\nOperator3"
	  Ports			  [2, 1]
	  Position		  [265, 182, 295, 213]
	  AllPortsSameDT	  off
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  Ports			  [4, 1]
	  Position		  [360, 323, 365, 397]
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Product
	  Name			  "Product"
	  Ports			  [2, 1]
	  Position		  [190, 262, 220, 293]
	  CollapseMode		  "All dimensions"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Register"
	  Ports			  [1, 1, 1]
	  Position		  [375, 333, 450, 387]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  System {
	    Name		    "Register"
	    Location		    [421, 301, 997, 511]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 108, 55, 122]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [100, 20, 120, 40]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer Delay"
	      Ports		      [1, 1]
	      Position		      [100, 98, 135, 132]
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      vinit		      "0.0"
	      samptime		      "-1"
	      NumDelays		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [175, 108, 205, 122]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Integer Delay"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      DstBlock		      "Integer Delay"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Register1"
	  Ports			  [1, 1]
	  Position		  [315, 53, 390, 107]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  System {
	    Name		    "Register1"
	    Location		    [807, 228, 1383, 438]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 108, 55, 122]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer Delay"
	      Ports		      [1, 1]
	      Position		      [100, 98, 135, 132]
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      vinit		      "0.0"
	      samptime		      "-1"
	      NumDelays		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [175, 108, 205, 122]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Integer Delay"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      DstBlock		      "Integer Delay"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Register2"
	  Ports			  [1, 1]
	  Position		  [450, 53, 525, 107]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  System {
	    Name		    "Register2"
	    Location		    [421, 301, 997, 511]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [25, 108, 55, 122]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Integer Delay"
	      Ports		      [1, 1]
	      Position		      [100, 98, 135, 132]
	      SourceBlock	      "simulink/Discrete/Integer Delay"
	      SourceType	      "Integer Delay"
	      vinit		      "0.0"
	      samptime		      "-1"
	      NumDelays		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [175, 108, 205, 122]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Integer Delay"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      DstBlock		      "Integer Delay"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Source"
	  Ports			  [0, 3, 1]
	  Position		  [140, 336, 285, 404]
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskPromptString	  "Complex Data|Start of Packet|End of Packet"
	  MaskStyleString	  "edit,edit,edit"
	  MaskTunableValueString  "on,on,on"
	  MaskCallbackString	  "||"
	  MaskEnableString	  "on,on,on"
	  MaskVisibilityString	  "on,on,on"
	  MaskToolTipString	  "on,on,on"
	  MaskVarAliasString	  ",,"
	  MaskVariables		  "datastring=@1;sopstring=@2;eopstring=@3;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "datastring|sopstring|eopstring"
	  MaskTabNameString	  ",,"
	  System {
	    Name		    "Source"
	    Location		    [421, 301, 919, 601]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [235, 20, 255, 40]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DataSource"
	      Ports		      [0, 1]
	      Position		      [170, 93, 225, 127]
	      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
	      SourceType	      "Signal From Workspace"
	      ShowPortLabels	      "on"
	      X			      "datastring"
	      Ts		      "-1"
	      nsamps		      "1"
	      OutputAfterFinalValue   "Cyclic repetition"
	      ignoreOrWarnInputAndFrameLengths "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "EndofPacket"
	      Ports		      [0, 1]
	      Position		      [170, 203, 225, 237]
	      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
	      SourceType	      "Signal From Workspace"
	      ShowPortLabels	      "on"
	      X			      "eopstring"
	      Ts		      "-1"
	      nsamps		      "1"
	      OutputAfterFinalValue   "Cyclic repetition"
	      ignoreOrWarnInputAndFrameLengths "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "StartofPacket"
	      Ports		      [0, 1]
	      Position		      [170, 148, 225, 182]
	      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
	      SourceType	      "Signal From Workspace"
	      ShowPortLabels	      "on"
	      X			      "sopstring"
	      Ts		      "-1"
	      nsamps		      "1"
	      OutputAfterFinalValue   "Cyclic repetition"
	      ignoreOrWarnInputAndFrameLengths "off"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Data"
	      Position		      [300, 103, 330, 117]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Start"
	      Position		      [300, 158, 330, 172]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "End"
	      Position		      [300, 213, 330, 227]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "EndofPacket"
	      SrcPort		      1
	      DstBlock		      "End"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "StartofPacket"
	      SrcPort		      1
	      DstBlock		      "Start"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DataSource"
	      SrcPort		      1
	      DstBlock		      "Data"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "const"
	  Position		  [55, 65, 85, 95]
	  NamePlacement		  "alternate"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "source_imag"
	  Position		  [720, 383, 750, 397]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "source_real"
	  Position		  [720, 353, 750, 367]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "source_valid"
	  Position		  [720, 68, 750, 82]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "source_start"
	  Position		  [720, 423, 750, 437]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "source_end"
	  Position		  [720, 458, 750, 472]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  4
	  Points		  [130, 0; 0, 90]
	  DstBlock		  "source_end"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  Points		  [140, 0; 0, 65]
	  DstBlock		  "source_start"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [150, 0]
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Source"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Source"
	  SrcPort		  2
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Source"
	  SrcPort		  3
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  DstBlock		  "source_imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  DstBlock		  "source_real"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Product"
	  SrcPort		  1
	  Points		  [0, 0; 60, 0]
	  Branch {
	    Points		    [0, 30; -75, 0]
	    DstBlock		    "Source"
	    DstPort		    enable
	  }
	  Branch {
	    Points		    [60, 0]
	    Branch {
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [65, 0]
	      DstBlock		      "Register"
	      DstPort		      enable
	    }
	  }
	}
	Line {
	  SrcBlock		  "source_flow"
	  SrcPort		  1
	  Points		  [90, 0]
	  DstBlock		  "Product"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Register2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50]
	    Branch {
	      Points		      [0, 5]
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 5; -160, 0]
	      DstBlock		      "Logical\nOperator3"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "const"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  Points		  [35, 0; 0, 40]
	  Branch {
	    DstBlock		    "Logical\nOperator1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -40; 140, 0]
	    DstBlock		    "source_valid"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "sink_ready"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical\nOperator3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical\nOperator1"
	  SrcPort		  1
	  Points		  [30, 0; 0, 40; -335, 0; 0, 15]
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator2"
	  SrcPort		  1
	  Points		  [40, 0; 0, 55; -285, 0]
	  DstBlock		  "Product"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical\nOperator3"
	  SrcPort		  1
	  DstBlock		  "Logical\nOperator2"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      Position		      [450, 190, 480, 220]
      NamePlacement	      "alternate"
      Value		      "0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Reference
      Name		      "HIL"
      Ports		      [9, 8]
      Position		      [635, 31, 860, 379]
      ForegroundColor	      "blue"
      SourceBlock	      "allblocks_alteradspbuilder2/HIL"
      SourceType	      "HardwareInTheLoop AlteraBlockset"
      entityName	      "topfft"
      inNames		      "sink_eop sink_real sink_imag sink_valid sink_error reset_n inverse source_ready sink_sop "
      inBwls		      "1  16  16   1   2   1   1   1   1   1   1"
      inBwrs		      "0  0  0  0  0  0  0  0  0  0  0"
      inTypes		      "b s s b s b b b b "
      inDelayed		      "0  0  0  0  0  0  0  0  0"
      outNames		      "source_valid sink_ready source_error source_sop source_real source_eop source_exp source_imag "
      outBwls		      "1   1   2   1  16   1   6  16"
      outBwrs		      "0  0  0  0  0  0  0  0"
      outTypes		      "b b s b s b s s "
      resetNames	      "aclr"
      InputCount	      "11"
      InputNames	      "sink_eop sink_real sink_imag Clock sink_valid sink_error reset_n aclr inverse source_ready sink_sop"
      InputWidth	      "1  16  16   1   1   2   1   1   1   1   1"
      InputRepresentation     "0  1  1  0  0  1  0  0  0  0  0"
      InputExport	      "0  0  0  2  0  0  0  3  0  0  0"
      InputFPP		      "0  0  0  0  0  0  0  0  0  0  0"
      OutputCount	      "8"
      OutputNames	      "source_valid sink_ready source_error source_sop source_real source_eop source_exp source_imag"
      OutputWidth	      "1   1   2   1  16   1   6  16"
      OutputRepresentation    "0  0  1  0  1  0  1  1"
      OutputExport	      "0  0  0  0  0  0  0  0"
      OutputFPP		      "0  0  0  0  0  0  0  0"
      JtagCable		      "3"
      JtagDevice	      "1"
      BurstMode		      off
      BurstLength	      "1024"
      FrameMode		      off
      SOP		      "1"
      OutValid		      "1"
      QuartusProject	      "D:\\P4DspbStd81\\p4ws\\dsp_builder2\\Documentation\\DesignExamples\\Tutorials\\HIL\\FFT\\topfft_dspbuilder\\topfft.qpf"
      HilNewConfig	      "off"
      ClockPinLocation	      "K17"
      ClockPinSource	      "0"
      HilDeviceOnBoard	      "EP2S180F1020C5"
      DR_length		      "48"
      dspbuilder_reset	      "on"
      SLD_NODE_INFO	      "4634079"
      AssertSclrBeforeSimulation "1"
      SampleTime	      "-1"
      dspb_ver		      "6.1"
      ResetLevel	      "Active_High"
      JtagCableName	      "USB-Blaster [USB-0]"
      JtagDeviceName	      "@1: EP2S180 (0x020960DD)"
      ClockNames	      "Clock"
      Port {
	PortNumber		1
	Name			"src_valid"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		2
	Name			"sink_ready"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		3
	Name			"src_error"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		4
	Name			"src_sop"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		5
	Name			"src_real"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		6
	Name			"src_eop"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		7
	Name			"src_exp"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      Port {
	PortNumber		8
	Name			"src_imag"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      Ports		      [8]
      Position		      [1230, 72, 1275, 433]
      Floating		      off
      Location		      [1637, 72, 3117, 1113]
      Open		      off
      NumInputPorts	      "8"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
	axes5			"%<SignalLabel>"
	axes6			"%<SignalLabel>"
	axes7			"%<SignalLabel>"
	axes8			"%<SignalLabel>"
      }
      TimeRange		      "800"
      YMin		      "0~0~-1~-4~-20~-10~0~0"
      YMax		      "1~1~1~0~30~70~1~1"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Signal From\nWorkspace"
      Ports		      [0, 1]
      Position		      [35, 98, 90, 132]
      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
      SourceType	      "Signal From Workspace"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      X			      "[0 1]"
      Ts		      "1"
      nsamps		      "1"
      OutputAfterFinalValue   "Holding final value"
      ignoreOrWarnInputAndFrameLengths off
      Port {
	PortNumber		1
	Name			"source_exp"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "inverse"
      Ports		      [1, 1]
      Position		      [525, 237, 590, 253]
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_inverse.salt"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      SpecifyClock	      off
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "reset_n"
      Ports		      [1, 1]
      Position		      [525, 357, 590, 373]
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_reset%5Fn.salt"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      SpecifyClock	      off
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sink_eop"
      Ports		      [1, 1]
      Position		      [525, 37, 590, 53]
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_sink%5Feop.salt"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      SpecifyClock	      off
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sink_error"
      Ports		      [1, 1]
      Position		      [525, 197, 590, 213]
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_sink%5Ferror.salt"
      BusType		      "Signed Integer"
      bwl		      "2"
      bwr		      "0"
      SpecifyClock	      off
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sink_imag"
      Ports		      [1, 1]
      Position		      [525, 117, 590, 133]
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_sink%5Fimag.salt"
      BusType		      "Signed Integer"
      bwl		      "16"
      bwr		      "0"
      SpecifyClock	      off
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sink_ready"
      Ports		      [1, 1]
      Position		      [1055, 87, 1120, 103]
      ForegroundColor	      "blue"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_sink%5Fready.capture"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
      Port {
	PortNumber		1
	Name			"snk_ready"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "sink_real"
      Ports		      [1, 1]
      Position		      [525, 77, 590, 93]
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_sink%5Freal.salt"
      BusType		      "Signed Integer"
      bwl		      "16"
      bwr		      "0"
      SpecifyClock	      off
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sink_sop"
      Ports		      [1, 1]
      Position		      [525, 317, 590, 333]
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_sink%5Fsop.salt"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      SpecifyClock	      off
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "sink_valid"
      Ports		      [1, 1]
      Position		      [525, 157, 590, 173]
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_sink%5Fvalid.salt"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      SpecifyClock	      off
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "source_eop"
      Ports		      [1, 1]
      Position		      [1055, 222, 1120, 238]
      ForegroundColor	      "blue"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_source%5Feop.capture"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
      Port {
	PortNumber		1
	Name			"src_eop"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "source_error"
      Ports		      [1, 1]
      Position		      [1055, 132, 1120, 148]
      ForegroundColor	      "blue"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_source%5Ferror.capture"
      BusType		      "Signed Integer"
      bwl		      "2"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
      Port {
	PortNumber		1
	Name			"src_error"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "source_exp"
      Ports		      [1, 1]
      Position		      [1055, 312, 1120, 328]
      ForegroundColor	      "blue"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_source%5Fexp.capture"
      BusType		      "Signed Integer"
      bwl		      "6"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
      Port {
	PortNumber		1
	Name			"src_exp"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "source_imag"
      Ports		      [1, 1]
      Position		      [1055, 402, 1120, 418]
      ForegroundColor	      "blue"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_source%5Fimag.capture"
      BusType		      "Signed Integer"
      bwl		      "16"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
      Port {
	PortNumber		1
	Name			"src_imag"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "source_ready"
      Ports		      [1, 1]
      Position		      [525, 277, 590, 293]
      SourceBlock	      "allblocks_alteradspbuilder2/Input"
      SourceType	      "Input AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_source%5Fready.salt"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      SpecifyClock	      off
      PORTTYPE		      "Input"
      externalType	      "Inferred"
      allowFloatingPointOverride on
      logOutputs	      off
    }
    Block {
      BlockType		      Reference
      Name		      "source_real"
      Ports		      [1, 1]
      Position		      [1055, 357, 1120, 373]
      ForegroundColor	      "blue"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_source%5Freal.capture"
      BusType		      "Signed Integer"
      bwl		      "16"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
      Port {
	PortNumber		1
	Name			"src_real"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "source_sop"
      Ports		      [1, 1]
      Position		      [1055, 177, 1120, 193]
      ForegroundColor	      "blue"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_source%5Fsop.capture"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
      Port {
	PortNumber		1
	Name			"src_sop"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "source_valid"
      Ports		      [1, 1]
      Position		      [1055, 267, 1120, 283]
      ForegroundColor	      "blue"
      SourceBlock	      "allblocks_alteradspbuilder2/Output"
      SourceType	      "Output AlteraBlockset"
      iofile		      "d:\\P4DspbStd81\\p4ws\\dsp_builder2\\documentation\\designExamples\\tutorials\\hIL\\fFT\\tb_fft_HIL\\fft%5FHIL_source%5Fvalid.capture"
      BusType		      "Single Bit"
      bwl		      "1"
      bwr		      "0"
      externalType	      "Inferred"
      PORTTYPE		      "Output"
      allowFloatingPointOverride on
      logOutputs	      off
      Port {
	PortNumber		1
	Name			"src_valid"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Line {
      SrcBlock		      "Avalon-ST Complex Source\nReady Latency Zero"
      SrcPort		      3
      Points		      [65, 0; 0, -85]
      DstBlock		      "sink_valid"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Avalon-ST Complex Source\nReady Latency Zero"
      SrcPort		      5
      Points		      [35, 0; 0, -275]
      DstBlock		      "sink_eop"
      DstPort		      1
    }
    Line {
      Name		      "source_exp"
      SrcBlock		      "Signal From\nWorkspace"
      SrcPort		      1
      Points		      [30, 0]
      Branch {
	Points			[0, 90]
	Branch {
	  Points		  [0, 95]
	  Branch {
	    DstBlock		    "Avalon-ST Complex Source\nReady Latency Zero"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "reset_n"
	    DstPort		    1
	  }
	}
	Branch {
	  DstBlock		  "Avalon-ST Complex Source\nReady Latency Zero"
	  DstPort		  1
	}
      }
      Branch {
	Points			[295, 0; 0, 170]
	DstBlock		"source_ready"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      Points		      [0, 0; 5, 0]
      Branch {
	DstBlock		"sink_error"
	DstPort			1
      }
      Branch {
	Points			[0, 40]
	DstBlock		"inverse"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Avalon-ST Complex Source\nReady Latency Zero"
      SrcPort		      1
      Points		      [20, 0; 0, -55]
      DstBlock		      "sink_imag"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Avalon-ST Complex Source\nReady Latency Zero"
      SrcPort		      2
      Points		      [50, 0; 0, -130]
      DstBlock		      "sink_real"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sink_imag"
      SrcPort		      1
      DstBlock		      "HIL"
      DstPort		      3
    }
    Line {
      SrcBlock		      "sink_real"
      SrcPort		      1
      DstBlock		      "HIL"
      DstPort		      2
    }
    Line {
      SrcBlock		      "sink_error"
      SrcPort		      1
      DstBlock		      "HIL"
      DstPort		      5
    }
    Line {
      SrcBlock		      "sink_eop"
      SrcPort		      1
      DstBlock		      "HIL"
      DstPort		      1
    }
    Line {
      SrcBlock		      "sink_valid"
      SrcPort		      1
      DstBlock		      "HIL"
      DstPort		      4
    }
    Line {
      SrcBlock		      "inverse"
      SrcPort		      1
      DstBlock		      "HIL"
      DstPort		      6
    }
    Line {
      SrcBlock		      "source_ready"
      SrcPort		      1
      DstBlock		      "HIL"
      DstPort		      7
    }
    Line {
      SrcBlock		      "sink_sop"
      SrcPort		      1
      DstBlock		      "HIL"
      DstPort		      8
    }
    Line {
      SrcBlock		      "reset_n"
      SrcPort		      1
      DstBlock		      "HIL"
      DstPort		      9
    }
    Line {
      SrcBlock		      "Avalon-ST Complex Source\nReady Latency Zero"
      SrcPort		      4
      Points		      [65, 0; 0, 40]
      DstBlock		      "sink_sop"
      DstPort		      1
    }
    Line {
      Name		      "sink_ready"
      Labels		      [0, 0]
      SrcBlock		      "HIL"
      SrcPort		      2
      DstBlock		      "sink_ready"
      DstPort		      1
    }
    Line {
      Name		      "src_error"
      Labels		      [0, 0]
      SrcBlock		      "HIL"
      SrcPort		      3
      DstBlock		      "source_error"
      DstPort		      1
    }
    Line {
      Name		      "src_valid"
      Labels		      [0, 0]
      SrcBlock		      "HIL"
      SrcPort		      1
      Points		      [140, 0; 0, 225]
      DstBlock		      "source_valid"
      DstPort		      1
    }
    Line {
      Name		      "src_real"
      Labels		      [0, 0]
      SrcBlock		      "HIL"
      SrcPort		      5
      Points		      [95, 0; 0, 135]
      DstBlock		      "source_real"
      DstPort		      1
    }
    Line {
      Name		      "src_eop"
      Labels		      [-1, 1]
      SrcBlock		      "source_eop"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      4
    }
    Line {
      Name		      "src_error"
      Labels		      [-1, 1]
      SrcBlock		      "source_error"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      Name		      "src_exp"
      Labels		      [-1, 1]
      SrcBlock		      "source_exp"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      6
    }
    Line {
      Name		      "src_imag"
      Labels		      [-1, 1]
      SrcBlock		      "source_imag"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      8
    }
    Line {
      Name		      "src_real"
      Labels		      [-1, 1]
      SrcBlock		      "source_real"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      7
    }
    Line {
      Name		      "src_sop"
      Labels		      [-1, 1]
      SrcBlock		      "source_sop"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      Name		      "src_valid"
      Labels		      [-1, 1]
      SrcBlock		      "source_valid"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      5
    }
    Line {
      Name		      "snk_ready"
      Labels		      [-1, 1]
      SrcBlock		      "sink_ready"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      Name		      "src_sop"
      Labels		      [0, 0]
      SrcBlock		      "HIL"
      SrcPort		      4
      DstBlock		      "source_sop"
      DstPort		      1
    }
    Line {
      Name		      "src_eop"
      Labels		      [0, 0]
      SrcBlock		      "HIL"
      SrcPort		      6
      Points		      [115, 0; 0, -45]
      DstBlock		      "source_eop"
      DstPort		      1
    }
    Line {
      Name		      "src_exp"
      Labels		      [0, 0]
      SrcBlock		      "HIL"
      SrcPort		      7
      DstBlock		      "source_exp"
      DstPort		      1
    }
    Line {
      Name		      "src_imag"
      Labels		      [0, 0]
      SrcBlock		      "HIL"
      SrcPort		      8
      Points		      [75, 0; 0, 45]
      DstBlock		      "source_imag"
      DstPort		      1
    }
    Annotation {
      Name		      "(c) 2008 Altera Corporation. All rights reserved.  Altera products are protected under numerous U.S. and foreign patents, maskwork rights, copyrights and other intellectual property laws. \nThis reference design file, and your use thereof, is subject to and governed by the terms and conditions of the applicable Altera Reference Design License Agreement (found at www.altera.com).\nBy using this reference design file, you indicate your acceptance of such terms and conditions between you and Altera Corporation. \nIn the event that you do not agree with such terms and conditions, you may not use the reference design file and please promptly destroy any copies you have made.\nThis reference design file being provided on an \"as-is\" basis and as an accommodation and therefore all warranties, representations or guarantees of any kind (whether express, implied or statutory)\nincluding, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed.\nBy making this reference design file available, Altera expressly does not recommend, suggest or require that this reference design file be used in combination with any other product not provided by Altera"
      Position		      [36, 926]
      HorizontalAlignment     "left"
      ForegroundColor	      "blue"
    }
    Annotation {
      Name		      "Hardware in the loop design example"
      Position		      [45, 426]
      HorizontalAlignment     "left"
      ForegroundColor	      "blue"
      FontName		      "Arial"
      FontSize		      24
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "fft_HIL.mdl model illustrates how the model topfft.mdl is used in Hardware Cosimulation \n\nWalkthrough:\nStep 1 : Open the Simulink model topfft.mdl and follow instructions 1 to update MegaCore function variation file\nStep 2 : Using Signal Compiler, compile topfft into RTL to create a compiled Quartus II project topfft.qpf \nStep 3 : In the Simulink model fft_HIL.mdl, double-click on the HIL block\n              3-1 Select the Quartus II project topfft.qpf from topfft_dspbuilder folder\n              3-2 Select the Clock and Reset signals\n              3-3 Change all integer inputs and outputs to signed\n              3-4 Select the reset active level to match the settings in the original model\n              3-5 Click on \"Next\" to go to page 2 of 2\n              3-6 Enter the FPGA device value\n              3-7 Compile with Quartus II\n              3-8 Select the JTAG cable\n              3-9 Program the FPGA on board\n              3-10 Close the HIL dialog box\nStep 4 : Simulate in Simulink\n             4-1 Make sure that all inputs to the HIL block are connected up correctly before running simulation\n             4-2 The FPGA needs to be reprogrammed before running repeated HIL simulation\n             4-3 If burst mode is used in HIL simulation, extra steps should be added to the Simulation End time"
      Position		      [46, 660]
      HorizontalAlignment     "left"
      ForegroundColor	      "blue"
      FontName		      "Arial"
      FontSize		      18
    }
  }
}
