INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 12:03:39 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 buffer11/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux2/tehb/dataReg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.589ns (19.855%)  route 2.378ns (80.145%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns = ( 5.152 - 4.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=610, unset)          1.282     1.282    buffer11/clk
    SLICE_X12Y111        FDRE                                         r  buffer11/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y111        FDRE (Prop_fdre_C_Q)         0.259     1.541 r  buffer11/outs_reg[1]/Q
                         net (fo=7, routed)           0.653     2.194    buffer12/control/dataReg_reg[4]_1[1]
    SLICE_X12Y110        LUT5 (Prop_lut5_I0_O)        0.051     2.245 f  buffer12/control/Head[2]_i_9/O
                         net (fo=1, routed)           0.316     2.562    buffer12/control/Head[2]_i_9_n_0
    SLICE_X13Y110        LUT6 (Prop_lut6_I3_O)        0.138     2.700 f  buffer12/control/Head[2]_i_8/O
                         net (fo=4, routed)           0.344     3.044    control_merge1/tehb/control/Head[2]_i_2
    SLICE_X12Y109        LUT6 (Prop_lut6_I3_O)        0.043     3.087 r  control_merge1/tehb/control/Head[2]_i_4/O
                         net (fo=3, routed)           0.203     3.290    control_merge1/fork_valid/generateBlocks[1].regblock/dataReg_reg[31]_0
    SLICE_X15Y110        LUT6 (Prop_lut6_I4_O)        0.043     3.333 r  control_merge1/fork_valid/generateBlocks[1].regblock/Head[2]_i_2/O
                         net (fo=9, routed)           0.414     3.747    control_merge1/fork_valid/generateBlocks[1].regblock/fullReg_reg_1
    SLICE_X19Y111        LUT3 (Prop_lut3_I0_O)        0.055     3.802 r  control_merge1/fork_valid/generateBlocks[1].regblock/dataReg[31]_i_1__4/O
                         net (fo=32, routed)          0.447     4.249    mux2/tehb/E[0]
    SLICE_X17Y107        FDRE                                         r  mux2/tehb/dataReg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=610, unset)          1.152     5.152    mux2/tehb/clk
    SLICE_X17Y107        FDRE                                         r  mux2/tehb/dataReg_reg[18]/C
                         clock pessimism              0.085     5.237    
                         clock uncertainty           -0.035     5.202    
    SLICE_X17Y107        FDRE (Setup_fdre_C_CE)      -0.295     4.907    mux2/tehb/dataReg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -4.249    
  -------------------------------------------------------------------
                         slack                                  0.658    




