
orion_F303_boost_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bb64  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005dc  0800bcf8  0800bcf8  0001bcf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c2d4  0800c2d4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800c2d4  0800c2d4  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c2d4  0800c2d4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c2d4  0800c2d4  0001c2d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c2d8  0800c2d8  0001c2d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800c2dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          000004bc  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000698  20000698  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018d00  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003801  00000000  00000000  00038f0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001408  00000000  00000000  0003c710  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001280  00000000  00000000  0003db18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021bed  00000000  00000000  0003ed98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b75b  00000000  00000000  00060985  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c6ba1  00000000  00000000  0007c0e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00142c81  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006428  00000000  00000000  00142cd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bcdc 	.word	0x0800bcdc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800bcdc 	.word	0x0800bcdc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc3;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08e      	sub	sp, #56	; 0x38
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	605a      	str	r2, [r3, #4]
 8000c58:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000c5a:	1d3b      	adds	r3, r7, #4
 8000c5c:	2228      	movs	r2, #40	; 0x28
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4618      	mov	r0, r3
 8000c62:	f008 f9c1 	bl	8008fe8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c66:	4b40      	ldr	r3, [pc, #256]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c68:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000c6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c6e:	4b3e      	ldr	r3, [pc, #248]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c74:	4b3c      	ldr	r3, [pc, #240]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c7a:	4b3b      	ldr	r3, [pc, #236]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c80:	4b39      	ldr	r3, [pc, #228]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c82:	2201      	movs	r2, #1
 8000c84:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c86:	4b38      	ldr	r3, [pc, #224]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c8e:	4b36      	ldr	r3, [pc, #216]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c94:	4b34      	ldr	r3, [pc, #208]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c96:	2201      	movs	r2, #1
 8000c98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c9a:	4b33      	ldr	r3, [pc, #204]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ca2:	4b31      	ldr	r3, [pc, #196]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000ca4:	2204      	movs	r2, #4
 8000ca6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ca8:	4b2f      	ldr	r3, [pc, #188]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cae:	4b2e      	ldr	r3, [pc, #184]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cb4:	482c      	ldr	r0, [pc, #176]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000cb6:	f001 ff73 	bl	8002ba0 <HAL_ADC_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 8000cc0:	f001 fa67 	bl	8002192 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000cc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4826      	ldr	r0, [pc, #152]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000cd0:	f002 fe18 	bl	8003904 <HAL_ADCEx_MultiModeConfigChannel>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000cda:	f001 fa5a 	bl	8002192 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000cea:	2303      	movs	r3, #3
 8000cec:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000cee:	2306      	movs	r3, #6
 8000cf0:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000cf2:	2340      	movs	r3, #64	; 0x40
 8000cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = ENABLE;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000d06:	2300      	movs	r3, #0
 8000d08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sConfigInjected.InjectedOffset = 0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000d10:	2300      	movs	r3, #0
 8000d12:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	4619      	mov	r1, r3
 8000d18:	4813      	ldr	r0, [pc, #76]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000d1a:	f002 fa6b 	bl	80031f4 <HAL_ADCEx_InjectedConfigChannel>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000d24:	f001 fa35 	bl	8002192 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d30:	1d3b      	adds	r3, r7, #4
 8000d32:	4619      	mov	r1, r3
 8000d34:	480c      	ldr	r0, [pc, #48]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000d36:	f002 fa5d 	bl	80031f4 <HAL_ADCEx_InjectedConfigChannel>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8000d40:	f001 fa27 	bl	8002192 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000d44:	2303      	movs	r3, #3
 8000d46:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d4c:	1d3b      	adds	r3, r7, #4
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4805      	ldr	r0, [pc, #20]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000d52:	f002 fa4f 	bl	80031f4 <HAL_ADCEx_InjectedConfigChannel>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000d5c:	f001 fa19 	bl	8002192 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d60:	bf00      	nop
 8000d62:	3738      	adds	r7, #56	; 0x38
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	200001f8 	.word	0x200001f8

08000d6c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08e      	sub	sp, #56	; 0x38
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000d72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d7e:	1d3b      	adds	r3, r7, #4
 8000d80:	2228      	movs	r2, #40	; 0x28
 8000d82:	2100      	movs	r1, #0
 8000d84:	4618      	mov	r0, r3
 8000d86:	f008 f92f 	bl	8008fe8 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000d8a:	4b40      	ldr	r3, [pc, #256]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d8c:	4a40      	ldr	r2, [pc, #256]	; (8000e90 <MX_ADC3_Init+0x124>)
 8000d8e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d90:	4b3e      	ldr	r3, [pc, #248]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000d96:	4b3d      	ldr	r3, [pc, #244]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d9c:	4b3b      	ldr	r3, [pc, #236]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d9e:	2201      	movs	r2, #1
 8000da0:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8000da2:	4b3a      	ldr	r3, [pc, #232]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000da4:	2201      	movs	r2, #1
 8000da6:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000da8:	4b38      	ldr	r3, [pc, #224]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000db0:	4b36      	ldr	r3, [pc, #216]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000db6:	4b35      	ldr	r3, [pc, #212]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000dbc:	4b33      	ldr	r3, [pc, #204]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000dc4:	4b31      	ldr	r3, [pc, #196]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dc6:	2208      	movs	r2, #8
 8000dc8:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000dca:	4b30      	ldr	r3, [pc, #192]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000dd0:	4b2e      	ldr	r3, [pc, #184]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000dd6:	482d      	ldr	r0, [pc, #180]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dd8:	f001 fee2 	bl	8002ba0 <HAL_ADC_Init>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_ADC3_Init+0x7a>
  {
    Error_Handler();
 8000de2:	f001 f9d6 	bl	8002192 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000de6:	2300      	movs	r3, #0
 8000de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000dea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dee:	4619      	mov	r1, r3
 8000df0:	4826      	ldr	r0, [pc, #152]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000df2:	f002 fd87 	bl	8003904 <HAL_ADCEx_MultiModeConfigChannel>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 8000dfc:	f001 f9c9 	bl	8002192 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000e00:	2301      	movs	r3, #1
 8000e02:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000e04:	2301      	movs	r3, #1
 8000e06:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000e0c:	2303      	movs	r3, #3
 8000e0e:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000e10:	2306      	movs	r3, #6
 8000e12:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000e14:	2340      	movs	r3, #64	; 0x40
 8000e16:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = ENABLE;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e22:	2300      	movs	r3, #0
 8000e24:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sConfigInjected.InjectedOffset = 0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4814      	ldr	r0, [pc, #80]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000e3c:	f002 f9da 	bl	80031f4 <HAL_ADCEx_InjectedConfigChannel>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_ADC3_Init+0xde>
  {
    Error_Handler();
 8000e46:	f001 f9a4 	bl	8002192 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000e4a:	2305      	movs	r3, #5
 8000e4c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000e52:	1d3b      	adds	r3, r7, #4
 8000e54:	4619      	mov	r1, r3
 8000e56:	480d      	ldr	r0, [pc, #52]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000e58:	f002 f9cc 	bl	80031f4 <HAL_ADCEx_InjectedConfigChannel>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_ADC3_Init+0xfa>
  {
    Error_Handler();
 8000e62:	f001 f996 	bl	8002192 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8000e66:	230c      	movs	r3, #12
 8000e68:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	4619      	mov	r1, r3
 8000e72:	4806      	ldr	r0, [pc, #24]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000e74:	f002 f9be 	bl	80031f4 <HAL_ADCEx_InjectedConfigChannel>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_ADC3_Init+0x116>
  {
    Error_Handler();
 8000e7e:	f001 f988 	bl	8002192 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000e82:	bf00      	nop
 8000e84:	3738      	adds	r7, #56	; 0x38
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000248 	.word	0x20000248
 8000e90:	50000400 	.word	0x50000400

08000e94 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b08a      	sub	sp, #40	; 0x28
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	2228      	movs	r2, #40	; 0x28
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f008 f8a1 	bl	8008fe8 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8000ea6:	4b31      	ldr	r3, [pc, #196]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ea8:	4a31      	ldr	r2, [pc, #196]	; (8000f70 <MX_ADC4_Init+0xdc>)
 8000eaa:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000eac:	4b2f      	ldr	r3, [pc, #188]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8000eb2:	4b2e      	ldr	r3, [pc, #184]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000eb8:	4b2c      	ldr	r3, [pc, #176]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eba:	2201      	movs	r2, #1
 8000ebc:	611a      	str	r2, [r3, #16]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8000ebe:	4b2b      	ldr	r3, [pc, #172]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	765a      	strb	r2, [r3, #25]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8000ec4:	4b29      	ldr	r3, [pc, #164]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ecc:	4b27      	ldr	r3, [pc, #156]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	60da      	str	r2, [r3, #12]
  hadc4.Init.NbrOfConversion = 1;
 8000ed2:	4b26      	ldr	r3, [pc, #152]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	61da      	str	r2, [r3, #28]
  hadc4.Init.DMAContinuousRequests = DISABLE;
 8000ed8:	4b24      	ldr	r3, [pc, #144]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ee0:	4b22      	ldr	r3, [pc, #136]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ee2:	2204      	movs	r2, #4
 8000ee4:	615a      	str	r2, [r3, #20]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8000ee6:	4b21      	ldr	r3, [pc, #132]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	761a      	strb	r2, [r3, #24]
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000eec:	4b1f      	ldr	r3, [pc, #124]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8000ef2:	481e      	ldr	r0, [pc, #120]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ef4:	f001 fe54 	bl	8002ba0 <HAL_ADC_Init>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <MX_ADC4_Init+0x6e>
  {
    Error_Handler();
 8000efe:	f001 f948 	bl	8002192 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000f02:	2303      	movs	r3, #3
 8000f04:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000f06:	2301      	movs	r3, #1
 8000f08:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000f12:	2306      	movs	r3, #6
 8000f14:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000f16:	2340      	movs	r3, #64	; 0x40
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	623b      	str	r3, [r7, #32]
  sConfigInjected.AutoInjectedConv = ENABLE;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	777b      	strb	r3, [r7, #29]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000f22:	2300      	movs	r3, #0
 8000f24:	773b      	strb	r3, [r7, #28]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000f26:	2300      	movs	r3, #0
 8000f28:	77bb      	strb	r3, [r7, #30]
  sConfigInjected.InjectedOffset = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc4, &sConfigInjected) != HAL_OK)
 8000f32:	463b      	mov	r3, r7
 8000f34:	4619      	mov	r1, r3
 8000f36:	480d      	ldr	r0, [pc, #52]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000f38:	f002 f95c 	bl	80031f4 <HAL_ADCEx_InjectedConfigChannel>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_ADC4_Init+0xb2>
  {
    Error_Handler();
 8000f42:	f001 f926 	bl	8002192 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000f46:	2304      	movs	r3, #4
 8000f48:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc4, &sConfigInjected) != HAL_OK)
 8000f4e:	463b      	mov	r3, r7
 8000f50:	4619      	mov	r1, r3
 8000f52:	4806      	ldr	r0, [pc, #24]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000f54:	f002 f94e 	bl	80031f4 <HAL_ADCEx_InjectedConfigChannel>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_ADC4_Init+0xce>
  {
    Error_Handler();
 8000f5e:	f001 f918 	bl	8002192 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8000f62:	bf00      	nop
 8000f64:	3728      	adds	r7, #40	; 0x28
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000298 	.word	0x20000298
 8000f70:	50000500 	.word	0x50000500

08000f74 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC34_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08e      	sub	sp, #56	; 0x38
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f94:	d14d      	bne.n	8001032 <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000f96:	4b85      	ldr	r3, [pc, #532]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	4a84      	ldr	r2, [pc, #528]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fa0:	6153      	str	r3, [r2, #20]
 8000fa2:	4b82      	ldr	r3, [pc, #520]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000faa:	623b      	str	r3, [r7, #32]
 8000fac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fae:	4b7f      	ldr	r3, [pc, #508]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fb0:	695b      	ldr	r3, [r3, #20]
 8000fb2:	4a7e      	ldr	r2, [pc, #504]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fb8:	6153      	str	r3, [r2, #20]
 8000fba:	4b7c      	ldr	r3, [pc, #496]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fc2:	61fb      	str	r3, [r7, #28]
 8000fc4:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000fc6:	2307      	movs	r3, #7
 8000fc8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fdc:	f003 fe0a 	bl	8004bf4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000fe0:	4b73      	ldr	r3, [pc, #460]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000fe2:	4a74      	ldr	r2, [pc, #464]	; (80011b4 <HAL_ADC_MspInit+0x240>)
 8000fe4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fe6:	4b72      	ldr	r3, [pc, #456]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fec:	4b70      	ldr	r3, [pc, #448]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ff2:	4b6f      	ldr	r3, [pc, #444]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000ff4:	2280      	movs	r2, #128	; 0x80
 8000ff6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ff8:	4b6d      	ldr	r3, [pc, #436]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000ffa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ffe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001000:	4b6b      	ldr	r3, [pc, #428]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001002:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001006:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001008:	4b69      	ldr	r3, [pc, #420]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 800100a:	2220      	movs	r2, #32
 800100c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800100e:	4b68      	ldr	r3, [pc, #416]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001010:	2200      	movs	r2, #0
 8001012:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001014:	4866      	ldr	r0, [pc, #408]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001016:	f003 fbc2 	bl	800479e <HAL_DMA_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8001020:	f001 f8b7 	bl	8002192 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4a62      	ldr	r2, [pc, #392]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001028:	639a      	str	r2, [r3, #56]	; 0x38
 800102a:	4a61      	ldr	r2, [pc, #388]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 8001030:	e0b7      	b.n	80011a2 <HAL_ADC_MspInit+0x22e>
  else if(adcHandle->Instance==ADC3)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a60      	ldr	r2, [pc, #384]	; (80011b8 <HAL_ADC_MspInit+0x244>)
 8001038:	4293      	cmp	r3, r2
 800103a:	d157      	bne.n	80010ec <HAL_ADC_MspInit+0x178>
    HAL_RCC_ADC34_CLK_ENABLED++;
 800103c:	4b5f      	ldr	r3, [pc, #380]	; (80011bc <HAL_ADC_MspInit+0x248>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	3301      	adds	r3, #1
 8001042:	4a5e      	ldr	r2, [pc, #376]	; (80011bc <HAL_ADC_MspInit+0x248>)
 8001044:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC34_CLK_ENABLED==1){
 8001046:	4b5d      	ldr	r3, [pc, #372]	; (80011bc <HAL_ADC_MspInit+0x248>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d10b      	bne.n	8001066 <HAL_ADC_MspInit+0xf2>
      __HAL_RCC_ADC34_CLK_ENABLE();
 800104e:	4b57      	ldr	r3, [pc, #348]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001050:	695b      	ldr	r3, [r3, #20]
 8001052:	4a56      	ldr	r2, [pc, #344]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001054:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001058:	6153      	str	r3, [r2, #20]
 800105a:	4b54      	ldr	r3, [pc, #336]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800105c:	695b      	ldr	r3, [r3, #20]
 800105e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001062:	61bb      	str	r3, [r7, #24]
 8001064:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001066:	4b51      	ldr	r3, [pc, #324]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001068:	695b      	ldr	r3, [r3, #20]
 800106a:	4a50      	ldr	r2, [pc, #320]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800106c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001070:	6153      	str	r3, [r2, #20]
 8001072:	4b4e      	ldr	r3, [pc, #312]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800107a:	617b      	str	r3, [r7, #20]
 800107c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BOOST_V_Pin|BATT_CS_Pin|TEMP_COIL_1_Pin;
 800107e:	f242 0303 	movw	r3, #8195	; 0x2003
 8001082:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001084:	2303      	movs	r3, #3
 8001086:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800108c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001090:	4619      	mov	r1, r3
 8001092:	484b      	ldr	r0, [pc, #300]	; (80011c0 <HAL_ADC_MspInit+0x24c>)
 8001094:	f003 fdae 	bl	8004bf4 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Channel5;
 8001098:	4b4a      	ldr	r3, [pc, #296]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 800109a:	4a4b      	ldr	r2, [pc, #300]	; (80011c8 <HAL_ADC_MspInit+0x254>)
 800109c:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800109e:	4b49      	ldr	r3, [pc, #292]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80010a4:	4b47      	ldr	r3, [pc, #284]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80010aa:	4b46      	ldr	r3, [pc, #280]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010ac:	2280      	movs	r2, #128	; 0x80
 80010ae:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010b0:	4b44      	ldr	r3, [pc, #272]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010b6:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010b8:	4b42      	ldr	r3, [pc, #264]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010be:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80010c0:	4b40      	ldr	r3, [pc, #256]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010c2:	2220      	movs	r2, #32
 80010c4:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 80010c6:	4b3f      	ldr	r3, [pc, #252]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010cc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80010ce:	483d      	ldr	r0, [pc, #244]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010d0:	f003 fb65 	bl	800479e <HAL_DMA_Init>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <HAL_ADC_MspInit+0x16a>
      Error_Handler();
 80010da:	f001 f85a 	bl	8002192 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a38      	ldr	r2, [pc, #224]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010e2:	639a      	str	r2, [r3, #56]	; 0x38
 80010e4:	4a37      	ldr	r2, [pc, #220]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6253      	str	r3, [r2, #36]	; 0x24
}
 80010ea:	e05a      	b.n	80011a2 <HAL_ADC_MspInit+0x22e>
  else if(adcHandle->Instance==ADC4)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a36      	ldr	r2, [pc, #216]	; (80011cc <HAL_ADC_MspInit+0x258>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d155      	bne.n	80011a2 <HAL_ADC_MspInit+0x22e>
    HAL_RCC_ADC34_CLK_ENABLED++;
 80010f6:	4b31      	ldr	r3, [pc, #196]	; (80011bc <HAL_ADC_MspInit+0x248>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	4a2f      	ldr	r2, [pc, #188]	; (80011bc <HAL_ADC_MspInit+0x248>)
 80010fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC34_CLK_ENABLED==1){
 8001100:	4b2e      	ldr	r3, [pc, #184]	; (80011bc <HAL_ADC_MspInit+0x248>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d10b      	bne.n	8001120 <HAL_ADC_MspInit+0x1ac>
      __HAL_RCC_ADC34_CLK_ENABLE();
 8001108:	4b28      	ldr	r3, [pc, #160]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800110a:	695b      	ldr	r3, [r3, #20]
 800110c:	4a27      	ldr	r2, [pc, #156]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800110e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001112:	6153      	str	r3, [r2, #20]
 8001114:	4b25      	ldr	r3, [pc, #148]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800111c:	613b      	str	r3, [r7, #16]
 800111e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001120:	4b22      	ldr	r3, [pc, #136]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001122:	695b      	ldr	r3, [r3, #20]
 8001124:	4a21      	ldr	r2, [pc, #132]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001126:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800112a:	6153      	str	r3, [r2, #20]
 800112c:	4b1f      	ldr	r3, [pc, #124]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800112e:	695b      	ldr	r3, [r3, #20]
 8001130:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TEMP_FET_Pin|TEMP_COIL_2_Pin;
 8001138:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800113e:	2303      	movs	r3, #3
 8001140:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001146:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800114a:	4619      	mov	r1, r3
 800114c:	481c      	ldr	r0, [pc, #112]	; (80011c0 <HAL_ADC_MspInit+0x24c>)
 800114e:	f003 fd51 	bl	8004bf4 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA2_Channel2;
 8001152:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001154:	4a1f      	ldr	r2, [pc, #124]	; (80011d4 <HAL_ADC_MspInit+0x260>)
 8001156:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001158:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800115a:	2200      	movs	r2, #0
 800115c:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 800115e:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8001164:	4b1a      	ldr	r3, [pc, #104]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001166:	2280      	movs	r2, #128	; 0x80
 8001168:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800116a:	4b19      	ldr	r3, [pc, #100]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800116c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001170:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001172:	4b17      	ldr	r3, [pc, #92]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001174:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001178:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800117c:	2220      	movs	r2, #32
 800117e:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8001180:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001182:	2200      	movs	r2, #0
 8001184:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8001186:	4812      	ldr	r0, [pc, #72]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001188:	f003 fb09 	bl	800479e <HAL_DMA_Init>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <HAL_ADC_MspInit+0x222>
      Error_Handler();
 8001192:	f000 fffe 	bl	8002192 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a0d      	ldr	r2, [pc, #52]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800119a:	639a      	str	r2, [r3, #56]	; 0x38
 800119c:	4a0c      	ldr	r2, [pc, #48]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6253      	str	r3, [r2, #36]	; 0x24
}
 80011a2:	bf00      	nop
 80011a4:	3738      	adds	r7, #56	; 0x38
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40021000 	.word	0x40021000
 80011b0:	200002e8 	.word	0x200002e8
 80011b4:	40020008 	.word	0x40020008
 80011b8:	50000400 	.word	0x50000400
 80011bc:	200003b4 	.word	0x200003b4
 80011c0:	48000400 	.word	0x48000400
 80011c4:	2000032c 	.word	0x2000032c
 80011c8:	40020458 	.word	0x40020458
 80011cc:	50000500 	.word	0x50000500
 80011d0:	20000370 	.word	0x20000370
 80011d4:	4002041c 	.word	0x4002041c

080011d8 <start_transmit>:
int8_t delta_x, delta_y;
uint8_t quality;
int32_t integral_x, integral_y;

void start_transmit(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MOUSE_NSS_GPIO_Port, MOUSE_NSS_Pin, GPIO_PIN_RESET);
 80011dc:	2200      	movs	r2, #0
 80011de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e6:	f003 fe97 	bl	8004f18 <HAL_GPIO_WritePin>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}

080011ee <end_transmit>:

void end_transmit(void)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MOUSE_NSS_GPIO_Port, MOUSE_NSS_Pin, GPIO_PIN_SET);
 80011f2:	2201      	movs	r2, #1
 80011f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011fc:	f003 fe8c 	bl	8004f18 <HAL_GPIO_WritePin>
}
 8001200:	bf00      	nop
 8001202:	bd80      	pop	{r7, pc}

08001204 <reset>:


static void reset(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af02      	add	r7, sp, #8
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 1, 1000);
 800120a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	2301      	movs	r3, #1
 8001212:	4a0e      	ldr	r2, [pc, #56]	; (800124c <reset+0x48>)
 8001214:	490e      	ldr	r1, [pc, #56]	; (8001250 <reset+0x4c>)
 8001216:	480f      	ldr	r0, [pc, #60]	; (8001254 <reset+0x50>)
 8001218:	f005 fb65 	bl	80068e6 <HAL_SPI_TransmitReceive>
    end_transmit();
 800121c:	f7ff ffe7 	bl	80011ee <end_transmit>
    // set clk,nss polaryty


    HAL_Delay(1);
 8001220:	2001      	movs	r0, #1
 8001222:	f001 fc99 	bl	8002b58 <HAL_Delay>

    HAL_GPIO_WritePin(MOUSE_RST_GPIO_Port, MOUSE_RST_Pin, GPIO_PIN_SET);
 8001226:	2201      	movs	r2, #1
 8001228:	2140      	movs	r1, #64	; 0x40
 800122a:	480b      	ldr	r0, [pc, #44]	; (8001258 <reset+0x54>)
 800122c:	f003 fe74 	bl	8004f18 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001230:	2001      	movs	r0, #1
 8001232:	f001 fc91 	bl	8002b58 <HAL_Delay>
    HAL_GPIO_WritePin(MOUSE_RST_GPIO_Port, MOUSE_RST_Pin, GPIO_PIN_RESET);
 8001236:	2200      	movs	r2, #0
 8001238:	2140      	movs	r1, #64	; 0x40
 800123a:	4807      	ldr	r0, [pc, #28]	; (8001258 <reset+0x54>)
 800123c:	f003 fe6c 	bl	8004f18 <HAL_GPIO_WritePin>

    HAL_Delay(250); // waiting for self-test
 8001240:	20fa      	movs	r0, #250	; 0xfa
 8001242:	f001 fc89 	bl	8002b58 <HAL_Delay>
}
 8001246:	bf00      	nop
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	200003c8 	.word	0x200003c8
 8001250:	200003b8 	.word	0x200003b8
 8001254:	20000470 	.word	0x20000470
 8001258:	48000400 	.word	0x48000400

0800125c <is_connect_ADNS3080>:

bool is_connect_ADNS3080(void){
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af02      	add	r7, sp, #8
    HAL_GPIO_WritePin(LED_CURRENT_GPIO_Port, LED_CURRENT_Pin, GPIO_PIN_SET);
 8001262:	2201      	movs	r2, #1
 8001264:	2110      	movs	r1, #16
 8001266:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800126a:	f003 fe55 	bl	8004f18 <HAL_GPIO_WritePin>

    reset();
 800126e:	f7ff ffc9 	bl	8001204 <reset>


    start_transmit();
 8001272:	f7ff ffb1 	bl	80011d8 <start_transmit>

    sbuf[0] = ADNS3080_PRODUCT_ID;
 8001276:	4b0f      	ldr	r3, [pc, #60]	; (80012b4 <is_connect_ADNS3080+0x58>)
 8001278:	2200      	movs	r2, #0
 800127a:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 2, 1000);
 800127c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001280:	9300      	str	r3, [sp, #0]
 8001282:	2302      	movs	r3, #2
 8001284:	4a0c      	ldr	r2, [pc, #48]	; (80012b8 <is_connect_ADNS3080+0x5c>)
 8001286:	490b      	ldr	r1, [pc, #44]	; (80012b4 <is_connect_ADNS3080+0x58>)
 8001288:	480c      	ldr	r0, [pc, #48]	; (80012bc <is_connect_ADNS3080+0x60>)
 800128a:	f005 fb2c 	bl	80068e6 <HAL_SPI_TransmitReceive>
    
    end_transmit();
 800128e:	f7ff ffae 	bl	80011ee <end_transmit>

    printf("SPI ID : %d\n", rbuf[1]);
 8001292:	4b09      	ldr	r3, [pc, #36]	; (80012b8 <is_connect_ADNS3080+0x5c>)
 8001294:	785b      	ldrb	r3, [r3, #1]
 8001296:	4619      	mov	r1, r3
 8001298:	4809      	ldr	r0, [pc, #36]	; (80012c0 <is_connect_ADNS3080+0x64>)
 800129a:	f008 fb17 	bl	80098cc <iprintf>

    if (rbuf[1] == ADNS3080_PRODUCT_ID_VALUE)
 800129e:	4b06      	ldr	r3, [pc, #24]	; (80012b8 <is_connect_ADNS3080+0x5c>)
 80012a0:	785b      	ldrb	r3, [r3, #1]
 80012a2:	2b17      	cmp	r3, #23
 80012a4:	d101      	bne.n	80012aa <is_connect_ADNS3080+0x4e>
    {
        return true;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e000      	b.n	80012ac <is_connect_ADNS3080+0x50>
    }
    else
    {
        return false;
 80012aa:	2300      	movs	r3, #0
    }
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	200003b8 	.word	0x200003b8
 80012b8:	200003c8 	.word	0x200003c8
 80012bc:	20000470 	.word	0x20000470
 80012c0:	0800bcf8 	.word	0x0800bcf8

080012c4 <init_ADNS3080>:

void init_ADNS3080(bool ips_1600)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af02      	add	r7, sp, #8
 80012ca:	4603      	mov	r3, r0
 80012cc:	71fb      	strb	r3, [r7, #7]
    delta_x = 0;
 80012ce:	4b20      	ldr	r3, [pc, #128]	; (8001350 <init_ADNS3080+0x8c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	701a      	strb	r2, [r3, #0]
    delta_y = 0;
 80012d4:	4b1f      	ldr	r3, [pc, #124]	; (8001354 <init_ADNS3080+0x90>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	701a      	strb	r2, [r3, #0]
    quality = 0;
 80012da:	4b1f      	ldr	r3, [pc, #124]	; (8001358 <init_ADNS3080+0x94>)
 80012dc:	2200      	movs	r2, #0
 80012de:	701a      	strb	r2, [r3, #0]
    integral_x = 0;
 80012e0:	4b1e      	ldr	r3, [pc, #120]	; (800135c <init_ADNS3080+0x98>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
    integral_y = 0;
 80012e6:	4b1e      	ldr	r3, [pc, #120]	; (8001360 <init_ADNS3080+0x9c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
    reset();
 80012ec:	f7ff ff8a 	bl	8001204 <reset>


    start_transmit();
 80012f0:	f7ff ff72 	bl	80011d8 <start_transmit>

    sbuf[0] = ADNS3080_REG_WRITE & ADNS3080_CONFIGURATION_BITS; // config write
 80012f4:	4b1b      	ldr	r3, [pc, #108]	; (8001364 <init_ADNS3080+0xa0>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 1, 1000);
 80012fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	2301      	movs	r3, #1
 8001302:	4a19      	ldr	r2, [pc, #100]	; (8001368 <init_ADNS3080+0xa4>)
 8001304:	4917      	ldr	r1, [pc, #92]	; (8001364 <init_ADNS3080+0xa0>)
 8001306:	4819      	ldr	r0, [pc, #100]	; (800136c <init_ADNS3080+0xa8>)
 8001308:	f005 faed 	bl	80068e6 <HAL_SPI_TransmitReceive>

    //delay >75us
    for (int i = 0; i < 1000; i++)
 800130c:	2300      	movs	r3, #0
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	e002      	b.n	8001318 <init_ADNS3080+0x54>
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	3301      	adds	r3, #1
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800131e:	dbf8      	blt.n	8001312 <init_ADNS3080+0x4e>
    {
    }

    uint8_t mouse_config = rbuf[1];
 8001320:	4b11      	ldr	r3, [pc, #68]	; (8001368 <init_ADNS3080+0xa4>)
 8001322:	785b      	ldrb	r3, [r3, #1]
 8001324:	72fb      	strb	r3, [r7, #11]
    sbuf[0] = mouse_config | ADNS3080_BIT_1600IPS; // set 1600 ips
 8001326:	7afb      	ldrb	r3, [r7, #11]
 8001328:	f043 0310 	orr.w	r3, r3, #16
 800132c:	b2da      	uxtb	r2, r3
 800132e:	4b0d      	ldr	r3, [pc, #52]	; (8001364 <init_ADNS3080+0xa0>)
 8001330:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 1, 1000);
 8001332:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001336:	9300      	str	r3, [sp, #0]
 8001338:	2301      	movs	r3, #1
 800133a:	4a0b      	ldr	r2, [pc, #44]	; (8001368 <init_ADNS3080+0xa4>)
 800133c:	4909      	ldr	r1, [pc, #36]	; (8001364 <init_ADNS3080+0xa0>)
 800133e:	480b      	ldr	r0, [pc, #44]	; (800136c <init_ADNS3080+0xa8>)
 8001340:	f005 fad1 	bl	80068e6 <HAL_SPI_TransmitReceive>
    
    end_transmit();
 8001344:	f7ff ff53 	bl	80011ee <end_transmit>
}
 8001348:	bf00      	nop
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	200003d8 	.word	0x200003d8
 8001354:	200003d9 	.word	0x200003d9
 8001358:	200003da 	.word	0x200003da
 800135c:	200003dc 	.word	0x200003dc
 8001360:	200003e0 	.word	0x200003e0
 8001364:	200003b8 	.word	0x200003b8
 8001368:	200003c8 	.word	0x200003c8
 800136c:	20000470 	.word	0x20000470

08001370 <update_ADNS3080>:


void update_ADNS3080(void){
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af02      	add	r7, sp, #8
    
    start_transmit();
 8001376:	f7ff ff2f 	bl	80011d8 <start_transmit>

    sbuf[0] = ADNS3080_MOTION_BURST;
 800137a:	4b1b      	ldr	r3, [pc, #108]	; (80013e8 <update_ADNS3080+0x78>)
 800137c:	2250      	movs	r2, #80	; 0x50
 800137e:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 8, 1000);
 8001380:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001384:	9300      	str	r3, [sp, #0]
 8001386:	2308      	movs	r3, #8
 8001388:	4a18      	ldr	r2, [pc, #96]	; (80013ec <update_ADNS3080+0x7c>)
 800138a:	4917      	ldr	r1, [pc, #92]	; (80013e8 <update_ADNS3080+0x78>)
 800138c:	4818      	ldr	r0, [pc, #96]	; (80013f0 <update_ADNS3080+0x80>)
 800138e:	f005 faaa 	bl	80068e6 <HAL_SPI_TransmitReceive>
    
    end_transmit();
 8001392:	f7ff ff2c 	bl	80011ee <end_transmit>
    
    if (rbuf[1] & ADNS3080_BIT_MOTION)
 8001396:	4b15      	ldr	r3, [pc, #84]	; (80013ec <update_ADNS3080+0x7c>)
 8001398:	785b      	ldrb	r3, [r3, #1]
 800139a:	b25b      	sxtb	r3, r3
 800139c:	2b00      	cmp	r3, #0
 800139e:	da1b      	bge.n	80013d8 <update_ADNS3080+0x68>
    {
        delta_x = (int8_t)rbuf[2];
 80013a0:	4b12      	ldr	r3, [pc, #72]	; (80013ec <update_ADNS3080+0x7c>)
 80013a2:	789b      	ldrb	r3, [r3, #2]
 80013a4:	b25a      	sxtb	r2, r3
 80013a6:	4b13      	ldr	r3, [pc, #76]	; (80013f4 <update_ADNS3080+0x84>)
 80013a8:	701a      	strb	r2, [r3, #0]
        delta_y = (int8_t)rbuf[3];
 80013aa:	4b10      	ldr	r3, [pc, #64]	; (80013ec <update_ADNS3080+0x7c>)
 80013ac:	78db      	ldrb	r3, [r3, #3]
 80013ae:	b25a      	sxtb	r2, r3
 80013b0:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <update_ADNS3080+0x88>)
 80013b2:	701a      	strb	r2, [r3, #0]
        integral_x += delta_x;
 80013b4:	4b0f      	ldr	r3, [pc, #60]	; (80013f4 <update_ADNS3080+0x84>)
 80013b6:	f993 3000 	ldrsb.w	r3, [r3]
 80013ba:	461a      	mov	r2, r3
 80013bc:	4b0f      	ldr	r3, [pc, #60]	; (80013fc <update_ADNS3080+0x8c>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4413      	add	r3, r2
 80013c2:	4a0e      	ldr	r2, [pc, #56]	; (80013fc <update_ADNS3080+0x8c>)
 80013c4:	6013      	str	r3, [r2, #0]
        integral_y += delta_y;
 80013c6:	4b0c      	ldr	r3, [pc, #48]	; (80013f8 <update_ADNS3080+0x88>)
 80013c8:	f993 3000 	ldrsb.w	r3, [r3]
 80013cc:	461a      	mov	r2, r3
 80013ce:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <update_ADNS3080+0x90>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4413      	add	r3, r2
 80013d4:	4a0a      	ldr	r2, [pc, #40]	; (8001400 <update_ADNS3080+0x90>)
 80013d6:	6013      	str	r3, [r2, #0]
    }else{

    }
    quality = rbuf[4];
 80013d8:	4b04      	ldr	r3, [pc, #16]	; (80013ec <update_ADNS3080+0x7c>)
 80013da:	791a      	ldrb	r2, [r3, #4]
 80013dc:	4b09      	ldr	r3, [pc, #36]	; (8001404 <update_ADNS3080+0x94>)
 80013de:	701a      	strb	r2, [r3, #0]
}
 80013e0:	bf00      	nop
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	200003b8 	.word	0x200003b8
 80013ec:	200003c8 	.word	0x200003c8
 80013f0:	20000470 	.word	0x20000470
 80013f4:	200003d8 	.word	0x200003d8
 80013f8:	200003d9 	.word	0x200003d9
 80013fc:	200003dc 	.word	0x200003dc
 8001400:	200003e0 	.word	0x200003e0
 8001404:	200003da 	.word	0x200003da

08001408 <get_DeltaX_ADNS3080>:


int8_t get_DeltaX_ADNS3080(void){
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
    return delta_x;
 800140c:	4b03      	ldr	r3, [pc, #12]	; (800141c <get_DeltaX_ADNS3080+0x14>)
 800140e:	f993 3000 	ldrsb.w	r3, [r3]
}
 8001412:	4618      	mov	r0, r3
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr
 800141c:	200003d8 	.word	0x200003d8

08001420 <get_DeltaY_ADNS3080>:
int8_t get_DeltaY_ADNS3080(void){
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
    return delta_y;
 8001424:	4b03      	ldr	r3, [pc, #12]	; (8001434 <get_DeltaY_ADNS3080+0x14>)
 8001426:	f993 3000 	ldrsb.w	r3, [r3]
}
 800142a:	4618      	mov	r0, r3
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	200003d9 	.word	0x200003d9

08001438 <get_Qualty_ADNS3080>:
uint8_t get_Qualty_ADNS3080(void){
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0
    return quality;
 800143c:	4b03      	ldr	r3, [pc, #12]	; (800144c <get_Qualty_ADNS3080+0x14>)
 800143e:	781b      	ldrb	r3, [r3, #0]
}
 8001440:	4618      	mov	r0, r3
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	200003da 	.word	0x200003da

08001450 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001454:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <MX_CAN_Init+0x64>)
 8001456:	4a18      	ldr	r2, [pc, #96]	; (80014b8 <MX_CAN_Init+0x68>)
 8001458:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 800145a:	4b16      	ldr	r3, [pc, #88]	; (80014b4 <MX_CAN_Init+0x64>)
 800145c:	2202      	movs	r2, #2
 800145e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001460:	4b14      	ldr	r3, [pc, #80]	; (80014b4 <MX_CAN_Init+0x64>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001466:	4b13      	ldr	r3, [pc, #76]	; (80014b4 <MX_CAN_Init+0x64>)
 8001468:	2200      	movs	r2, #0
 800146a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_9TQ;
 800146c:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <MX_CAN_Init+0x64>)
 800146e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001472:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 8001474:	4b0f      	ldr	r3, [pc, #60]	; (80014b4 <MX_CAN_Init+0x64>)
 8001476:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800147a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800147c:	4b0d      	ldr	r3, [pc, #52]	; (80014b4 <MX_CAN_Init+0x64>)
 800147e:	2200      	movs	r2, #0
 8001480:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001482:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <MX_CAN_Init+0x64>)
 8001484:	2200      	movs	r2, #0
 8001486:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001488:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <MX_CAN_Init+0x64>)
 800148a:	2200      	movs	r2, #0
 800148c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800148e:	4b09      	ldr	r3, [pc, #36]	; (80014b4 <MX_CAN_Init+0x64>)
 8001490:	2200      	movs	r2, #0
 8001492:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001494:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <MX_CAN_Init+0x64>)
 8001496:	2200      	movs	r2, #0
 8001498:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800149a:	4b06      	ldr	r3, [pc, #24]	; (80014b4 <MX_CAN_Init+0x64>)
 800149c:	2200      	movs	r2, #0
 800149e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80014a0:	4804      	ldr	r0, [pc, #16]	; (80014b4 <MX_CAN_Init+0x64>)
 80014a2:	f002 fbeb 	bl	8003c7c <HAL_CAN_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80014ac:	f000 fe71 	bl	8002192 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80014b0:	bf00      	nop
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	200003e4 	.word	0x200003e4
 80014b8:	40006400 	.word	0x40006400

080014bc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08a      	sub	sp, #40	; 0x28
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c4:	f107 0314 	add.w	r3, r7, #20
 80014c8:	2200      	movs	r2, #0
 80014ca:	601a      	str	r2, [r3, #0]
 80014cc:	605a      	str	r2, [r3, #4]
 80014ce:	609a      	str	r2, [r3, #8]
 80014d0:	60da      	str	r2, [r3, #12]
 80014d2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a1c      	ldr	r2, [pc, #112]	; (800154c <HAL_CAN_MspInit+0x90>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d131      	bne.n	8001542 <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80014de:	4b1c      	ldr	r3, [pc, #112]	; (8001550 <HAL_CAN_MspInit+0x94>)
 80014e0:	69db      	ldr	r3, [r3, #28]
 80014e2:	4a1b      	ldr	r2, [pc, #108]	; (8001550 <HAL_CAN_MspInit+0x94>)
 80014e4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80014e8:	61d3      	str	r3, [r2, #28]
 80014ea:	4b19      	ldr	r3, [pc, #100]	; (8001550 <HAL_CAN_MspInit+0x94>)
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014f2:	613b      	str	r3, [r7, #16]
 80014f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f6:	4b16      	ldr	r3, [pc, #88]	; (8001550 <HAL_CAN_MspInit+0x94>)
 80014f8:	695b      	ldr	r3, [r3, #20]
 80014fa:	4a15      	ldr	r2, [pc, #84]	; (8001550 <HAL_CAN_MspInit+0x94>)
 80014fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001500:	6153      	str	r3, [r2, #20]
 8001502:	4b13      	ldr	r3, [pc, #76]	; (8001550 <HAL_CAN_MspInit+0x94>)
 8001504:	695b      	ldr	r3, [r3, #20]
 8001506:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800150e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001512:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001514:	2302      	movs	r3, #2
 8001516:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800151c:	2303      	movs	r3, #3
 800151e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001520:	2309      	movs	r3, #9
 8001522:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	4619      	mov	r1, r3
 800152a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800152e:	f003 fb61 	bl	8004bf4 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 8001532:	2200      	movs	r2, #0
 8001534:	2100      	movs	r1, #0
 8001536:	2014      	movs	r0, #20
 8001538:	f003 f8fb 	bl	8004732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 800153c:	2014      	movs	r0, #20
 800153e:	f003 f914 	bl	800476a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8001542:	bf00      	nop
 8001544:	3728      	adds	r7, #40	; 0x28
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	40006400 	.word	0x40006400
 8001550:	40021000 	.word	0x40021000

08001554 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800155a:	4b1e      	ldr	r3, [pc, #120]	; (80015d4 <MX_DMA_Init+0x80>)
 800155c:	695b      	ldr	r3, [r3, #20]
 800155e:	4a1d      	ldr	r2, [pc, #116]	; (80015d4 <MX_DMA_Init+0x80>)
 8001560:	f043 0302 	orr.w	r3, r3, #2
 8001564:	6153      	str	r3, [r2, #20]
 8001566:	4b1b      	ldr	r3, [pc, #108]	; (80015d4 <MX_DMA_Init+0x80>)
 8001568:	695b      	ldr	r3, [r3, #20]
 800156a:	f003 0302 	and.w	r3, r3, #2
 800156e:	607b      	str	r3, [r7, #4]
 8001570:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001572:	4b18      	ldr	r3, [pc, #96]	; (80015d4 <MX_DMA_Init+0x80>)
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	4a17      	ldr	r2, [pc, #92]	; (80015d4 <MX_DMA_Init+0x80>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	6153      	str	r3, [r2, #20]
 800157e:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <MX_DMA_Init+0x80>)
 8001580:	695b      	ldr	r3, [r3, #20]
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	603b      	str	r3, [r7, #0]
 8001588:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800158a:	2200      	movs	r2, #0
 800158c:	2100      	movs	r1, #0
 800158e:	200b      	movs	r0, #11
 8001590:	f003 f8cf 	bl	8004732 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001594:	200b      	movs	r0, #11
 8001596:	f003 f8e8 	bl	800476a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	2100      	movs	r1, #0
 800159e:	200e      	movs	r0, #14
 80015a0:	f003 f8c7 	bl	8004732 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80015a4:	200e      	movs	r0, #14
 80015a6:	f003 f8e0 	bl	800476a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2100      	movs	r1, #0
 80015ae:	2039      	movs	r0, #57	; 0x39
 80015b0:	f003 f8bf 	bl	8004732 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 80015b4:	2039      	movs	r0, #57	; 0x39
 80015b6:	f003 f8d8 	bl	800476a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2100      	movs	r1, #0
 80015be:	203c      	movs	r0, #60	; 0x3c
 80015c0:	f003 f8b7 	bl	8004732 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 80015c4:	203c      	movs	r0, #60	; 0x3c
 80015c6:	f003 f8d0 	bl	800476a <HAL_NVIC_EnableIRQ>

}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	40021000 	.word	0x40021000

080015d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b08a      	sub	sp, #40	; 0x28
 80015dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015de:	f107 0314 	add.w	r3, r7, #20
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]
 80015e6:	605a      	str	r2, [r3, #4]
 80015e8:	609a      	str	r2, [r3, #8]
 80015ea:	60da      	str	r2, [r3, #12]
 80015ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ee:	4b40      	ldr	r3, [pc, #256]	; (80016f0 <MX_GPIO_Init+0x118>)
 80015f0:	695b      	ldr	r3, [r3, #20]
 80015f2:	4a3f      	ldr	r2, [pc, #252]	; (80016f0 <MX_GPIO_Init+0x118>)
 80015f4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80015f8:	6153      	str	r3, [r2, #20]
 80015fa:	4b3d      	ldr	r3, [pc, #244]	; (80016f0 <MX_GPIO_Init+0x118>)
 80015fc:	695b      	ldr	r3, [r3, #20]
 80015fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001602:	613b      	str	r3, [r7, #16]
 8001604:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001606:	4b3a      	ldr	r3, [pc, #232]	; (80016f0 <MX_GPIO_Init+0x118>)
 8001608:	695b      	ldr	r3, [r3, #20]
 800160a:	4a39      	ldr	r2, [pc, #228]	; (80016f0 <MX_GPIO_Init+0x118>)
 800160c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001610:	6153      	str	r3, [r2, #20]
 8001612:	4b37      	ldr	r3, [pc, #220]	; (80016f0 <MX_GPIO_Init+0x118>)
 8001614:	695b      	ldr	r3, [r3, #20]
 8001616:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800161e:	4b34      	ldr	r3, [pc, #208]	; (80016f0 <MX_GPIO_Init+0x118>)
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	4a33      	ldr	r2, [pc, #204]	; (80016f0 <MX_GPIO_Init+0x118>)
 8001624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001628:	6153      	str	r3, [r2, #20]
 800162a:	4b31      	ldr	r3, [pc, #196]	; (80016f0 <MX_GPIO_Init+0x118>)
 800162c:	695b      	ldr	r3, [r3, #20]
 800162e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001632:	60bb      	str	r3, [r7, #8]
 8001634:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001636:	4b2e      	ldr	r3, [pc, #184]	; (80016f0 <MX_GPIO_Init+0x118>)
 8001638:	695b      	ldr	r3, [r3, #20]
 800163a:	4a2d      	ldr	r2, [pc, #180]	; (80016f0 <MX_GPIO_Init+0x118>)
 800163c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001640:	6153      	str	r3, [r2, #20]
 8001642:	4b2b      	ldr	r3, [pc, #172]	; (80016f0 <MX_GPIO_Init+0x118>)
 8001644:	695b      	ldr	r3, [r3, #20]
 8001646:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800164a:	607b      	str	r3, [r7, #4]
 800164c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_1_Pin|LED_2_Pin|LED_3_Pin, GPIO_PIN_RESET);
 800164e:	2200      	movs	r2, #0
 8001650:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001654:	4827      	ldr	r0, [pc, #156]	; (80016f4 <MX_GPIO_Init+0x11c>)
 8001656:	f003 fc5f 	bl	8004f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_CURRENT_Pin|MOUSE_NSS_Pin, GPIO_PIN_RESET);
 800165a:	2200      	movs	r2, #0
 800165c:	f248 0110 	movw	r1, #32784	; 0x8010
 8001660:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001664:	f003 fc58 	bl	8004f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, POWER_SW_EN_Pin|MOUSE_RST_Pin, GPIO_PIN_RESET);
 8001668:	2200      	movs	r2, #0
 800166a:	2144      	movs	r1, #68	; 0x44
 800166c:	4822      	ldr	r0, [pc, #136]	; (80016f8 <MX_GPIO_Init+0x120>)
 800166e:	f003 fc53 	bl	8004f18 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin;
 8001672:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001676:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001678:	2301      	movs	r3, #1
 800167a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001680:	2300      	movs	r3, #0
 8001682:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001684:	f107 0314 	add.w	r3, r7, #20
 8001688:	4619      	mov	r1, r3
 800168a:	481a      	ldr	r0, [pc, #104]	; (80016f4 <MX_GPIO_Init+0x11c>)
 800168c:	f003 fab2 	bl	8004bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED_CURRENT_Pin|MOUSE_NSS_Pin;
 8001690:	f248 0310 	movw	r3, #32784	; 0x8010
 8001694:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001696:	2301      	movs	r3, #1
 8001698:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a2:	f107 0314 	add.w	r3, r7, #20
 80016a6:	4619      	mov	r1, r3
 80016a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ac:	f003 faa2 	bl	8004bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = POWER_SW_EN_Pin|MOUSE_RST_Pin;
 80016b0:	2344      	movs	r3, #68	; 0x44
 80016b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b4:	2301      	movs	r3, #1
 80016b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016bc:	2300      	movs	r3, #0
 80016be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c0:	f107 0314 	add.w	r3, r7, #20
 80016c4:	4619      	mov	r1, r3
 80016c6:	480c      	ldr	r0, [pc, #48]	; (80016f8 <MX_GPIO_Init+0x120>)
 80016c8:	f003 fa94 	bl	8004bf4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SW_1_Pin|SW_2_Pin;
 80016cc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80016d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d2:	2300      	movs	r3, #0
 80016d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016d6:	2301      	movs	r3, #1
 80016d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	4619      	mov	r1, r3
 80016e0:	4805      	ldr	r0, [pc, #20]	; (80016f8 <MX_GPIO_Init+0x120>)
 80016e2:	f003 fa87 	bl	8004bf4 <HAL_GPIO_Init>

}
 80016e6:	bf00      	nop
 80016e8:	3728      	adds	r7, #40	; 0x28
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40021000 	.word	0x40021000
 80016f4:	48000800 	.word	0x48000800
 80016f8:	48000400 	.word	0x48000400

080016fc <_write>:

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */

int _write(int file, char *ptr, int len)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	60b9      	str	r1, [r7, #8]
 8001706:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit_DMA(&huart1, (uint8_t *)ptr, len); // 2ms
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	b29b      	uxth	r3, r3
 800170c:	461a      	mov	r2, r3
 800170e:	68b9      	ldr	r1, [r7, #8]
 8001710:	4803      	ldr	r0, [pc, #12]	; (8001720 <_write+0x24>)
 8001712:	f006 fbb9 	bl	8007e88 <HAL_UART_Transmit_DMA>
  return len;
 8001716:	687b      	ldr	r3, [r7, #4]
}
 8001718:	4618      	mov	r0, r3
 800171a:	3710      	adds	r7, #16
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	200005bc 	.word	0x200005bc

08001724 <setTargetVoltage>:
  uint8_t data[4];

  float float_value;
} uint8_to_float;

void setTargetVoltage(float target){
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	ed87 0a01 	vstr	s0, [r7, #4]
	if(target > 450){
 800172e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001732:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800177c <setTargetVoltage+0x58>
 8001736:	eef4 7ac7 	vcmpe.f32	s15, s14
 800173a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800173e:	dd01      	ble.n	8001744 <setTargetVoltage+0x20>
		target = 450;
 8001740:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <setTargetVoltage+0x5c>)
 8001742:	607b      	str	r3, [r7, #4]
	}
	if(target < 20){
 8001744:	edd7 7a01 	vldr	s15, [r7, #4]
 8001748:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800174c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001754:	d501      	bpl.n	800175a <setTargetVoltage+0x36>
		target = 20;
 8001756:	4b0b      	ldr	r3, [pc, #44]	; (8001784 <setTargetVoltage+0x60>)
 8001758:	607b      	str	r3, [r7, #4]
	}
	power_cmd.target_voltage = target;
 800175a:	4a0b      	ldr	r2, [pc, #44]	; (8001788 <setTargetVoltage+0x64>)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6053      	str	r3, [r2, #4]
	printf("set target voltage = %f\n",power_cmd.target_voltage);
 8001760:	4b09      	ldr	r3, [pc, #36]	; (8001788 <setTargetVoltage+0x64>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	4618      	mov	r0, r3
 8001766:	f7fe feef 	bl	8000548 <__aeabi_f2d>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	4807      	ldr	r0, [pc, #28]	; (800178c <setTargetVoltage+0x68>)
 8001770:	f008 f8ac 	bl	80098cc <iprintf>
}
 8001774:	bf00      	nop
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	43e10000 	.word	0x43e10000
 8001780:	43e10000 	.word	0x43e10000
 8001784:	41a00000 	.word	0x41a00000
 8001788:	20000434 	.word	0x20000434
 800178c:	0800bd24 	.word	0x0800bd24

08001790 <startKick>:

static uint32_t loop_cnt = 0, kick_cnt = 0;
static int boost_cnt = 0;

void startKick(uint8_t power){
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	71fb      	strb	r3, [r7, #7]
    if (kick_cnt == 0)
 800179a:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <startKick+0x50>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d119      	bne.n	80017d6 <startKick+0x46>
    {
      kick_cnt = 100;
 80017a2:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <startKick+0x50>)
 80017a4:	2264      	movs	r2, #100	; 0x64
 80017a6:	601a      	str	r2, [r3, #0]
      boost_cnt = 0;
 80017a8:	4b0e      	ldr	r3, [pc, #56]	; (80017e4 <startKick+0x54>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
      power_cmd.kick_power = TIM_KICK_PERI * power / 255;
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80017b4:	fb02 f303 	mul.w	r3, r2, r3
 80017b8:	4a0b      	ldr	r2, [pc, #44]	; (80017e8 <startKick+0x58>)
 80017ba:	fb82 1203 	smull	r1, r2, r2, r3
 80017be:	441a      	add	r2, r3
 80017c0:	11d2      	asrs	r2, r2, #7
 80017c2:	17db      	asrs	r3, r3, #31
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	4a09      	ldr	r2, [pc, #36]	; (80017ec <startKick+0x5c>)
 80017c8:	6093      	str	r3, [r2, #8]
      printf("start kick! : %d\n",power_cmd.kick_power);
 80017ca:	4b08      	ldr	r3, [pc, #32]	; (80017ec <startKick+0x5c>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	4619      	mov	r1, r3
 80017d0:	4807      	ldr	r0, [pc, #28]	; (80017f0 <startKick+0x60>)
 80017d2:	f008 f87b 	bl	80098cc <iprintf>
    }
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000448 	.word	0x20000448
 80017e4:	2000044c 	.word	0x2000044c
 80017e8:	80808081 	.word	0x80808081
 80017ec:	20000434 	.word	0x20000434
 80017f0:	0800bd40 	.word	0x0800bd40

080017f4 <startCharge>:

void startCharge(){
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
    if (boost_cnt == 0)
 80017f8:	4b06      	ldr	r3, [pc, #24]	; (8001814 <startCharge+0x20>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d102      	bne.n	8001806 <startCharge+0x12>
    {
      printf("boost start!!\n");
 8001800:	4805      	ldr	r0, [pc, #20]	; (8001818 <startCharge+0x24>)
 8001802:	f008 f8e9 	bl	80099d8 <puts>
    }
    boost_cnt = 1000;
 8001806:	4b03      	ldr	r3, [pc, #12]	; (8001814 <startCharge+0x20>)
 8001808:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800180c:	601a      	str	r2, [r3, #0]
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	2000044c 	.word	0x2000044c
 8001818:	0800bd54 	.word	0x0800bd54

0800181c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, rx_data) != HAL_OK)
 8001824:	4b2b      	ldr	r3, [pc, #172]	; (80018d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 8001826:	4a2c      	ldr	r2, [pc, #176]	; (80018d8 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001828:	2100      	movs	r1, #0
 800182a:	6878      	ldr	r0, [r7, #4]
 800182c:	f002 fb65 	bl	8003efa <HAL_CAN_GetRxMessage>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
  {
    /* Reception Error */
    Error_Handler();
 8001836:	f000 fcac 	bl	8002192 <Error_Handler>
  }
  can_rx_cnt++;
 800183a:	4b28      	ldr	r3, [pc, #160]	; (80018dc <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	3301      	adds	r3, #1
 8001840:	4a26      	ldr	r2, [pc, #152]	; (80018dc <HAL_CAN_RxFifo0MsgPendingCallback+0xc0>)
 8001842:	6013      	str	r3, [r2, #0]
  switch (can_rx_header.StdId)
 8001844:	4b24      	ldr	r3, [pc, #144]	; (80018d8 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d003      	beq.n	8001854 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>
 800184c:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8001850:	d004      	beq.n	800185c <HAL_CAN_RxFifo0MsgPendingCallback+0x40>
    default:
      break;
    }
    break;
  default:
	  break;
 8001852:	e03b      	b.n	80018cc <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>
    power_cmd.charge_enabled = false;
 8001854:	4b22      	ldr	r3, [pc, #136]	; (80018e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 8001856:	2200      	movs	r2, #0
 8001858:	701a      	strb	r2, [r3, #0]
    break;
 800185a:	e037      	b.n	80018cc <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>
    switch (rx_data[0])
 800185c:	4b1d      	ldr	r3, [pc, #116]	; (80018d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	2b03      	cmp	r3, #3
 8001862:	d831      	bhi.n	80018c8 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
 8001864:	a201      	add	r2, pc, #4	; (adr r2, 800186c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8001866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800186a:	bf00      	nop
 800186c:	0800187d 	.word	0x0800187d
 8001870:	08001899 	.word	0x08001899
 8001874:	080018b1 	.word	0x080018b1
 8001878:	080018c9 	.word	0x080018c9
 800187c:	4b15      	ldr	r3, [pc, #84]	; (80018d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 800187e:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001882:	461a      	mov	r2, r3
    	memcpy(uint8_to_float.data,&(rx_data[1]),4);
 8001884:	4b17      	ldr	r3, [pc, #92]	; (80018e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>)
 8001886:	601a      	str	r2, [r3, #0]
    	setTargetVoltage(uint8_to_float.float_value);
 8001888:	4b16      	ldr	r3, [pc, #88]	; (80018e4 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>)
 800188a:	edd3 7a00 	vldr	s15, [r3]
 800188e:	eeb0 0a67 	vmov.f32	s0, s15
 8001892:	f7ff ff47 	bl	8001724 <setTargetVoltage>
      break;
 8001896:	e018      	b.n	80018ca <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
    	if(rx_data[1] == 1){
 8001898:	4b0e      	ldr	r3, [pc, #56]	; (80018d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 800189a:	785b      	ldrb	r3, [r3, #1]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d103      	bne.n	80018a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>
    		power_cmd.charge_enabled = true;
 80018a0:	4b0f      	ldr	r3, [pc, #60]	; (80018e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 80018a2:	2201      	movs	r2, #1
 80018a4:	701a      	strb	r2, [r3, #0]
      break;
 80018a6:	e010      	b.n	80018ca <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
    		power_cmd.charge_enabled = false;
 80018a8:	4b0d      	ldr	r3, [pc, #52]	; (80018e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	701a      	strb	r2, [r3, #0]
      break;
 80018ae:	e00c      	b.n	80018ca <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
    	if(rx_data[1] == 1){
 80018b0:	4b08      	ldr	r3, [pc, #32]	; (80018d4 <HAL_CAN_RxFifo0MsgPendingCallback+0xb8>)
 80018b2:	785b      	ldrb	r3, [r3, #1]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d103      	bne.n	80018c0 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>
    		power_cmd.kick_chip_selected = true;
 80018b8:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	705a      	strb	r2, [r3, #1]
      break;
 80018be:	e004      	b.n	80018ca <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
    		power_cmd.kick_chip_selected = false;
 80018c0:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xc4>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	705a      	strb	r2, [r3, #1]
      break;
 80018c6:	e000      	b.n	80018ca <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
      break;
 80018c8:	bf00      	nop
    break;
 80018ca:	bf00      	nop
  }
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20000410 	.word	0x20000410
 80018d8:	20000418 	.word	0x20000418
 80018dc:	2000040c 	.word	0x2000040c
 80018e0:	20000434 	.word	0x20000434
 80018e4:	20000440 	.word	0x20000440

080018e8 <updateADCs>:
  HAL_CAN_AddTxMessage(&hcan, &can_header, can_data, &can_mailbox);
}

static float boost_v = 0, batt_v, gd_16p, gd_16m, batt_cs;
static int temp_coil_1, temp_coil_2, temp_fet;
void updateADCs(void){
 80018e8:	b5b0      	push	{r4, r5, r7, lr}
 80018ea:	af00      	add	r7, sp, #0
    batt_v = (float)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1) * 3.3 / 4096 * 11 / 1;
 80018ec:	2101      	movs	r1, #1
 80018ee:	4890      	ldr	r0, [pc, #576]	; (8001b30 <updateADCs+0x248>)
 80018f0:	f001 fc4c 	bl	800318c <HAL_ADCEx_InjectedGetValue>
 80018f4:	ee07 0a90 	vmov	s15, r0
 80018f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018fc:	ee17 0a90 	vmov	r0, s15
 8001900:	f7fe fe22 	bl	8000548 <__aeabi_f2d>
 8001904:	a386      	add	r3, pc, #536	; (adr r3, 8001b20 <updateADCs+0x238>)
 8001906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190a:	f7fe fe75 	bl	80005f8 <__aeabi_dmul>
 800190e:	4602      	mov	r2, r0
 8001910:	460b      	mov	r3, r1
 8001912:	4610      	mov	r0, r2
 8001914:	4619      	mov	r1, r3
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	4b86      	ldr	r3, [pc, #536]	; (8001b34 <updateADCs+0x24c>)
 800191c:	f7fe ff96 	bl	800084c <__aeabi_ddiv>
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4610      	mov	r0, r2
 8001926:	4619      	mov	r1, r3
 8001928:	f04f 0200 	mov.w	r2, #0
 800192c:	4b82      	ldr	r3, [pc, #520]	; (8001b38 <updateADCs+0x250>)
 800192e:	f7fe fe63 	bl	80005f8 <__aeabi_dmul>
 8001932:	4602      	mov	r2, r0
 8001934:	460b      	mov	r3, r1
 8001936:	4610      	mov	r0, r2
 8001938:	4619      	mov	r1, r3
 800193a:	f7ff f935 	bl	8000ba8 <__aeabi_d2f>
 800193e:	4603      	mov	r3, r0
 8001940:	4a7e      	ldr	r2, [pc, #504]	; (8001b3c <updateADCs+0x254>)
 8001942:	6013      	str	r3, [r2, #0]
    gd_16p = (float)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2) * 3.3 / 4096 * 11 / 1;
 8001944:	2102      	movs	r1, #2
 8001946:	487a      	ldr	r0, [pc, #488]	; (8001b30 <updateADCs+0x248>)
 8001948:	f001 fc20 	bl	800318c <HAL_ADCEx_InjectedGetValue>
 800194c:	ee07 0a90 	vmov	s15, r0
 8001950:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001954:	ee17 0a90 	vmov	r0, s15
 8001958:	f7fe fdf6 	bl	8000548 <__aeabi_f2d>
 800195c:	a370      	add	r3, pc, #448	; (adr r3, 8001b20 <updateADCs+0x238>)
 800195e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001962:	f7fe fe49 	bl	80005f8 <__aeabi_dmul>
 8001966:	4602      	mov	r2, r0
 8001968:	460b      	mov	r3, r1
 800196a:	4610      	mov	r0, r2
 800196c:	4619      	mov	r1, r3
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	4b70      	ldr	r3, [pc, #448]	; (8001b34 <updateADCs+0x24c>)
 8001974:	f7fe ff6a 	bl	800084c <__aeabi_ddiv>
 8001978:	4602      	mov	r2, r0
 800197a:	460b      	mov	r3, r1
 800197c:	4610      	mov	r0, r2
 800197e:	4619      	mov	r1, r3
 8001980:	f04f 0200 	mov.w	r2, #0
 8001984:	4b6c      	ldr	r3, [pc, #432]	; (8001b38 <updateADCs+0x250>)
 8001986:	f7fe fe37 	bl	80005f8 <__aeabi_dmul>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	4610      	mov	r0, r2
 8001990:	4619      	mov	r1, r3
 8001992:	f7ff f909 	bl	8000ba8 <__aeabi_d2f>
 8001996:	4603      	mov	r3, r0
 8001998:	4a69      	ldr	r2, [pc, #420]	; (8001b40 <updateADCs+0x258>)
 800199a:	6013      	str	r3, [r2, #0]
    gd_16m = (((float)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3) * 3.3 / 4096) * 21 - gd_16p * 11) / 10;
 800199c:	2103      	movs	r1, #3
 800199e:	4864      	ldr	r0, [pc, #400]	; (8001b30 <updateADCs+0x248>)
 80019a0:	f001 fbf4 	bl	800318c <HAL_ADCEx_InjectedGetValue>
 80019a4:	ee07 0a90 	vmov	s15, r0
 80019a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019ac:	ee17 0a90 	vmov	r0, s15
 80019b0:	f7fe fdca 	bl	8000548 <__aeabi_f2d>
 80019b4:	a35a      	add	r3, pc, #360	; (adr r3, 8001b20 <updateADCs+0x238>)
 80019b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ba:	f7fe fe1d 	bl	80005f8 <__aeabi_dmul>
 80019be:	4602      	mov	r2, r0
 80019c0:	460b      	mov	r3, r1
 80019c2:	4610      	mov	r0, r2
 80019c4:	4619      	mov	r1, r3
 80019c6:	f04f 0200 	mov.w	r2, #0
 80019ca:	4b5a      	ldr	r3, [pc, #360]	; (8001b34 <updateADCs+0x24c>)
 80019cc:	f7fe ff3e 	bl	800084c <__aeabi_ddiv>
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	4610      	mov	r0, r2
 80019d6:	4619      	mov	r1, r3
 80019d8:	f04f 0200 	mov.w	r2, #0
 80019dc:	4b59      	ldr	r3, [pc, #356]	; (8001b44 <updateADCs+0x25c>)
 80019de:	f7fe fe0b 	bl	80005f8 <__aeabi_dmul>
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	4614      	mov	r4, r2
 80019e8:	461d      	mov	r5, r3
 80019ea:	4b55      	ldr	r3, [pc, #340]	; (8001b40 <updateADCs+0x258>)
 80019ec:	edd3 7a00 	vldr	s15, [r3]
 80019f0:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 80019f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019f8:	ee17 0a90 	vmov	r0, s15
 80019fc:	f7fe fda4 	bl	8000548 <__aeabi_f2d>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	4620      	mov	r0, r4
 8001a06:	4629      	mov	r1, r5
 8001a08:	f7fe fc3e 	bl	8000288 <__aeabi_dsub>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4610      	mov	r0, r2
 8001a12:	4619      	mov	r1, r3
 8001a14:	f04f 0200 	mov.w	r2, #0
 8001a18:	4b4b      	ldr	r3, [pc, #300]	; (8001b48 <updateADCs+0x260>)
 8001a1a:	f7fe ff17 	bl	800084c <__aeabi_ddiv>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	460b      	mov	r3, r1
 8001a22:	4610      	mov	r0, r2
 8001a24:	4619      	mov	r1, r3
 8001a26:	f7ff f8bf 	bl	8000ba8 <__aeabi_d2f>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	4a47      	ldr	r2, [pc, #284]	; (8001b4c <updateADCs+0x264>)
 8001a2e:	6013      	str	r3, [r2, #0]
    boost_v = (float)HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_3) * 213 * 3.3 / 4096 * 1.038; // 1.038 is calib
 8001a30:	2103      	movs	r1, #3
 8001a32:	4847      	ldr	r0, [pc, #284]	; (8001b50 <updateADCs+0x268>)
 8001a34:	f001 fbaa 	bl	800318c <HAL_ADCEx_InjectedGetValue>
 8001a38:	ee07 0a90 	vmov	s15, r0
 8001a3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a40:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8001b54 <updateADCs+0x26c>
 8001a44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a48:	ee17 0a90 	vmov	r0, s15
 8001a4c:	f7fe fd7c 	bl	8000548 <__aeabi_f2d>
 8001a50:	a333      	add	r3, pc, #204	; (adr r3, 8001b20 <updateADCs+0x238>)
 8001a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a56:	f7fe fdcf 	bl	80005f8 <__aeabi_dmul>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	4610      	mov	r0, r2
 8001a60:	4619      	mov	r1, r3
 8001a62:	f04f 0200 	mov.w	r2, #0
 8001a66:	4b33      	ldr	r3, [pc, #204]	; (8001b34 <updateADCs+0x24c>)
 8001a68:	f7fe fef0 	bl	800084c <__aeabi_ddiv>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4610      	mov	r0, r2
 8001a72:	4619      	mov	r1, r3
 8001a74:	a32c      	add	r3, pc, #176	; (adr r3, 8001b28 <updateADCs+0x240>)
 8001a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a7a:	f7fe fdbd 	bl	80005f8 <__aeabi_dmul>
 8001a7e:	4602      	mov	r2, r0
 8001a80:	460b      	mov	r3, r1
 8001a82:	4610      	mov	r0, r2
 8001a84:	4619      	mov	r1, r3
 8001a86:	f7ff f88f 	bl	8000ba8 <__aeabi_d2f>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	4a32      	ldr	r2, [pc, #200]	; (8001b58 <updateADCs+0x270>)
 8001a8e:	6013      	str	r3, [r2, #0]
    // INA199x1 : 50 V/V
    //  2m ohm x 50VV -> 100m V / A
    batt_cs = ((float)HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1) * 3.3 / 4096) * 10;
 8001a90:	2101      	movs	r1, #1
 8001a92:	482f      	ldr	r0, [pc, #188]	; (8001b50 <updateADCs+0x268>)
 8001a94:	f001 fb7a 	bl	800318c <HAL_ADCEx_InjectedGetValue>
 8001a98:	ee07 0a90 	vmov	s15, r0
 8001a9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aa0:	ee17 0a90 	vmov	r0, s15
 8001aa4:	f7fe fd50 	bl	8000548 <__aeabi_f2d>
 8001aa8:	a31d      	add	r3, pc, #116	; (adr r3, 8001b20 <updateADCs+0x238>)
 8001aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aae:	f7fe fda3 	bl	80005f8 <__aeabi_dmul>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	4610      	mov	r0, r2
 8001ab8:	4619      	mov	r1, r3
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	4b1d      	ldr	r3, [pc, #116]	; (8001b34 <updateADCs+0x24c>)
 8001ac0:	f7fe fec4 	bl	800084c <__aeabi_ddiv>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	4610      	mov	r0, r2
 8001aca:	4619      	mov	r1, r3
 8001acc:	f04f 0200 	mov.w	r2, #0
 8001ad0:	4b1d      	ldr	r3, [pc, #116]	; (8001b48 <updateADCs+0x260>)
 8001ad2:	f7fe fd91 	bl	80005f8 <__aeabi_dmul>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	460b      	mov	r3, r1
 8001ada:	4610      	mov	r0, r2
 8001adc:	4619      	mov	r1, r3
 8001ade:	f7ff f863 	bl	8000ba8 <__aeabi_d2f>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	4a1d      	ldr	r2, [pc, #116]	; (8001b5c <updateADCs+0x274>)
 8001ae6:	6013      	str	r3, [r2, #0]
    temp_fet = HAL_ADCEx_InjectedGetValue(&hadc4, ADC_INJECTED_RANK_1);
 8001ae8:	2101      	movs	r1, #1
 8001aea:	481d      	ldr	r0, [pc, #116]	; (8001b60 <updateADCs+0x278>)
 8001aec:	f001 fb4e 	bl	800318c <HAL_ADCEx_InjectedGetValue>
 8001af0:	4603      	mov	r3, r0
 8001af2:	461a      	mov	r2, r3
 8001af4:	4b1b      	ldr	r3, [pc, #108]	; (8001b64 <updateADCs+0x27c>)
 8001af6:	601a      	str	r2, [r3, #0]
    temp_coil_1 = HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_2);
 8001af8:	2102      	movs	r1, #2
 8001afa:	4815      	ldr	r0, [pc, #84]	; (8001b50 <updateADCs+0x268>)
 8001afc:	f001 fb46 	bl	800318c <HAL_ADCEx_InjectedGetValue>
 8001b00:	4603      	mov	r3, r0
 8001b02:	461a      	mov	r2, r3
 8001b04:	4b18      	ldr	r3, [pc, #96]	; (8001b68 <updateADCs+0x280>)
 8001b06:	601a      	str	r2, [r3, #0]
    temp_coil_2 = HAL_ADCEx_InjectedGetValue(&hadc4, ADC_INJECTED_RANK_2);
 8001b08:	2102      	movs	r1, #2
 8001b0a:	4815      	ldr	r0, [pc, #84]	; (8001b60 <updateADCs+0x278>)
 8001b0c:	f001 fb3e 	bl	800318c <HAL_ADCEx_InjectedGetValue>
 8001b10:	4603      	mov	r3, r0
 8001b12:	461a      	mov	r2, r3
 8001b14:	4b15      	ldr	r3, [pc, #84]	; (8001b6c <updateADCs+0x284>)
 8001b16:	601a      	str	r2, [r3, #0]
}
 8001b18:	bf00      	nop
 8001b1a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b1c:	f3af 8000 	nop.w
 8001b20:	66666666 	.word	0x66666666
 8001b24:	400a6666 	.word	0x400a6666
 8001b28:	e353f7cf 	.word	0xe353f7cf
 8001b2c:	3ff09ba5 	.word	0x3ff09ba5
 8001b30:	200001f8 	.word	0x200001f8
 8001b34:	40b00000 	.word	0x40b00000
 8001b38:	40260000 	.word	0x40260000
 8001b3c:	20000454 	.word	0x20000454
 8001b40:	20000458 	.word	0x20000458
 8001b44:	40350000 	.word	0x40350000
 8001b48:	40240000 	.word	0x40240000
 8001b4c:	2000045c 	.word	0x2000045c
 8001b50:	20000248 	.word	0x20000248
 8001b54:	43550000 	.word	0x43550000
 8001b58:	20000450 	.word	0x20000450
 8001b5c:	20000460 	.word	0x20000460
 8001b60:	20000298 	.word	0x20000298
 8001b64:	2000046c 	.word	0x2000046c
 8001b68:	20000464 	.word	0x20000464
 8001b6c:	20000468 	.word	0x20000468

08001b70 <protecter>:

void protecter(void){
 8001b70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b74:	b086      	sub	sp, #24
 8001b76:	af06      	add	r7, sp, #24
    if (batt_v < 20 || batt_cs > 10 || gd_16p < 10 || gd_16m > -5)
 8001b78:	4b35      	ldr	r3, [pc, #212]	; (8001c50 <protecter+0xe0>)
 8001b7a:	edd3 7a00 	vldr	s15, [r3]
 8001b7e:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001b82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b8a:	d41e      	bmi.n	8001bca <protecter+0x5a>
 8001b8c:	4b31      	ldr	r3, [pc, #196]	; (8001c54 <protecter+0xe4>)
 8001b8e:	edd3 7a00 	vldr	s15, [r3]
 8001b92:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001b96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b9e:	dc14      	bgt.n	8001bca <protecter+0x5a>
 8001ba0:	4b2d      	ldr	r3, [pc, #180]	; (8001c58 <protecter+0xe8>)
 8001ba2:	edd3 7a00 	vldr	s15, [r3]
 8001ba6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001baa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb2:	d40a      	bmi.n	8001bca <protecter+0x5a>
 8001bb4:	4b29      	ldr	r3, [pc, #164]	; (8001c5c <protecter+0xec>)
 8001bb6:	edd3 7a00 	vldr	s15, [r3]
 8001bba:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 8001bbe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc6:	dc00      	bgt.n	8001bca <protecter+0x5a>
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
      HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
    }
}
 8001bc8:	e03e      	b.n	8001c48 <protecter+0xd8>
      printf("power line error!!! / battv %6.2f battcs %6.3f / GDp %+5.2f GDm %+5.2f\n", batt_v, batt_cs, gd_16p, gd_16m);
 8001bca:	4b21      	ldr	r3, [pc, #132]	; (8001c50 <protecter+0xe0>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7fe fcba 	bl	8000548 <__aeabi_f2d>
 8001bd4:	4682      	mov	sl, r0
 8001bd6:	468b      	mov	fp, r1
 8001bd8:	4b1e      	ldr	r3, [pc, #120]	; (8001c54 <protecter+0xe4>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7fe fcb3 	bl	8000548 <__aeabi_f2d>
 8001be2:	4604      	mov	r4, r0
 8001be4:	460d      	mov	r5, r1
 8001be6:	4b1c      	ldr	r3, [pc, #112]	; (8001c58 <protecter+0xe8>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7fe fcac 	bl	8000548 <__aeabi_f2d>
 8001bf0:	4680      	mov	r8, r0
 8001bf2:	4689      	mov	r9, r1
 8001bf4:	4b19      	ldr	r3, [pc, #100]	; (8001c5c <protecter+0xec>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7fe fca5 	bl	8000548 <__aeabi_f2d>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	460b      	mov	r3, r1
 8001c02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001c06:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001c0a:	e9cd 4500 	strd	r4, r5, [sp]
 8001c0e:	4652      	mov	r2, sl
 8001c10:	465b      	mov	r3, fp
 8001c12:	4813      	ldr	r0, [pc, #76]	; (8001c60 <protecter+0xf0>)
 8001c14:	f007 fe5a 	bl	80098cc <iprintf>
      kick_cnt = 0;
 8001c18:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <protecter+0xf4>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
      boost_cnt = 0;
 8001c1e:	4b12      	ldr	r3, [pc, #72]	; (8001c68 <protecter+0xf8>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001c24:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <protecter+0xfc>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8001c2c:	4b0f      	ldr	r3, [pc, #60]	; (8001c6c <protecter+0xfc>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	2200      	movs	r2, #0
 8001c32:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8001c34:	4b0e      	ldr	r3, [pc, #56]	; (8001c70 <protecter+0x100>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	641a      	str	r2, [r3, #64]	; 0x40
      HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c42:	480c      	ldr	r0, [pc, #48]	; (8001c74 <protecter+0x104>)
 8001c44:	f003 f968 	bl	8004f18 <HAL_GPIO_WritePin>
}
 8001c48:	bf00      	nop
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c50:	20000454 	.word	0x20000454
 8001c54:	20000460 	.word	0x20000460
 8001c58:	20000458 	.word	0x20000458
 8001c5c:	2000045c 	.word	0x2000045c
 8001c60:	0800bd64 	.word	0x0800bd64
 8001c64:	20000448 	.word	0x20000448
 8001c68:	2000044c 	.word	0x2000044c
 8001c6c:	20000524 	.word	0x20000524
 8001c70:	200004d8 	.word	0x200004d8
 8001c74:	48000800 	.word	0x48000800

08001c78 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c7c:	b097      	sub	sp, #92	; 0x5c
 8001c7e:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c80:	f000 ff04 	bl	8002a8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c84:	f000 fa24 	bl	80020d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c88:	f7ff fca6 	bl	80015d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c8c:	f7ff fc62 	bl	8001554 <MX_DMA_Init>
  MX_ADC1_Init();
 8001c90:	f7fe ffda 	bl	8000c48 <MX_ADC1_Init>
  MX_ADC3_Init();
 8001c94:	f7ff f86a 	bl	8000d6c <MX_ADC3_Init>
  MX_ADC4_Init();
 8001c98:	f7ff f8fc 	bl	8000e94 <MX_ADC4_Init>
  MX_CAN_Init();
 8001c9c:	f7ff fbd8 	bl	8001450 <MX_CAN_Init>
  MX_SPI1_Init();
 8001ca0:	f000 fa7c 	bl	800219c <MX_SPI1_Init>
  MX_TIM2_Init();
 8001ca4:	f000 fc42 	bl	800252c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001ca8:	f000 fc9a 	bl	80025e0 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001cac:	f000 fe1e 	bl	80028ec <MX_USART1_UART_Init>
  MX_TIM4_Init();
 8001cb0:	f000 fcfc 	bl	80026ac <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  // kick
  HAL_TIM_PWM_Init(&htim3);
 8001cb4:	487a      	ldr	r0, [pc, #488]	; (8001ea0 <main+0x228>)
 8001cb6:	f005 f98d 	bl	8006fd4 <HAL_TIM_PWM_Init>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001cba:	4b79      	ldr	r3, [pc, #484]	; (8001ea0 <main+0x228>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8001cc2:	4b77      	ldr	r3, [pc, #476]	; (8001ea0 <main+0x228>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_AUTORELOAD(&htim3, TIM_KICK_PERI);
 8001cca:	4b75      	ldr	r3, [pc, #468]	; (8001ea0 <main+0x228>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001cd2:	62da      	str	r2, [r3, #44]	; 0x2c
 8001cd4:	4b72      	ldr	r3, [pc, #456]	; (8001ea0 <main+0x228>)
 8001cd6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001cda:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_AUTORELOAD(&htim3, TIM_KICK_PERI);
 8001cdc:	4b70      	ldr	r3, [pc, #448]	; (8001ea0 <main+0x228>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001ce4:	62da      	str	r2, [r3, #44]	; 0x2c
 8001ce6:	4b6e      	ldr	r3, [pc, #440]	; (8001ea0 <main+0x228>)
 8001ce8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001cec:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001cee:	2100      	movs	r1, #0
 8001cf0:	486b      	ldr	r0, [pc, #428]	; (8001ea0 <main+0x228>)
 8001cf2:	f005 f9c7 	bl	8007084 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001cf6:	2104      	movs	r1, #4
 8001cf8:	4869      	ldr	r0, [pc, #420]	; (8001ea0 <main+0x228>)
 8001cfa:	f005 f9c3 	bl	8007084 <HAL_TIM_PWM_Start>

  // boost
  HAL_TIM_PWM_Init(&htim2);
 8001cfe:	4869      	ldr	r0, [pc, #420]	; (8001ea4 <main+0x22c>)
 8001d00:	f005 f968 	bl	8006fd4 <HAL_TIM_PWM_Init>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8001d04:	4b67      	ldr	r3, [pc, #412]	; (8001ea4 <main+0x22c>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_TIM_SET_AUTORELOAD(&htim2, 1000);
 8001d0c:	4b65      	ldr	r3, [pc, #404]	; (8001ea4 <main+0x22c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d14:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d16:	4b63      	ldr	r3, [pc, #396]	; (8001ea4 <main+0x22c>)
 8001d18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d1c:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001d1e:	210c      	movs	r1, #12
 8001d20:	4860      	ldr	r0, [pc, #384]	; (8001ea4 <main+0x22c>)
 8001d22:	f005 f9af 	bl	8007084 <HAL_TIM_PWM_Start>

  // GD negative PS
  HAL_TIM_PWM_Init(&htim4);
 8001d26:	4860      	ldr	r0, [pc, #384]	; (8001ea8 <main+0x230>)
 8001d28:	f005 f954 	bl	8006fd4 <HAL_TIM_PWM_Init>
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 1000);
 8001d2c:	4b5e      	ldr	r3, [pc, #376]	; (8001ea8 <main+0x230>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d34:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_AUTORELOAD(&htim4, 2000);
 8001d36:	4b5c      	ldr	r3, [pc, #368]	; (8001ea8 <main+0x230>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001d3e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d40:	4b59      	ldr	r3, [pc, #356]	; (8001ea8 <main+0x230>)
 8001d42:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001d46:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8001d48:	2104      	movs	r1, #4
 8001d4a:	4857      	ldr	r0, [pc, #348]	; (8001ea8 <main+0x230>)
 8001d4c:	f005 f99a 	bl	8007084 <HAL_TIM_PWM_Start>
  HAL_Delay(100);
 8001d50:	2064      	movs	r0, #100	; 0x64
 8001d52:	f000 ff01 	bl	8002b58 <HAL_Delay>
  // wait charging

  // can init
  // CAN_Filter_Init(0);
  HAL_CAN_Start(&hcan);
 8001d56:	4855      	ldr	r0, [pc, #340]	; (8001eac <main+0x234>)
 8001d58:	f002 f88b 	bl	8003e72 <HAL_CAN_Start>

  setbuf(stdout, NULL);
 8001d5c:	4b54      	ldr	r3, [pc, #336]	; (8001eb0 <main+0x238>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	2100      	movs	r1, #0
 8001d64:	4618      	mov	r0, r3
 8001d66:	f007 fe3f 	bl	80099e8 <setbuf>

  HAL_UART_Init(&huart1);
 8001d6a:	4852      	ldr	r0, [pc, #328]	; (8001eb4 <main+0x23c>)
 8001d6c:	f005 ffaa 	bl	8007cc4 <HAL_UART_Init>

  uint8_t data[] = "orion boost v1 start!!\n";
 8001d70:	4b51      	ldr	r3, [pc, #324]	; (8001eb8 <main+0x240>)
 8001d72:	f107 040c 	add.w	r4, r7, #12
 8001d76:	461d      	mov	r5, r3
 8001d78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d7c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001d80:	e884 0003 	stmia.w	r4, {r0, r1}

  HAL_UART_Transmit(&huart1, data, sizeof(data), 100);
 8001d84:	f107 010c 	add.w	r1, r7, #12
 8001d88:	2364      	movs	r3, #100	; 0x64
 8001d8a:	2218      	movs	r2, #24
 8001d8c:	4849      	ldr	r0, [pc, #292]	; (8001eb4 <main+0x23c>)
 8001d8e:	f005 ffe7 	bl	8007d60 <HAL_UART_Transmit>
  printf("hogehoge %d ,%f\n", 10, 1.0);
 8001d92:	f04f 0200 	mov.w	r2, #0
 8001d96:	4b49      	ldr	r3, [pc, #292]	; (8001ebc <main+0x244>)
 8001d98:	210a      	movs	r1, #10
 8001d9a:	4849      	ldr	r0, [pc, #292]	; (8001ec0 <main+0x248>)
 8001d9c:	f007 fd96 	bl	80098cc <iprintf>



  HAL_ADC_Start(&hadc1);
 8001da0:	4848      	ldr	r0, [pc, #288]	; (8001ec4 <main+0x24c>)
 8001da2:	f001 f8dd 	bl	8002f60 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 8001da6:	4848      	ldr	r0, [pc, #288]	; (8001ec8 <main+0x250>)
 8001da8:	f001 f8da 	bl	8002f60 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc4);
 8001dac:	4847      	ldr	r0, [pc, #284]	; (8001ecc <main+0x254>)
 8001dae:	f001 f8d7 	bl	8002f60 <HAL_ADC_Start>

  HAL_GPIO_WritePin(POWER_SW_EN_GPIO_Port, POWER_SW_EN_Pin, GPIO_PIN_SET);
 8001db2:	2201      	movs	r2, #1
 8001db4:	2104      	movs	r1, #4
 8001db6:	4846      	ldr	r0, [pc, #280]	; (8001ed0 <main+0x258>)
 8001db8:	f003 f8ae 	bl	8004f18 <HAL_GPIO_WritePin>
      HAL_Delay(100);
      sendCan();
      printf("can rx : %d\n",can_rx_cnt);
      can_rx_cnt = 0;
  }*/
  if (is_connect_ADNS3080())
 8001dbc:	f7ff fa4e 	bl	800125c <is_connect_ADNS3080>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d011      	beq.n	8001dea <main+0x172>
  {
    printf("ADNS3080 OK!\n");
 8001dc6:	4843      	ldr	r0, [pc, #268]	; (8001ed4 <main+0x25c>)
 8001dc8:	f007 fe06 	bl	80099d8 <puts>
    {
      /* code */
    }
  }

  init_ADNS3080(true);
 8001dcc:	2001      	movs	r0, #1
 8001dce:	f7ff fa79 	bl	80012c4 <init_ADNS3080>

  bool frame_capture_mdoe = false;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (HAL_GPIO_ReadPin(SW_1_GPIO_Port, SW_1_Pin) == GPIO_PIN_RESET)
 8001dd8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ddc:	483c      	ldr	r0, [pc, #240]	; (8001ed0 <main+0x258>)
 8001dde:	f003 f883 	bl	8004ee8 <HAL_GPIO_ReadPin>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d120      	bne.n	8001e2a <main+0x1b2>
 8001de8:	e003      	b.n	8001df2 <main+0x17a>
    printf("ADNS3080 not found...\n");
 8001dea:	483b      	ldr	r0, [pc, #236]	; (8001ed8 <main+0x260>)
 8001dec:	f007 fdf4 	bl	80099d8 <puts>
    while (1)
 8001df0:	e7fe      	b.n	8001df0 <main+0x178>
  {
    frame_capture_mdoe = true;
 8001df2:	2301      	movs	r3, #1
 8001df4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  while (frame_capture_mdoe)
 8001df8:	e017      	b.n	8001e2a <main+0x1b2>
  {
    // frame_print_ADNS3080();
    HAL_Delay(1);
 8001dfa:	2001      	movs	r0, #1
 8001dfc:	f000 feac 	bl	8002b58 <HAL_Delay>

    update_ADNS3080();
 8001e00:	f7ff fab6 	bl	8001370 <update_ADNS3080>
    printf("\n\n%+3d %+3d %4d\n\n", get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(), get_Qualty_ADNS3080());
 8001e04:	f7ff fb00 	bl	8001408 <get_DeltaX_ADNS3080>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	461c      	mov	r4, r3
 8001e0c:	f7ff fb08 	bl	8001420 <get_DeltaY_ADNS3080>
 8001e10:	4603      	mov	r3, r0
 8001e12:	461d      	mov	r5, r3
 8001e14:	f7ff fb10 	bl	8001438 <get_Qualty_ADNS3080>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	462a      	mov	r2, r5
 8001e1c:	4621      	mov	r1, r4
 8001e1e:	482f      	ldr	r0, [pc, #188]	; (8001edc <main+0x264>)
 8001e20:	f007 fd54 	bl	80098cc <iprintf>
    HAL_Delay(100);
 8001e24:	2064      	movs	r0, #100	; 0x64
 8001e26:	f000 fe97 	bl	8002b58 <HAL_Delay>
  while (frame_capture_mdoe)
 8001e2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d1e3      	bne.n	8001dfa <main+0x182>
  }

  setTargetVoltage(400);
 8001e32:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8001ee0 <main+0x268>
 8001e36:	f7ff fc75 	bl	8001724 <setTargetVoltage>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    update_ADNS3080();
 8001e3a:	f7ff fa99 	bl	8001370 <update_ADNS3080>
    updateADCs();
 8001e3e:	f7ff fd53 	bl	80018e8 <updateADCs>
    protecter();
 8001e42:	f7ff fe95 	bl	8001b70 <protecter>

    loop_cnt++;
 8001e46:	4b27      	ldr	r3, [pc, #156]	; (8001ee4 <main+0x26c>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	4a25      	ldr	r2, [pc, #148]	; (8001ee4 <main+0x26c>)
 8001e4e:	6013      	str	r3, [r2, #0]
    if (kick_cnt > 0)
 8001e50:	4b25      	ldr	r3, [pc, #148]	; (8001ee8 <main+0x270>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d04d      	beq.n	8001ef4 <main+0x27c>
    {
      kick_cnt--;
 8001e58:	4b23      	ldr	r3, [pc, #140]	; (8001ee8 <main+0x270>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	3b01      	subs	r3, #1
 8001e5e:	4a22      	ldr	r2, [pc, #136]	; (8001ee8 <main+0x270>)
 8001e60:	6013      	str	r3, [r2, #0]
      if (kick_cnt == 0)
 8001e62:	4b21      	ldr	r3, [pc, #132]	; (8001ee8 <main+0x270>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d102      	bne.n	8001e70 <main+0x1f8>
      {
        printf("kick end!!\n");
 8001e6a:	4820      	ldr	r0, [pc, #128]	; (8001eec <main+0x274>)
 8001e6c:	f007 fdb4 	bl	80099d8 <puts>
      }
      // kick!!!
      if(power_cmd.kick_chip_selected){
 8001e70:	4b1f      	ldr	r3, [pc, #124]	; (8001ef0 <main+0x278>)
 8001e72:	785b      	ldrb	r3, [r3, #1]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d009      	beq.n	8001e8c <main+0x214>
          __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, power_cmd.kick_power);    	  // chip
 8001e78:	4b1d      	ldr	r3, [pc, #116]	; (8001ef0 <main+0x278>)
 8001e7a:	689a      	ldr	r2, [r3, #8]
 8001e7c:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <main+0x228>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	639a      	str	r2, [r3, #56]	; 0x38
          __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001e82:	4b07      	ldr	r3, [pc, #28]	; (8001ea0 <main+0x228>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	2200      	movs	r2, #0
 8001e88:	635a      	str	r2, [r3, #52]	; 0x34
 8001e8a:	e03b      	b.n	8001f04 <main+0x28c>
      }else{
          __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, power_cmd.kick_power);	// straight
 8001e8c:	4b18      	ldr	r3, [pc, #96]	; (8001ef0 <main+0x278>)
 8001e8e:	689a      	ldr	r2, [r3, #8]
 8001e90:	4b03      	ldr	r3, [pc, #12]	; (8001ea0 <main+0x228>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	635a      	str	r2, [r3, #52]	; 0x34
          __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8001e96:	4b02      	ldr	r3, [pc, #8]	; (8001ea0 <main+0x228>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	639a      	str	r2, [r3, #56]	; 0x38
 8001e9e:	e031      	b.n	8001f04 <main+0x28c>
 8001ea0:	20000524 	.word	0x20000524
 8001ea4:	200004d8 	.word	0x200004d8
 8001ea8:	20000570 	.word	0x20000570
 8001eac:	200003e4 	.word	0x200003e4
 8001eb0:	2000000c 	.word	0x2000000c
 8001eb4:	200005bc 	.word	0x200005bc
 8001eb8:	0800bea8 	.word	0x0800bea8
 8001ebc:	3ff00000 	.word	0x3ff00000
 8001ec0:	0800bdac 	.word	0x0800bdac
 8001ec4:	200001f8 	.word	0x200001f8
 8001ec8:	20000248 	.word	0x20000248
 8001ecc:	20000298 	.word	0x20000298
 8001ed0:	48000400 	.word	0x48000400
 8001ed4:	0800bdc0 	.word	0x0800bdc0
 8001ed8:	0800bdd0 	.word	0x0800bdd0
 8001edc:	0800bde8 	.word	0x0800bde8
 8001ee0:	43c80000 	.word	0x43c80000
 8001ee4:	20000444 	.word	0x20000444
 8001ee8:	20000448 	.word	0x20000448
 8001eec:	0800bdfc 	.word	0x0800bdfc
 8001ef0:	20000434 	.word	0x20000434
      }
    }
    else
    {
    	// idol
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001ef4:	4b62      	ldr	r3, [pc, #392]	; (8002080 <main+0x408>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8001efc:	4b60      	ldr	r3, [pc, #384]	; (8002080 <main+0x408>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2200      	movs	r2, #0
 8001f02:	639a      	str	r2, [r3, #56]	; 0x38
    }

    // User SW control
    if (HAL_GPIO_ReadPin(SW_1_GPIO_Port, SW_1_Pin) == GPIO_PIN_RESET)
 8001f04:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f08:	485e      	ldr	r0, [pc, #376]	; (8002084 <main+0x40c>)
 8001f0a:	f002 ffed 	bl	8004ee8 <HAL_GPIO_ReadPin>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d102      	bne.n	8001f1a <main+0x2a2>
    {
    	startKick(255);
 8001f14:	20ff      	movs	r0, #255	; 0xff
 8001f16:	f7ff fc3b 	bl	8001790 <startKick>
    }
    if (HAL_GPIO_ReadPin(SW_2_GPIO_Port, SW_2_Pin) == GPIO_PIN_RESET)
 8001f1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f1e:	4859      	ldr	r0, [pc, #356]	; (8002084 <main+0x40c>)
 8001f20:	f002 ffe2 	bl	8004ee8 <HAL_GPIO_ReadPin>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d101      	bne.n	8001f2e <main+0x2b6>
    {
    	startCharge();
 8001f2a:	f7ff fc63 	bl	80017f4 <startCharge>
    }


    // debug print
    if (loop_cnt > 100)
 8001f2e:	4b56      	ldr	r3, [pc, #344]	; (8002088 <main+0x410>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	2b64      	cmp	r3, #100	; 0x64
 8001f34:	d94b      	bls.n	8001fce <main+0x356>
    {
      // printf("%8ld %8ld %8ld / ",HAL_ADCEx_InjectedGetValue(&hadc1,ADC_INJECTED_RANK_1),HAL_ADCEx_InjectedGetValue(&hadc1,ADC_INJECTED_RANK_2),HAL_ADCEx_InjectedGetValue(&hadc1,ADC_INJECTED_RANK_3));
      // printf("%8ld %8ld %8ld / ",HAL_ADCEx_InjectedGetValue(&hadc3,ADC_INJECTED_RANK_1),HAL_ADCEx_InjectedGetValue(&hadc3,ADC_INJECTED_RANK_2),HAL_ADCEx_InjectedGetValue(&hadc3,ADC_INJECTED_RANK_3));
      // printf("%8ld %8ld\n",HAL_ADCEx_InjectedGetValue(&hadc4,ADC_INJECTED_RANK_1),HAL_ADCEx_InjectedGetValue(&hadc4,ADC_INJECTED_RANK_2));
      // HAL_ADCEx_InjectedStart(&hadc1);
      printf("%+3d %+3d %4d ", get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(), get_Qualty_ADNS3080());
 8001f36:	f7ff fa67 	bl	8001408 <get_DeltaX_ADNS3080>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	461c      	mov	r4, r3
 8001f3e:	f7ff fa6f 	bl	8001420 <get_DeltaY_ADNS3080>
 8001f42:	4603      	mov	r3, r0
 8001f44:	461d      	mov	r5, r3
 8001f46:	f7ff fa77 	bl	8001438 <get_Qualty_ADNS3080>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	462a      	mov	r2, r5
 8001f4e:	4621      	mov	r1, r4
 8001f50:	484e      	ldr	r0, [pc, #312]	; (800208c <main+0x414>)
 8001f52:	f007 fcbb 	bl	80098cc <iprintf>
      printf("BattV %4.2f, GD16P %+5.2f GD16M %+5.2f BoostV %5.2f, BattCS %+5.2f temp0 %d temp1 %d temp2 %d \n", batt_v, gd_16p, gd_16m, boost_v, batt_cs, temp_fet, temp_coil_1, temp_coil_2);
 8001f56:	4b4e      	ldr	r3, [pc, #312]	; (8002090 <main+0x418>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7fe faf4 	bl	8000548 <__aeabi_f2d>
 8001f60:	e9c7 0100 	strd	r0, r1, [r7]
 8001f64:	4b4b      	ldr	r3, [pc, #300]	; (8002094 <main+0x41c>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7fe faed 	bl	8000548 <__aeabi_f2d>
 8001f6e:	4604      	mov	r4, r0
 8001f70:	460d      	mov	r5, r1
 8001f72:	4b49      	ldr	r3, [pc, #292]	; (8002098 <main+0x420>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7fe fae6 	bl	8000548 <__aeabi_f2d>
 8001f7c:	4680      	mov	r8, r0
 8001f7e:	4689      	mov	r9, r1
 8001f80:	4b46      	ldr	r3, [pc, #280]	; (800209c <main+0x424>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe fadf 	bl	8000548 <__aeabi_f2d>
 8001f8a:	4682      	mov	sl, r0
 8001f8c:	468b      	mov	fp, r1
 8001f8e:	4b44      	ldr	r3, [pc, #272]	; (80020a0 <main+0x428>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe fad8 	bl	8000548 <__aeabi_f2d>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	4941      	ldr	r1, [pc, #260]	; (80020a4 <main+0x42c>)
 8001f9e:	6809      	ldr	r1, [r1, #0]
 8001fa0:	4841      	ldr	r0, [pc, #260]	; (80020a8 <main+0x430>)
 8001fa2:	6800      	ldr	r0, [r0, #0]
 8001fa4:	4e41      	ldr	r6, [pc, #260]	; (80020ac <main+0x434>)
 8001fa6:	6836      	ldr	r6, [r6, #0]
 8001fa8:	960a      	str	r6, [sp, #40]	; 0x28
 8001faa:	9009      	str	r0, [sp, #36]	; 0x24
 8001fac:	9108      	str	r1, [sp, #32]
 8001fae:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001fb2:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001fb6:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001fba:	e9cd 4500 	strd	r4, r5, [sp]
 8001fbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fc2:	483b      	ldr	r0, [pc, #236]	; (80020b0 <main+0x438>)
 8001fc4:	f007 fc82 	bl	80098cc <iprintf>
      // printf("adc1 : ch1 %8ld / ch2 %8ld / ch3 %8ld / adc3: ch1 %8ld / ch5 %8ld / ch12 %8ld / adc4 : ch3 %8ld / ch4 %8ld \n", adc1_raw_data[0], adc1_raw_data[1], adc1_raw_data[2], adc3_raw_data[0],adc3_raw_data[1],adc3_raw_data[2],adc4_raw_data[0],adc4_raw_data[1]);
      loop_cnt = 0;
 8001fc8:	4b2f      	ldr	r3, [pc, #188]	; (8002088 <main+0x410>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
    }


    HAL_Delay(1);
 8001fce:	2001      	movs	r0, #1
 8001fd0:	f000 fdc2 	bl	8002b58 <HAL_Delay>
    if (boost_v < power_cmd.target_voltage && boost_cnt > 0)
 8001fd4:	4b37      	ldr	r3, [pc, #220]	; (80020b4 <main+0x43c>)
 8001fd6:	ed93 7a01 	vldr	s14, [r3, #4]
 8001fda:	4b30      	ldr	r3, [pc, #192]	; (800209c <main+0x424>)
 8001fdc:	edd3 7a00 	vldr	s15, [r3]
 8001fe0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fe8:	dd1b      	ble.n	8002022 <main+0x3aa>
 8001fea:	4b33      	ldr	r3, [pc, #204]	; (80020b8 <main+0x440>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	dd17      	ble.n	8002022 <main+0x3aa>
    {
      boost_cnt--;
 8001ff2:	4b31      	ldr	r3, [pc, #196]	; (80020b8 <main+0x440>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	4a2f      	ldr	r2, [pc, #188]	; (80020b8 <main+0x440>)
 8001ffa:	6013      	str	r3, [r2, #0]
      if (boost_cnt == 0)
 8001ffc:	4b2e      	ldr	r3, [pc, #184]	; (80020b8 <main+0x440>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d102      	bne.n	800200a <main+0x392>
      {
        printf("boost timeout!!\n");
 8002004:	482d      	ldr	r0, [pc, #180]	; (80020bc <main+0x444>)
 8002006:	f007 fce7 	bl	80099d8 <puts>
      }
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 600);
 800200a:	4b2d      	ldr	r3, [pc, #180]	; (80020c0 <main+0x448>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8002012:	641a      	str	r2, [r3, #64]	; 0x40
      HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 8002014:	2201      	movs	r2, #1
 8002016:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800201a:	482a      	ldr	r0, [pc, #168]	; (80020c4 <main+0x44c>)
 800201c:	f002 ff7c 	bl	8004f18 <HAL_GPIO_WritePin>
 8002020:	e016      	b.n	8002050 <main+0x3d8>
    }
    else
    {
      if (boost_cnt != 0)
 8002022:	4b25      	ldr	r3, [pc, #148]	; (80020b8 <main+0x440>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d008      	beq.n	800203c <main+0x3c4>
      {
        printf("boost end!!\n\n !! %d cycle !!\n\n", boost_cnt);
 800202a:	4b23      	ldr	r3, [pc, #140]	; (80020b8 <main+0x440>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4619      	mov	r1, r3
 8002030:	4825      	ldr	r0, [pc, #148]	; (80020c8 <main+0x450>)
 8002032:	f007 fc4b 	bl	80098cc <iprintf>
        boost_cnt = 0;
 8002036:	4b20      	ldr	r3, [pc, #128]	; (80020b8 <main+0x440>)
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
      }
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 800203c:	4b20      	ldr	r3, [pc, #128]	; (80020c0 <main+0x448>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	2200      	movs	r2, #0
 8002042:	641a      	str	r2, [r3, #64]	; 0x40
      HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 8002044:	2200      	movs	r2, #0
 8002046:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800204a:	481e      	ldr	r0, [pc, #120]	; (80020c4 <main+0x44c>)
 800204c:	f002 ff64 	bl	8004f18 <HAL_GPIO_WritePin>
    }

    // charge-indication
    if (boost_v > 100)
 8002050:	4b12      	ldr	r3, [pc, #72]	; (800209c <main+0x424>)
 8002052:	edd3 7a00 	vldr	s15, [r3]
 8002056:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80020cc <main+0x454>
 800205a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800205e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002062:	dd06      	ble.n	8002072 <main+0x3fa>
    {
      HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 8002064:	2201      	movs	r2, #1
 8002066:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800206a:	4816      	ldr	r0, [pc, #88]	; (80020c4 <main+0x44c>)
 800206c:	f002 ff54 	bl	8004f18 <HAL_GPIO_WritePin>
 8002070:	e6e3      	b.n	8001e3a <main+0x1c2>
    }
    else
    {
      HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8002072:	2200      	movs	r2, #0
 8002074:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002078:	4812      	ldr	r0, [pc, #72]	; (80020c4 <main+0x44c>)
 800207a:	f002 ff4d 	bl	8004f18 <HAL_GPIO_WritePin>
    update_ADNS3080();
 800207e:	e6dc      	b.n	8001e3a <main+0x1c2>
 8002080:	20000524 	.word	0x20000524
 8002084:	48000400 	.word	0x48000400
 8002088:	20000444 	.word	0x20000444
 800208c:	0800be08 	.word	0x0800be08
 8002090:	20000454 	.word	0x20000454
 8002094:	20000458 	.word	0x20000458
 8002098:	2000045c 	.word	0x2000045c
 800209c:	20000450 	.word	0x20000450
 80020a0:	20000460 	.word	0x20000460
 80020a4:	2000046c 	.word	0x2000046c
 80020a8:	20000464 	.word	0x20000464
 80020ac:	20000468 	.word	0x20000468
 80020b0:	0800be18 	.word	0x0800be18
 80020b4:	20000434 	.word	0x20000434
 80020b8:	2000044c 	.word	0x2000044c
 80020bc:	0800be78 	.word	0x0800be78
 80020c0:	200004d8 	.word	0x200004d8
 80020c4:	48000800 	.word	0x48000800
 80020c8:	0800be88 	.word	0x0800be88
 80020cc:	42c80000 	.word	0x42c80000

080020d0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b09e      	sub	sp, #120	; 0x78
 80020d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020d6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80020da:	2228      	movs	r2, #40	; 0x28
 80020dc:	2100      	movs	r1, #0
 80020de:	4618      	mov	r0, r3
 80020e0:	f006 ff82 	bl	8008fe8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020e4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80020e8:	2200      	movs	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	605a      	str	r2, [r3, #4]
 80020ee:	609a      	str	r2, [r3, #8]
 80020f0:	60da      	str	r2, [r3, #12]
 80020f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020f4:	463b      	mov	r3, r7
 80020f6:	223c      	movs	r2, #60	; 0x3c
 80020f8:	2100      	movs	r1, #0
 80020fa:	4618      	mov	r0, r3
 80020fc:	f006 ff74 	bl	8008fe8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002100:	2301      	movs	r3, #1
 8002102:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002104:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002108:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800210a:	2300      	movs	r3, #0
 800210c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800210e:	2301      	movs	r3, #1
 8002110:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002112:	2302      	movs	r3, #2
 8002114:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002116:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800211a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800211c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002120:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002122:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002126:	4618      	mov	r0, r3
 8002128:	f002 ff0e 	bl	8004f48 <HAL_RCC_OscConfig>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002132:	f000 f82e 	bl	8002192 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002136:	230f      	movs	r3, #15
 8002138:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800213a:	2302      	movs	r3, #2
 800213c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800213e:	2300      	movs	r3, #0
 8002140:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002142:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002146:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002148:	2300      	movs	r3, #0
 800214a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800214c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002150:	2102      	movs	r1, #2
 8002152:	4618      	mov	r0, r3
 8002154:	f003 ff36 	bl	8005fc4 <HAL_RCC_ClockConfig>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800215e:	f000 f818 	bl	8002192 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_ADC12 | RCC_PERIPHCLK_ADC34;
 8002162:	f240 1381 	movw	r3, #385	; 0x181
 8002166:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002168:	2300      	movs	r3, #0
 800216a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800216c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002170:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8002172:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002176:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002178:	463b      	mov	r3, r7
 800217a:	4618      	mov	r0, r3
 800217c:	f004 f958 	bl	8006430 <HAL_RCCEx_PeriphCLKConfig>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8002186:	f000 f804 	bl	8002192 <Error_Handler>
  }
}
 800218a:	bf00      	nop
 800218c:	3778      	adds	r7, #120	; 0x78
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002192:	b480      	push	{r7}
 8002194:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002196:	b672      	cpsid	i
}
 8002198:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800219a:	e7fe      	b.n	800219a <Error_Handler+0x8>

0800219c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80021a0:	4b1b      	ldr	r3, [pc, #108]	; (8002210 <MX_SPI1_Init+0x74>)
 80021a2:	4a1c      	ldr	r2, [pc, #112]	; (8002214 <MX_SPI1_Init+0x78>)
 80021a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021a6:	4b1a      	ldr	r3, [pc, #104]	; (8002210 <MX_SPI1_Init+0x74>)
 80021a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021ae:	4b18      	ldr	r3, [pc, #96]	; (8002210 <MX_SPI1_Init+0x74>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021b4:	4b16      	ldr	r3, [pc, #88]	; (8002210 <MX_SPI1_Init+0x74>)
 80021b6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80021ba:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80021bc:	4b14      	ldr	r3, [pc, #80]	; (8002210 <MX_SPI1_Init+0x74>)
 80021be:	2202      	movs	r2, #2
 80021c0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80021c2:	4b13      	ldr	r3, [pc, #76]	; (8002210 <MX_SPI1_Init+0x74>)
 80021c4:	2201      	movs	r2, #1
 80021c6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80021c8:	4b11      	ldr	r3, [pc, #68]	; (8002210 <MX_SPI1_Init+0x74>)
 80021ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021ce:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80021d0:	4b0f      	ldr	r3, [pc, #60]	; (8002210 <MX_SPI1_Init+0x74>)
 80021d2:	2220      	movs	r2, #32
 80021d4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021d6:	4b0e      	ldr	r3, [pc, #56]	; (8002210 <MX_SPI1_Init+0x74>)
 80021d8:	2200      	movs	r2, #0
 80021da:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021dc:	4b0c      	ldr	r3, [pc, #48]	; (8002210 <MX_SPI1_Init+0x74>)
 80021de:	2200      	movs	r2, #0
 80021e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021e2:	4b0b      	ldr	r3, [pc, #44]	; (8002210 <MX_SPI1_Init+0x74>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80021e8:	4b09      	ldr	r3, [pc, #36]	; (8002210 <MX_SPI1_Init+0x74>)
 80021ea:	2207      	movs	r2, #7
 80021ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80021ee:	4b08      	ldr	r3, [pc, #32]	; (8002210 <MX_SPI1_Init+0x74>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80021f4:	4b06      	ldr	r3, [pc, #24]	; (8002210 <MX_SPI1_Init+0x74>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80021fa:	4805      	ldr	r0, [pc, #20]	; (8002210 <MX_SPI1_Init+0x74>)
 80021fc:	f004 fac8 	bl	8006790 <HAL_SPI_Init>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002206:	f7ff ffc4 	bl	8002192 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800220a:	bf00      	nop
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	20000470 	.word	0x20000470
 8002214:	40013000 	.word	0x40013000

08002218 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b08a      	sub	sp, #40	; 0x28
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002220:	f107 0314 	add.w	r3, r7, #20
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]
 800222e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a17      	ldr	r2, [pc, #92]	; (8002294 <HAL_SPI_MspInit+0x7c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d127      	bne.n	800228a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800223a:	4b17      	ldr	r3, [pc, #92]	; (8002298 <HAL_SPI_MspInit+0x80>)
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	4a16      	ldr	r2, [pc, #88]	; (8002298 <HAL_SPI_MspInit+0x80>)
 8002240:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002244:	6193      	str	r3, [r2, #24]
 8002246:	4b14      	ldr	r3, [pc, #80]	; (8002298 <HAL_SPI_MspInit+0x80>)
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800224e:	613b      	str	r3, [r7, #16]
 8002250:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002252:	4b11      	ldr	r3, [pc, #68]	; (8002298 <HAL_SPI_MspInit+0x80>)
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	4a10      	ldr	r2, [pc, #64]	; (8002298 <HAL_SPI_MspInit+0x80>)
 8002258:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800225c:	6153      	str	r3, [r2, #20]
 800225e:	4b0e      	ldr	r3, [pc, #56]	; (8002298 <HAL_SPI_MspInit+0x80>)
 8002260:	695b      	ldr	r3, [r3, #20]
 8002262:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800226a:	2338      	movs	r3, #56	; 0x38
 800226c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800226e:	2302      	movs	r3, #2
 8002270:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002272:	2300      	movs	r3, #0
 8002274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002276:	2303      	movs	r3, #3
 8002278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800227a:	2305      	movs	r3, #5
 800227c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800227e:	f107 0314 	add.w	r3, r7, #20
 8002282:	4619      	mov	r1, r3
 8002284:	4805      	ldr	r0, [pc, #20]	; (800229c <HAL_SPI_MspInit+0x84>)
 8002286:	f002 fcb5 	bl	8004bf4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800228a:	bf00      	nop
 800228c:	3728      	adds	r7, #40	; 0x28
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40013000 	.word	0x40013000
 8002298:	40021000 	.word	0x40021000
 800229c:	48000400 	.word	0x48000400

080022a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022a6:	4b0f      	ldr	r3, [pc, #60]	; (80022e4 <HAL_MspInit+0x44>)
 80022a8:	699b      	ldr	r3, [r3, #24]
 80022aa:	4a0e      	ldr	r2, [pc, #56]	; (80022e4 <HAL_MspInit+0x44>)
 80022ac:	f043 0301 	orr.w	r3, r3, #1
 80022b0:	6193      	str	r3, [r2, #24]
 80022b2:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <HAL_MspInit+0x44>)
 80022b4:	699b      	ldr	r3, [r3, #24]
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	607b      	str	r3, [r7, #4]
 80022bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022be:	4b09      	ldr	r3, [pc, #36]	; (80022e4 <HAL_MspInit+0x44>)
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	4a08      	ldr	r2, [pc, #32]	; (80022e4 <HAL_MspInit+0x44>)
 80022c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022c8:	61d3      	str	r3, [r2, #28]
 80022ca:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <HAL_MspInit+0x44>)
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d2:	603b      	str	r3, [r7, #0]
 80022d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022d6:	bf00      	nop
 80022d8:	370c      	adds	r7, #12
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
 80022e2:	bf00      	nop
 80022e4:	40021000 	.word	0x40021000

080022e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80022ec:	e7fe      	b.n	80022ec <NMI_Handler+0x4>

080022ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022ee:	b480      	push	{r7}
 80022f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022f2:	e7fe      	b.n	80022f2 <HardFault_Handler+0x4>

080022f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022f8:	e7fe      	b.n	80022f8 <MemManage_Handler+0x4>

080022fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022fa:	b480      	push	{r7}
 80022fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022fe:	e7fe      	b.n	80022fe <BusFault_Handler+0x4>

08002300 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002304:	e7fe      	b.n	8002304 <UsageFault_Handler+0x4>

08002306 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002306:	b480      	push	{r7}
 8002308:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800230a:	bf00      	nop
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr

08002322 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002322:	b480      	push	{r7}
 8002324:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002326:	bf00      	nop
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002334:	f000 fbf0 	bl	8002b18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002338:	bf00      	nop
 800233a:	bd80      	pop	{r7, pc}

0800233c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002340:	4802      	ldr	r0, [pc, #8]	; (800234c <DMA1_Channel1_IRQHandler+0x10>)
 8002342:	f002 fb49 	bl	80049d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002346:	bf00      	nop
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	200002e8 	.word	0x200002e8

08002350 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002354:	4802      	ldr	r0, [pc, #8]	; (8002360 <DMA1_Channel4_IRQHandler+0x10>)
 8002356:	f002 fb3f 	bl	80049d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800235a:	bf00      	nop
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	20000640 	.word	0x20000640

08002364 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002368:	4802      	ldr	r0, [pc, #8]	; (8002374 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800236a:	f001 fed8 	bl	800411e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	200003e4 	.word	0x200003e4

08002378 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800237c:	4802      	ldr	r0, [pc, #8]	; (8002388 <USART1_IRQHandler+0x10>)
 800237e:	f005 fe13 	bl	8007fa8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002382:	bf00      	nop
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	200005bc 	.word	0x200005bc

0800238c <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8002390:	4802      	ldr	r0, [pc, #8]	; (800239c <DMA2_Channel2_IRQHandler+0x10>)
 8002392:	f002 fb21 	bl	80049d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8002396:	bf00      	nop
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20000370 	.word	0x20000370

080023a0 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80023a4:	4802      	ldr	r0, [pc, #8]	; (80023b0 <DMA2_Channel5_IRQHandler+0x10>)
 80023a6:	f002 fb17 	bl	80049d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 80023aa:	bf00      	nop
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	2000032c 	.word	0x2000032c

080023b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
	return 1;
 80023b8:	2301      	movs	r3, #1
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <_kill>:

int _kill(int pid, int sig)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80023ce:	f006 fde1 	bl	8008f94 <__errno>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2216      	movs	r2, #22
 80023d6:	601a      	str	r2, [r3, #0]
	return -1;
 80023d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3708      	adds	r7, #8
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <_exit>:

void _exit (int status)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b082      	sub	sp, #8
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80023ec:	f04f 31ff 	mov.w	r1, #4294967295
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f7ff ffe7 	bl	80023c4 <_kill>
	while (1) {}		/* Make sure we hang here */
 80023f6:	e7fe      	b.n	80023f6 <_exit+0x12>

080023f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
 8002408:	e00a      	b.n	8002420 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800240a:	f3af 8000 	nop.w
 800240e:	4601      	mov	r1, r0
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	1c5a      	adds	r2, r3, #1
 8002414:	60ba      	str	r2, [r7, #8]
 8002416:	b2ca      	uxtb	r2, r1
 8002418:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	3301      	adds	r3, #1
 800241e:	617b      	str	r3, [r7, #20]
 8002420:	697a      	ldr	r2, [r7, #20]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	429a      	cmp	r2, r3
 8002426:	dbf0      	blt.n	800240a <_read+0x12>
	}

return len;
 8002428:	687b      	ldr	r3, [r7, #4]
}
 800242a:	4618      	mov	r0, r3
 800242c:	3718      	adds	r7, #24
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002432:	b480      	push	{r7}
 8002434:	b083      	sub	sp, #12
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
	return -1;
 800243a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800243e:	4618      	mov	r0, r3
 8002440:	370c      	adds	r7, #12
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr

0800244a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800244a:	b480      	push	{r7}
 800244c:	b083      	sub	sp, #12
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
 8002452:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800245a:	605a      	str	r2, [r3, #4]
	return 0;
 800245c:	2300      	movs	r3, #0
}
 800245e:	4618      	mov	r0, r3
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr

0800246a <_isatty>:

int _isatty(int file)
{
 800246a:	b480      	push	{r7}
 800246c:	b083      	sub	sp, #12
 800246e:	af00      	add	r7, sp, #0
 8002470:	6078      	str	r0, [r7, #4]
	return 1;
 8002472:	2301      	movs	r3, #1
}
 8002474:	4618      	mov	r0, r3
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002480:	b480      	push	{r7}
 8002482:	b085      	sub	sp, #20
 8002484:	af00      	add	r7, sp, #0
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	60b9      	str	r1, [r7, #8]
 800248a:	607a      	str	r2, [r7, #4]
	return 0;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3714      	adds	r7, #20
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
	...

0800249c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024a4:	4a14      	ldr	r2, [pc, #80]	; (80024f8 <_sbrk+0x5c>)
 80024a6:	4b15      	ldr	r3, [pc, #84]	; (80024fc <_sbrk+0x60>)
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024b0:	4b13      	ldr	r3, [pc, #76]	; (8002500 <_sbrk+0x64>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d102      	bne.n	80024be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024b8:	4b11      	ldr	r3, [pc, #68]	; (8002500 <_sbrk+0x64>)
 80024ba:	4a12      	ldr	r2, [pc, #72]	; (8002504 <_sbrk+0x68>)
 80024bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024be:	4b10      	ldr	r3, [pc, #64]	; (8002500 <_sbrk+0x64>)
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4413      	add	r3, r2
 80024c6:	693a      	ldr	r2, [r7, #16]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d207      	bcs.n	80024dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024cc:	f006 fd62 	bl	8008f94 <__errno>
 80024d0:	4603      	mov	r3, r0
 80024d2:	220c      	movs	r2, #12
 80024d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024d6:	f04f 33ff 	mov.w	r3, #4294967295
 80024da:	e009      	b.n	80024f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024dc:	4b08      	ldr	r3, [pc, #32]	; (8002500 <_sbrk+0x64>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024e2:	4b07      	ldr	r3, [pc, #28]	; (8002500 <_sbrk+0x64>)
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4413      	add	r3, r2
 80024ea:	4a05      	ldr	r2, [pc, #20]	; (8002500 <_sbrk+0x64>)
 80024ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024ee:	68fb      	ldr	r3, [r7, #12]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3718      	adds	r7, #24
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	20008000 	.word	0x20008000
 80024fc:	00000400 	.word	0x00000400
 8002500:	200004d4 	.word	0x200004d4
 8002504:	20000698 	.word	0x20000698

08002508 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800250c:	4b06      	ldr	r3, [pc, #24]	; (8002528 <SystemInit+0x20>)
 800250e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002512:	4a05      	ldr	r2, [pc, #20]	; (8002528 <SystemInit+0x20>)
 8002514:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002518:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b08a      	sub	sp, #40	; 0x28
 8002530:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002532:	f107 031c 	add.w	r3, r7, #28
 8002536:	2200      	movs	r2, #0
 8002538:	601a      	str	r2, [r3, #0]
 800253a:	605a      	str	r2, [r3, #4]
 800253c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800253e:	463b      	mov	r3, r7
 8002540:	2200      	movs	r2, #0
 8002542:	601a      	str	r2, [r3, #0]
 8002544:	605a      	str	r2, [r3, #4]
 8002546:	609a      	str	r2, [r3, #8]
 8002548:	60da      	str	r2, [r3, #12]
 800254a:	611a      	str	r2, [r3, #16]
 800254c:	615a      	str	r2, [r3, #20]
 800254e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002550:	4b22      	ldr	r3, [pc, #136]	; (80025dc <MX_TIM2_Init+0xb0>)
 8002552:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002556:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002558:	4b20      	ldr	r3, [pc, #128]	; (80025dc <MX_TIM2_Init+0xb0>)
 800255a:	2200      	movs	r2, #0
 800255c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800255e:	4b1f      	ldr	r3, [pc, #124]	; (80025dc <MX_TIM2_Init+0xb0>)
 8002560:	2200      	movs	r2, #0
 8002562:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8002564:	4b1d      	ldr	r3, [pc, #116]	; (80025dc <MX_TIM2_Init+0xb0>)
 8002566:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800256a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800256c:	4b1b      	ldr	r3, [pc, #108]	; (80025dc <MX_TIM2_Init+0xb0>)
 800256e:	2200      	movs	r2, #0
 8002570:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002572:	4b1a      	ldr	r3, [pc, #104]	; (80025dc <MX_TIM2_Init+0xb0>)
 8002574:	2200      	movs	r2, #0
 8002576:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002578:	4818      	ldr	r0, [pc, #96]	; (80025dc <MX_TIM2_Init+0xb0>)
 800257a:	f004 fd2b 	bl	8006fd4 <HAL_TIM_PWM_Init>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8002584:	f7ff fe05 	bl	8002192 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002588:	2300      	movs	r3, #0
 800258a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800258c:	2300      	movs	r3, #0
 800258e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002590:	f107 031c 	add.w	r3, r7, #28
 8002594:	4619      	mov	r1, r3
 8002596:	4811      	ldr	r0, [pc, #68]	; (80025dc <MX_TIM2_Init+0xb0>)
 8002598:	f005 fb14 	bl	8007bc4 <HAL_TIMEx_MasterConfigSynchronization>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80025a2:	f7ff fdf6 	bl	8002192 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025a6:	2360      	movs	r3, #96	; 0x60
 80025a8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80025aa:	2300      	movs	r3, #0
 80025ac:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025ae:	2300      	movs	r3, #0
 80025b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025b2:	2300      	movs	r3, #0
 80025b4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80025b6:	463b      	mov	r3, r7
 80025b8:	220c      	movs	r2, #12
 80025ba:	4619      	mov	r1, r3
 80025bc:	4807      	ldr	r0, [pc, #28]	; (80025dc <MX_TIM2_Init+0xb0>)
 80025be:	f004 fe61 	bl	8007284 <HAL_TIM_PWM_ConfigChannel>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d001      	beq.n	80025cc <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80025c8:	f7ff fde3 	bl	8002192 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80025cc:	4803      	ldr	r0, [pc, #12]	; (80025dc <MX_TIM2_Init+0xb0>)
 80025ce:	f000 f90d 	bl	80027ec <HAL_TIM_MspPostInit>

}
 80025d2:	bf00      	nop
 80025d4:	3728      	adds	r7, #40	; 0x28
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	200004d8 	.word	0x200004d8

080025e0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b08a      	sub	sp, #40	; 0x28
 80025e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025e6:	f107 031c 	add.w	r3, r7, #28
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	605a      	str	r2, [r3, #4]
 80025f0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025f2:	463b      	mov	r3, r7
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	605a      	str	r2, [r3, #4]
 80025fa:	609a      	str	r2, [r3, #8]
 80025fc:	60da      	str	r2, [r3, #12]
 80025fe:	611a      	str	r2, [r3, #16]
 8002600:	615a      	str	r2, [r3, #20]
 8002602:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002604:	4b27      	ldr	r3, [pc, #156]	; (80026a4 <MX_TIM3_Init+0xc4>)
 8002606:	4a28      	ldr	r2, [pc, #160]	; (80026a8 <MX_TIM3_Init+0xc8>)
 8002608:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800260a:	4b26      	ldr	r3, [pc, #152]	; (80026a4 <MX_TIM3_Init+0xc4>)
 800260c:	2200      	movs	r2, #0
 800260e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002610:	4b24      	ldr	r3, [pc, #144]	; (80026a4 <MX_TIM3_Init+0xc4>)
 8002612:	2200      	movs	r2, #0
 8002614:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3600;
 8002616:	4b23      	ldr	r3, [pc, #140]	; (80026a4 <MX_TIM3_Init+0xc4>)
 8002618:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 800261c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800261e:	4b21      	ldr	r3, [pc, #132]	; (80026a4 <MX_TIM3_Init+0xc4>)
 8002620:	2200      	movs	r2, #0
 8002622:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002624:	4b1f      	ldr	r3, [pc, #124]	; (80026a4 <MX_TIM3_Init+0xc4>)
 8002626:	2200      	movs	r2, #0
 8002628:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800262a:	481e      	ldr	r0, [pc, #120]	; (80026a4 <MX_TIM3_Init+0xc4>)
 800262c:	f004 fcd2 	bl	8006fd4 <HAL_TIM_PWM_Init>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8002636:	f7ff fdac 	bl	8002192 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800263a:	2300      	movs	r3, #0
 800263c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800263e:	2300      	movs	r3, #0
 8002640:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002642:	f107 031c 	add.w	r3, r7, #28
 8002646:	4619      	mov	r1, r3
 8002648:	4816      	ldr	r0, [pc, #88]	; (80026a4 <MX_TIM3_Init+0xc4>)
 800264a:	f005 fabb 	bl	8007bc4 <HAL_TIMEx_MasterConfigSynchronization>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002654:	f7ff fd9d 	bl	8002192 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002658:	2360      	movs	r3, #96	; 0x60
 800265a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002660:	2300      	movs	r3, #0
 8002662:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002664:	2300      	movs	r3, #0
 8002666:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002668:	463b      	mov	r3, r7
 800266a:	2200      	movs	r2, #0
 800266c:	4619      	mov	r1, r3
 800266e:	480d      	ldr	r0, [pc, #52]	; (80026a4 <MX_TIM3_Init+0xc4>)
 8002670:	f004 fe08 	bl	8007284 <HAL_TIM_PWM_ConfigChannel>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800267a:	f7ff fd8a 	bl	8002192 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800267e:	463b      	mov	r3, r7
 8002680:	2204      	movs	r2, #4
 8002682:	4619      	mov	r1, r3
 8002684:	4807      	ldr	r0, [pc, #28]	; (80026a4 <MX_TIM3_Init+0xc4>)
 8002686:	f004 fdfd 	bl	8007284 <HAL_TIM_PWM_ConfigChannel>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8002690:	f7ff fd7f 	bl	8002192 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002694:	4803      	ldr	r0, [pc, #12]	; (80026a4 <MX_TIM3_Init+0xc4>)
 8002696:	f000 f8a9 	bl	80027ec <HAL_TIM_MspPostInit>

}
 800269a:	bf00      	nop
 800269c:	3728      	adds	r7, #40	; 0x28
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	20000524 	.word	0x20000524
 80026a8:	40000400 	.word	0x40000400

080026ac <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b08a      	sub	sp, #40	; 0x28
 80026b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026b2:	f107 031c 	add.w	r3, r7, #28
 80026b6:	2200      	movs	r2, #0
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	605a      	str	r2, [r3, #4]
 80026bc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026be:	463b      	mov	r3, r7
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]
 80026c4:	605a      	str	r2, [r3, #4]
 80026c6:	609a      	str	r2, [r3, #8]
 80026c8:	60da      	str	r2, [r3, #12]
 80026ca:	611a      	str	r2, [r3, #16]
 80026cc:	615a      	str	r2, [r3, #20]
 80026ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80026d0:	4b21      	ldr	r3, [pc, #132]	; (8002758 <MX_TIM4_Init+0xac>)
 80026d2:	4a22      	ldr	r2, [pc, #136]	; (800275c <MX_TIM4_Init+0xb0>)
 80026d4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80026d6:	4b20      	ldr	r3, [pc, #128]	; (8002758 <MX_TIM4_Init+0xac>)
 80026d8:	2200      	movs	r2, #0
 80026da:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026dc:	4b1e      	ldr	r3, [pc, #120]	; (8002758 <MX_TIM4_Init+0xac>)
 80026de:	2200      	movs	r2, #0
 80026e0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3600;
 80026e2:	4b1d      	ldr	r3, [pc, #116]	; (8002758 <MX_TIM4_Init+0xac>)
 80026e4:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 80026e8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026ea:	4b1b      	ldr	r3, [pc, #108]	; (8002758 <MX_TIM4_Init+0xac>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026f0:	4b19      	ldr	r3, [pc, #100]	; (8002758 <MX_TIM4_Init+0xac>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80026f6:	4818      	ldr	r0, [pc, #96]	; (8002758 <MX_TIM4_Init+0xac>)
 80026f8:	f004 fc6c 	bl	8006fd4 <HAL_TIM_PWM_Init>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8002702:	f7ff fd46 	bl	8002192 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002706:	2300      	movs	r3, #0
 8002708:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800270a:	2300      	movs	r3, #0
 800270c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800270e:	f107 031c 	add.w	r3, r7, #28
 8002712:	4619      	mov	r1, r3
 8002714:	4810      	ldr	r0, [pc, #64]	; (8002758 <MX_TIM4_Init+0xac>)
 8002716:	f005 fa55 	bl	8007bc4 <HAL_TIMEx_MasterConfigSynchronization>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d001      	beq.n	8002724 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002720:	f7ff fd37 	bl	8002192 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002724:	2360      	movs	r3, #96	; 0x60
 8002726:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002728:	2300      	movs	r3, #0
 800272a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800272c:	2300      	movs	r3, #0
 800272e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002730:	2300      	movs	r3, #0
 8002732:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002734:	463b      	mov	r3, r7
 8002736:	2204      	movs	r2, #4
 8002738:	4619      	mov	r1, r3
 800273a:	4807      	ldr	r0, [pc, #28]	; (8002758 <MX_TIM4_Init+0xac>)
 800273c:	f004 fda2 	bl	8007284 <HAL_TIM_PWM_ConfigChannel>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8002746:	f7ff fd24 	bl	8002192 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800274a:	4803      	ldr	r0, [pc, #12]	; (8002758 <MX_TIM4_Init+0xac>)
 800274c:	f000 f84e 	bl	80027ec <HAL_TIM_MspPostInit>

}
 8002750:	bf00      	nop
 8002752:	3728      	adds	r7, #40	; 0x28
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	20000570 	.word	0x20000570
 800275c:	40000800 	.word	0x40000800

08002760 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002760:	b480      	push	{r7}
 8002762:	b087      	sub	sp, #28
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002770:	d10c      	bne.n	800278c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002772:	4b1b      	ldr	r3, [pc, #108]	; (80027e0 <HAL_TIM_PWM_MspInit+0x80>)
 8002774:	69db      	ldr	r3, [r3, #28]
 8002776:	4a1a      	ldr	r2, [pc, #104]	; (80027e0 <HAL_TIM_PWM_MspInit+0x80>)
 8002778:	f043 0301 	orr.w	r3, r3, #1
 800277c:	61d3      	str	r3, [r2, #28]
 800277e:	4b18      	ldr	r3, [pc, #96]	; (80027e0 <HAL_TIM_PWM_MspInit+0x80>)
 8002780:	69db      	ldr	r3, [r3, #28]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	617b      	str	r3, [r7, #20]
 8002788:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800278a:	e022      	b.n	80027d2 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM3)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a14      	ldr	r2, [pc, #80]	; (80027e4 <HAL_TIM_PWM_MspInit+0x84>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d10c      	bne.n	80027b0 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002796:	4b12      	ldr	r3, [pc, #72]	; (80027e0 <HAL_TIM_PWM_MspInit+0x80>)
 8002798:	69db      	ldr	r3, [r3, #28]
 800279a:	4a11      	ldr	r2, [pc, #68]	; (80027e0 <HAL_TIM_PWM_MspInit+0x80>)
 800279c:	f043 0302 	orr.w	r3, r3, #2
 80027a0:	61d3      	str	r3, [r2, #28]
 80027a2:	4b0f      	ldr	r3, [pc, #60]	; (80027e0 <HAL_TIM_PWM_MspInit+0x80>)
 80027a4:	69db      	ldr	r3, [r3, #28]
 80027a6:	f003 0302 	and.w	r3, r3, #2
 80027aa:	613b      	str	r3, [r7, #16]
 80027ac:	693b      	ldr	r3, [r7, #16]
}
 80027ae:	e010      	b.n	80027d2 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM4)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a0c      	ldr	r2, [pc, #48]	; (80027e8 <HAL_TIM_PWM_MspInit+0x88>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d10b      	bne.n	80027d2 <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027ba:	4b09      	ldr	r3, [pc, #36]	; (80027e0 <HAL_TIM_PWM_MspInit+0x80>)
 80027bc:	69db      	ldr	r3, [r3, #28]
 80027be:	4a08      	ldr	r2, [pc, #32]	; (80027e0 <HAL_TIM_PWM_MspInit+0x80>)
 80027c0:	f043 0304 	orr.w	r3, r3, #4
 80027c4:	61d3      	str	r3, [r2, #28]
 80027c6:	4b06      	ldr	r3, [pc, #24]	; (80027e0 <HAL_TIM_PWM_MspInit+0x80>)
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	f003 0304 	and.w	r3, r3, #4
 80027ce:	60fb      	str	r3, [r7, #12]
 80027d0:	68fb      	ldr	r3, [r7, #12]
}
 80027d2:	bf00      	nop
 80027d4:	371c      	adds	r7, #28
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	40021000 	.word	0x40021000
 80027e4:	40000400 	.word	0x40000400
 80027e8:	40000800 	.word	0x40000800

080027ec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b08a      	sub	sp, #40	; 0x28
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f4:	f107 0314 	add.w	r3, r7, #20
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	605a      	str	r2, [r3, #4]
 80027fe:	609a      	str	r2, [r3, #8]
 8002800:	60da      	str	r2, [r3, #12]
 8002802:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800280c:	d11d      	bne.n	800284a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800280e:	4b33      	ldr	r3, [pc, #204]	; (80028dc <HAL_TIM_MspPostInit+0xf0>)
 8002810:	695b      	ldr	r3, [r3, #20]
 8002812:	4a32      	ldr	r2, [pc, #200]	; (80028dc <HAL_TIM_MspPostInit+0xf0>)
 8002814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002818:	6153      	str	r3, [r2, #20]
 800281a:	4b30      	ldr	r3, [pc, #192]	; (80028dc <HAL_TIM_MspPostInit+0xf0>)
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002822:	613b      	str	r3, [r7, #16]
 8002824:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = BOOST_SW_Pin;
 8002826:	2308      	movs	r3, #8
 8002828:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800282a:	2302      	movs	r3, #2
 800282c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800282e:	2300      	movs	r3, #0
 8002830:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002832:	2300      	movs	r3, #0
 8002834:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002836:	2301      	movs	r3, #1
 8002838:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BOOST_SW_GPIO_Port, &GPIO_InitStruct);
 800283a:	f107 0314 	add.w	r3, r7, #20
 800283e:	4619      	mov	r1, r3
 8002840:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002844:	f002 f9d6 	bl	8004bf4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002848:	e043      	b.n	80028d2 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM3)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a24      	ldr	r2, [pc, #144]	; (80028e0 <HAL_TIM_MspPostInit+0xf4>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d11d      	bne.n	8002890 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002854:	4b21      	ldr	r3, [pc, #132]	; (80028dc <HAL_TIM_MspPostInit+0xf0>)
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	4a20      	ldr	r2, [pc, #128]	; (80028dc <HAL_TIM_MspPostInit+0xf0>)
 800285a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800285e:	6153      	str	r3, [r2, #20]
 8002860:	4b1e      	ldr	r3, [pc, #120]	; (80028dc <HAL_TIM_MspPostInit+0xf0>)
 8002862:	695b      	ldr	r3, [r3, #20]
 8002864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002868:	60fb      	str	r3, [r7, #12]
 800286a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = KICK_1_Pin|KICK_2_Pin;
 800286c:	23c0      	movs	r3, #192	; 0xc0
 800286e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002870:	2302      	movs	r3, #2
 8002872:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002874:	2300      	movs	r3, #0
 8002876:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002878:	2300      	movs	r3, #0
 800287a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800287c:	2302      	movs	r3, #2
 800287e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002880:	f107 0314 	add.w	r3, r7, #20
 8002884:	4619      	mov	r1, r3
 8002886:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800288a:	f002 f9b3 	bl	8004bf4 <HAL_GPIO_Init>
}
 800288e:	e020      	b.n	80028d2 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM4)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a13      	ldr	r2, [pc, #76]	; (80028e4 <HAL_TIM_MspPostInit+0xf8>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d11b      	bne.n	80028d2 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800289a:	4b10      	ldr	r3, [pc, #64]	; (80028dc <HAL_TIM_MspPostInit+0xf0>)
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	4a0f      	ldr	r2, [pc, #60]	; (80028dc <HAL_TIM_MspPostInit+0xf0>)
 80028a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028a4:	6153      	str	r3, [r2, #20]
 80028a6:	4b0d      	ldr	r3, [pc, #52]	; (80028dc <HAL_TIM_MspPostInit+0xf0>)
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028ae:	60bb      	str	r3, [r7, #8]
 80028b0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GD_16M_PWM_Pin;
 80028b2:	2380      	movs	r3, #128	; 0x80
 80028b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b6:	2302      	movs	r3, #2
 80028b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ba:	2300      	movs	r3, #0
 80028bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028be:	2300      	movs	r3, #0
 80028c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80028c2:	2302      	movs	r3, #2
 80028c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GD_16M_PWM_GPIO_Port, &GPIO_InitStruct);
 80028c6:	f107 0314 	add.w	r3, r7, #20
 80028ca:	4619      	mov	r1, r3
 80028cc:	4806      	ldr	r0, [pc, #24]	; (80028e8 <HAL_TIM_MspPostInit+0xfc>)
 80028ce:	f002 f991 	bl	8004bf4 <HAL_GPIO_Init>
}
 80028d2:	bf00      	nop
 80028d4:	3728      	adds	r7, #40	; 0x28
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	40021000 	.word	0x40021000
 80028e0:	40000400 	.word	0x40000400
 80028e4:	40000800 	.word	0x40000800
 80028e8:	48000400 	.word	0x48000400

080028ec <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028f0:	4b13      	ldr	r3, [pc, #76]	; (8002940 <MX_USART1_UART_Init+0x54>)
 80028f2:	4a14      	ldr	r2, [pc, #80]	; (8002944 <MX_USART1_UART_Init+0x58>)
 80028f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 80028f6:	4b12      	ldr	r3, [pc, #72]	; (8002940 <MX_USART1_UART_Init+0x54>)
 80028f8:	4a13      	ldr	r2, [pc, #76]	; (8002948 <MX_USART1_UART_Init+0x5c>)
 80028fa:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028fc:	4b10      	ldr	r3, [pc, #64]	; (8002940 <MX_USART1_UART_Init+0x54>)
 80028fe:	2200      	movs	r2, #0
 8002900:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002902:	4b0f      	ldr	r3, [pc, #60]	; (8002940 <MX_USART1_UART_Init+0x54>)
 8002904:	2200      	movs	r2, #0
 8002906:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002908:	4b0d      	ldr	r3, [pc, #52]	; (8002940 <MX_USART1_UART_Init+0x54>)
 800290a:	2200      	movs	r2, #0
 800290c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800290e:	4b0c      	ldr	r3, [pc, #48]	; (8002940 <MX_USART1_UART_Init+0x54>)
 8002910:	220c      	movs	r2, #12
 8002912:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002914:	4b0a      	ldr	r3, [pc, #40]	; (8002940 <MX_USART1_UART_Init+0x54>)
 8002916:	2200      	movs	r2, #0
 8002918:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800291a:	4b09      	ldr	r3, [pc, #36]	; (8002940 <MX_USART1_UART_Init+0x54>)
 800291c:	2200      	movs	r2, #0
 800291e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002920:	4b07      	ldr	r3, [pc, #28]	; (8002940 <MX_USART1_UART_Init+0x54>)
 8002922:	2200      	movs	r2, #0
 8002924:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002926:	4b06      	ldr	r3, [pc, #24]	; (8002940 <MX_USART1_UART_Init+0x54>)
 8002928:	2200      	movs	r2, #0
 800292a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800292c:	4804      	ldr	r0, [pc, #16]	; (8002940 <MX_USART1_UART_Init+0x54>)
 800292e:	f005 f9c9 	bl	8007cc4 <HAL_UART_Init>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 8002938:	f7ff fc2b 	bl	8002192 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800293c:	bf00      	nop
 800293e:	bd80      	pop	{r7, pc}
 8002940:	200005bc 	.word	0x200005bc
 8002944:	40013800 	.word	0x40013800
 8002948:	001e8480 	.word	0x001e8480

0800294c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b08a      	sub	sp, #40	; 0x28
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002954:	f107 0314 	add.w	r3, r7, #20
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	60da      	str	r2, [r3, #12]
 8002962:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a2f      	ldr	r2, [pc, #188]	; (8002a28 <HAL_UART_MspInit+0xdc>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d157      	bne.n	8002a1e <HAL_UART_MspInit+0xd2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800296e:	4b2f      	ldr	r3, [pc, #188]	; (8002a2c <HAL_UART_MspInit+0xe0>)
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	4a2e      	ldr	r2, [pc, #184]	; (8002a2c <HAL_UART_MspInit+0xe0>)
 8002974:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002978:	6193      	str	r3, [r2, #24]
 800297a:	4b2c      	ldr	r3, [pc, #176]	; (8002a2c <HAL_UART_MspInit+0xe0>)
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002982:	613b      	str	r3, [r7, #16]
 8002984:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002986:	4b29      	ldr	r3, [pc, #164]	; (8002a2c <HAL_UART_MspInit+0xe0>)
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	4a28      	ldr	r2, [pc, #160]	; (8002a2c <HAL_UART_MspInit+0xe0>)
 800298c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002990:	6153      	str	r3, [r2, #20]
 8002992:	4b26      	ldr	r3, [pc, #152]	; (8002a2c <HAL_UART_MspInit+0xe0>)
 8002994:	695b      	ldr	r3, [r3, #20]
 8002996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800299a:	60fb      	str	r3, [r7, #12]
 800299c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800299e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80029a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a4:	2302      	movs	r3, #2
 80029a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029ac:	2303      	movs	r3, #3
 80029ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029b0:	2307      	movs	r3, #7
 80029b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b4:	f107 0314 	add.w	r3, r7, #20
 80029b8:	4619      	mov	r1, r3
 80029ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029be:	f002 f919 	bl	8004bf4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80029c2:	4b1b      	ldr	r3, [pc, #108]	; (8002a30 <HAL_UART_MspInit+0xe4>)
 80029c4:	4a1b      	ldr	r2, [pc, #108]	; (8002a34 <HAL_UART_MspInit+0xe8>)
 80029c6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029c8:	4b19      	ldr	r3, [pc, #100]	; (8002a30 <HAL_UART_MspInit+0xe4>)
 80029ca:	2210      	movs	r2, #16
 80029cc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029ce:	4b18      	ldr	r3, [pc, #96]	; (8002a30 <HAL_UART_MspInit+0xe4>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029d4:	4b16      	ldr	r3, [pc, #88]	; (8002a30 <HAL_UART_MspInit+0xe4>)
 80029d6:	2280      	movs	r2, #128	; 0x80
 80029d8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029da:	4b15      	ldr	r3, [pc, #84]	; (8002a30 <HAL_UART_MspInit+0xe4>)
 80029dc:	2200      	movs	r2, #0
 80029de:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029e0:	4b13      	ldr	r3, [pc, #76]	; (8002a30 <HAL_UART_MspInit+0xe4>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80029e6:	4b12      	ldr	r3, [pc, #72]	; (8002a30 <HAL_UART_MspInit+0xe4>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80029ec:	4b10      	ldr	r3, [pc, #64]	; (8002a30 <HAL_UART_MspInit+0xe4>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80029f2:	480f      	ldr	r0, [pc, #60]	; (8002a30 <HAL_UART_MspInit+0xe4>)
 80029f4:	f001 fed3 	bl	800479e <HAL_DMA_Init>
 80029f8:	4603      	mov	r3, r0
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 80029fe:	f7ff fbc8 	bl	8002192 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a0a      	ldr	r2, [pc, #40]	; (8002a30 <HAL_UART_MspInit+0xe4>)
 8002a06:	66da      	str	r2, [r3, #108]	; 0x6c
 8002a08:	4a09      	ldr	r2, [pc, #36]	; (8002a30 <HAL_UART_MspInit+0xe4>)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2100      	movs	r1, #0
 8002a12:	2025      	movs	r0, #37	; 0x25
 8002a14:	f001 fe8d 	bl	8004732 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a18:	2025      	movs	r0, #37	; 0x25
 8002a1a:	f001 fea6 	bl	800476a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002a1e:	bf00      	nop
 8002a20:	3728      	adds	r7, #40	; 0x28
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40013800 	.word	0x40013800
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	20000640 	.word	0x20000640
 8002a34:	40020044 	.word	0x40020044

08002a38 <Reset_Handler>:
 8002a38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a70 <LoopForever+0x2>
 8002a3c:	480d      	ldr	r0, [pc, #52]	; (8002a74 <LoopForever+0x6>)
 8002a3e:	490e      	ldr	r1, [pc, #56]	; (8002a78 <LoopForever+0xa>)
 8002a40:	4a0e      	ldr	r2, [pc, #56]	; (8002a7c <LoopForever+0xe>)
 8002a42:	2300      	movs	r3, #0
 8002a44:	e002      	b.n	8002a4c <LoopCopyDataInit>

08002a46 <CopyDataInit>:
 8002a46:	58d4      	ldr	r4, [r2, r3]
 8002a48:	50c4      	str	r4, [r0, r3]
 8002a4a:	3304      	adds	r3, #4

08002a4c <LoopCopyDataInit>:
 8002a4c:	18c4      	adds	r4, r0, r3
 8002a4e:	428c      	cmp	r4, r1
 8002a50:	d3f9      	bcc.n	8002a46 <CopyDataInit>
 8002a52:	4a0b      	ldr	r2, [pc, #44]	; (8002a80 <LoopForever+0x12>)
 8002a54:	4c0b      	ldr	r4, [pc, #44]	; (8002a84 <LoopForever+0x16>)
 8002a56:	2300      	movs	r3, #0
 8002a58:	e001      	b.n	8002a5e <LoopFillZerobss>

08002a5a <FillZerobss>:
 8002a5a:	6013      	str	r3, [r2, #0]
 8002a5c:	3204      	adds	r2, #4

08002a5e <LoopFillZerobss>:
 8002a5e:	42a2      	cmp	r2, r4
 8002a60:	d3fb      	bcc.n	8002a5a <FillZerobss>
 8002a62:	f7ff fd51 	bl	8002508 <SystemInit>
 8002a66:	f006 fa9b 	bl	8008fa0 <__libc_init_array>
 8002a6a:	f7ff f905 	bl	8001c78 <main>

08002a6e <LoopForever>:
 8002a6e:	e7fe      	b.n	8002a6e <LoopForever>
 8002a70:	20008000 	.word	0x20008000
 8002a74:	20000000 	.word	0x20000000
 8002a78:	200001dc 	.word	0x200001dc
 8002a7c:	0800c2dc 	.word	0x0800c2dc
 8002a80:	200001dc 	.word	0x200001dc
 8002a84:	20000698 	.word	0x20000698

08002a88 <ADC1_2_IRQHandler>:
 8002a88:	e7fe      	b.n	8002a88 <ADC1_2_IRQHandler>
	...

08002a8c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a90:	4b08      	ldr	r3, [pc, #32]	; (8002ab4 <HAL_Init+0x28>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a07      	ldr	r2, [pc, #28]	; (8002ab4 <HAL_Init+0x28>)
 8002a96:	f043 0310 	orr.w	r3, r3, #16
 8002a9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a9c:	2003      	movs	r0, #3
 8002a9e:	f001 fe3d 	bl	800471c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002aa2:	200f      	movs	r0, #15
 8002aa4:	f000 f808 	bl	8002ab8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002aa8:	f7ff fbfa 	bl	80022a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	40022000 	.word	0x40022000

08002ab8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ac0:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <HAL_InitTick+0x54>)
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	4b12      	ldr	r3, [pc, #72]	; (8002b10 <HAL_InitTick+0x58>)
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	4619      	mov	r1, r3
 8002aca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ace:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f001 fe55 	bl	8004786 <HAL_SYSTICK_Config>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e00e      	b.n	8002b04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2b0f      	cmp	r3, #15
 8002aea:	d80a      	bhi.n	8002b02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002aec:	2200      	movs	r2, #0
 8002aee:	6879      	ldr	r1, [r7, #4]
 8002af0:	f04f 30ff 	mov.w	r0, #4294967295
 8002af4:	f001 fe1d 	bl	8004732 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002af8:	4a06      	ldr	r2, [pc, #24]	; (8002b14 <HAL_InitTick+0x5c>)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002afe:	2300      	movs	r3, #0
 8002b00:	e000      	b.n	8002b04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3708      	adds	r7, #8
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	20000000 	.word	0x20000000
 8002b10:	20000008 	.word	0x20000008
 8002b14:	20000004 	.word	0x20000004

08002b18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b1c:	4b06      	ldr	r3, [pc, #24]	; (8002b38 <HAL_IncTick+0x20>)
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	461a      	mov	r2, r3
 8002b22:	4b06      	ldr	r3, [pc, #24]	; (8002b3c <HAL_IncTick+0x24>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4413      	add	r3, r2
 8002b28:	4a04      	ldr	r2, [pc, #16]	; (8002b3c <HAL_IncTick+0x24>)
 8002b2a:	6013      	str	r3, [r2, #0]
}
 8002b2c:	bf00      	nop
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	20000008 	.word	0x20000008
 8002b3c:	20000684 	.word	0x20000684

08002b40 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
  return uwTick;  
 8002b44:	4b03      	ldr	r3, [pc, #12]	; (8002b54 <HAL_GetTick+0x14>)
 8002b46:	681b      	ldr	r3, [r3, #0]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	20000684 	.word	0x20000684

08002b58 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b60:	f7ff ffee 	bl	8002b40 <HAL_GetTick>
 8002b64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b70:	d005      	beq.n	8002b7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b72:	4b0a      	ldr	r3, [pc, #40]	; (8002b9c <HAL_Delay+0x44>)
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	461a      	mov	r2, r3
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	4413      	add	r3, r2
 8002b7c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002b7e:	bf00      	nop
 8002b80:	f7ff ffde 	bl	8002b40 <HAL_GetTick>
 8002b84:	4602      	mov	r2, r0
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d8f7      	bhi.n	8002b80 <HAL_Delay+0x28>
  {
  }
}
 8002b90:	bf00      	nop
 8002b92:	bf00      	nop
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000008 	.word	0x20000008

08002ba0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b09a      	sub	sp, #104	; 0x68
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d101      	bne.n	8002bc0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e1c9      	b.n	8002f54 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	691b      	ldr	r3, [r3, #16]
 8002bc4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	f003 0310 	and.w	r3, r3, #16
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d176      	bne.n	8002cc0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d152      	bne.n	8002c80 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7fe f9bd 	bl	8000f74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d13b      	bne.n	8002c80 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002c08:	6878      	ldr	r0, [r7, #4]
 8002c0a:	f000 ffd1 	bl	8003bb0 <ADC_Disable>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c18:	f003 0310 	and.w	r3, r3, #16
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d12f      	bne.n	8002c80 <HAL_ADC_Init+0xe0>
 8002c20:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d12b      	bne.n	8002c80 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c30:	f023 0302 	bic.w	r3, r3, #2
 8002c34:	f043 0202 	orr.w	r2, r3, #2
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	689a      	ldr	r2, [r3, #8]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c4a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	689a      	ldr	r2, [r3, #8]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002c5a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c5c:	4b86      	ldr	r3, [pc, #536]	; (8002e78 <HAL_ADC_Init+0x2d8>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a86      	ldr	r2, [pc, #536]	; (8002e7c <HAL_ADC_Init+0x2dc>)
 8002c62:	fba2 2303 	umull	r2, r3, r2, r3
 8002c66:	0c9a      	lsrs	r2, r3, #18
 8002c68:	4613      	mov	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	4413      	add	r3, r2
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c72:	e002      	b.n	8002c7a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	3b01      	subs	r3, #1
 8002c78:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1f9      	bne.n	8002c74 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d007      	beq.n	8002c9e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002c98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c9c:	d110      	bne.n	8002cc0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	f023 0312 	bic.w	r3, r3, #18
 8002ca6:	f043 0210 	orr.w	r2, r3, #16
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb2:	f043 0201 	orr.w	r2, r3, #1
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	f040 8136 	bne.w	8002f3a <HAL_ADC_Init+0x39a>
 8002cce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	f040 8131 	bne.w	8002f3a <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	f040 8129 	bne.w	8002f3a <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cec:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002cf0:	f043 0202 	orr.w	r2, r3, #2
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d00:	d004      	beq.n	8002d0c <HAL_ADC_Init+0x16c>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a5e      	ldr	r2, [pc, #376]	; (8002e80 <HAL_ADC_Init+0x2e0>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d101      	bne.n	8002d10 <HAL_ADC_Init+0x170>
 8002d0c:	4b5d      	ldr	r3, [pc, #372]	; (8002e84 <HAL_ADC_Init+0x2e4>)
 8002d0e:	e000      	b.n	8002d12 <HAL_ADC_Init+0x172>
 8002d10:	4b5d      	ldr	r3, [pc, #372]	; (8002e88 <HAL_ADC_Init+0x2e8>)
 8002d12:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d1c:	d102      	bne.n	8002d24 <HAL_ADC_Init+0x184>
 8002d1e:	4b58      	ldr	r3, [pc, #352]	; (8002e80 <HAL_ADC_Init+0x2e0>)
 8002d20:	60fb      	str	r3, [r7, #12]
 8002d22:	e01a      	b.n	8002d5a <HAL_ADC_Init+0x1ba>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a55      	ldr	r2, [pc, #340]	; (8002e80 <HAL_ADC_Init+0x2e0>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d103      	bne.n	8002d36 <HAL_ADC_Init+0x196>
 8002d2e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002d32:	60fb      	str	r3, [r7, #12]
 8002d34:	e011      	b.n	8002d5a <HAL_ADC_Init+0x1ba>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a54      	ldr	r2, [pc, #336]	; (8002e8c <HAL_ADC_Init+0x2ec>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d102      	bne.n	8002d46 <HAL_ADC_Init+0x1a6>
 8002d40:	4b53      	ldr	r3, [pc, #332]	; (8002e90 <HAL_ADC_Init+0x2f0>)
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	e009      	b.n	8002d5a <HAL_ADC_Init+0x1ba>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a51      	ldr	r2, [pc, #324]	; (8002e90 <HAL_ADC_Init+0x2f0>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d102      	bne.n	8002d56 <HAL_ADC_Init+0x1b6>
 8002d50:	4b4e      	ldr	r3, [pc, #312]	; (8002e8c <HAL_ADC_Init+0x2ec>)
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	e001      	b.n	8002d5a <HAL_ADC_Init+0x1ba>
 8002d56:	2300      	movs	r3, #0
 8002d58:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 0303 	and.w	r3, r3, #3
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d108      	bne.n	8002d7a <HAL_ADC_Init+0x1da>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f003 0301 	and.w	r3, r3, #1
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d101      	bne.n	8002d7a <HAL_ADC_Init+0x1da>
 8002d76:	2301      	movs	r3, #1
 8002d78:	e000      	b.n	8002d7c <HAL_ADC_Init+0x1dc>
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d11c      	bne.n	8002dba <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002d80:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d010      	beq.n	8002da8 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f003 0303 	and.w	r3, r3, #3
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d107      	bne.n	8002da2 <HAL_ADC_Init+0x202>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d101      	bne.n	8002da2 <HAL_ADC_Init+0x202>
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e000      	b.n	8002da4 <HAL_ADC_Init+0x204>
 8002da2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d108      	bne.n	8002dba <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002da8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	431a      	orrs	r2, r3
 8002db6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002db8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	7e5b      	ldrb	r3, [r3, #25]
 8002dbe:	035b      	lsls	r3, r3, #13
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002dc4:	2a01      	cmp	r2, #1
 8002dc6:	d002      	beq.n	8002dce <HAL_ADC_Init+0x22e>
 8002dc8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002dcc:	e000      	b.n	8002dd0 <HAL_ADC_Init+0x230>
 8002dce:	2200      	movs	r2, #0
 8002dd0:	431a      	orrs	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002de0:	4313      	orrs	r3, r2
 8002de2:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d11b      	bne.n	8002e26 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	7e5b      	ldrb	r3, [r3, #25]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d109      	bne.n	8002e0a <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	045a      	lsls	r2, r3, #17
 8002dfe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002e00:	4313      	orrs	r3, r2
 8002e02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e06:	663b      	str	r3, [r7, #96]	; 0x60
 8002e08:	e00d      	b.n	8002e26 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002e12:	f043 0220 	orr.w	r2, r3, #32
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1e:	f043 0201 	orr.w	r2, r3, #1
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d03a      	beq.n	8002ea4 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a16      	ldr	r2, [pc, #88]	; (8002e8c <HAL_ADC_Init+0x2ec>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d004      	beq.n	8002e42 <HAL_ADC_Init+0x2a2>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a14      	ldr	r2, [pc, #80]	; (8002e90 <HAL_ADC_Init+0x2f0>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d128      	bne.n	8002e94 <HAL_ADC_Init+0x2f4>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e46:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002e4a:	d012      	beq.n	8002e72 <HAL_ADC_Init+0x2d2>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e50:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e54:	d00a      	beq.n	8002e6c <HAL_ADC_Init+0x2cc>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5a:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002e5e:	d002      	beq.n	8002e66 <HAL_ADC_Init+0x2c6>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e64:	e018      	b.n	8002e98 <HAL_ADC_Init+0x2f8>
 8002e66:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e6a:	e015      	b.n	8002e98 <HAL_ADC_Init+0x2f8>
 8002e6c:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002e70:	e012      	b.n	8002e98 <HAL_ADC_Init+0x2f8>
 8002e72:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002e76:	e00f      	b.n	8002e98 <HAL_ADC_Init+0x2f8>
 8002e78:	20000000 	.word	0x20000000
 8002e7c:	431bde83 	.word	0x431bde83
 8002e80:	50000100 	.word	0x50000100
 8002e84:	50000300 	.word	0x50000300
 8002e88:	50000700 	.word	0x50000700
 8002e8c:	50000400 	.word	0x50000400
 8002e90:	50000500 	.word	0x50000500
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e98:	687a      	ldr	r2, [r7, #4]
 8002e9a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f003 030c 	and.w	r3, r3, #12
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d114      	bne.n	8002edc <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	6812      	ldr	r2, [r2, #0]
 8002ebc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ec0:	f023 0302 	bic.w	r3, r3, #2
 8002ec4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	7e1b      	ldrb	r3, [r3, #24]
 8002eca:	039a      	lsls	r2, r3, #14
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68da      	ldr	r2, [r3, #12]
 8002ee2:	4b1e      	ldr	r3, [pc, #120]	; (8002f5c <HAL_ADC_Init+0x3bc>)
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	6812      	ldr	r2, [r2, #0]
 8002eea:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002eec:	430b      	orrs	r3, r1
 8002eee:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d10c      	bne.n	8002f12 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efe:	f023 010f 	bic.w	r1, r3, #15
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	69db      	ldr	r3, [r3, #28]
 8002f06:	1e5a      	subs	r2, r3, #1
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	631a      	str	r2, [r3, #48]	; 0x30
 8002f10:	e007      	b.n	8002f22 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 020f 	bic.w	r2, r2, #15
 8002f20:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2c:	f023 0303 	bic.w	r3, r3, #3
 8002f30:	f043 0201 	orr.w	r2, r3, #1
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	641a      	str	r2, [r3, #64]	; 0x40
 8002f38:	e00a      	b.n	8002f50 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f023 0312 	bic.w	r3, r3, #18
 8002f42:	f043 0210 	orr.w	r2, r3, #16
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002f50:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3768      	adds	r7, #104	; 0x68
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	fff0c007 	.word	0xfff0c007

08002f60 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f003 0304 	and.w	r3, r3, #4
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	f040 80f9 	bne.w	800316e <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d101      	bne.n	8002f8a <HAL_ADC_Start+0x2a>
 8002f86:	2302      	movs	r3, #2
 8002f88:	e0f4      	b.n	8003174 <HAL_ADC_Start+0x214>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f000 fda8 	bl	8003ae8 <ADC_Enable>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f040 80e0 	bne.w	8003164 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002fac:	f023 0301 	bic.w	r3, r3, #1
 8002fb0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fc0:	d004      	beq.n	8002fcc <HAL_ADC_Start+0x6c>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a6d      	ldr	r2, [pc, #436]	; (800317c <HAL_ADC_Start+0x21c>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d106      	bne.n	8002fda <HAL_ADC_Start+0x7a>
 8002fcc:	4b6c      	ldr	r3, [pc, #432]	; (8003180 <HAL_ADC_Start+0x220>)
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f003 031f 	and.w	r3, r3, #31
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d010      	beq.n	8002ffa <HAL_ADC_Start+0x9a>
 8002fd8:	e005      	b.n	8002fe6 <HAL_ADC_Start+0x86>
 8002fda:	4b6a      	ldr	r3, [pc, #424]	; (8003184 <HAL_ADC_Start+0x224>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 031f 	and.w	r3, r3, #31
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d009      	beq.n	8002ffa <HAL_ADC_Start+0x9a>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fee:	d004      	beq.n	8002ffa <HAL_ADC_Start+0x9a>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a64      	ldr	r2, [pc, #400]	; (8003188 <HAL_ADC_Start+0x228>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d115      	bne.n	8003026 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d036      	beq.n	8003082 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003018:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800301c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003024:	e02d      	b.n	8003082 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800303a:	d004      	beq.n	8003046 <HAL_ADC_Start+0xe6>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a4e      	ldr	r2, [pc, #312]	; (800317c <HAL_ADC_Start+0x21c>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d10a      	bne.n	800305c <HAL_ADC_Start+0xfc>
 8003046:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003050:	2b00      	cmp	r3, #0
 8003052:	bf14      	ite	ne
 8003054:	2301      	movne	r3, #1
 8003056:	2300      	moveq	r3, #0
 8003058:	b2db      	uxtb	r3, r3
 800305a:	e008      	b.n	800306e <HAL_ADC_Start+0x10e>
 800305c:	4b4a      	ldr	r3, [pc, #296]	; (8003188 <HAL_ADC_Start+0x228>)
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003064:	2b00      	cmp	r3, #0
 8003066:	bf14      	ite	ne
 8003068:	2301      	movne	r3, #1
 800306a:	2300      	moveq	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b00      	cmp	r3, #0
 8003070:	d007      	beq.n	8003082 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003076:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800307a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003086:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800308a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800308e:	d106      	bne.n	800309e <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003094:	f023 0206 	bic.w	r2, r3, #6
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	645a      	str	r2, [r3, #68]	; 0x44
 800309c:	e002      	b.n	80030a4 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	221c      	movs	r2, #28
 80030b2:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030bc:	d004      	beq.n	80030c8 <HAL_ADC_Start+0x168>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a2e      	ldr	r2, [pc, #184]	; (800317c <HAL_ADC_Start+0x21c>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d106      	bne.n	80030d6 <HAL_ADC_Start+0x176>
 80030c8:	4b2d      	ldr	r3, [pc, #180]	; (8003180 <HAL_ADC_Start+0x220>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f003 031f 	and.w	r3, r3, #31
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d03e      	beq.n	8003152 <HAL_ADC_Start+0x1f2>
 80030d4:	e005      	b.n	80030e2 <HAL_ADC_Start+0x182>
 80030d6:	4b2b      	ldr	r3, [pc, #172]	; (8003184 <HAL_ADC_Start+0x224>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f003 031f 	and.w	r3, r3, #31
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d037      	beq.n	8003152 <HAL_ADC_Start+0x1f2>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030ea:	d004      	beq.n	80030f6 <HAL_ADC_Start+0x196>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a22      	ldr	r2, [pc, #136]	; (800317c <HAL_ADC_Start+0x21c>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d106      	bne.n	8003104 <HAL_ADC_Start+0x1a4>
 80030f6:	4b22      	ldr	r3, [pc, #136]	; (8003180 <HAL_ADC_Start+0x220>)
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f003 031f 	and.w	r3, r3, #31
 80030fe:	2b05      	cmp	r3, #5
 8003100:	d027      	beq.n	8003152 <HAL_ADC_Start+0x1f2>
 8003102:	e005      	b.n	8003110 <HAL_ADC_Start+0x1b0>
 8003104:	4b1f      	ldr	r3, [pc, #124]	; (8003184 <HAL_ADC_Start+0x224>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 031f 	and.w	r3, r3, #31
 800310c:	2b05      	cmp	r3, #5
 800310e:	d020      	beq.n	8003152 <HAL_ADC_Start+0x1f2>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003118:	d004      	beq.n	8003124 <HAL_ADC_Start+0x1c4>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a17      	ldr	r2, [pc, #92]	; (800317c <HAL_ADC_Start+0x21c>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d106      	bne.n	8003132 <HAL_ADC_Start+0x1d2>
 8003124:	4b16      	ldr	r3, [pc, #88]	; (8003180 <HAL_ADC_Start+0x220>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f003 031f 	and.w	r3, r3, #31
 800312c:	2b09      	cmp	r3, #9
 800312e:	d010      	beq.n	8003152 <HAL_ADC_Start+0x1f2>
 8003130:	e005      	b.n	800313e <HAL_ADC_Start+0x1de>
 8003132:	4b14      	ldr	r3, [pc, #80]	; (8003184 <HAL_ADC_Start+0x224>)
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f003 031f 	and.w	r3, r3, #31
 800313a:	2b09      	cmp	r3, #9
 800313c:	d009      	beq.n	8003152 <HAL_ADC_Start+0x1f2>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003146:	d004      	beq.n	8003152 <HAL_ADC_Start+0x1f2>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a0e      	ldr	r2, [pc, #56]	; (8003188 <HAL_ADC_Start+0x228>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d10f      	bne.n	8003172 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	689a      	ldr	r2, [r3, #8]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f042 0204 	orr.w	r2, r2, #4
 8003160:	609a      	str	r2, [r3, #8]
 8003162:	e006      	b.n	8003172 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800316c:	e001      	b.n	8003172 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800316e:	2302      	movs	r3, #2
 8003170:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003172:	7bfb      	ldrb	r3, [r7, #15]
}
 8003174:	4618      	mov	r0, r3
 8003176:	3710      	adds	r7, #16
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	50000100 	.word	0x50000100
 8003180:	50000300 	.word	0x50000300
 8003184:	50000700 	.word	0x50000700
 8003188:	50000400 	.word	0x50000400

0800318c <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 8003196:	2300      	movs	r3, #0
 8003198:	60fb      	str	r3, [r7, #12]
  
  /* Note: ADC flag JEOC is not cleared here by software because              */
  /*       automatically cleared by hardware when reading register JDRx.      */
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	2b04      	cmp	r3, #4
 800319e:	d009      	beq.n	80031b4 <HAL_ADCEx_InjectedGetValue+0x28>
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	2b04      	cmp	r3, #4
 80031a4:	d818      	bhi.n	80031d8 <HAL_ADCEx_InjectedGetValue+0x4c>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d00f      	beq.n	80031cc <HAL_ADCEx_InjectedGetValue+0x40>
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	2b03      	cmp	r3, #3
 80031b0:	d006      	beq.n	80031c0 <HAL_ADCEx_InjectedGetValue+0x34>
 80031b2:	e011      	b.n	80031d8 <HAL_ADCEx_InjectedGetValue+0x4c>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031bc:	60fb      	str	r3, [r7, #12]
      break;
 80031be:	e011      	b.n	80031e4 <HAL_ADCEx_InjectedGetValue+0x58>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c8:	60fb      	str	r3, [r7, #12]
      break;
 80031ca:	e00b      	b.n	80031e4 <HAL_ADCEx_InjectedGetValue+0x58>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80031d4:	60fb      	str	r3, [r7, #12]
      break;
 80031d6:	e005      	b.n	80031e4 <HAL_ADCEx_InjectedGetValue+0x58>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031e0:	60fb      	str	r3, [r7, #12]
      break;
 80031e2:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 80031e4:	68fb      	ldr	r3, [r7, #12]
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3714      	adds	r7, #20
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
	...

080031f4 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b09d      	sub	sp, #116	; 0x74
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031fe:	2300      	movs	r3, #0
 8003200:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003204:	2300      	movs	r3, #0
 8003206:	60fb      	str	r3, [r7, #12]
  
  /* Injected context queue feature: temporary JSQR variables defined in      */
  /* static to be passed over calls of this function                          */
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8003208:	2300      	movs	r3, #0
 800320a:	66bb      	str	r3, [r7, #104]	; 0x68
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfigInjected->InjectedChannel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003212:	2b01      	cmp	r3, #1
 8003214:	d101      	bne.n	800321a <HAL_ADCEx_InjectedConfigChannel+0x26>
 8003216:	2302      	movs	r3, #2
 8003218:	e364      	b.n	80038e4 <HAL_ADCEx_InjectedConfigChannel+0x6f0>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */
  
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	691b      	ldr	r3, [r3, #16]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d003      	beq.n	8003232 <HAL_ADCEx_InjectedConfigChannel+0x3e>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800322e:	2b01      	cmp	r3, #1
 8003230:	d151      	bne.n	80032d6 <HAL_ADCEx_InjectedConfigChannel+0xe2>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 used)        */
    
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	2b01      	cmp	r3, #1
 8003238:	d143      	bne.n	80032c2 <HAL_ADCEx_InjectedConfigChannel+0xce>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	6a1b      	ldr	r3, [r3, #32]
 800323e:	2b01      	cmp	r3, #1
 8003240:	d02b      	beq.n	800329a <HAL_ADCEx_InjectedConfigChannel+0xa6>
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	021a      	lsls	r2, r3, #8
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4984      	ldr	r1, [pc, #528]	; (8003460 <HAL_ADCEx_InjectedConfigChannel+0x26c>)
 800324e:	428b      	cmp	r3, r1
 8003250:	d004      	beq.n	800325c <HAL_ADCEx_InjectedConfigChannel+0x68>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4983      	ldr	r1, [pc, #524]	; (8003464 <HAL_ADCEx_InjectedConfigChannel+0x270>)
 8003258:	428b      	cmp	r3, r1
 800325a:	d114      	bne.n	8003286 <HAL_ADCEx_InjectedConfigChannel+0x92>
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	2b08      	cmp	r3, #8
 8003262:	d00e      	beq.n	8003282 <HAL_ADCEx_InjectedConfigChannel+0x8e>
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	6a1b      	ldr	r3, [r3, #32]
 8003268:	2b14      	cmp	r3, #20
 800326a:	d008      	beq.n	800327e <HAL_ADCEx_InjectedConfigChannel+0x8a>
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	6a1b      	ldr	r3, [r3, #32]
 8003270:	2b1c      	cmp	r3, #28
 8003272:	d002      	beq.n	800327a <HAL_ADCEx_InjectedConfigChannel+0x86>
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	6a1b      	ldr	r3, [r3, #32]
 8003278:	e007      	b.n	800328a <HAL_ADCEx_InjectedConfigChannel+0x96>
 800327a:	2310      	movs	r3, #16
 800327c:	e005      	b.n	800328a <HAL_ADCEx_InjectedConfigChannel+0x96>
 800327e:	231c      	movs	r3, #28
 8003280:	e003      	b.n	800328a <HAL_ADCEx_InjectedConfigChannel+0x96>
 8003282:	2334      	movs	r3, #52	; 0x34
 8003284:	e001      	b.n	800328a <HAL_ADCEx_InjectedConfigChannel+0x96>
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	431a      	orrs	r2, r3
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003290:	4313      	orrs	r3, r2
 8003292:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003294:	4313      	orrs	r3, r2
 8003296:	66bb      	str	r3, [r7, #104]	; 0x68
 8003298:	e005      	b.n	80032a6 <HAL_ADCEx_InjectedConfigChannel+0xb2>
                                                 ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                 sConfigInjected->ExternalTrigInjecConvEdge                          );
      }
      else
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	021b      	lsls	r3, r3, #8
 80032a0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80032a2:	4313      	orrs	r3, r2
 80032a4:	66bb      	str	r3, [r7, #104]	; 0x68
      }
      
      /* Update ADC register JSQR */
      MODIFY_REG(hadc->Instance->JSQR           ,
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80032ac:	4b6e      	ldr	r3, [pc, #440]	; (8003468 <HAL_ADCEx_InjectedConfigChannel+0x274>)
 80032ae:	4013      	ands	r3, r2
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	6812      	ldr	r2, [r2, #0]
 80032b4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80032b6:	430b      	orrs	r3, r1
 80032b8:	64d3      	str	r3, [r2, #76]	; 0x4c
                 ADC_JSQR_JEXTSEL |
                 ADC_JSQR_JL                    ,
                 tmp_JSQR_ContextQueueBeingBuilt );
      
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80032be:	649a      	str	r2, [r3, #72]	; 0x48
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80032c0:	e07f      	b.n	80033c2 <HAL_ADCEx_InjectedConfigChannel+0x1ce>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c6:	f043 0220 	orr.w	r2, r3, #32
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	641a      	str	r2, [r3, #64]	; 0x40
      
      tmp_hal_status = HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80032d4:	e075      	b.n	80033c2 <HAL_ADCEx_InjectedConfigChannel+0x1ce>
    /* Procedure to define injected context register JSQR over successive     */
    /* calls of this function, for each injected channel rank:                */
    
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger                      */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d140      	bne.n	8003360 <HAL_ADCEx_InjectedConfigChannel+0x16c>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	699a      	ldr	r2, [r3, #24]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Initialize value that will be set into register JSQR */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2200      	movs	r2, #0
 80032ea:	649a      	str	r2, [r3, #72]	; 0x48
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d02d      	beq.n	8003350 <HAL_ADCEx_InjectedConfigChannel+0x15c>
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	1e59      	subs	r1, r3, #1
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4857      	ldr	r0, [pc, #348]	; (8003460 <HAL_ADCEx_InjectedConfigChannel+0x26c>)
 8003304:	4283      	cmp	r3, r0
 8003306:	d004      	beq.n	8003312 <HAL_ADCEx_InjectedConfigChannel+0x11e>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4855      	ldr	r0, [pc, #340]	; (8003464 <HAL_ADCEx_InjectedConfigChannel+0x270>)
 800330e:	4283      	cmp	r3, r0
 8003310:	d114      	bne.n	800333c <HAL_ADCEx_InjectedConfigChannel+0x148>
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	2b08      	cmp	r3, #8
 8003318:	d00e      	beq.n	8003338 <HAL_ADCEx_InjectedConfigChannel+0x144>
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	6a1b      	ldr	r3, [r3, #32]
 800331e:	2b14      	cmp	r3, #20
 8003320:	d008      	beq.n	8003334 <HAL_ADCEx_InjectedConfigChannel+0x140>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	6a1b      	ldr	r3, [r3, #32]
 8003326:	2b1c      	cmp	r3, #28
 8003328:	d002      	beq.n	8003330 <HAL_ADCEx_InjectedConfigChannel+0x13c>
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	6a1b      	ldr	r3, [r3, #32]
 800332e:	e007      	b.n	8003340 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8003330:	2310      	movs	r3, #16
 8003332:	e005      	b.n	8003340 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8003334:	231c      	movs	r3, #28
 8003336:	e003      	b.n	8003340 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8003338:	2334      	movs	r3, #52	; 0x34
 800333a:	e001      	b.n	8003340 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	6a1b      	ldr	r3, [r3, #32]
 8003340:	4319      	orrs	r1, r3
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003346:	430b      	orrs	r3, r1
 8003348:	431a      	orrs	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	649a      	str	r2, [r3, #72]	; 0x48
 800334e:	e007      	b.n	8003360 <HAL_ADCEx_InjectedConfigChannel+0x16c>
                                                    ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                    sConfigInjected->ExternalTrigInjecConvEdge                          );        
      }
      else
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	699b      	ldr	r3, [r3, #24]
 8003358:	3b01      	subs	r3, #1
 800335a:	431a      	orrs	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	649a      	str	r2, [r3, #72]	; 0x48

      /* 2. Continue setting of context under definition with parameter       */
      /*    related to each channel: channel rank sequence                    */
      
      /* Set the JSQx bits for the selected rank */
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685a      	ldr	r2, [r3, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	005b      	lsls	r3, r3, #1
 800336c:	4413      	add	r3, r2
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	3302      	adds	r3, #2
 8003372:	221f      	movs	r2, #31
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	4019      	ands	r1, r3
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	6818      	ldr	r0, [r3, #0]
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685a      	ldr	r2, [r3, #4]
 8003384:	4613      	mov	r3, r2
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	4413      	add	r3, r2
 800338a:	005b      	lsls	r3, r3, #1
 800338c:	3302      	adds	r3, #2
 800338e:	fa00 f303 	lsl.w	r3, r0, r3
 8003392:	ea41 0203 	orr.w	r2, r1, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	649a      	str	r2, [r3, #72]	; 0x48
                 ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank)                   ,
                 ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank) );
      
      /* Decrease channel count after setting into temporary JSQR variable */
      hadc->InjectionConfig.ChannelCount --;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800339e:	1e5a      	subs	r2, r3, #1
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* 3. End of context setting: If last channel set, then write context   */
      /*    into register JSQR and make it enter into queue                   */
      if (hadc->InjectionConfig.ChannelCount == 0U)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d10a      	bne.n	80033c2 <HAL_ADCEx_InjectedConfigChannel+0x1ce>
      {
        /* Update ADC register JSQR */
        MODIFY_REG(hadc->Instance->JSQR              ,
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80033b2:	4b2d      	ldr	r3, [pc, #180]	; (8003468 <HAL_ADCEx_InjectedConfigChannel+0x274>)
 80033b4:	4013      	ands	r3, r2
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	6c91      	ldr	r1, [r2, #72]	; 0x48
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	6812      	ldr	r2, [r2, #0]
 80033be:	430b      	orrs	r3, r1
 80033c0:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f003 0308 	and.w	r3, r3, #8
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d12d      	bne.n	800342c <HAL_ADCEx_InjectedConfigChannel+0x238>
  {     
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	7f5b      	ldrb	r3, [r3, #29]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d110      	bne.n	80033fa <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	7f9b      	ldrb	r3, [r3, #30]
 80033e6:	055a      	lsls	r2, r3, #21
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	7f1b      	ldrb	r3, [r3, #28]
 80033ec:	051b      	lsls	r3, r3, #20
 80033ee:	431a      	orrs	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	60da      	str	r2, [r3, #12]
 80033f8:	e018      	b.n	800342c <HAL_ADCEx_InjectedConfigChannel+0x238>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	7f9b      	ldrb	r3, [r3, #30]
 8003408:	055a      	lsls	r2, r3, #21
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	430a      	orrs	r2, r1
 8003410:	60da      	str	r2, [r3, #12]
                 ADC_CFGR_JDISCEN                                                    ,
                 ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) );
      
      /* If injected discontinuous mode was intended to be set and could not  */
      /* due to auto-injected enabled, error is reported.                     */
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	7f1b      	ldrb	r3, [r3, #28]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d108      	bne.n	800342c <HAL_ADCEx_InjectedConfigChannel+0x238>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341e:	f043 0220 	orr.w	r2, r3, #32
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003426:	2301      	movs	r3, #1
 8003428:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f003 030c 	and.w	r3, r3, #12
 8003436:	2b00      	cmp	r3, #0
 8003438:	f040 8111 	bne.w	800365e <HAL_ADCEx_InjectedConfigChannel+0x46a>
  {    
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	6a1b      	ldr	r3, [r3, #32]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d113      	bne.n	800346c <HAL_ADCEx_InjectedConfigChannel+0x278>
    {
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	f023 7100 	bic.w	r1, r3, #33554432	; 0x2000000
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	7f5b      	ldrb	r3, [r3, #29]
 8003452:	065a      	lsls	r2, r3, #25
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	60da      	str	r2, [r3, #12]
 800345c:	e01b      	b.n	8003496 <HAL_ADCEx_InjectedConfigChannel+0x2a2>
 800345e:	bf00      	nop
 8003460:	50000400 	.word	0x50000400
 8003464:	50000500 	.word	0x50000500
 8003468:	82082000 	.word	0x82082000
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      /* Disable Automatic injected conversion */
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68da      	ldr	r2, [r3, #12]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 800347a:	60da      	str	r2, [r3, #12]
      
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	7f5b      	ldrb	r3, [r3, #29]
 8003480:	2b01      	cmp	r3, #1
 8003482:	d108      	bne.n	8003496 <HAL_ADCEx_InjectedConfigChannel+0x2a2>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003488:	f043 0220 	orr.w	r2, r3, #32
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    }
      

    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2b09      	cmp	r3, #9
 800349c:	d91c      	bls.n	80034d8 <HAL_ADCEx_InjectedConfigChannel+0x2e4>
    {
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	6999      	ldr	r1, [r3, #24]
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	4613      	mov	r3, r2
 80034aa:	005b      	lsls	r3, r3, #1
 80034ac:	4413      	add	r3, r2
 80034ae:	3b1e      	subs	r3, #30
 80034b0:	2207      	movs	r2, #7
 80034b2:	fa02 f303 	lsl.w	r3, r2, r3
 80034b6:	43db      	mvns	r3, r3
 80034b8:	4019      	ands	r1, r3
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	6898      	ldr	r0, [r3, #8]
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	4613      	mov	r3, r2
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	4413      	add	r3, r2
 80034c8:	3b1e      	subs	r3, #30
 80034ca:	fa00 f203 	lsl.w	r2, r0, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	430a      	orrs	r2, r1
 80034d4:	619a      	str	r2, [r3, #24]
 80034d6:	e019      	b.n	800350c <HAL_ADCEx_InjectedConfigChannel+0x318>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel)                      ,
                 ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	6959      	ldr	r1, [r3, #20]
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	4613      	mov	r3, r2
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	4413      	add	r3, r2
 80034e8:	2207      	movs	r2, #7
 80034ea:	fa02 f303 	lsl.w	r3, r2, r3
 80034ee:	43db      	mvns	r3, r3
 80034f0:	4019      	ands	r1, r3
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	6898      	ldr	r0, [r3, #8]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	681a      	ldr	r2, [r3, #0]
 80034fa:	4613      	mov	r3, r2
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	4413      	add	r3, r2
 8003500:	fa00 f203 	lsl.w	r2, r0, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	430a      	orrs	r2, r1
 800350a:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */
    
    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	695a      	ldr	r2, [r3, #20]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	08db      	lsrs	r3, r3, #3
 8003518:	f003 0303 	and.w	r3, r3, #3
 800351c:	005b      	lsls	r3, r3, #1
 800351e:	fa02 f303 	lsl.w	r3, r2, r3
 8003522:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfigInjected->InjectedOffsetNumber)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	691b      	ldr	r3, [r3, #16]
 8003528:	3b01      	subs	r3, #1
 800352a:	2b03      	cmp	r3, #3
 800352c:	d84e      	bhi.n	80035cc <HAL_ADCEx_InjectedConfigChannel+0x3d8>
 800352e:	a201      	add	r2, pc, #4	; (adr r2, 8003534 <HAL_ADCEx_InjectedConfigChannel+0x340>)
 8003530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003534:	08003545 	.word	0x08003545
 8003538:	08003567 	.word	0x08003567
 800353c:	08003589 	.word	0x08003589
 8003540:	080035ab 	.word	0x080035ab
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1                               ,
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800354a:	4b9a      	ldr	r3, [pc, #616]	; (80037b4 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 800354c:	4013      	ands	r3, r2
 800354e:	683a      	ldr	r2, [r7, #0]
 8003550:	6812      	ldr	r2, [r2, #0]
 8003552:	0691      	lsls	r1, r2, #26
 8003554:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003556:	430a      	orrs	r2, r1
 8003558:	431a      	orrs	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003562:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                                   ,
                 ADC_OFR1_OFFSET1_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8003564:	e07e      	b.n	8003664 <HAL_ADCEx_InjectedConfigChannel+0x470>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2                               ,
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800356c:	4b91      	ldr	r3, [pc, #580]	; (80037b4 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 800356e:	4013      	ands	r3, r2
 8003570:	683a      	ldr	r2, [r7, #0]
 8003572:	6812      	ldr	r2, [r2, #0]
 8003574:	0691      	lsls	r1, r2, #26
 8003576:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003578:	430a      	orrs	r2, r1
 800357a:	431a      	orrs	r2, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003584:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                                   ,
                 ADC_OFR2_OFFSET2_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8003586:	e06d      	b.n	8003664 <HAL_ADCEx_InjectedConfigChannel+0x470>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800358e:	4b89      	ldr	r3, [pc, #548]	; (80037b4 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 8003590:	4013      	ands	r3, r2
 8003592:	683a      	ldr	r2, [r7, #0]
 8003594:	6812      	ldr	r2, [r2, #0]
 8003596:	0691      	lsls	r1, r2, #26
 8003598:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800359a:	430a      	orrs	r2, r1
 800359c:	431a      	orrs	r2, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80035a6:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                                   ,
                 ADC_OFR3_OFFSET3_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 80035a8:	e05c      	b.n	8003664 <HAL_ADCEx_InjectedConfigChannel+0x470>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4                               ,
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80035b0:	4b80      	ldr	r3, [pc, #512]	; (80037b4 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 80035b2:	4013      	ands	r3, r2
 80035b4:	683a      	ldr	r2, [r7, #0]
 80035b6:	6812      	ldr	r2, [r2, #0]
 80035b8:	0691      	lsls	r1, r2, #26
 80035ba:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80035bc:	430a      	orrs	r2, r1
 80035be:	431a      	orrs	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80035c8:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                                   ,
                 ADC_OFR4_OFFSET4_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 80035ca:	e04b      	b.n	8003664 <HAL_ADCEx_InjectedConfigChannel+0x470>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035d2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	069b      	lsls	r3, r3, #26
 80035dc:	429a      	cmp	r2, r3
 80035de:	d107      	bne.n	80035f0 <HAL_ADCEx_InjectedConfigChannel+0x3fc>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80035ee:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035f6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	069b      	lsls	r3, r3, #26
 8003600:	429a      	cmp	r2, r3
 8003602:	d107      	bne.n	8003614 <HAL_ADCEx_InjectedConfigChannel+0x420>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003612:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800361a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	069b      	lsls	r3, r3, #26
 8003624:	429a      	cmp	r2, r3
 8003626:	d107      	bne.n	8003638 <HAL_ADCEx_InjectedConfigChannel+0x444>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003636:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800363e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	069b      	lsls	r3, r3, #26
 8003648:	429a      	cmp	r2, r3
 800364a:	d10a      	bne.n	8003662 <HAL_ADCEx_InjectedConfigChannel+0x46e>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800365a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 800365c:	e001      	b.n	8003662 <HAL_ADCEx_InjectedConfigChannel+0x46e>
    }
    
  }
 800365e:	bf00      	nop
 8003660:	e000      	b.n	8003664 <HAL_ADCEx_InjectedConfigChannel+0x470>
      break;
 8003662:	bf00      	nop
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f003 0303 	and.w	r3, r3, #3
 800366e:	2b01      	cmp	r3, #1
 8003670:	d108      	bne.n	8003684 <HAL_ADCEx_InjectedConfigChannel+0x490>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b01      	cmp	r3, #1
 800367e:	d101      	bne.n	8003684 <HAL_ADCEx_InjectedConfigChannel+0x490>
 8003680:	2301      	movs	r3, #1
 8003682:	e000      	b.n	8003686 <HAL_ADCEx_InjectedConfigChannel+0x492>
 8003684:	2300      	movs	r3, #0
 8003686:	2b00      	cmp	r3, #0
 8003688:	f040 8126 	bne.w	80038d8 <HAL_ADCEx_InjectedConfigChannel+0x6e4>
  {
    /* Configuration of differential mode */
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	2b01      	cmp	r3, #1
 8003692:	d00f      	beq.n	80036b4 <HAL_ADCEx_InjectedConfigChannel+0x4c0>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2201      	movs	r2, #1
 80036a2:	fa02 f303 	lsl.w	r3, r2, r3
 80036a6:	43da      	mvns	r2, r3
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	400a      	ands	r2, r1
 80036ae:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80036b2:	e049      	b.n	8003748 <HAL_ADCEx_InjectedConfigChannel+0x554>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2201      	movs	r2, #1
 80036c2:	409a      	lsls	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2b09      	cmp	r3, #9
 80036d4:	d91c      	bls.n	8003710 <HAL_ADCEx_InjectedConfigChannel+0x51c>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	6999      	ldr	r1, [r3, #24]
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	4613      	mov	r3, r2
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	4413      	add	r3, r2
 80036e6:	3b1b      	subs	r3, #27
 80036e8:	2207      	movs	r2, #7
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	43db      	mvns	r3, r3
 80036f0:	4019      	ands	r1, r3
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	6898      	ldr	r0, [r3, #8]
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	4613      	mov	r3, r2
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	4413      	add	r3, r2
 8003700:	3b1b      	subs	r3, #27
 8003702:	fa00 f203 	lsl.w	r2, r0, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	430a      	orrs	r2, r1
 800370c:	619a      	str	r2, [r3, #24]
 800370e:	e01b      	b.n	8003748 <HAL_ADCEx_InjectedConfigChannel+0x554>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel +1U),
                   ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6959      	ldr	r1, [r3, #20]
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	1c5a      	adds	r2, r3, #1
 800371c:	4613      	mov	r3, r2
 800371e:	005b      	lsls	r3, r3, #1
 8003720:	4413      	add	r3, r2
 8003722:	2207      	movs	r2, #7
 8003724:	fa02 f303 	lsl.w	r3, r2, r3
 8003728:	43db      	mvns	r3, r3
 800372a:	4019      	ands	r1, r3
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	6898      	ldr	r0, [r3, #8]
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	1c5a      	adds	r2, r3, #1
 8003736:	4613      	mov	r3, r2
 8003738:	005b      	lsls	r3, r3, #1
 800373a:	4413      	add	r3, r2
 800373c:	fa00 f203 	lsl.w	r2, r0, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	430a      	orrs	r2, r1
 8003746:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003750:	d004      	beq.n	800375c <HAL_ADCEx_InjectedConfigChannel+0x568>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a18      	ldr	r2, [pc, #96]	; (80037b8 <HAL_ADCEx_InjectedConfigChannel+0x5c4>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d101      	bne.n	8003760 <HAL_ADCEx_InjectedConfigChannel+0x56c>
 800375c:	4b17      	ldr	r3, [pc, #92]	; (80037bc <HAL_ADCEx_InjectedConfigChannel+0x5c8>)
 800375e:	e000      	b.n	8003762 <HAL_ADCEx_InjectedConfigChannel+0x56e>
 8003760:	4b17      	ldr	r3, [pc, #92]	; (80037c0 <HAL_ADCEx_InjectedConfigChannel+0x5cc>)
 8003762:	663b      	str	r3, [r7, #96]	; 0x60
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2b10      	cmp	r3, #16
 800376a:	d105      	bne.n	8003778 <HAL_ADCEx_InjectedConfigChannel+0x584>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800376c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003774:	2b00      	cmp	r3, #0
 8003776:	d015      	beq.n	80037a4 <HAL_ADCEx_InjectedConfigChannel+0x5b0>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800377c:	2b11      	cmp	r3, #17
 800377e:	d105      	bne.n	800378c <HAL_ADCEx_InjectedConfigChannel+0x598>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003780:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 8003788:	2b00      	cmp	r3, #0
 800378a:	d00b      	beq.n	80037a4 <HAL_ADCEx_InjectedConfigChannel+0x5b0>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003790:	2b12      	cmp	r3, #18
 8003792:	f040 80a1 	bne.w	80038d8 <HAL_ADCEx_InjectedConfigChannel+0x6e4>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003796:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f040 809a 	bne.w	80038d8 <HAL_ADCEx_InjectedConfigChannel+0x6e4>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037ac:	d10a      	bne.n	80037c4 <HAL_ADCEx_InjectedConfigChannel+0x5d0>
 80037ae:	4b02      	ldr	r3, [pc, #8]	; (80037b8 <HAL_ADCEx_InjectedConfigChannel+0x5c4>)
 80037b0:	613b      	str	r3, [r7, #16]
 80037b2:	e022      	b.n	80037fa <HAL_ADCEx_InjectedConfigChannel+0x606>
 80037b4:	83fff000 	.word	0x83fff000
 80037b8:	50000100 	.word	0x50000100
 80037bc:	50000300 	.word	0x50000300
 80037c0:	50000700 	.word	0x50000700
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a49      	ldr	r2, [pc, #292]	; (80038f0 <HAL_ADCEx_InjectedConfigChannel+0x6fc>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d103      	bne.n	80037d6 <HAL_ADCEx_InjectedConfigChannel+0x5e2>
 80037ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80037d2:	613b      	str	r3, [r7, #16]
 80037d4:	e011      	b.n	80037fa <HAL_ADCEx_InjectedConfigChannel+0x606>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a46      	ldr	r2, [pc, #280]	; (80038f4 <HAL_ADCEx_InjectedConfigChannel+0x700>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d102      	bne.n	80037e6 <HAL_ADCEx_InjectedConfigChannel+0x5f2>
 80037e0:	4b45      	ldr	r3, [pc, #276]	; (80038f8 <HAL_ADCEx_InjectedConfigChannel+0x704>)
 80037e2:	613b      	str	r3, [r7, #16]
 80037e4:	e009      	b.n	80037fa <HAL_ADCEx_InjectedConfigChannel+0x606>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a43      	ldr	r2, [pc, #268]	; (80038f8 <HAL_ADCEx_InjectedConfigChannel+0x704>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d102      	bne.n	80037f6 <HAL_ADCEx_InjectedConfigChannel+0x602>
 80037f0:	4b40      	ldr	r3, [pc, #256]	; (80038f4 <HAL_ADCEx_InjectedConfigChannel+0x700>)
 80037f2:	613b      	str	r3, [r7, #16]
 80037f4:	e001      	b.n	80037fa <HAL_ADCEx_InjectedConfigChannel+0x606>
 80037f6:	2300      	movs	r3, #0
 80037f8:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f003 0303 	and.w	r3, r3, #3
 8003804:	2b01      	cmp	r3, #1
 8003806:	d108      	bne.n	800381a <HAL_ADCEx_InjectedConfigChannel+0x626>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b01      	cmp	r3, #1
 8003814:	d101      	bne.n	800381a <HAL_ADCEx_InjectedConfigChannel+0x626>
 8003816:	2301      	movs	r3, #1
 8003818:	e000      	b.n	800381c <HAL_ADCEx_InjectedConfigChannel+0x628>
 800381a:	2300      	movs	r3, #0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d150      	bne.n	80038c2 <HAL_ADCEx_InjectedConfigChannel+0x6ce>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003820:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003822:	2b00      	cmp	r3, #0
 8003824:	d010      	beq.n	8003848 <HAL_ADCEx_InjectedConfigChannel+0x654>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f003 0303 	and.w	r3, r3, #3
 800382e:	2b01      	cmp	r3, #1
 8003830:	d107      	bne.n	8003842 <HAL_ADCEx_InjectedConfigChannel+0x64e>
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	2b01      	cmp	r3, #1
 800383c:	d101      	bne.n	8003842 <HAL_ADCEx_InjectedConfigChannel+0x64e>
 800383e:	2301      	movs	r3, #1
 8003840:	e000      	b.n	8003844 <HAL_ADCEx_InjectedConfigChannel+0x650>
 8003842:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003844:	2b00      	cmp	r3, #0
 8003846:	d13c      	bne.n	80038c2 <HAL_ADCEx_InjectedConfigChannel+0x6ce>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	2b10      	cmp	r3, #16
 800384e:	d11d      	bne.n	800388c <HAL_ADCEx_InjectedConfigChannel+0x698>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003858:	d118      	bne.n	800388c <HAL_ADCEx_InjectedConfigChannel+0x698>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800385a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003862:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003864:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003866:	4b25      	ldr	r3, [pc, #148]	; (80038fc <HAL_ADCEx_InjectedConfigChannel+0x708>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a25      	ldr	r2, [pc, #148]	; (8003900 <HAL_ADCEx_InjectedConfigChannel+0x70c>)
 800386c:	fba2 2303 	umull	r2, r3, r2, r3
 8003870:	0c9a      	lsrs	r2, r3, #18
 8003872:	4613      	mov	r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	4413      	add	r3, r2
 8003878:	005b      	lsls	r3, r3, #1
 800387a:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 800387c:	e002      	b.n	8003884 <HAL_ADCEx_InjectedConfigChannel+0x690>
          {
            wait_loop_index--;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	3b01      	subs	r3, #1
 8003882:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d1f9      	bne.n	800387e <HAL_ADCEx_InjectedConfigChannel+0x68a>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800388a:	e024      	b.n	80038d6 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2b11      	cmp	r3, #17
 8003892:	d10b      	bne.n	80038ac <HAL_ADCEx_InjectedConfigChannel+0x6b8>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800389c:	d106      	bne.n	80038ac <HAL_ADCEx_InjectedConfigChannel+0x6b8>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800389e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80038a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80038a8:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80038aa:	e014      	b.n	80038d6 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2b12      	cmp	r3, #18
 80038b2:	d110      	bne.n	80038d6 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80038b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80038bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80038be:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80038c0:	e009      	b.n	80038d6 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c6:	f043 0220 	orr.w	r2, r3, #32
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 80038d4:	e000      	b.n	80038d8 <HAL_ADCEx_InjectedConfigChannel+0x6e4>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80038d6:	bf00      	nop
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80038e0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3774      	adds	r7, #116	; 0x74
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr
 80038f0:	50000100 	.word	0x50000100
 80038f4:	50000400 	.word	0x50000400
 80038f8:	50000500 	.word	0x50000500
 80038fc:	20000000 	.word	0x20000000
 8003900:	431bde83 	.word	0x431bde83

08003904 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003904:	b480      	push	{r7}
 8003906:	b099      	sub	sp, #100	; 0x64
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800390e:	2300      	movs	r3, #0
 8003910:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800391c:	d102      	bne.n	8003924 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800391e:	4b6d      	ldr	r3, [pc, #436]	; (8003ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003920:	60bb      	str	r3, [r7, #8]
 8003922:	e01a      	b.n	800395a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a6a      	ldr	r2, [pc, #424]	; (8003ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d103      	bne.n	8003936 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800392e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003932:	60bb      	str	r3, [r7, #8]
 8003934:	e011      	b.n	800395a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a67      	ldr	r2, [pc, #412]	; (8003ad8 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d102      	bne.n	8003946 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003940:	4b66      	ldr	r3, [pc, #408]	; (8003adc <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003942:	60bb      	str	r3, [r7, #8]
 8003944:	e009      	b.n	800395a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a64      	ldr	r2, [pc, #400]	; (8003adc <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d102      	bne.n	8003956 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003950:	4b61      	ldr	r3, [pc, #388]	; (8003ad8 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003952:	60bb      	str	r3, [r7, #8]
 8003954:	e001      	b.n	800395a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003956:	2300      	movs	r3, #0
 8003958:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d101      	bne.n	8003964 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	e0b0      	b.n	8003ac6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800396a:	2b01      	cmp	r3, #1
 800396c:	d101      	bne.n	8003972 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800396e:	2302      	movs	r3, #2
 8003970:	e0a9      	b.n	8003ac6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f003 0304 	and.w	r3, r3, #4
 8003984:	2b00      	cmp	r3, #0
 8003986:	f040 808d 	bne.w	8003aa4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	f003 0304 	and.w	r3, r3, #4
 8003992:	2b00      	cmp	r3, #0
 8003994:	f040 8086 	bne.w	8003aa4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80039a0:	d004      	beq.n	80039ac <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a4b      	ldr	r2, [pc, #300]	; (8003ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d101      	bne.n	80039b0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80039ac:	4b4c      	ldr	r3, [pc, #304]	; (8003ae0 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80039ae:	e000      	b.n	80039b2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80039b0:	4b4c      	ldr	r3, [pc, #304]	; (8003ae4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80039b2:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d040      	beq.n	8003a3e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80039bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	6859      	ldr	r1, [r3, #4]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80039ce:	035b      	lsls	r3, r3, #13
 80039d0:	430b      	orrs	r3, r1
 80039d2:	431a      	orrs	r2, r3
 80039d4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80039d6:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f003 0303 	and.w	r3, r3, #3
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d108      	bne.n	80039f8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0301 	and.w	r3, r3, #1
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d101      	bne.n	80039f8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80039f4:	2301      	movs	r3, #1
 80039f6:	e000      	b.n	80039fa <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80039f8:	2300      	movs	r3, #0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d15c      	bne.n	8003ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f003 0303 	and.w	r3, r3, #3
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d107      	bne.n	8003a1a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d101      	bne.n	8003a1a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003a16:	2301      	movs	r3, #1
 8003a18:	e000      	b.n	8003a1c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8003a1a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d14b      	bne.n	8003ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003a20:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003a28:	f023 030f 	bic.w	r3, r3, #15
 8003a2c:	683a      	ldr	r2, [r7, #0]
 8003a2e:	6811      	ldr	r1, [r2, #0]
 8003a30:	683a      	ldr	r2, [r7, #0]
 8003a32:	6892      	ldr	r2, [r2, #8]
 8003a34:	430a      	orrs	r2, r1
 8003a36:	431a      	orrs	r2, r3
 8003a38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a3a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a3c:	e03c      	b.n	8003ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003a3e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a46:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a48:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	f003 0303 	and.w	r3, r3, #3
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d108      	bne.n	8003a6a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0301 	and.w	r3, r3, #1
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d101      	bne.n	8003a6a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003a66:	2301      	movs	r3, #1
 8003a68:	e000      	b.n	8003a6c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d123      	bne.n	8003ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f003 0303 	and.w	r3, r3, #3
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d107      	bne.n	8003a8c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d101      	bne.n	8003a8c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e000      	b.n	8003a8e <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003a8c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d112      	bne.n	8003ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003a92:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003a9a:	f023 030f 	bic.w	r3, r3, #15
 8003a9e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003aa0:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003aa2:	e009      	b.n	8003ab8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa8:	f043 0220 	orr.w	r2, r3, #32
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003ab6:	e000      	b.n	8003aba <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ab8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003ac2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3764      	adds	r7, #100	; 0x64
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	50000100 	.word	0x50000100
 8003ad8:	50000400 	.word	0x50000400
 8003adc:	50000500 	.word	0x50000500
 8003ae0:	50000300 	.word	0x50000300
 8003ae4:	50000700 	.word	0x50000700

08003ae8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003af0:	2300      	movs	r3, #0
 8003af2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f003 0303 	and.w	r3, r3, #3
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d108      	bne.n	8003b14 <ADC_Enable+0x2c>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d101      	bne.n	8003b14 <ADC_Enable+0x2c>
 8003b10:	2301      	movs	r3, #1
 8003b12:	e000      	b.n	8003b16 <ADC_Enable+0x2e>
 8003b14:	2300      	movs	r3, #0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d143      	bne.n	8003ba2 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	689a      	ldr	r2, [r3, #8]
 8003b20:	4b22      	ldr	r3, [pc, #136]	; (8003bac <ADC_Enable+0xc4>)
 8003b22:	4013      	ands	r3, r2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00d      	beq.n	8003b44 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2c:	f043 0210 	orr.w	r2, r3, #16
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b38:	f043 0201 	orr.w	r2, r3, #1
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e02f      	b.n	8003ba4 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689a      	ldr	r2, [r3, #8]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f042 0201 	orr.w	r2, r2, #1
 8003b52:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003b54:	f7fe fff4 	bl	8002b40 <HAL_GetTick>
 8003b58:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003b5a:	e01b      	b.n	8003b94 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003b5c:	f7fe fff0 	bl	8002b40 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d914      	bls.n	8003b94 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d00d      	beq.n	8003b94 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7c:	f043 0210 	orr.w	r2, r3, #16
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b88:	f043 0201 	orr.w	r2, r3, #1
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e007      	b.n	8003ba4 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0301 	and.w	r3, r3, #1
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d1dc      	bne.n	8003b5c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3710      	adds	r7, #16
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	8000003f 	.word	0x8000003f

08003bb0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	f003 0303 	and.w	r3, r3, #3
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d108      	bne.n	8003bdc <ADC_Disable+0x2c>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d101      	bne.n	8003bdc <ADC_Disable+0x2c>
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e000      	b.n	8003bde <ADC_Disable+0x2e>
 8003bdc:	2300      	movs	r3, #0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d047      	beq.n	8003c72 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f003 030d 	and.w	r3, r3, #13
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d10f      	bne.n	8003c10 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	689a      	ldr	r2, [r3, #8]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f042 0202 	orr.w	r2, r2, #2
 8003bfe:	609a      	str	r2, [r3, #8]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	2203      	movs	r2, #3
 8003c06:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003c08:	f7fe ff9a 	bl	8002b40 <HAL_GetTick>
 8003c0c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003c0e:	e029      	b.n	8003c64 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c14:	f043 0210 	orr.w	r2, r3, #16
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c20:	f043 0201 	orr.w	r2, r3, #1
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e023      	b.n	8003c74 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c2c:	f7fe ff88 	bl	8002b40 <HAL_GetTick>
 8003c30:	4602      	mov	r2, r0
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	1ad3      	subs	r3, r2, r3
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d914      	bls.n	8003c64 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f003 0301 	and.w	r3, r3, #1
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d10d      	bne.n	8003c64 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4c:	f043 0210 	orr.w	r2, r3, #16
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c58:	f043 0201 	orr.w	r2, r3, #1
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e007      	b.n	8003c74 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d0dc      	beq.n	8003c2c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d101      	bne.n	8003c8e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e0ed      	b.n	8003e6a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d102      	bne.n	8003ca0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f7fd fc0e 	bl	80014bc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f042 0201 	orr.w	r2, r2, #1
 8003cae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cb0:	f7fe ff46 	bl	8002b40 <HAL_GetTick>
 8003cb4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003cb6:	e012      	b.n	8003cde <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003cb8:	f7fe ff42 	bl	8002b40 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b0a      	cmp	r3, #10
 8003cc4:	d90b      	bls.n	8003cde <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2205      	movs	r2, #5
 8003cd6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e0c5      	b.n	8003e6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f003 0301 	and.w	r3, r3, #1
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d0e5      	beq.n	8003cb8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f022 0202 	bic.w	r2, r2, #2
 8003cfa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cfc:	f7fe ff20 	bl	8002b40 <HAL_GetTick>
 8003d00:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003d02:	e012      	b.n	8003d2a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003d04:	f7fe ff1c 	bl	8002b40 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	2b0a      	cmp	r3, #10
 8003d10:	d90b      	bls.n	8003d2a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d16:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2205      	movs	r2, #5
 8003d22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e09f      	b.n	8003e6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	685b      	ldr	r3, [r3, #4]
 8003d30:	f003 0302 	and.w	r3, r3, #2
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1e5      	bne.n	8003d04 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	7e1b      	ldrb	r3, [r3, #24]
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d108      	bne.n	8003d52 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003d4e:	601a      	str	r2, [r3, #0]
 8003d50:	e007      	b.n	8003d62 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d60:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	7e5b      	ldrb	r3, [r3, #25]
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d108      	bne.n	8003d7c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d78:	601a      	str	r2, [r3, #0]
 8003d7a:	e007      	b.n	8003d8c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	7e9b      	ldrb	r3, [r3, #26]
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d108      	bne.n	8003da6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f042 0220 	orr.w	r2, r2, #32
 8003da2:	601a      	str	r2, [r3, #0]
 8003da4:	e007      	b.n	8003db6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f022 0220 	bic.w	r2, r2, #32
 8003db4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	7edb      	ldrb	r3, [r3, #27]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d108      	bne.n	8003dd0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0210 	bic.w	r2, r2, #16
 8003dcc:	601a      	str	r2, [r3, #0]
 8003dce:	e007      	b.n	8003de0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f042 0210 	orr.w	r2, r2, #16
 8003dde:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	7f1b      	ldrb	r3, [r3, #28]
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d108      	bne.n	8003dfa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f042 0208 	orr.w	r2, r2, #8
 8003df6:	601a      	str	r2, [r3, #0]
 8003df8:	e007      	b.n	8003e0a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f022 0208 	bic.w	r2, r2, #8
 8003e08:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	7f5b      	ldrb	r3, [r3, #29]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d108      	bne.n	8003e24 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 0204 	orr.w	r2, r2, #4
 8003e20:	601a      	str	r2, [r3, #0]
 8003e22:	e007      	b.n	8003e34 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f022 0204 	bic.w	r2, r2, #4
 8003e32:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689a      	ldr	r2, [r3, #8]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	431a      	orrs	r2, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	431a      	orrs	r2, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	ea42 0103 	orr.w	r1, r2, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	1e5a      	subs	r2, r3, #1
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	430a      	orrs	r2, r1
 8003e58:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3710      	adds	r7, #16
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b084      	sub	sp, #16
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d12e      	bne.n	8003ee4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2202      	movs	r2, #2
 8003e8a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f022 0201 	bic.w	r2, r2, #1
 8003e9c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003e9e:	f7fe fe4f 	bl	8002b40 <HAL_GetTick>
 8003ea2:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003ea4:	e012      	b.n	8003ecc <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003ea6:	f7fe fe4b 	bl	8002b40 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	2b0a      	cmp	r3, #10
 8003eb2:	d90b      	bls.n	8003ecc <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2205      	movs	r2, #5
 8003ec4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e012      	b.n	8003ef2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	f003 0301 	and.w	r3, r3, #1
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d1e5      	bne.n	8003ea6 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	e006      	b.n	8003ef2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee8:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
  }
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3710      	adds	r7, #16
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003efa:	b480      	push	{r7}
 8003efc:	b087      	sub	sp, #28
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	60f8      	str	r0, [r7, #12]
 8003f02:	60b9      	str	r1, [r7, #8]
 8003f04:	607a      	str	r2, [r7, #4]
 8003f06:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f0e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003f10:	7dfb      	ldrb	r3, [r7, #23]
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d003      	beq.n	8003f1e <HAL_CAN_GetRxMessage+0x24>
 8003f16:	7dfb      	ldrb	r3, [r7, #23]
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	f040 80f3 	bne.w	8004104 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d10e      	bne.n	8003f42 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	f003 0303 	and.w	r3, r3, #3
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d116      	bne.n	8003f60 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f36:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e0e7      	b.n	8004112 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	691b      	ldr	r3, [r3, #16]
 8003f48:	f003 0303 	and.w	r3, r3, #3
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d107      	bne.n	8003f60 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f54:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e0d8      	b.n	8004112 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	331b      	adds	r3, #27
 8003f68:	011b      	lsls	r3, r3, #4
 8003f6a:	4413      	add	r3, r2
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0204 	and.w	r2, r3, #4
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d10c      	bne.n	8003f98 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	331b      	adds	r3, #27
 8003f86:	011b      	lsls	r3, r3, #4
 8003f88:	4413      	add	r3, r2
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	0d5b      	lsrs	r3, r3, #21
 8003f8e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	601a      	str	r2, [r3, #0]
 8003f96:	e00b      	b.n	8003fb0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681a      	ldr	r2, [r3, #0]
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	331b      	adds	r3, #27
 8003fa0:	011b      	lsls	r3, r3, #4
 8003fa2:	4413      	add	r3, r2
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	08db      	lsrs	r3, r3, #3
 8003fa8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	331b      	adds	r3, #27
 8003fb8:	011b      	lsls	r3, r3, #4
 8003fba:	4413      	add	r3, r2
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0202 	and.w	r2, r3, #2
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	331b      	adds	r3, #27
 8003fce:	011b      	lsls	r3, r3, #4
 8003fd0:	4413      	add	r3, r2
 8003fd2:	3304      	adds	r3, #4
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 020f 	and.w	r2, r3, #15
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	331b      	adds	r3, #27
 8003fe6:	011b      	lsls	r3, r3, #4
 8003fe8:	4413      	add	r3, r2
 8003fea:	3304      	adds	r3, #4
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	0a1b      	lsrs	r3, r3, #8
 8003ff0:	b2da      	uxtb	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	331b      	adds	r3, #27
 8003ffe:	011b      	lsls	r3, r3, #4
 8004000:	4413      	add	r3, r2
 8004002:	3304      	adds	r3, #4
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	0c1b      	lsrs	r3, r3, #16
 8004008:	b29a      	uxth	r2, r3
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	011b      	lsls	r3, r3, #4
 8004016:	4413      	add	r3, r2
 8004018:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	b2da      	uxtb	r2, r3
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	011b      	lsls	r3, r3, #4
 800402c:	4413      	add	r3, r2
 800402e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	0a1a      	lsrs	r2, r3, #8
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	3301      	adds	r3, #1
 800403a:	b2d2      	uxtb	r2, r2
 800403c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	011b      	lsls	r3, r3, #4
 8004046:	4413      	add	r3, r2
 8004048:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	0c1a      	lsrs	r2, r3, #16
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	3302      	adds	r3, #2
 8004054:	b2d2      	uxtb	r2, r2
 8004056:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	4413      	add	r3, r2
 8004062:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	0e1a      	lsrs	r2, r3, #24
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	3303      	adds	r3, #3
 800406e:	b2d2      	uxtb	r2, r2
 8004070:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	011b      	lsls	r3, r3, #4
 800407a:	4413      	add	r3, r2
 800407c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	3304      	adds	r3, #4
 8004086:	b2d2      	uxtb	r2, r2
 8004088:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	011b      	lsls	r3, r3, #4
 8004092:	4413      	add	r3, r2
 8004094:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	0a1a      	lsrs	r2, r3, #8
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	3305      	adds	r3, #5
 80040a0:	b2d2      	uxtb	r2, r2
 80040a2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	011b      	lsls	r3, r3, #4
 80040ac:	4413      	add	r3, r2
 80040ae:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	0c1a      	lsrs	r2, r3, #16
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	3306      	adds	r3, #6
 80040ba:	b2d2      	uxtb	r2, r2
 80040bc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	011b      	lsls	r3, r3, #4
 80040c6:	4413      	add	r3, r2
 80040c8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	0e1a      	lsrs	r2, r3, #24
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	3307      	adds	r3, #7
 80040d4:	b2d2      	uxtb	r2, r2
 80040d6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d108      	bne.n	80040f0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68da      	ldr	r2, [r3, #12]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f042 0220 	orr.w	r2, r2, #32
 80040ec:	60da      	str	r2, [r3, #12]
 80040ee:	e007      	b.n	8004100 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	691a      	ldr	r2, [r3, #16]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f042 0220 	orr.w	r2, r2, #32
 80040fe:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004100:	2300      	movs	r3, #0
 8004102:	e006      	b.n	8004112 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004108:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004110:	2301      	movs	r3, #1
  }
}
 8004112:	4618      	mov	r0, r3
 8004114:	371c      	adds	r7, #28
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr

0800411e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800411e:	b580      	push	{r7, lr}
 8004120:	b08a      	sub	sp, #40	; 0x28
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004126:	2300      	movs	r3, #0
 8004128:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	695b      	ldr	r3, [r3, #20]
 8004130:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	699b      	ldr	r3, [r3, #24]
 8004158:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800415a:	6a3b      	ldr	r3, [r7, #32]
 800415c:	f003 0301 	and.w	r3, r3, #1
 8004160:	2b00      	cmp	r3, #0
 8004162:	d07c      	beq.n	800425e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d023      	beq.n	80041b6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	2201      	movs	r2, #1
 8004174:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	f003 0302 	and.w	r3, r3, #2
 800417c:	2b00      	cmp	r3, #0
 800417e:	d003      	beq.n	8004188 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 f983 	bl	800448c <HAL_CAN_TxMailbox0CompleteCallback>
 8004186:	e016      	b.n	80041b6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	f003 0304 	and.w	r3, r3, #4
 800418e:	2b00      	cmp	r3, #0
 8004190:	d004      	beq.n	800419c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004194:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004198:	627b      	str	r3, [r7, #36]	; 0x24
 800419a:	e00c      	b.n	80041b6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	f003 0308 	and.w	r3, r3, #8
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d004      	beq.n	80041b0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80041a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80041ac:	627b      	str	r3, [r7, #36]	; 0x24
 80041ae:	e002      	b.n	80041b6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f000 f989 	bl	80044c8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d024      	beq.n	800420a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80041c8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d003      	beq.n	80041dc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f000 f963 	bl	80044a0 <HAL_CAN_TxMailbox1CompleteCallback>
 80041da:	e016      	b.n	800420a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80041dc:	69bb      	ldr	r3, [r7, #24]
 80041de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d004      	beq.n	80041f0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80041e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80041ec:	627b      	str	r3, [r7, #36]	; 0x24
 80041ee:	e00c      	b.n	800420a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d004      	beq.n	8004204 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80041fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004200:	627b      	str	r3, [r7, #36]	; 0x24
 8004202:	e002      	b.n	800420a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f000 f969 	bl	80044dc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800420a:	69bb      	ldr	r3, [r7, #24]
 800420c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d024      	beq.n	800425e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800421c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800421e:	69bb      	ldr	r3, [r7, #24]
 8004220:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d003      	beq.n	8004230 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 f943 	bl	80044b4 <HAL_CAN_TxMailbox2CompleteCallback>
 800422e:	e016      	b.n	800425e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004236:	2b00      	cmp	r3, #0
 8004238:	d004      	beq.n	8004244 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800423a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004240:	627b      	str	r3, [r7, #36]	; 0x24
 8004242:	e00c      	b.n	800425e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004244:	69bb      	ldr	r3, [r7, #24]
 8004246:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800424a:	2b00      	cmp	r3, #0
 800424c:	d004      	beq.n	8004258 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800424e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004250:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004254:	627b      	str	r3, [r7, #36]	; 0x24
 8004256:	e002      	b.n	800425e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f000 f949 	bl	80044f0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800425e:	6a3b      	ldr	r3, [r7, #32]
 8004260:	f003 0308 	and.w	r3, r3, #8
 8004264:	2b00      	cmp	r3, #0
 8004266:	d00c      	beq.n	8004282 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	f003 0310 	and.w	r3, r3, #16
 800426e:	2b00      	cmp	r3, #0
 8004270:	d007      	beq.n	8004282 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004274:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004278:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2210      	movs	r2, #16
 8004280:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004282:	6a3b      	ldr	r3, [r7, #32]
 8004284:	f003 0304 	and.w	r3, r3, #4
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00b      	beq.n	80042a4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	f003 0308 	and.w	r3, r3, #8
 8004292:	2b00      	cmp	r3, #0
 8004294:	d006      	beq.n	80042a4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2208      	movs	r2, #8
 800429c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 f930 	bl	8004504 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80042a4:	6a3b      	ldr	r3, [r7, #32]
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d009      	beq.n	80042c2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	f003 0303 	and.w	r3, r3, #3
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d002      	beq.n	80042c2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	f7fd faad 	bl	800181c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80042c2:	6a3b      	ldr	r3, [r7, #32]
 80042c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00c      	beq.n	80042e6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	f003 0310 	and.w	r3, r3, #16
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d007      	beq.n	80042e6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80042d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80042dc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	2210      	movs	r2, #16
 80042e4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80042e6:	6a3b      	ldr	r3, [r7, #32]
 80042e8:	f003 0320 	and.w	r3, r3, #32
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00b      	beq.n	8004308 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	f003 0308 	and.w	r3, r3, #8
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d006      	beq.n	8004308 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2208      	movs	r2, #8
 8004300:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 f912 	bl	800452c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004308:	6a3b      	ldr	r3, [r7, #32]
 800430a:	f003 0310 	and.w	r3, r3, #16
 800430e:	2b00      	cmp	r3, #0
 8004310:	d009      	beq.n	8004326 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	691b      	ldr	r3, [r3, #16]
 8004318:	f003 0303 	and.w	r3, r3, #3
 800431c:	2b00      	cmp	r3, #0
 800431e:	d002      	beq.n	8004326 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f000 f8f9 	bl	8004518 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004326:	6a3b      	ldr	r3, [r7, #32]
 8004328:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d00b      	beq.n	8004348 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	f003 0310 	and.w	r3, r3, #16
 8004336:	2b00      	cmp	r3, #0
 8004338:	d006      	beq.n	8004348 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2210      	movs	r2, #16
 8004340:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 f8fc 	bl	8004540 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004348:	6a3b      	ldr	r3, [r7, #32]
 800434a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800434e:	2b00      	cmp	r3, #0
 8004350:	d00b      	beq.n	800436a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	f003 0308 	and.w	r3, r3, #8
 8004358:	2b00      	cmp	r3, #0
 800435a:	d006      	beq.n	800436a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2208      	movs	r2, #8
 8004362:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f000 f8f5 	bl	8004554 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800436a:	6a3b      	ldr	r3, [r7, #32]
 800436c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d07b      	beq.n	800446c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	f003 0304 	and.w	r3, r3, #4
 800437a:	2b00      	cmp	r3, #0
 800437c:	d072      	beq.n	8004464 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800437e:	6a3b      	ldr	r3, [r7, #32]
 8004380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004384:	2b00      	cmp	r3, #0
 8004386:	d008      	beq.n	800439a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800438e:	2b00      	cmp	r3, #0
 8004390:	d003      	beq.n	800439a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004394:	f043 0301 	orr.w	r3, r3, #1
 8004398:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800439a:	6a3b      	ldr	r3, [r7, #32]
 800439c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d008      	beq.n	80043b6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d003      	beq.n	80043b6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80043ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b0:	f043 0302 	orr.w	r3, r3, #2
 80043b4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80043b6:	6a3b      	ldr	r3, [r7, #32]
 80043b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d008      	beq.n	80043d2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80043ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043cc:	f043 0304 	orr.w	r3, r3, #4
 80043d0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80043d2:	6a3b      	ldr	r3, [r7, #32]
 80043d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d043      	beq.n	8004464 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d03e      	beq.n	8004464 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80043ec:	2b60      	cmp	r3, #96	; 0x60
 80043ee:	d02b      	beq.n	8004448 <HAL_CAN_IRQHandler+0x32a>
 80043f0:	2b60      	cmp	r3, #96	; 0x60
 80043f2:	d82e      	bhi.n	8004452 <HAL_CAN_IRQHandler+0x334>
 80043f4:	2b50      	cmp	r3, #80	; 0x50
 80043f6:	d022      	beq.n	800443e <HAL_CAN_IRQHandler+0x320>
 80043f8:	2b50      	cmp	r3, #80	; 0x50
 80043fa:	d82a      	bhi.n	8004452 <HAL_CAN_IRQHandler+0x334>
 80043fc:	2b40      	cmp	r3, #64	; 0x40
 80043fe:	d019      	beq.n	8004434 <HAL_CAN_IRQHandler+0x316>
 8004400:	2b40      	cmp	r3, #64	; 0x40
 8004402:	d826      	bhi.n	8004452 <HAL_CAN_IRQHandler+0x334>
 8004404:	2b30      	cmp	r3, #48	; 0x30
 8004406:	d010      	beq.n	800442a <HAL_CAN_IRQHandler+0x30c>
 8004408:	2b30      	cmp	r3, #48	; 0x30
 800440a:	d822      	bhi.n	8004452 <HAL_CAN_IRQHandler+0x334>
 800440c:	2b10      	cmp	r3, #16
 800440e:	d002      	beq.n	8004416 <HAL_CAN_IRQHandler+0x2f8>
 8004410:	2b20      	cmp	r3, #32
 8004412:	d005      	beq.n	8004420 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004414:	e01d      	b.n	8004452 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004418:	f043 0308 	orr.w	r3, r3, #8
 800441c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800441e:	e019      	b.n	8004454 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004422:	f043 0310 	orr.w	r3, r3, #16
 8004426:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004428:	e014      	b.n	8004454 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800442a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442c:	f043 0320 	orr.w	r3, r3, #32
 8004430:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004432:	e00f      	b.n	8004454 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004436:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800443a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800443c:	e00a      	b.n	8004454 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800443e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004440:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004444:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004446:	e005      	b.n	8004454 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800444e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004450:	e000      	b.n	8004454 <HAL_CAN_IRQHandler+0x336>
            break;
 8004452:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	699a      	ldr	r2, [r3, #24]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004462:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	2204      	movs	r2, #4
 800446a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800446c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446e:	2b00      	cmp	r3, #0
 8004470:	d008      	beq.n	8004484 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004478:	431a      	orrs	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f872 	bl	8004568 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004484:	bf00      	nop
 8004486:	3728      	adds	r7, #40	; 0x28
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80044a8:	bf00      	nop
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80044bc:	bf00      	nop
 80044be:	370c      	adds	r7, #12
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr

080044c8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80044d0:	bf00      	nop
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80044e4:	bf00      	nop
 80044e6:	370c      	adds	r7, #12
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80044f8:	bf00      	nop
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800450c:	bf00      	nop
 800450e:	370c      	adds	r7, #12
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr

08004518 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004518:	b480      	push	{r7}
 800451a:	b083      	sub	sp, #12
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004520:	bf00      	nop
 8004522:	370c      	adds	r7, #12
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr

0800452c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800452c:	b480      	push	{r7}
 800452e:	b083      	sub	sp, #12
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004534:	bf00      	nop
 8004536:	370c      	adds	r7, #12
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr

08004540 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004548:	bf00      	nop
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800455c:	bf00      	nop
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr

08004568 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004570:	bf00      	nop
 8004572:	370c      	adds	r7, #12
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800457c:	b480      	push	{r7}
 800457e:	b085      	sub	sp, #20
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f003 0307 	and.w	r3, r3, #7
 800458a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800458c:	4b0c      	ldr	r3, [pc, #48]	; (80045c0 <__NVIC_SetPriorityGrouping+0x44>)
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004592:	68ba      	ldr	r2, [r7, #8]
 8004594:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004598:	4013      	ands	r3, r2
 800459a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80045a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80045a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045ae:	4a04      	ldr	r2, [pc, #16]	; (80045c0 <__NVIC_SetPriorityGrouping+0x44>)
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	60d3      	str	r3, [r2, #12]
}
 80045b4:	bf00      	nop
 80045b6:	3714      	adds	r7, #20
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr
 80045c0:	e000ed00 	.word	0xe000ed00

080045c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80045c4:	b480      	push	{r7}
 80045c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045c8:	4b04      	ldr	r3, [pc, #16]	; (80045dc <__NVIC_GetPriorityGrouping+0x18>)
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	0a1b      	lsrs	r3, r3, #8
 80045ce:	f003 0307 	and.w	r3, r3, #7
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr
 80045dc:	e000ed00 	.word	0xe000ed00

080045e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	4603      	mov	r3, r0
 80045e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	db0b      	blt.n	800460a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045f2:	79fb      	ldrb	r3, [r7, #7]
 80045f4:	f003 021f 	and.w	r2, r3, #31
 80045f8:	4907      	ldr	r1, [pc, #28]	; (8004618 <__NVIC_EnableIRQ+0x38>)
 80045fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045fe:	095b      	lsrs	r3, r3, #5
 8004600:	2001      	movs	r0, #1
 8004602:	fa00 f202 	lsl.w	r2, r0, r2
 8004606:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800460a:	bf00      	nop
 800460c:	370c      	adds	r7, #12
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	e000e100 	.word	0xe000e100

0800461c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	4603      	mov	r3, r0
 8004624:	6039      	str	r1, [r7, #0]
 8004626:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800462c:	2b00      	cmp	r3, #0
 800462e:	db0a      	blt.n	8004646 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	b2da      	uxtb	r2, r3
 8004634:	490c      	ldr	r1, [pc, #48]	; (8004668 <__NVIC_SetPriority+0x4c>)
 8004636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800463a:	0112      	lsls	r2, r2, #4
 800463c:	b2d2      	uxtb	r2, r2
 800463e:	440b      	add	r3, r1
 8004640:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004644:	e00a      	b.n	800465c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	b2da      	uxtb	r2, r3
 800464a:	4908      	ldr	r1, [pc, #32]	; (800466c <__NVIC_SetPriority+0x50>)
 800464c:	79fb      	ldrb	r3, [r7, #7]
 800464e:	f003 030f 	and.w	r3, r3, #15
 8004652:	3b04      	subs	r3, #4
 8004654:	0112      	lsls	r2, r2, #4
 8004656:	b2d2      	uxtb	r2, r2
 8004658:	440b      	add	r3, r1
 800465a:	761a      	strb	r2, [r3, #24]
}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr
 8004668:	e000e100 	.word	0xe000e100
 800466c:	e000ed00 	.word	0xe000ed00

08004670 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004670:	b480      	push	{r7}
 8004672:	b089      	sub	sp, #36	; 0x24
 8004674:	af00      	add	r7, sp, #0
 8004676:	60f8      	str	r0, [r7, #12]
 8004678:	60b9      	str	r1, [r7, #8]
 800467a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f003 0307 	and.w	r3, r3, #7
 8004682:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	f1c3 0307 	rsb	r3, r3, #7
 800468a:	2b04      	cmp	r3, #4
 800468c:	bf28      	it	cs
 800468e:	2304      	movcs	r3, #4
 8004690:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	3304      	adds	r3, #4
 8004696:	2b06      	cmp	r3, #6
 8004698:	d902      	bls.n	80046a0 <NVIC_EncodePriority+0x30>
 800469a:	69fb      	ldr	r3, [r7, #28]
 800469c:	3b03      	subs	r3, #3
 800469e:	e000      	b.n	80046a2 <NVIC_EncodePriority+0x32>
 80046a0:	2300      	movs	r3, #0
 80046a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046a4:	f04f 32ff 	mov.w	r2, #4294967295
 80046a8:	69bb      	ldr	r3, [r7, #24]
 80046aa:	fa02 f303 	lsl.w	r3, r2, r3
 80046ae:	43da      	mvns	r2, r3
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	401a      	ands	r2, r3
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046b8:	f04f 31ff 	mov.w	r1, #4294967295
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	fa01 f303 	lsl.w	r3, r1, r3
 80046c2:	43d9      	mvns	r1, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046c8:	4313      	orrs	r3, r2
         );
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3724      	adds	r7, #36	; 0x24
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr
	...

080046d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b082      	sub	sp, #8
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	3b01      	subs	r3, #1
 80046e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046e8:	d301      	bcc.n	80046ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046ea:	2301      	movs	r3, #1
 80046ec:	e00f      	b.n	800470e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046ee:	4a0a      	ldr	r2, [pc, #40]	; (8004718 <SysTick_Config+0x40>)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	3b01      	subs	r3, #1
 80046f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046f6:	210f      	movs	r1, #15
 80046f8:	f04f 30ff 	mov.w	r0, #4294967295
 80046fc:	f7ff ff8e 	bl	800461c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004700:	4b05      	ldr	r3, [pc, #20]	; (8004718 <SysTick_Config+0x40>)
 8004702:	2200      	movs	r2, #0
 8004704:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004706:	4b04      	ldr	r3, [pc, #16]	; (8004718 <SysTick_Config+0x40>)
 8004708:	2207      	movs	r2, #7
 800470a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800470c:	2300      	movs	r3, #0
}
 800470e:	4618      	mov	r0, r3
 8004710:	3708      	adds	r7, #8
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	e000e010 	.word	0xe000e010

0800471c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f7ff ff29 	bl	800457c <__NVIC_SetPriorityGrouping>
}
 800472a:	bf00      	nop
 800472c:	3708      	adds	r7, #8
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}

08004732 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004732:	b580      	push	{r7, lr}
 8004734:	b086      	sub	sp, #24
 8004736:	af00      	add	r7, sp, #0
 8004738:	4603      	mov	r3, r0
 800473a:	60b9      	str	r1, [r7, #8]
 800473c:	607a      	str	r2, [r7, #4]
 800473e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004740:	2300      	movs	r3, #0
 8004742:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004744:	f7ff ff3e 	bl	80045c4 <__NVIC_GetPriorityGrouping>
 8004748:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	68b9      	ldr	r1, [r7, #8]
 800474e:	6978      	ldr	r0, [r7, #20]
 8004750:	f7ff ff8e 	bl	8004670 <NVIC_EncodePriority>
 8004754:	4602      	mov	r2, r0
 8004756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800475a:	4611      	mov	r1, r2
 800475c:	4618      	mov	r0, r3
 800475e:	f7ff ff5d 	bl	800461c <__NVIC_SetPriority>
}
 8004762:	bf00      	nop
 8004764:	3718      	adds	r7, #24
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}

0800476a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800476a:	b580      	push	{r7, lr}
 800476c:	b082      	sub	sp, #8
 800476e:	af00      	add	r7, sp, #0
 8004770:	4603      	mov	r3, r0
 8004772:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004778:	4618      	mov	r0, r3
 800477a:	f7ff ff31 	bl	80045e0 <__NVIC_EnableIRQ>
}
 800477e:	bf00      	nop
 8004780:	3708      	adds	r7, #8
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}

08004786 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004786:	b580      	push	{r7, lr}
 8004788:	b082      	sub	sp, #8
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f7ff ffa2 	bl	80046d8 <SysTick_Config>
 8004794:	4603      	mov	r3, r0
}
 8004796:	4618      	mov	r0, r3
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}

0800479e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800479e:	b580      	push	{r7, lr}
 80047a0:	b084      	sub	sp, #16
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80047a6:	2300      	movs	r3, #0
 80047a8:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d101      	bne.n	80047b4 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e037      	b.n	8004824 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2202      	movs	r2, #2
 80047b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80047ca:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80047ce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80047d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80047e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80047f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	69db      	ldr	r3, [r3, #28]
 80047f6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80047f8:	68fa      	ldr	r2, [r7, #12]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	68fa      	ldr	r2, [r7, #12]
 8004804:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 f9b8 	bl	8004b7c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004822:	2300      	movs	r3, #0
}  
 8004824:	4618      	mov	r0, r3
 8004826:	3710      	adds	r7, #16
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b086      	sub	sp, #24
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
 8004838:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800483a:	2300      	movs	r3, #0
 800483c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004844:	2b01      	cmp	r3, #1
 8004846:	d101      	bne.n	800484c <HAL_DMA_Start_IT+0x20>
 8004848:	2302      	movs	r3, #2
 800484a:	e04a      	b.n	80048e2 <HAL_DMA_Start_IT+0xb6>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800485a:	2b01      	cmp	r3, #1
 800485c:	d13a      	bne.n	80048d4 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2202      	movs	r2, #2
 8004862:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2200      	movs	r2, #0
 800486a:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f022 0201 	bic.w	r2, r2, #1
 800487a:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	68b9      	ldr	r1, [r7, #8]
 8004882:	68f8      	ldr	r0, [r7, #12]
 8004884:	f000 f94b 	bl	8004b1e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800488c:	2b00      	cmp	r3, #0
 800488e:	d008      	beq.n	80048a2 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f042 020e 	orr.w	r2, r2, #14
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	e00f      	b.n	80048c2 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f042 020a 	orr.w	r2, r2, #10
 80048b0:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f022 0204 	bic.w	r2, r2, #4
 80048c0:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f042 0201 	orr.w	r2, r2, #1
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	e005      	b.n	80048e0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80048dc:	2302      	movs	r3, #2
 80048de:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80048e0:	7dfb      	ldrb	r3, [r7, #23]
} 
 80048e2:	4618      	mov	r0, r3
 80048e4:	3718      	adds	r7, #24
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}

080048ea <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80048ea:	b480      	push	{r7}
 80048ec:	b083      	sub	sp, #12
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d008      	beq.n	800490e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2204      	movs	r2, #4
 8004900:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e020      	b.n	8004950 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f022 020e 	bic.w	r2, r2, #14
 800491c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f022 0201 	bic.w	r2, r2, #1
 800492c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004936:	2101      	movs	r1, #1
 8004938:	fa01 f202 	lsl.w	r2, r1, r2
 800493c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2201      	movs	r2, #1
 8004942:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr

0800495c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004964:	2300      	movs	r3, #0
 8004966:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800496e:	2b02      	cmp	r3, #2
 8004970:	d005      	beq.n	800497e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2204      	movs	r2, #4
 8004976:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	73fb      	strb	r3, [r7, #15]
 800497c:	e027      	b.n	80049ce <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681a      	ldr	r2, [r3, #0]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 020e 	bic.w	r2, r2, #14
 800498c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f022 0201 	bic.w	r2, r2, #1
 800499c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a6:	2101      	movs	r1, #1
 80049a8:	fa01 f202 	lsl.w	r2, r1, r2
 80049ac:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2201      	movs	r2, #1
 80049b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d003      	beq.n	80049ce <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	4798      	blx	r3
    } 
  }
  return status;
 80049ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3710      	adds	r7, #16
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b084      	sub	sp, #16
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f4:	2204      	movs	r2, #4
 80049f6:	409a      	lsls	r2, r3
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	4013      	ands	r3, r2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d024      	beq.n	8004a4a <HAL_DMA_IRQHandler+0x72>
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	f003 0304 	and.w	r3, r3, #4
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d01f      	beq.n	8004a4a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0320 	and.w	r3, r3, #32
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d107      	bne.n	8004a28 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f022 0204 	bic.w	r2, r2, #4
 8004a26:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a30:	2104      	movs	r1, #4
 8004a32:	fa01 f202 	lsl.w	r2, r1, r2
 8004a36:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d06a      	beq.n	8004b16 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004a48:	e065      	b.n	8004b16 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4e:	2202      	movs	r2, #2
 8004a50:	409a      	lsls	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	4013      	ands	r3, r2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d02c      	beq.n	8004ab4 <HAL_DMA_IRQHandler+0xdc>
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	f003 0302 	and.w	r3, r3, #2
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d027      	beq.n	8004ab4 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0320 	and.w	r3, r3, #32
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d10b      	bne.n	8004a8a <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f022 020a 	bic.w	r2, r2, #10
 8004a80:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2201      	movs	r2, #1
 8004a86:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a92:	2102      	movs	r1, #2
 8004a94:	fa01 f202 	lsl.w	r2, r1, r2
 8004a98:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d035      	beq.n	8004b16 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004ab2:	e030      	b.n	8004b16 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab8:	2208      	movs	r2, #8
 8004aba:	409a      	lsls	r2, r3
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	4013      	ands	r3, r2
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d028      	beq.n	8004b16 <HAL_DMA_IRQHandler+0x13e>
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	f003 0308 	and.w	r3, r3, #8
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d023      	beq.n	8004b16 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681a      	ldr	r2, [r3, #0]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f022 020e 	bic.w	r2, r2, #14
 8004adc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ae6:	2101      	movs	r1, #1
 8004ae8:	fa01 f202 	lsl.w	r2, r1, r2
 8004aec:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2201      	movs	r2, #1
 8004af2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d004      	beq.n	8004b16 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	4798      	blx	r3
    }
  }
}  
 8004b14:	e7ff      	b.n	8004b16 <HAL_DMA_IRQHandler+0x13e>
 8004b16:	bf00      	nop
 8004b18:	3710      	adds	r7, #16
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b1e:	b480      	push	{r7}
 8004b20:	b085      	sub	sp, #20
 8004b22:	af00      	add	r7, sp, #0
 8004b24:	60f8      	str	r0, [r7, #12]
 8004b26:	60b9      	str	r1, [r7, #8]
 8004b28:	607a      	str	r2, [r7, #4]
 8004b2a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b34:	2101      	movs	r1, #1
 8004b36:	fa01 f202 	lsl.w	r2, r1, r2
 8004b3a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	683a      	ldr	r2, [r7, #0]
 8004b42:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	2b10      	cmp	r3, #16
 8004b4a:	d108      	bne.n	8004b5e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004b5c:	e007      	b.n	8004b6e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68ba      	ldr	r2, [r7, #8]
 8004b64:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	60da      	str	r2, [r3, #12]
}
 8004b6e:	bf00      	nop
 8004b70:	3714      	adds	r7, #20
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
	...

08004b7c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	461a      	mov	r2, r3
 8004b8a:	4b14      	ldr	r3, [pc, #80]	; (8004bdc <DMA_CalcBaseAndBitshift+0x60>)
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d80f      	bhi.n	8004bb0 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	461a      	mov	r2, r3
 8004b96:	4b12      	ldr	r3, [pc, #72]	; (8004be0 <DMA_CalcBaseAndBitshift+0x64>)
 8004b98:	4413      	add	r3, r2
 8004b9a:	4a12      	ldr	r2, [pc, #72]	; (8004be4 <DMA_CalcBaseAndBitshift+0x68>)
 8004b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba0:	091b      	lsrs	r3, r3, #4
 8004ba2:	009a      	lsls	r2, r3, #2
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a0f      	ldr	r2, [pc, #60]	; (8004be8 <DMA_CalcBaseAndBitshift+0x6c>)
 8004bac:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8004bae:	e00e      	b.n	8004bce <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	4b0d      	ldr	r3, [pc, #52]	; (8004bec <DMA_CalcBaseAndBitshift+0x70>)
 8004bb8:	4413      	add	r3, r2
 8004bba:	4a0a      	ldr	r2, [pc, #40]	; (8004be4 <DMA_CalcBaseAndBitshift+0x68>)
 8004bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004bc0:	091b      	lsrs	r3, r3, #4
 8004bc2:	009a      	lsls	r2, r3, #2
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a09      	ldr	r2, [pc, #36]	; (8004bf0 <DMA_CalcBaseAndBitshift+0x74>)
 8004bcc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004bce:	bf00      	nop
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	40020407 	.word	0x40020407
 8004be0:	bffdfff8 	.word	0xbffdfff8
 8004be4:	cccccccd 	.word	0xcccccccd
 8004be8:	40020000 	.word	0x40020000
 8004bec:	bffdfbf8 	.word	0xbffdfbf8
 8004bf0:	40020400 	.word	0x40020400

08004bf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b087      	sub	sp, #28
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c02:	e154      	b.n	8004eae <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	2101      	movs	r1, #1
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c10:	4013      	ands	r3, r2
 8004c12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	f000 8146 	beq.w	8004ea8 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	f003 0303 	and.w	r3, r3, #3
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d005      	beq.n	8004c34 <HAL_GPIO_Init+0x40>
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f003 0303 	and.w	r3, r3, #3
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d130      	bne.n	8004c96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	005b      	lsls	r3, r3, #1
 8004c3e:	2203      	movs	r2, #3
 8004c40:	fa02 f303 	lsl.w	r3, r2, r3
 8004c44:	43db      	mvns	r3, r3
 8004c46:	693a      	ldr	r2, [r7, #16]
 8004c48:	4013      	ands	r3, r2
 8004c4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	68da      	ldr	r2, [r3, #12]
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	005b      	lsls	r3, r3, #1
 8004c54:	fa02 f303 	lsl.w	r3, r2, r3
 8004c58:	693a      	ldr	r2, [r7, #16]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	693a      	ldr	r2, [r7, #16]
 8004c62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c72:	43db      	mvns	r3, r3
 8004c74:	693a      	ldr	r2, [r7, #16]
 8004c76:	4013      	ands	r3, r2
 8004c78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	091b      	lsrs	r3, r3, #4
 8004c80:	f003 0201 	and.w	r2, r3, #1
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	693a      	ldr	r2, [r7, #16]
 8004c94:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	f003 0303 	and.w	r3, r3, #3
 8004c9e:	2b03      	cmp	r3, #3
 8004ca0:	d017      	beq.n	8004cd2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	005b      	lsls	r3, r3, #1
 8004cac:	2203      	movs	r2, #3
 8004cae:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb2:	43db      	mvns	r3, r3
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	689a      	ldr	r2, [r3, #8]
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	005b      	lsls	r3, r3, #1
 8004cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc6:	693a      	ldr	r2, [r7, #16]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f003 0303 	and.w	r3, r3, #3
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d123      	bne.n	8004d26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	08da      	lsrs	r2, r3, #3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	3208      	adds	r2, #8
 8004ce6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f003 0307 	and.w	r3, r3, #7
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	220f      	movs	r2, #15
 8004cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfa:	43db      	mvns	r3, r3
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	4013      	ands	r3, r2
 8004d00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	691a      	ldr	r2, [r3, #16]
 8004d06:	697b      	ldr	r3, [r7, #20]
 8004d08:	f003 0307 	and.w	r3, r3, #7
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d12:	693a      	ldr	r2, [r7, #16]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	08da      	lsrs	r2, r3, #3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	3208      	adds	r2, #8
 8004d20:	6939      	ldr	r1, [r7, #16]
 8004d22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	005b      	lsls	r3, r3, #1
 8004d30:	2203      	movs	r2, #3
 8004d32:	fa02 f303 	lsl.w	r3, r2, r3
 8004d36:	43db      	mvns	r3, r3
 8004d38:	693a      	ldr	r2, [r7, #16]
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	f003 0203 	and.w	r2, r3, #3
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	005b      	lsls	r3, r3, #1
 8004d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4e:	693a      	ldr	r2, [r7, #16]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	693a      	ldr	r2, [r7, #16]
 8004d58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	f000 80a0 	beq.w	8004ea8 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d68:	4b58      	ldr	r3, [pc, #352]	; (8004ecc <HAL_GPIO_Init+0x2d8>)
 8004d6a:	699b      	ldr	r3, [r3, #24]
 8004d6c:	4a57      	ldr	r2, [pc, #348]	; (8004ecc <HAL_GPIO_Init+0x2d8>)
 8004d6e:	f043 0301 	orr.w	r3, r3, #1
 8004d72:	6193      	str	r3, [r2, #24]
 8004d74:	4b55      	ldr	r3, [pc, #340]	; (8004ecc <HAL_GPIO_Init+0x2d8>)
 8004d76:	699b      	ldr	r3, [r3, #24]
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	60bb      	str	r3, [r7, #8]
 8004d7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004d80:	4a53      	ldr	r2, [pc, #332]	; (8004ed0 <HAL_GPIO_Init+0x2dc>)
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	089b      	lsrs	r3, r3, #2
 8004d86:	3302      	adds	r3, #2
 8004d88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	f003 0303 	and.w	r3, r3, #3
 8004d94:	009b      	lsls	r3, r3, #2
 8004d96:	220f      	movs	r2, #15
 8004d98:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9c:	43db      	mvns	r3, r3
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	4013      	ands	r3, r2
 8004da2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004daa:	d019      	beq.n	8004de0 <HAL_GPIO_Init+0x1ec>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a49      	ldr	r2, [pc, #292]	; (8004ed4 <HAL_GPIO_Init+0x2e0>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d013      	beq.n	8004ddc <HAL_GPIO_Init+0x1e8>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a48      	ldr	r2, [pc, #288]	; (8004ed8 <HAL_GPIO_Init+0x2e4>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d00d      	beq.n	8004dd8 <HAL_GPIO_Init+0x1e4>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a47      	ldr	r2, [pc, #284]	; (8004edc <HAL_GPIO_Init+0x2e8>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d007      	beq.n	8004dd4 <HAL_GPIO_Init+0x1e0>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a46      	ldr	r2, [pc, #280]	; (8004ee0 <HAL_GPIO_Init+0x2ec>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d101      	bne.n	8004dd0 <HAL_GPIO_Init+0x1dc>
 8004dcc:	2304      	movs	r3, #4
 8004dce:	e008      	b.n	8004de2 <HAL_GPIO_Init+0x1ee>
 8004dd0:	2305      	movs	r3, #5
 8004dd2:	e006      	b.n	8004de2 <HAL_GPIO_Init+0x1ee>
 8004dd4:	2303      	movs	r3, #3
 8004dd6:	e004      	b.n	8004de2 <HAL_GPIO_Init+0x1ee>
 8004dd8:	2302      	movs	r3, #2
 8004dda:	e002      	b.n	8004de2 <HAL_GPIO_Init+0x1ee>
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e000      	b.n	8004de2 <HAL_GPIO_Init+0x1ee>
 8004de0:	2300      	movs	r3, #0
 8004de2:	697a      	ldr	r2, [r7, #20]
 8004de4:	f002 0203 	and.w	r2, r2, #3
 8004de8:	0092      	lsls	r2, r2, #2
 8004dea:	4093      	lsls	r3, r2
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004df2:	4937      	ldr	r1, [pc, #220]	; (8004ed0 <HAL_GPIO_Init+0x2dc>)
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	089b      	lsrs	r3, r3, #2
 8004df8:	3302      	adds	r3, #2
 8004dfa:	693a      	ldr	r2, [r7, #16]
 8004dfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e00:	4b38      	ldr	r3, [pc, #224]	; (8004ee4 <HAL_GPIO_Init+0x2f0>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	43db      	mvns	r3, r3
 8004e0a:	693a      	ldr	r2, [r7, #16]
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d003      	beq.n	8004e24 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004e1c:	693a      	ldr	r2, [r7, #16]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004e24:	4a2f      	ldr	r2, [pc, #188]	; (8004ee4 <HAL_GPIO_Init+0x2f0>)
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004e2a:	4b2e      	ldr	r3, [pc, #184]	; (8004ee4 <HAL_GPIO_Init+0x2f0>)
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	43db      	mvns	r3, r3
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	4013      	ands	r3, r2
 8004e38:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d003      	beq.n	8004e4e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004e46:	693a      	ldr	r2, [r7, #16]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004e4e:	4a25      	ldr	r2, [pc, #148]	; (8004ee4 <HAL_GPIO_Init+0x2f0>)
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e54:	4b23      	ldr	r3, [pc, #140]	; (8004ee4 <HAL_GPIO_Init+0x2f0>)
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	43db      	mvns	r3, r3
 8004e5e:	693a      	ldr	r2, [r7, #16]
 8004e60:	4013      	ands	r3, r2
 8004e62:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d003      	beq.n	8004e78 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	4313      	orrs	r3, r2
 8004e76:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004e78:	4a1a      	ldr	r2, [pc, #104]	; (8004ee4 <HAL_GPIO_Init+0x2f0>)
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004e7e:	4b19      	ldr	r3, [pc, #100]	; (8004ee4 <HAL_GPIO_Init+0x2f0>)
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	43db      	mvns	r3, r3
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	4013      	ands	r3, r2
 8004e8c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004ea2:	4a10      	ldr	r2, [pc, #64]	; (8004ee4 <HAL_GPIO_Init+0x2f0>)
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	3301      	adds	r3, #1
 8004eac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	f47f aea3 	bne.w	8004c04 <HAL_GPIO_Init+0x10>
  }
}
 8004ebe:	bf00      	nop
 8004ec0:	bf00      	nop
 8004ec2:	371c      	adds	r7, #28
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr
 8004ecc:	40021000 	.word	0x40021000
 8004ed0:	40010000 	.word	0x40010000
 8004ed4:	48000400 	.word	0x48000400
 8004ed8:	48000800 	.word	0x48000800
 8004edc:	48000c00 	.word	0x48000c00
 8004ee0:	48001000 	.word	0x48001000
 8004ee4:	40010400 	.word	0x40010400

08004ee8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b085      	sub	sp, #20
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	691a      	ldr	r2, [r3, #16]
 8004ef8:	887b      	ldrh	r3, [r7, #2]
 8004efa:	4013      	ands	r3, r2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d002      	beq.n	8004f06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f00:	2301      	movs	r3, #1
 8004f02:	73fb      	strb	r3, [r7, #15]
 8004f04:	e001      	b.n	8004f0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f06:	2300      	movs	r3, #0
 8004f08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3714      	adds	r7, #20
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	460b      	mov	r3, r1
 8004f22:	807b      	strh	r3, [r7, #2]
 8004f24:	4613      	mov	r3, r2
 8004f26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f28:	787b      	ldrb	r3, [r7, #1]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d003      	beq.n	8004f36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f2e:	887a      	ldrh	r2, [r7, #2]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f34:	e002      	b.n	8004f3c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f36:	887a      	ldrh	r2, [r7, #2]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004f3c:	bf00      	nop
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004f4e:	af00      	add	r7, sp, #0
 8004f50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f54:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f58:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004f5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f5e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d102      	bne.n	8004f6e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	f001 b823 	b.w	8005fb4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8004f72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	f000 817d 	beq.w	800527e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004f84:	4bbc      	ldr	r3, [pc, #752]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f003 030c 	and.w	r3, r3, #12
 8004f8c:	2b04      	cmp	r3, #4
 8004f8e:	d00c      	beq.n	8004faa <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f90:	4bb9      	ldr	r3, [pc, #740]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f003 030c 	and.w	r3, r3, #12
 8004f98:	2b08      	cmp	r3, #8
 8004f9a:	d15c      	bne.n	8005056 <HAL_RCC_OscConfig+0x10e>
 8004f9c:	4bb6      	ldr	r3, [pc, #728]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fa8:	d155      	bne.n	8005056 <HAL_RCC_OscConfig+0x10e>
 8004faa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004fae:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004fb6:	fa93 f3a3 	rbit	r3, r3
 8004fba:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004fbe:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fc2:	fab3 f383 	clz	r3, r3
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	095b      	lsrs	r3, r3, #5
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	f043 0301 	orr.w	r3, r3, #1
 8004fd0:	b2db      	uxtb	r3, r3
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d102      	bne.n	8004fdc <HAL_RCC_OscConfig+0x94>
 8004fd6:	4ba8      	ldr	r3, [pc, #672]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	e015      	b.n	8005008 <HAL_RCC_OscConfig+0xc0>
 8004fdc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004fe0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fe4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004fe8:	fa93 f3a3 	rbit	r3, r3
 8004fec:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004ff0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ff4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004ff8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004ffc:	fa93 f3a3 	rbit	r3, r3
 8005000:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8005004:	4b9c      	ldr	r3, [pc, #624]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 8005006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005008:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800500c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8005010:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8005014:	fa92 f2a2 	rbit	r2, r2
 8005018:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800501c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8005020:	fab2 f282 	clz	r2, r2
 8005024:	b2d2      	uxtb	r2, r2
 8005026:	f042 0220 	orr.w	r2, r2, #32
 800502a:	b2d2      	uxtb	r2, r2
 800502c:	f002 021f 	and.w	r2, r2, #31
 8005030:	2101      	movs	r1, #1
 8005032:	fa01 f202 	lsl.w	r2, r1, r2
 8005036:	4013      	ands	r3, r2
 8005038:	2b00      	cmp	r3, #0
 800503a:	f000 811f 	beq.w	800527c <HAL_RCC_OscConfig+0x334>
 800503e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005042:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	2b00      	cmp	r3, #0
 800504c:	f040 8116 	bne.w	800527c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	f000 bfaf 	b.w	8005fb4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005056:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800505a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005066:	d106      	bne.n	8005076 <HAL_RCC_OscConfig+0x12e>
 8005068:	4b83      	ldr	r3, [pc, #524]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a82      	ldr	r2, [pc, #520]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 800506e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005072:	6013      	str	r3, [r2, #0]
 8005074:	e036      	b.n	80050e4 <HAL_RCC_OscConfig+0x19c>
 8005076:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800507a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d10c      	bne.n	80050a0 <HAL_RCC_OscConfig+0x158>
 8005086:	4b7c      	ldr	r3, [pc, #496]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a7b      	ldr	r2, [pc, #492]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 800508c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005090:	6013      	str	r3, [r2, #0]
 8005092:	4b79      	ldr	r3, [pc, #484]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a78      	ldr	r2, [pc, #480]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 8005098:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800509c:	6013      	str	r3, [r2, #0]
 800509e:	e021      	b.n	80050e4 <HAL_RCC_OscConfig+0x19c>
 80050a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050a4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80050b0:	d10c      	bne.n	80050cc <HAL_RCC_OscConfig+0x184>
 80050b2:	4b71      	ldr	r3, [pc, #452]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a70      	ldr	r2, [pc, #448]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 80050b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050bc:	6013      	str	r3, [r2, #0]
 80050be:	4b6e      	ldr	r3, [pc, #440]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a6d      	ldr	r2, [pc, #436]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 80050c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050c8:	6013      	str	r3, [r2, #0]
 80050ca:	e00b      	b.n	80050e4 <HAL_RCC_OscConfig+0x19c>
 80050cc:	4b6a      	ldr	r3, [pc, #424]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a69      	ldr	r2, [pc, #420]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 80050d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050d6:	6013      	str	r3, [r2, #0]
 80050d8:	4b67      	ldr	r3, [pc, #412]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a66      	ldr	r2, [pc, #408]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 80050de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80050e2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80050e4:	4b64      	ldr	r3, [pc, #400]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 80050e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050e8:	f023 020f 	bic.w	r2, r3, #15
 80050ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80050f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	495f      	ldr	r1, [pc, #380]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 80050fa:	4313      	orrs	r3, r2
 80050fc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005102:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d059      	beq.n	80051c2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800510e:	f7fd fd17 	bl	8002b40 <HAL_GetTick>
 8005112:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005116:	e00a      	b.n	800512e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005118:	f7fd fd12 	bl	8002b40 <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b64      	cmp	r3, #100	; 0x64
 8005126:	d902      	bls.n	800512e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	f000 bf43 	b.w	8005fb4 <HAL_RCC_OscConfig+0x106c>
 800512e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005132:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005136:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800513a:	fa93 f3a3 	rbit	r3, r3
 800513e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8005142:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005146:	fab3 f383 	clz	r3, r3
 800514a:	b2db      	uxtb	r3, r3
 800514c:	095b      	lsrs	r3, r3, #5
 800514e:	b2db      	uxtb	r3, r3
 8005150:	f043 0301 	orr.w	r3, r3, #1
 8005154:	b2db      	uxtb	r3, r3
 8005156:	2b01      	cmp	r3, #1
 8005158:	d102      	bne.n	8005160 <HAL_RCC_OscConfig+0x218>
 800515a:	4b47      	ldr	r3, [pc, #284]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	e015      	b.n	800518c <HAL_RCC_OscConfig+0x244>
 8005160:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005164:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005168:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800516c:	fa93 f3a3 	rbit	r3, r3
 8005170:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8005174:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005178:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800517c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8005180:	fa93 f3a3 	rbit	r3, r3
 8005184:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8005188:	4b3b      	ldr	r3, [pc, #236]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 800518a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005190:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8005194:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005198:	fa92 f2a2 	rbit	r2, r2
 800519c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80051a0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80051a4:	fab2 f282 	clz	r2, r2
 80051a8:	b2d2      	uxtb	r2, r2
 80051aa:	f042 0220 	orr.w	r2, r2, #32
 80051ae:	b2d2      	uxtb	r2, r2
 80051b0:	f002 021f 	and.w	r2, r2, #31
 80051b4:	2101      	movs	r1, #1
 80051b6:	fa01 f202 	lsl.w	r2, r1, r2
 80051ba:	4013      	ands	r3, r2
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d0ab      	beq.n	8005118 <HAL_RCC_OscConfig+0x1d0>
 80051c0:	e05d      	b.n	800527e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051c2:	f7fd fcbd 	bl	8002b40 <HAL_GetTick>
 80051c6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051ca:	e00a      	b.n	80051e2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051cc:	f7fd fcb8 	bl	8002b40 <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80051d6:	1ad3      	subs	r3, r2, r3
 80051d8:	2b64      	cmp	r3, #100	; 0x64
 80051da:	d902      	bls.n	80051e2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80051dc:	2303      	movs	r3, #3
 80051de:	f000 bee9 	b.w	8005fb4 <HAL_RCC_OscConfig+0x106c>
 80051e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051e6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ea:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80051ee:	fa93 f3a3 	rbit	r3, r3
 80051f2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80051f6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80051fa:	fab3 f383 	clz	r3, r3
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	095b      	lsrs	r3, r3, #5
 8005202:	b2db      	uxtb	r3, r3
 8005204:	f043 0301 	orr.w	r3, r3, #1
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b01      	cmp	r3, #1
 800520c:	d102      	bne.n	8005214 <HAL_RCC_OscConfig+0x2cc>
 800520e:	4b1a      	ldr	r3, [pc, #104]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	e015      	b.n	8005240 <HAL_RCC_OscConfig+0x2f8>
 8005214:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005218:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800521c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8005220:	fa93 f3a3 	rbit	r3, r3
 8005224:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8005228:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800522c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8005230:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8005234:	fa93 f3a3 	rbit	r3, r3
 8005238:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800523c:	4b0e      	ldr	r3, [pc, #56]	; (8005278 <HAL_RCC_OscConfig+0x330>)
 800523e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005240:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005244:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8005248:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800524c:	fa92 f2a2 	rbit	r2, r2
 8005250:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8005254:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8005258:	fab2 f282 	clz	r2, r2
 800525c:	b2d2      	uxtb	r2, r2
 800525e:	f042 0220 	orr.w	r2, r2, #32
 8005262:	b2d2      	uxtb	r2, r2
 8005264:	f002 021f 	and.w	r2, r2, #31
 8005268:	2101      	movs	r1, #1
 800526a:	fa01 f202 	lsl.w	r2, r1, r2
 800526e:	4013      	ands	r3, r2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d1ab      	bne.n	80051cc <HAL_RCC_OscConfig+0x284>
 8005274:	e003      	b.n	800527e <HAL_RCC_OscConfig+0x336>
 8005276:	bf00      	nop
 8005278:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800527c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800527e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005282:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 0302 	and.w	r3, r3, #2
 800528e:	2b00      	cmp	r3, #0
 8005290:	f000 817d 	beq.w	800558e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005294:	4ba6      	ldr	r3, [pc, #664]	; (8005530 <HAL_RCC_OscConfig+0x5e8>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f003 030c 	and.w	r3, r3, #12
 800529c:	2b00      	cmp	r3, #0
 800529e:	d00b      	beq.n	80052b8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80052a0:	4ba3      	ldr	r3, [pc, #652]	; (8005530 <HAL_RCC_OscConfig+0x5e8>)
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	f003 030c 	and.w	r3, r3, #12
 80052a8:	2b08      	cmp	r3, #8
 80052aa:	d172      	bne.n	8005392 <HAL_RCC_OscConfig+0x44a>
 80052ac:	4ba0      	ldr	r3, [pc, #640]	; (8005530 <HAL_RCC_OscConfig+0x5e8>)
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d16c      	bne.n	8005392 <HAL_RCC_OscConfig+0x44a>
 80052b8:	2302      	movs	r3, #2
 80052ba:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052be:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80052c2:	fa93 f3a3 	rbit	r3, r3
 80052c6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80052ca:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052ce:	fab3 f383 	clz	r3, r3
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	095b      	lsrs	r3, r3, #5
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	f043 0301 	orr.w	r3, r3, #1
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d102      	bne.n	80052e8 <HAL_RCC_OscConfig+0x3a0>
 80052e2:	4b93      	ldr	r3, [pc, #588]	; (8005530 <HAL_RCC_OscConfig+0x5e8>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	e013      	b.n	8005310 <HAL_RCC_OscConfig+0x3c8>
 80052e8:	2302      	movs	r3, #2
 80052ea:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ee:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80052f2:	fa93 f3a3 	rbit	r3, r3
 80052f6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80052fa:	2302      	movs	r3, #2
 80052fc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8005300:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8005304:	fa93 f3a3 	rbit	r3, r3
 8005308:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800530c:	4b88      	ldr	r3, [pc, #544]	; (8005530 <HAL_RCC_OscConfig+0x5e8>)
 800530e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005310:	2202      	movs	r2, #2
 8005312:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8005316:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800531a:	fa92 f2a2 	rbit	r2, r2
 800531e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8005322:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8005326:	fab2 f282 	clz	r2, r2
 800532a:	b2d2      	uxtb	r2, r2
 800532c:	f042 0220 	orr.w	r2, r2, #32
 8005330:	b2d2      	uxtb	r2, r2
 8005332:	f002 021f 	and.w	r2, r2, #31
 8005336:	2101      	movs	r1, #1
 8005338:	fa01 f202 	lsl.w	r2, r1, r2
 800533c:	4013      	ands	r3, r2
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00a      	beq.n	8005358 <HAL_RCC_OscConfig+0x410>
 8005342:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005346:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	691b      	ldr	r3, [r3, #16]
 800534e:	2b01      	cmp	r3, #1
 8005350:	d002      	beq.n	8005358 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	f000 be2e 	b.w	8005fb4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005358:	4b75      	ldr	r3, [pc, #468]	; (8005530 <HAL_RCC_OscConfig+0x5e8>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005360:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005364:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	695b      	ldr	r3, [r3, #20]
 800536c:	21f8      	movs	r1, #248	; 0xf8
 800536e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005372:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8005376:	fa91 f1a1 	rbit	r1, r1
 800537a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800537e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8005382:	fab1 f181 	clz	r1, r1
 8005386:	b2c9      	uxtb	r1, r1
 8005388:	408b      	lsls	r3, r1
 800538a:	4969      	ldr	r1, [pc, #420]	; (8005530 <HAL_RCC_OscConfig+0x5e8>)
 800538c:	4313      	orrs	r3, r2
 800538e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005390:	e0fd      	b.n	800558e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005392:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005396:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	f000 8088 	beq.w	80054b4 <HAL_RCC_OscConfig+0x56c>
 80053a4:	2301      	movs	r3, #1
 80053a6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053aa:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80053ae:	fa93 f3a3 	rbit	r3, r3
 80053b2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80053b6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053ba:	fab3 f383 	clz	r3, r3
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80053c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	461a      	mov	r2, r3
 80053cc:	2301      	movs	r3, #1
 80053ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053d0:	f7fd fbb6 	bl	8002b40 <HAL_GetTick>
 80053d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053d8:	e00a      	b.n	80053f0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053da:	f7fd fbb1 	bl	8002b40 <HAL_GetTick>
 80053de:	4602      	mov	r2, r0
 80053e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d902      	bls.n	80053f0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	f000 bde2 	b.w	8005fb4 <HAL_RCC_OscConfig+0x106c>
 80053f0:	2302      	movs	r3, #2
 80053f2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053f6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80053fa:	fa93 f3a3 	rbit	r3, r3
 80053fe:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8005402:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005406:	fab3 f383 	clz	r3, r3
 800540a:	b2db      	uxtb	r3, r3
 800540c:	095b      	lsrs	r3, r3, #5
 800540e:	b2db      	uxtb	r3, r3
 8005410:	f043 0301 	orr.w	r3, r3, #1
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b01      	cmp	r3, #1
 8005418:	d102      	bne.n	8005420 <HAL_RCC_OscConfig+0x4d8>
 800541a:	4b45      	ldr	r3, [pc, #276]	; (8005530 <HAL_RCC_OscConfig+0x5e8>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	e013      	b.n	8005448 <HAL_RCC_OscConfig+0x500>
 8005420:	2302      	movs	r3, #2
 8005422:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005426:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800542a:	fa93 f3a3 	rbit	r3, r3
 800542e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8005432:	2302      	movs	r3, #2
 8005434:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8005438:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800543c:	fa93 f3a3 	rbit	r3, r3
 8005440:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8005444:	4b3a      	ldr	r3, [pc, #232]	; (8005530 <HAL_RCC_OscConfig+0x5e8>)
 8005446:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005448:	2202      	movs	r2, #2
 800544a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800544e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8005452:	fa92 f2a2 	rbit	r2, r2
 8005456:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800545a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800545e:	fab2 f282 	clz	r2, r2
 8005462:	b2d2      	uxtb	r2, r2
 8005464:	f042 0220 	orr.w	r2, r2, #32
 8005468:	b2d2      	uxtb	r2, r2
 800546a:	f002 021f 	and.w	r2, r2, #31
 800546e:	2101      	movs	r1, #1
 8005470:	fa01 f202 	lsl.w	r2, r1, r2
 8005474:	4013      	ands	r3, r2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d0af      	beq.n	80053da <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800547a:	4b2d      	ldr	r3, [pc, #180]	; (8005530 <HAL_RCC_OscConfig+0x5e8>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005482:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005486:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	695b      	ldr	r3, [r3, #20]
 800548e:	21f8      	movs	r1, #248	; 0xf8
 8005490:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005494:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005498:	fa91 f1a1 	rbit	r1, r1
 800549c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80054a0:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80054a4:	fab1 f181 	clz	r1, r1
 80054a8:	b2c9      	uxtb	r1, r1
 80054aa:	408b      	lsls	r3, r1
 80054ac:	4920      	ldr	r1, [pc, #128]	; (8005530 <HAL_RCC_OscConfig+0x5e8>)
 80054ae:	4313      	orrs	r3, r2
 80054b0:	600b      	str	r3, [r1, #0]
 80054b2:	e06c      	b.n	800558e <HAL_RCC_OscConfig+0x646>
 80054b4:	2301      	movs	r3, #1
 80054b6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ba:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80054be:	fa93 f3a3 	rbit	r3, r3
 80054c2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80054c6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80054ca:	fab3 f383 	clz	r3, r3
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80054d4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	461a      	mov	r2, r3
 80054dc:	2300      	movs	r3, #0
 80054de:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054e0:	f7fd fb2e 	bl	8002b40 <HAL_GetTick>
 80054e4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054e8:	e00a      	b.n	8005500 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80054ea:	f7fd fb29 	bl	8002b40 <HAL_GetTick>
 80054ee:	4602      	mov	r2, r0
 80054f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d902      	bls.n	8005500 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	f000 bd5a 	b.w	8005fb4 <HAL_RCC_OscConfig+0x106c>
 8005500:	2302      	movs	r3, #2
 8005502:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005506:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800550a:	fa93 f3a3 	rbit	r3, r3
 800550e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8005512:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005516:	fab3 f383 	clz	r3, r3
 800551a:	b2db      	uxtb	r3, r3
 800551c:	095b      	lsrs	r3, r3, #5
 800551e:	b2db      	uxtb	r3, r3
 8005520:	f043 0301 	orr.w	r3, r3, #1
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b01      	cmp	r3, #1
 8005528:	d104      	bne.n	8005534 <HAL_RCC_OscConfig+0x5ec>
 800552a:	4b01      	ldr	r3, [pc, #4]	; (8005530 <HAL_RCC_OscConfig+0x5e8>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	e015      	b.n	800555c <HAL_RCC_OscConfig+0x614>
 8005530:	40021000 	.word	0x40021000
 8005534:	2302      	movs	r3, #2
 8005536:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800553a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800553e:	fa93 f3a3 	rbit	r3, r3
 8005542:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005546:	2302      	movs	r3, #2
 8005548:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800554c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005550:	fa93 f3a3 	rbit	r3, r3
 8005554:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005558:	4bc8      	ldr	r3, [pc, #800]	; (800587c <HAL_RCC_OscConfig+0x934>)
 800555a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555c:	2202      	movs	r2, #2
 800555e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005562:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8005566:	fa92 f2a2 	rbit	r2, r2
 800556a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800556e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005572:	fab2 f282 	clz	r2, r2
 8005576:	b2d2      	uxtb	r2, r2
 8005578:	f042 0220 	orr.w	r2, r2, #32
 800557c:	b2d2      	uxtb	r2, r2
 800557e:	f002 021f 	and.w	r2, r2, #31
 8005582:	2101      	movs	r1, #1
 8005584:	fa01 f202 	lsl.w	r2, r1, r2
 8005588:	4013      	ands	r3, r2
 800558a:	2b00      	cmp	r3, #0
 800558c:	d1ad      	bne.n	80054ea <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800558e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005592:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0308 	and.w	r3, r3, #8
 800559e:	2b00      	cmp	r3, #0
 80055a0:	f000 8110 	beq.w	80057c4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80055a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80055a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	699b      	ldr	r3, [r3, #24]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d079      	beq.n	80056a8 <HAL_RCC_OscConfig+0x760>
 80055b4:	2301      	movs	r3, #1
 80055b6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80055be:	fa93 f3a3 	rbit	r3, r3
 80055c2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80055c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055ca:	fab3 f383 	clz	r3, r3
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	461a      	mov	r2, r3
 80055d2:	4bab      	ldr	r3, [pc, #684]	; (8005880 <HAL_RCC_OscConfig+0x938>)
 80055d4:	4413      	add	r3, r2
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	461a      	mov	r2, r3
 80055da:	2301      	movs	r3, #1
 80055dc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055de:	f7fd faaf 	bl	8002b40 <HAL_GetTick>
 80055e2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055e6:	e00a      	b.n	80055fe <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055e8:	f7fd faaa 	bl	8002b40 <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	2b02      	cmp	r3, #2
 80055f6:	d902      	bls.n	80055fe <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80055f8:	2303      	movs	r3, #3
 80055fa:	f000 bcdb 	b.w	8005fb4 <HAL_RCC_OscConfig+0x106c>
 80055fe:	2302      	movs	r3, #2
 8005600:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005604:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005608:	fa93 f3a3 	rbit	r3, r3
 800560c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005610:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005614:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005618:	2202      	movs	r2, #2
 800561a:	601a      	str	r2, [r3, #0]
 800561c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005620:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	fa93 f2a3 	rbit	r2, r3
 800562a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800562e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8005632:	601a      	str	r2, [r3, #0]
 8005634:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005638:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800563c:	2202      	movs	r2, #2
 800563e:	601a      	str	r2, [r3, #0]
 8005640:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005644:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	fa93 f2a3 	rbit	r2, r3
 800564e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005652:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005656:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005658:	4b88      	ldr	r3, [pc, #544]	; (800587c <HAL_RCC_OscConfig+0x934>)
 800565a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800565c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005660:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005664:	2102      	movs	r1, #2
 8005666:	6019      	str	r1, [r3, #0]
 8005668:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800566c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	fa93 f1a3 	rbit	r1, r3
 8005676:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800567a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800567e:	6019      	str	r1, [r3, #0]
  return result;
 8005680:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005684:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	fab3 f383 	clz	r3, r3
 800568e:	b2db      	uxtb	r3, r3
 8005690:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005694:	b2db      	uxtb	r3, r3
 8005696:	f003 031f 	and.w	r3, r3, #31
 800569a:	2101      	movs	r1, #1
 800569c:	fa01 f303 	lsl.w	r3, r1, r3
 80056a0:	4013      	ands	r3, r2
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d0a0      	beq.n	80055e8 <HAL_RCC_OscConfig+0x6a0>
 80056a6:	e08d      	b.n	80057c4 <HAL_RCC_OscConfig+0x87c>
 80056a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056ac:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80056b0:	2201      	movs	r2, #1
 80056b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056b8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	fa93 f2a3 	rbit	r2, r3
 80056c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056c6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80056ca:	601a      	str	r2, [r3, #0]
  return result;
 80056cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80056d0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80056d4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056d6:	fab3 f383 	clz	r3, r3
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	461a      	mov	r2, r3
 80056de:	4b68      	ldr	r3, [pc, #416]	; (8005880 <HAL_RCC_OscConfig+0x938>)
 80056e0:	4413      	add	r3, r2
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	461a      	mov	r2, r3
 80056e6:	2300      	movs	r3, #0
 80056e8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80056ea:	f7fd fa29 	bl	8002b40 <HAL_GetTick>
 80056ee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056f2:	e00a      	b.n	800570a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056f4:	f7fd fa24 	bl	8002b40 <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80056fe:	1ad3      	subs	r3, r2, r3
 8005700:	2b02      	cmp	r3, #2
 8005702:	d902      	bls.n	800570a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	f000 bc55 	b.w	8005fb4 <HAL_RCC_OscConfig+0x106c>
 800570a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800570e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005712:	2202      	movs	r2, #2
 8005714:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005716:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800571a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	fa93 f2a3 	rbit	r2, r3
 8005724:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005728:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800572c:	601a      	str	r2, [r3, #0]
 800572e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005732:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005736:	2202      	movs	r2, #2
 8005738:	601a      	str	r2, [r3, #0]
 800573a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800573e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	fa93 f2a3 	rbit	r2, r3
 8005748:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800574c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005750:	601a      	str	r2, [r3, #0]
 8005752:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005756:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800575a:	2202      	movs	r2, #2
 800575c:	601a      	str	r2, [r3, #0]
 800575e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005762:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	fa93 f2a3 	rbit	r2, r3
 800576c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005770:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8005774:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005776:	4b41      	ldr	r3, [pc, #260]	; (800587c <HAL_RCC_OscConfig+0x934>)
 8005778:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800577a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800577e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8005782:	2102      	movs	r1, #2
 8005784:	6019      	str	r1, [r3, #0]
 8005786:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800578a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	fa93 f1a3 	rbit	r1, r3
 8005794:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005798:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800579c:	6019      	str	r1, [r3, #0]
  return result;
 800579e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057a2:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	fab3 f383 	clz	r3, r3
 80057ac:	b2db      	uxtb	r3, r3
 80057ae:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	f003 031f 	and.w	r3, r3, #31
 80057b8:	2101      	movs	r1, #1
 80057ba:	fa01 f303 	lsl.w	r3, r1, r3
 80057be:	4013      	ands	r3, r2
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d197      	bne.n	80056f4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80057c8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0304 	and.w	r3, r3, #4
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	f000 81a1 	beq.w	8005b1c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057da:	2300      	movs	r3, #0
 80057dc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057e0:	4b26      	ldr	r3, [pc, #152]	; (800587c <HAL_RCC_OscConfig+0x934>)
 80057e2:	69db      	ldr	r3, [r3, #28]
 80057e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d116      	bne.n	800581a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057ec:	4b23      	ldr	r3, [pc, #140]	; (800587c <HAL_RCC_OscConfig+0x934>)
 80057ee:	69db      	ldr	r3, [r3, #28]
 80057f0:	4a22      	ldr	r2, [pc, #136]	; (800587c <HAL_RCC_OscConfig+0x934>)
 80057f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057f6:	61d3      	str	r3, [r2, #28]
 80057f8:	4b20      	ldr	r3, [pc, #128]	; (800587c <HAL_RCC_OscConfig+0x934>)
 80057fa:	69db      	ldr	r3, [r3, #28]
 80057fc:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005800:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005804:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005808:	601a      	str	r2, [r3, #0]
 800580a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800580e:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8005812:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005814:	2301      	movs	r3, #1
 8005816:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800581a:	4b1a      	ldr	r3, [pc, #104]	; (8005884 <HAL_RCC_OscConfig+0x93c>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005822:	2b00      	cmp	r3, #0
 8005824:	d11a      	bne.n	800585c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005826:	4b17      	ldr	r3, [pc, #92]	; (8005884 <HAL_RCC_OscConfig+0x93c>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a16      	ldr	r2, [pc, #88]	; (8005884 <HAL_RCC_OscConfig+0x93c>)
 800582c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005830:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005832:	f7fd f985 	bl	8002b40 <HAL_GetTick>
 8005836:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800583a:	e009      	b.n	8005850 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800583c:	f7fd f980 	bl	8002b40 <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	2b64      	cmp	r3, #100	; 0x64
 800584a:	d901      	bls.n	8005850 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800584c:	2303      	movs	r3, #3
 800584e:	e3b1      	b.n	8005fb4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005850:	4b0c      	ldr	r3, [pc, #48]	; (8005884 <HAL_RCC_OscConfig+0x93c>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005858:	2b00      	cmp	r3, #0
 800585a:	d0ef      	beq.n	800583c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800585c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005860:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d10d      	bne.n	8005888 <HAL_RCC_OscConfig+0x940>
 800586c:	4b03      	ldr	r3, [pc, #12]	; (800587c <HAL_RCC_OscConfig+0x934>)
 800586e:	6a1b      	ldr	r3, [r3, #32]
 8005870:	4a02      	ldr	r2, [pc, #8]	; (800587c <HAL_RCC_OscConfig+0x934>)
 8005872:	f043 0301 	orr.w	r3, r3, #1
 8005876:	6213      	str	r3, [r2, #32]
 8005878:	e03c      	b.n	80058f4 <HAL_RCC_OscConfig+0x9ac>
 800587a:	bf00      	nop
 800587c:	40021000 	.word	0x40021000
 8005880:	10908120 	.word	0x10908120
 8005884:	40007000 	.word	0x40007000
 8005888:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800588c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d10c      	bne.n	80058b2 <HAL_RCC_OscConfig+0x96a>
 8005898:	4bc1      	ldr	r3, [pc, #772]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 800589a:	6a1b      	ldr	r3, [r3, #32]
 800589c:	4ac0      	ldr	r2, [pc, #768]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 800589e:	f023 0301 	bic.w	r3, r3, #1
 80058a2:	6213      	str	r3, [r2, #32]
 80058a4:	4bbe      	ldr	r3, [pc, #760]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 80058a6:	6a1b      	ldr	r3, [r3, #32]
 80058a8:	4abd      	ldr	r2, [pc, #756]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 80058aa:	f023 0304 	bic.w	r3, r3, #4
 80058ae:	6213      	str	r3, [r2, #32]
 80058b0:	e020      	b.n	80058f4 <HAL_RCC_OscConfig+0x9ac>
 80058b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	2b05      	cmp	r3, #5
 80058c0:	d10c      	bne.n	80058dc <HAL_RCC_OscConfig+0x994>
 80058c2:	4bb7      	ldr	r3, [pc, #732]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	4ab6      	ldr	r2, [pc, #728]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 80058c8:	f043 0304 	orr.w	r3, r3, #4
 80058cc:	6213      	str	r3, [r2, #32]
 80058ce:	4bb4      	ldr	r3, [pc, #720]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 80058d0:	6a1b      	ldr	r3, [r3, #32]
 80058d2:	4ab3      	ldr	r2, [pc, #716]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 80058d4:	f043 0301 	orr.w	r3, r3, #1
 80058d8:	6213      	str	r3, [r2, #32]
 80058da:	e00b      	b.n	80058f4 <HAL_RCC_OscConfig+0x9ac>
 80058dc:	4bb0      	ldr	r3, [pc, #704]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 80058de:	6a1b      	ldr	r3, [r3, #32]
 80058e0:	4aaf      	ldr	r2, [pc, #700]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 80058e2:	f023 0301 	bic.w	r3, r3, #1
 80058e6:	6213      	str	r3, [r2, #32]
 80058e8:	4bad      	ldr	r3, [pc, #692]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 80058ea:	6a1b      	ldr	r3, [r3, #32]
 80058ec:	4aac      	ldr	r2, [pc, #688]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 80058ee:	f023 0304 	bic.w	r3, r3, #4
 80058f2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80058f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80058f8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	2b00      	cmp	r3, #0
 8005902:	f000 8081 	beq.w	8005a08 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005906:	f7fd f91b 	bl	8002b40 <HAL_GetTick>
 800590a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800590e:	e00b      	b.n	8005928 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005910:	f7fd f916 	bl	8002b40 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005920:	4293      	cmp	r3, r2
 8005922:	d901      	bls.n	8005928 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e345      	b.n	8005fb4 <HAL_RCC_OscConfig+0x106c>
 8005928:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800592c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8005930:	2202      	movs	r2, #2
 8005932:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005934:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005938:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	fa93 f2a3 	rbit	r2, r3
 8005942:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005946:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800594a:	601a      	str	r2, [r3, #0]
 800594c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005950:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005954:	2202      	movs	r2, #2
 8005956:	601a      	str	r2, [r3, #0]
 8005958:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800595c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	fa93 f2a3 	rbit	r2, r3
 8005966:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800596a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800596e:	601a      	str	r2, [r3, #0]
  return result;
 8005970:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005974:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8005978:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800597a:	fab3 f383 	clz	r3, r3
 800597e:	b2db      	uxtb	r3, r3
 8005980:	095b      	lsrs	r3, r3, #5
 8005982:	b2db      	uxtb	r3, r3
 8005984:	f043 0302 	orr.w	r3, r3, #2
 8005988:	b2db      	uxtb	r3, r3
 800598a:	2b02      	cmp	r3, #2
 800598c:	d102      	bne.n	8005994 <HAL_RCC_OscConfig+0xa4c>
 800598e:	4b84      	ldr	r3, [pc, #528]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	e013      	b.n	80059bc <HAL_RCC_OscConfig+0xa74>
 8005994:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005998:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800599c:	2202      	movs	r2, #2
 800599e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059a4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	fa93 f2a3 	rbit	r2, r3
 80059ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80059b2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80059b6:	601a      	str	r2, [r3, #0]
 80059b8:	4b79      	ldr	r3, [pc, #484]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 80059ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059bc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80059c0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80059c4:	2102      	movs	r1, #2
 80059c6:	6011      	str	r1, [r2, #0]
 80059c8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80059cc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80059d0:	6812      	ldr	r2, [r2, #0]
 80059d2:	fa92 f1a2 	rbit	r1, r2
 80059d6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80059da:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80059de:	6011      	str	r1, [r2, #0]
  return result;
 80059e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80059e4:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80059e8:	6812      	ldr	r2, [r2, #0]
 80059ea:	fab2 f282 	clz	r2, r2
 80059ee:	b2d2      	uxtb	r2, r2
 80059f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059f4:	b2d2      	uxtb	r2, r2
 80059f6:	f002 021f 	and.w	r2, r2, #31
 80059fa:	2101      	movs	r1, #1
 80059fc:	fa01 f202 	lsl.w	r2, r1, r2
 8005a00:	4013      	ands	r3, r2
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d084      	beq.n	8005910 <HAL_RCC_OscConfig+0x9c8>
 8005a06:	e07f      	b.n	8005b08 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a08:	f7fd f89a 	bl	8002b40 <HAL_GetTick>
 8005a0c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a10:	e00b      	b.n	8005a2a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a12:	f7fd f895 	bl	8002b40 <HAL_GetTick>
 8005a16:	4602      	mov	r2, r0
 8005a18:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a1c:	1ad3      	subs	r3, r2, r3
 8005a1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d901      	bls.n	8005a2a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	e2c4      	b.n	8005fb4 <HAL_RCC_OscConfig+0x106c>
 8005a2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a2e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005a32:	2202      	movs	r2, #2
 8005a34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a3a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	fa93 f2a3 	rbit	r2, r3
 8005a44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a48:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8005a4c:	601a      	str	r2, [r3, #0]
 8005a4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a52:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005a56:	2202      	movs	r2, #2
 8005a58:	601a      	str	r2, [r3, #0]
 8005a5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a5e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	fa93 f2a3 	rbit	r2, r3
 8005a68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a6c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005a70:	601a      	str	r2, [r3, #0]
  return result;
 8005a72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a76:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8005a7a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a7c:	fab3 f383 	clz	r3, r3
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	095b      	lsrs	r3, r3, #5
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	f043 0302 	orr.w	r3, r3, #2
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	2b02      	cmp	r3, #2
 8005a8e:	d102      	bne.n	8005a96 <HAL_RCC_OscConfig+0xb4e>
 8005a90:	4b43      	ldr	r3, [pc, #268]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 8005a92:	6a1b      	ldr	r3, [r3, #32]
 8005a94:	e013      	b.n	8005abe <HAL_RCC_OscConfig+0xb76>
 8005a96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005a9a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005a9e:	2202      	movs	r2, #2
 8005aa0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005aa6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	fa93 f2a3 	rbit	r2, r3
 8005ab0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ab4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8005ab8:	601a      	str	r2, [r3, #0]
 8005aba:	4b39      	ldr	r3, [pc, #228]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 8005abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005abe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005ac2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005ac6:	2102      	movs	r1, #2
 8005ac8:	6011      	str	r1, [r2, #0]
 8005aca:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005ace:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8005ad2:	6812      	ldr	r2, [r2, #0]
 8005ad4:	fa92 f1a2 	rbit	r1, r2
 8005ad8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005adc:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005ae0:	6011      	str	r1, [r2, #0]
  return result;
 8005ae2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005ae6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8005aea:	6812      	ldr	r2, [r2, #0]
 8005aec:	fab2 f282 	clz	r2, r2
 8005af0:	b2d2      	uxtb	r2, r2
 8005af2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005af6:	b2d2      	uxtb	r2, r2
 8005af8:	f002 021f 	and.w	r2, r2, #31
 8005afc:	2101      	movs	r1, #1
 8005afe:	fa01 f202 	lsl.w	r2, r1, r2
 8005b02:	4013      	ands	r3, r2
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d184      	bne.n	8005a12 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005b08:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d105      	bne.n	8005b1c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b10:	4b23      	ldr	r3, [pc, #140]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 8005b12:	69db      	ldr	r3, [r3, #28]
 8005b14:	4a22      	ldr	r2, [pc, #136]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 8005b16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b1a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b20:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	69db      	ldr	r3, [r3, #28]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	f000 8242 	beq.w	8005fb2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b2e:	4b1c      	ldr	r3, [pc, #112]	; (8005ba0 <HAL_RCC_OscConfig+0xc58>)
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	f003 030c 	and.w	r3, r3, #12
 8005b36:	2b08      	cmp	r3, #8
 8005b38:	f000 8213 	beq.w	8005f62 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b40:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	69db      	ldr	r3, [r3, #28]
 8005b48:	2b02      	cmp	r3, #2
 8005b4a:	f040 8162 	bne.w	8005e12 <HAL_RCC_OscConfig+0xeca>
 8005b4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b52:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005b56:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005b5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b60:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	fa93 f2a3 	rbit	r2, r3
 8005b6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b6e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005b72:	601a      	str	r2, [r3, #0]
  return result;
 8005b74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005b78:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8005b7c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b7e:	fab3 f383 	clz	r3, r3
 8005b82:	b2db      	uxtb	r3, r3
 8005b84:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005b88:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	461a      	mov	r2, r3
 8005b90:	2300      	movs	r3, #0
 8005b92:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b94:	f7fc ffd4 	bl	8002b40 <HAL_GetTick>
 8005b98:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b9c:	e00c      	b.n	8005bb8 <HAL_RCC_OscConfig+0xc70>
 8005b9e:	bf00      	nop
 8005ba0:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ba4:	f7fc ffcc 	bl	8002b40 <HAL_GetTick>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005bae:	1ad3      	subs	r3, r2, r3
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d901      	bls.n	8005bb8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e1fd      	b.n	8005fb4 <HAL_RCC_OscConfig+0x106c>
 8005bb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bbc:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005bc0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005bc4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bca:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	fa93 f2a3 	rbit	r2, r3
 8005bd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005bd8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005bdc:	601a      	str	r2, [r3, #0]
  return result;
 8005bde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005be2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8005be6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005be8:	fab3 f383 	clz	r3, r3
 8005bec:	b2db      	uxtb	r3, r3
 8005bee:	095b      	lsrs	r3, r3, #5
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	f043 0301 	orr.w	r3, r3, #1
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d102      	bne.n	8005c02 <HAL_RCC_OscConfig+0xcba>
 8005bfc:	4bb0      	ldr	r3, [pc, #704]	; (8005ec0 <HAL_RCC_OscConfig+0xf78>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	e027      	b.n	8005c52 <HAL_RCC_OscConfig+0xd0a>
 8005c02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c06:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005c0a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c14:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	fa93 f2a3 	rbit	r2, r3
 8005c1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c22:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8005c26:	601a      	str	r2, [r3, #0]
 8005c28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c2c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005c30:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005c34:	601a      	str	r2, [r3, #0]
 8005c36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c3a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	fa93 f2a3 	rbit	r2, r3
 8005c44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005c48:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8005c4c:	601a      	str	r2, [r3, #0]
 8005c4e:	4b9c      	ldr	r3, [pc, #624]	; (8005ec0 <HAL_RCC_OscConfig+0xf78>)
 8005c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c52:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005c56:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005c5a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005c5e:	6011      	str	r1, [r2, #0]
 8005c60:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005c64:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8005c68:	6812      	ldr	r2, [r2, #0]
 8005c6a:	fa92 f1a2 	rbit	r1, r2
 8005c6e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005c72:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005c76:	6011      	str	r1, [r2, #0]
  return result;
 8005c78:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005c7c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8005c80:	6812      	ldr	r2, [r2, #0]
 8005c82:	fab2 f282 	clz	r2, r2
 8005c86:	b2d2      	uxtb	r2, r2
 8005c88:	f042 0220 	orr.w	r2, r2, #32
 8005c8c:	b2d2      	uxtb	r2, r2
 8005c8e:	f002 021f 	and.w	r2, r2, #31
 8005c92:	2101      	movs	r1, #1
 8005c94:	fa01 f202 	lsl.w	r2, r1, r2
 8005c98:	4013      	ands	r3, r2
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d182      	bne.n	8005ba4 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c9e:	4b88      	ldr	r3, [pc, #544]	; (8005ec0 <HAL_RCC_OscConfig+0xf78>)
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005ca6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005caa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005cb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cb6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	6a1b      	ldr	r3, [r3, #32]
 8005cbe:	430b      	orrs	r3, r1
 8005cc0:	497f      	ldr	r1, [pc, #508]	; (8005ec0 <HAL_RCC_OscConfig+0xf78>)
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	604b      	str	r3, [r1, #4]
 8005cc6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cca:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005cce:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005cd2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cd4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cd8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	fa93 f2a3 	rbit	r2, r3
 8005ce2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ce6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005cea:	601a      	str	r2, [r3, #0]
  return result;
 8005cec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005cf0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8005cf4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005cf6:	fab3 f383 	clz	r3, r3
 8005cfa:	b2db      	uxtb	r3, r3
 8005cfc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005d00:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	461a      	mov	r2, r3
 8005d08:	2301      	movs	r3, #1
 8005d0a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d0c:	f7fc ff18 	bl	8002b40 <HAL_GetTick>
 8005d10:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005d14:	e009      	b.n	8005d2a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d16:	f7fc ff13 	bl	8002b40 <HAL_GetTick>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d901      	bls.n	8005d2a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e144      	b.n	8005fb4 <HAL_RCC_OscConfig+0x106c>
 8005d2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d2e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005d32:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005d36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d3c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	fa93 f2a3 	rbit	r2, r3
 8005d46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d4a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005d4e:	601a      	str	r2, [r3, #0]
  return result;
 8005d50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d54:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8005d58:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005d5a:	fab3 f383 	clz	r3, r3
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	095b      	lsrs	r3, r3, #5
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	f043 0301 	orr.w	r3, r3, #1
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	d102      	bne.n	8005d74 <HAL_RCC_OscConfig+0xe2c>
 8005d6e:	4b54      	ldr	r3, [pc, #336]	; (8005ec0 <HAL_RCC_OscConfig+0xf78>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	e027      	b.n	8005dc4 <HAL_RCC_OscConfig+0xe7c>
 8005d74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d78:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005d7c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005d80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d86:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	fa93 f2a3 	rbit	r2, r3
 8005d90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d94:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8005d98:	601a      	str	r2, [r3, #0]
 8005d9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005d9e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005da2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005da6:	601a      	str	r2, [r3, #0]
 8005da8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005dac:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	fa93 f2a3 	rbit	r2, r3
 8005db6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005dba:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8005dbe:	601a      	str	r2, [r3, #0]
 8005dc0:	4b3f      	ldr	r3, [pc, #252]	; (8005ec0 <HAL_RCC_OscConfig+0xf78>)
 8005dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005dc8:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005dcc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005dd0:	6011      	str	r1, [r2, #0]
 8005dd2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005dd6:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8005dda:	6812      	ldr	r2, [r2, #0]
 8005ddc:	fa92 f1a2 	rbit	r1, r2
 8005de0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005de4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005de8:	6011      	str	r1, [r2, #0]
  return result;
 8005dea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005dee:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8005df2:	6812      	ldr	r2, [r2, #0]
 8005df4:	fab2 f282 	clz	r2, r2
 8005df8:	b2d2      	uxtb	r2, r2
 8005dfa:	f042 0220 	orr.w	r2, r2, #32
 8005dfe:	b2d2      	uxtb	r2, r2
 8005e00:	f002 021f 	and.w	r2, r2, #31
 8005e04:	2101      	movs	r1, #1
 8005e06:	fa01 f202 	lsl.w	r2, r1, r2
 8005e0a:	4013      	ands	r3, r2
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d082      	beq.n	8005d16 <HAL_RCC_OscConfig+0xdce>
 8005e10:	e0cf      	b.n	8005fb2 <HAL_RCC_OscConfig+0x106a>
 8005e12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e16:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005e1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005e1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e24:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	fa93 f2a3 	rbit	r2, r3
 8005e2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e32:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005e36:	601a      	str	r2, [r3, #0]
  return result;
 8005e38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e3c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8005e40:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e42:	fab3 f383 	clz	r3, r3
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005e4c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	461a      	mov	r2, r3
 8005e54:	2300      	movs	r3, #0
 8005e56:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e58:	f7fc fe72 	bl	8002b40 <HAL_GetTick>
 8005e5c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e60:	e009      	b.n	8005e76 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e62:	f7fc fe6d 	bl	8002b40 <HAL_GetTick>
 8005e66:	4602      	mov	r2, r0
 8005e68:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	2b02      	cmp	r3, #2
 8005e70:	d901      	bls.n	8005e76 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e09e      	b.n	8005fb4 <HAL_RCC_OscConfig+0x106c>
 8005e76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e7a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005e7e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005e82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e88:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	fa93 f2a3 	rbit	r2, r3
 8005e92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005e96:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005e9a:	601a      	str	r2, [r3, #0]
  return result;
 8005e9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ea0:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8005ea4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ea6:	fab3 f383 	clz	r3, r3
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	095b      	lsrs	r3, r3, #5
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	f043 0301 	orr.w	r3, r3, #1
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	2b01      	cmp	r3, #1
 8005eb8:	d104      	bne.n	8005ec4 <HAL_RCC_OscConfig+0xf7c>
 8005eba:	4b01      	ldr	r3, [pc, #4]	; (8005ec0 <HAL_RCC_OscConfig+0xf78>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	e029      	b.n	8005f14 <HAL_RCC_OscConfig+0xfcc>
 8005ec0:	40021000 	.word	0x40021000
 8005ec4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ec8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005ecc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ed0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ed2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ed6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	fa93 f2a3 	rbit	r2, r3
 8005ee0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005ee4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8005ee8:	601a      	str	r2, [r3, #0]
 8005eea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005eee:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005ef2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ef6:	601a      	str	r2, [r3, #0]
 8005ef8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005efc:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	fa93 f2a3 	rbit	r2, r3
 8005f06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f0a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8005f0e:	601a      	str	r2, [r3, #0]
 8005f10:	4b2b      	ldr	r3, [pc, #172]	; (8005fc0 <HAL_RCC_OscConfig+0x1078>)
 8005f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f14:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005f18:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005f1c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005f20:	6011      	str	r1, [r2, #0]
 8005f22:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005f26:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8005f2a:	6812      	ldr	r2, [r2, #0]
 8005f2c:	fa92 f1a2 	rbit	r1, r2
 8005f30:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005f34:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005f38:	6011      	str	r1, [r2, #0]
  return result;
 8005f3a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8005f3e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8005f42:	6812      	ldr	r2, [r2, #0]
 8005f44:	fab2 f282 	clz	r2, r2
 8005f48:	b2d2      	uxtb	r2, r2
 8005f4a:	f042 0220 	orr.w	r2, r2, #32
 8005f4e:	b2d2      	uxtb	r2, r2
 8005f50:	f002 021f 	and.w	r2, r2, #31
 8005f54:	2101      	movs	r1, #1
 8005f56:	fa01 f202 	lsl.w	r2, r1, r2
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d180      	bne.n	8005e62 <HAL_RCC_OscConfig+0xf1a>
 8005f60:	e027      	b.n	8005fb2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f66:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	69db      	ldr	r3, [r3, #28]
 8005f6e:	2b01      	cmp	r3, #1
 8005f70:	d101      	bne.n	8005f76 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e01e      	b.n	8005fb4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005f76:	4b12      	ldr	r3, [pc, #72]	; (8005fc0 <HAL_RCC_OscConfig+0x1078>)
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005f7e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005f82:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005f86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005f8a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	6a1b      	ldr	r3, [r3, #32]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d10b      	bne.n	8005fae <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005f96:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005f9a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005f9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8005fa2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d001      	beq.n	8005fb2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	e000      	b.n	8005fb4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8005fb2:	2300      	movs	r3, #0
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	bf00      	nop
 8005fc0:	40021000 	.word	0x40021000

08005fc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b09e      	sub	sp, #120	; 0x78
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
 8005fcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d101      	bne.n	8005fdc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e162      	b.n	80062a2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005fdc:	4b90      	ldr	r3, [pc, #576]	; (8006220 <HAL_RCC_ClockConfig+0x25c>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f003 0307 	and.w	r3, r3, #7
 8005fe4:	683a      	ldr	r2, [r7, #0]
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d910      	bls.n	800600c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fea:	4b8d      	ldr	r3, [pc, #564]	; (8006220 <HAL_RCC_ClockConfig+0x25c>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f023 0207 	bic.w	r2, r3, #7
 8005ff2:	498b      	ldr	r1, [pc, #556]	; (8006220 <HAL_RCC_ClockConfig+0x25c>)
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ffa:	4b89      	ldr	r3, [pc, #548]	; (8006220 <HAL_RCC_ClockConfig+0x25c>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f003 0307 	and.w	r3, r3, #7
 8006002:	683a      	ldr	r2, [r7, #0]
 8006004:	429a      	cmp	r2, r3
 8006006:	d001      	beq.n	800600c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	e14a      	b.n	80062a2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 0302 	and.w	r3, r3, #2
 8006014:	2b00      	cmp	r3, #0
 8006016:	d008      	beq.n	800602a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006018:	4b82      	ldr	r3, [pc, #520]	; (8006224 <HAL_RCC_ClockConfig+0x260>)
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	497f      	ldr	r1, [pc, #508]	; (8006224 <HAL_RCC_ClockConfig+0x260>)
 8006026:	4313      	orrs	r3, r2
 8006028:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f003 0301 	and.w	r3, r3, #1
 8006032:	2b00      	cmp	r3, #0
 8006034:	f000 80dc 	beq.w	80061f0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	2b01      	cmp	r3, #1
 800603e:	d13c      	bne.n	80060ba <HAL_RCC_ClockConfig+0xf6>
 8006040:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006044:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006046:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006048:	fa93 f3a3 	rbit	r3, r3
 800604c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800604e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006050:	fab3 f383 	clz	r3, r3
 8006054:	b2db      	uxtb	r3, r3
 8006056:	095b      	lsrs	r3, r3, #5
 8006058:	b2db      	uxtb	r3, r3
 800605a:	f043 0301 	orr.w	r3, r3, #1
 800605e:	b2db      	uxtb	r3, r3
 8006060:	2b01      	cmp	r3, #1
 8006062:	d102      	bne.n	800606a <HAL_RCC_ClockConfig+0xa6>
 8006064:	4b6f      	ldr	r3, [pc, #444]	; (8006224 <HAL_RCC_ClockConfig+0x260>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	e00f      	b.n	800608a <HAL_RCC_ClockConfig+0xc6>
 800606a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800606e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006070:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006072:	fa93 f3a3 	rbit	r3, r3
 8006076:	667b      	str	r3, [r7, #100]	; 0x64
 8006078:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800607c:	663b      	str	r3, [r7, #96]	; 0x60
 800607e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006080:	fa93 f3a3 	rbit	r3, r3
 8006084:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006086:	4b67      	ldr	r3, [pc, #412]	; (8006224 <HAL_RCC_ClockConfig+0x260>)
 8006088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800608e:	65ba      	str	r2, [r7, #88]	; 0x58
 8006090:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006092:	fa92 f2a2 	rbit	r2, r2
 8006096:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8006098:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800609a:	fab2 f282 	clz	r2, r2
 800609e:	b2d2      	uxtb	r2, r2
 80060a0:	f042 0220 	orr.w	r2, r2, #32
 80060a4:	b2d2      	uxtb	r2, r2
 80060a6:	f002 021f 	and.w	r2, r2, #31
 80060aa:	2101      	movs	r1, #1
 80060ac:	fa01 f202 	lsl.w	r2, r1, r2
 80060b0:	4013      	ands	r3, r2
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d17b      	bne.n	80061ae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e0f3      	b.n	80062a2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	2b02      	cmp	r3, #2
 80060c0:	d13c      	bne.n	800613c <HAL_RCC_ClockConfig+0x178>
 80060c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80060c6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060ca:	fa93 f3a3 	rbit	r3, r3
 80060ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80060d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060d2:	fab3 f383 	clz	r3, r3
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	095b      	lsrs	r3, r3, #5
 80060da:	b2db      	uxtb	r3, r3
 80060dc:	f043 0301 	orr.w	r3, r3, #1
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d102      	bne.n	80060ec <HAL_RCC_ClockConfig+0x128>
 80060e6:	4b4f      	ldr	r3, [pc, #316]	; (8006224 <HAL_RCC_ClockConfig+0x260>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	e00f      	b.n	800610c <HAL_RCC_ClockConfig+0x148>
 80060ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80060f0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060f4:	fa93 f3a3 	rbit	r3, r3
 80060f8:	647b      	str	r3, [r7, #68]	; 0x44
 80060fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80060fe:	643b      	str	r3, [r7, #64]	; 0x40
 8006100:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006102:	fa93 f3a3 	rbit	r3, r3
 8006106:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006108:	4b46      	ldr	r3, [pc, #280]	; (8006224 <HAL_RCC_ClockConfig+0x260>)
 800610a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800610c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006110:	63ba      	str	r2, [r7, #56]	; 0x38
 8006112:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006114:	fa92 f2a2 	rbit	r2, r2
 8006118:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800611a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800611c:	fab2 f282 	clz	r2, r2
 8006120:	b2d2      	uxtb	r2, r2
 8006122:	f042 0220 	orr.w	r2, r2, #32
 8006126:	b2d2      	uxtb	r2, r2
 8006128:	f002 021f 	and.w	r2, r2, #31
 800612c:	2101      	movs	r1, #1
 800612e:	fa01 f202 	lsl.w	r2, r1, r2
 8006132:	4013      	ands	r3, r2
 8006134:	2b00      	cmp	r3, #0
 8006136:	d13a      	bne.n	80061ae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006138:	2301      	movs	r3, #1
 800613a:	e0b2      	b.n	80062a2 <HAL_RCC_ClockConfig+0x2de>
 800613c:	2302      	movs	r3, #2
 800613e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006142:	fa93 f3a3 	rbit	r3, r3
 8006146:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800614a:	fab3 f383 	clz	r3, r3
 800614e:	b2db      	uxtb	r3, r3
 8006150:	095b      	lsrs	r3, r3, #5
 8006152:	b2db      	uxtb	r3, r3
 8006154:	f043 0301 	orr.w	r3, r3, #1
 8006158:	b2db      	uxtb	r3, r3
 800615a:	2b01      	cmp	r3, #1
 800615c:	d102      	bne.n	8006164 <HAL_RCC_ClockConfig+0x1a0>
 800615e:	4b31      	ldr	r3, [pc, #196]	; (8006224 <HAL_RCC_ClockConfig+0x260>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	e00d      	b.n	8006180 <HAL_RCC_ClockConfig+0x1bc>
 8006164:	2302      	movs	r3, #2
 8006166:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800616a:	fa93 f3a3 	rbit	r3, r3
 800616e:	627b      	str	r3, [r7, #36]	; 0x24
 8006170:	2302      	movs	r3, #2
 8006172:	623b      	str	r3, [r7, #32]
 8006174:	6a3b      	ldr	r3, [r7, #32]
 8006176:	fa93 f3a3 	rbit	r3, r3
 800617a:	61fb      	str	r3, [r7, #28]
 800617c:	4b29      	ldr	r3, [pc, #164]	; (8006224 <HAL_RCC_ClockConfig+0x260>)
 800617e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006180:	2202      	movs	r2, #2
 8006182:	61ba      	str	r2, [r7, #24]
 8006184:	69ba      	ldr	r2, [r7, #24]
 8006186:	fa92 f2a2 	rbit	r2, r2
 800618a:	617a      	str	r2, [r7, #20]
  return result;
 800618c:	697a      	ldr	r2, [r7, #20]
 800618e:	fab2 f282 	clz	r2, r2
 8006192:	b2d2      	uxtb	r2, r2
 8006194:	f042 0220 	orr.w	r2, r2, #32
 8006198:	b2d2      	uxtb	r2, r2
 800619a:	f002 021f 	and.w	r2, r2, #31
 800619e:	2101      	movs	r1, #1
 80061a0:	fa01 f202 	lsl.w	r2, r1, r2
 80061a4:	4013      	ands	r3, r2
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d101      	bne.n	80061ae <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80061aa:	2301      	movs	r3, #1
 80061ac:	e079      	b.n	80062a2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80061ae:	4b1d      	ldr	r3, [pc, #116]	; (8006224 <HAL_RCC_ClockConfig+0x260>)
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	f023 0203 	bic.w	r2, r3, #3
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	491a      	ldr	r1, [pc, #104]	; (8006224 <HAL_RCC_ClockConfig+0x260>)
 80061bc:	4313      	orrs	r3, r2
 80061be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80061c0:	f7fc fcbe 	bl	8002b40 <HAL_GetTick>
 80061c4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061c6:	e00a      	b.n	80061de <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061c8:	f7fc fcba 	bl	8002b40 <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d901      	bls.n	80061de <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80061da:	2303      	movs	r3, #3
 80061dc:	e061      	b.n	80062a2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80061de:	4b11      	ldr	r3, [pc, #68]	; (8006224 <HAL_RCC_ClockConfig+0x260>)
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	f003 020c 	and.w	r2, r3, #12
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	009b      	lsls	r3, r3, #2
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d1eb      	bne.n	80061c8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80061f0:	4b0b      	ldr	r3, [pc, #44]	; (8006220 <HAL_RCC_ClockConfig+0x25c>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 0307 	and.w	r3, r3, #7
 80061f8:	683a      	ldr	r2, [r7, #0]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d214      	bcs.n	8006228 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061fe:	4b08      	ldr	r3, [pc, #32]	; (8006220 <HAL_RCC_ClockConfig+0x25c>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f023 0207 	bic.w	r2, r3, #7
 8006206:	4906      	ldr	r1, [pc, #24]	; (8006220 <HAL_RCC_ClockConfig+0x25c>)
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	4313      	orrs	r3, r2
 800620c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800620e:	4b04      	ldr	r3, [pc, #16]	; (8006220 <HAL_RCC_ClockConfig+0x25c>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 0307 	and.w	r3, r3, #7
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	429a      	cmp	r2, r3
 800621a:	d005      	beq.n	8006228 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e040      	b.n	80062a2 <HAL_RCC_ClockConfig+0x2de>
 8006220:	40022000 	.word	0x40022000
 8006224:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 0304 	and.w	r3, r3, #4
 8006230:	2b00      	cmp	r3, #0
 8006232:	d008      	beq.n	8006246 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006234:	4b1d      	ldr	r3, [pc, #116]	; (80062ac <HAL_RCC_ClockConfig+0x2e8>)
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	68db      	ldr	r3, [r3, #12]
 8006240:	491a      	ldr	r1, [pc, #104]	; (80062ac <HAL_RCC_ClockConfig+0x2e8>)
 8006242:	4313      	orrs	r3, r2
 8006244:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 0308 	and.w	r3, r3, #8
 800624e:	2b00      	cmp	r3, #0
 8006250:	d009      	beq.n	8006266 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006252:	4b16      	ldr	r3, [pc, #88]	; (80062ac <HAL_RCC_ClockConfig+0x2e8>)
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	691b      	ldr	r3, [r3, #16]
 800625e:	00db      	lsls	r3, r3, #3
 8006260:	4912      	ldr	r1, [pc, #72]	; (80062ac <HAL_RCC_ClockConfig+0x2e8>)
 8006262:	4313      	orrs	r3, r2
 8006264:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006266:	f000 f829 	bl	80062bc <HAL_RCC_GetSysClockFreq>
 800626a:	4601      	mov	r1, r0
 800626c:	4b0f      	ldr	r3, [pc, #60]	; (80062ac <HAL_RCC_ClockConfig+0x2e8>)
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006274:	22f0      	movs	r2, #240	; 0xf0
 8006276:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006278:	693a      	ldr	r2, [r7, #16]
 800627a:	fa92 f2a2 	rbit	r2, r2
 800627e:	60fa      	str	r2, [r7, #12]
  return result;
 8006280:	68fa      	ldr	r2, [r7, #12]
 8006282:	fab2 f282 	clz	r2, r2
 8006286:	b2d2      	uxtb	r2, r2
 8006288:	40d3      	lsrs	r3, r2
 800628a:	4a09      	ldr	r2, [pc, #36]	; (80062b0 <HAL_RCC_ClockConfig+0x2ec>)
 800628c:	5cd3      	ldrb	r3, [r2, r3]
 800628e:	fa21 f303 	lsr.w	r3, r1, r3
 8006292:	4a08      	ldr	r2, [pc, #32]	; (80062b4 <HAL_RCC_ClockConfig+0x2f0>)
 8006294:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8006296:	4b08      	ldr	r3, [pc, #32]	; (80062b8 <HAL_RCC_ClockConfig+0x2f4>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4618      	mov	r0, r3
 800629c:	f7fc fc0c 	bl	8002ab8 <HAL_InitTick>
  
  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3778      	adds	r7, #120	; 0x78
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	40021000 	.word	0x40021000
 80062b0:	0800bec0 	.word	0x0800bec0
 80062b4:	20000000 	.word	0x20000000
 80062b8:	20000004 	.word	0x20000004

080062bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062bc:	b480      	push	{r7}
 80062be:	b08b      	sub	sp, #44	; 0x2c
 80062c0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80062c2:	2300      	movs	r3, #0
 80062c4:	61fb      	str	r3, [r7, #28]
 80062c6:	2300      	movs	r3, #0
 80062c8:	61bb      	str	r3, [r7, #24]
 80062ca:	2300      	movs	r3, #0
 80062cc:	627b      	str	r3, [r7, #36]	; 0x24
 80062ce:	2300      	movs	r3, #0
 80062d0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80062d2:	2300      	movs	r3, #0
 80062d4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80062d6:	4b29      	ldr	r3, [pc, #164]	; (800637c <HAL_RCC_GetSysClockFreq+0xc0>)
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	f003 030c 	and.w	r3, r3, #12
 80062e2:	2b04      	cmp	r3, #4
 80062e4:	d002      	beq.n	80062ec <HAL_RCC_GetSysClockFreq+0x30>
 80062e6:	2b08      	cmp	r3, #8
 80062e8:	d003      	beq.n	80062f2 <HAL_RCC_GetSysClockFreq+0x36>
 80062ea:	e03c      	b.n	8006366 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80062ec:	4b24      	ldr	r3, [pc, #144]	; (8006380 <HAL_RCC_GetSysClockFreq+0xc4>)
 80062ee:	623b      	str	r3, [r7, #32]
      break;
 80062f0:	e03c      	b.n	800636c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80062f8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80062fc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062fe:	68ba      	ldr	r2, [r7, #8]
 8006300:	fa92 f2a2 	rbit	r2, r2
 8006304:	607a      	str	r2, [r7, #4]
  return result;
 8006306:	687a      	ldr	r2, [r7, #4]
 8006308:	fab2 f282 	clz	r2, r2
 800630c:	b2d2      	uxtb	r2, r2
 800630e:	40d3      	lsrs	r3, r2
 8006310:	4a1c      	ldr	r2, [pc, #112]	; (8006384 <HAL_RCC_GetSysClockFreq+0xc8>)
 8006312:	5cd3      	ldrb	r3, [r2, r3]
 8006314:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006316:	4b19      	ldr	r3, [pc, #100]	; (800637c <HAL_RCC_GetSysClockFreq+0xc0>)
 8006318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800631a:	f003 030f 	and.w	r3, r3, #15
 800631e:	220f      	movs	r2, #15
 8006320:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006322:	693a      	ldr	r2, [r7, #16]
 8006324:	fa92 f2a2 	rbit	r2, r2
 8006328:	60fa      	str	r2, [r7, #12]
  return result;
 800632a:	68fa      	ldr	r2, [r7, #12]
 800632c:	fab2 f282 	clz	r2, r2
 8006330:	b2d2      	uxtb	r2, r2
 8006332:	40d3      	lsrs	r3, r2
 8006334:	4a14      	ldr	r2, [pc, #80]	; (8006388 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006336:	5cd3      	ldrb	r3, [r2, r3]
 8006338:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006340:	2b00      	cmp	r3, #0
 8006342:	d008      	beq.n	8006356 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006344:	4a0e      	ldr	r2, [pc, #56]	; (8006380 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	fbb2 f2f3 	udiv	r2, r2, r3
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	fb02 f303 	mul.w	r3, r2, r3
 8006352:	627b      	str	r3, [r7, #36]	; 0x24
 8006354:	e004      	b.n	8006360 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	4a0c      	ldr	r2, [pc, #48]	; (800638c <HAL_RCC_GetSysClockFreq+0xd0>)
 800635a:	fb02 f303 	mul.w	r3, r2, r3
 800635e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006362:	623b      	str	r3, [r7, #32]
      break;
 8006364:	e002      	b.n	800636c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006366:	4b06      	ldr	r3, [pc, #24]	; (8006380 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006368:	623b      	str	r3, [r7, #32]
      break;
 800636a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800636c:	6a3b      	ldr	r3, [r7, #32]
}
 800636e:	4618      	mov	r0, r3
 8006370:	372c      	adds	r7, #44	; 0x2c
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	40021000 	.word	0x40021000
 8006380:	007a1200 	.word	0x007a1200
 8006384:	0800bed8 	.word	0x0800bed8
 8006388:	0800bee8 	.word	0x0800bee8
 800638c:	003d0900 	.word	0x003d0900

08006390 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006390:	b480      	push	{r7}
 8006392:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006394:	4b03      	ldr	r3, [pc, #12]	; (80063a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006396:	681b      	ldr	r3, [r3, #0]
}
 8006398:	4618      	mov	r0, r3
 800639a:	46bd      	mov	sp, r7
 800639c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a0:	4770      	bx	lr
 80063a2:	bf00      	nop
 80063a4:	20000000 	.word	0x20000000

080063a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b082      	sub	sp, #8
 80063ac:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80063ae:	f7ff ffef 	bl	8006390 <HAL_RCC_GetHCLKFreq>
 80063b2:	4601      	mov	r1, r0
 80063b4:	4b0b      	ldr	r3, [pc, #44]	; (80063e4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80063bc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80063c0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	fa92 f2a2 	rbit	r2, r2
 80063c8:	603a      	str	r2, [r7, #0]
  return result;
 80063ca:	683a      	ldr	r2, [r7, #0]
 80063cc:	fab2 f282 	clz	r2, r2
 80063d0:	b2d2      	uxtb	r2, r2
 80063d2:	40d3      	lsrs	r3, r2
 80063d4:	4a04      	ldr	r2, [pc, #16]	; (80063e8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80063d6:	5cd3      	ldrb	r3, [r2, r3]
 80063d8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80063dc:	4618      	mov	r0, r3
 80063de:	3708      	adds	r7, #8
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	40021000 	.word	0x40021000
 80063e8:	0800bed0 	.word	0x0800bed0

080063ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b082      	sub	sp, #8
 80063f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80063f2:	f7ff ffcd 	bl	8006390 <HAL_RCC_GetHCLKFreq>
 80063f6:	4601      	mov	r1, r0
 80063f8:	4b0b      	ldr	r3, [pc, #44]	; (8006428 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8006400:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006404:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	fa92 f2a2 	rbit	r2, r2
 800640c:	603a      	str	r2, [r7, #0]
  return result;
 800640e:	683a      	ldr	r2, [r7, #0]
 8006410:	fab2 f282 	clz	r2, r2
 8006414:	b2d2      	uxtb	r2, r2
 8006416:	40d3      	lsrs	r3, r2
 8006418:	4a04      	ldr	r2, [pc, #16]	; (800642c <HAL_RCC_GetPCLK2Freq+0x40>)
 800641a:	5cd3      	ldrb	r3, [r2, r3]
 800641c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8006420:	4618      	mov	r0, r3
 8006422:	3708      	adds	r7, #8
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}
 8006428:	40021000 	.word	0x40021000
 800642c:	0800bed0 	.word	0x0800bed0

08006430 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b092      	sub	sp, #72	; 0x48
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006438:	2300      	movs	r3, #0
 800643a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800643c:	2300      	movs	r3, #0
 800643e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006440:	2300      	movs	r3, #0
 8006442:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800644e:	2b00      	cmp	r3, #0
 8006450:	f000 80d4 	beq.w	80065fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006454:	4b4e      	ldr	r3, [pc, #312]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006456:	69db      	ldr	r3, [r3, #28]
 8006458:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d10e      	bne.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006460:	4b4b      	ldr	r3, [pc, #300]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006462:	69db      	ldr	r3, [r3, #28]
 8006464:	4a4a      	ldr	r2, [pc, #296]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006466:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800646a:	61d3      	str	r3, [r2, #28]
 800646c:	4b48      	ldr	r3, [pc, #288]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800646e:	69db      	ldr	r3, [r3, #28]
 8006470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006474:	60bb      	str	r3, [r7, #8]
 8006476:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006478:	2301      	movs	r3, #1
 800647a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800647e:	4b45      	ldr	r3, [pc, #276]	; (8006594 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006486:	2b00      	cmp	r3, #0
 8006488:	d118      	bne.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800648a:	4b42      	ldr	r3, [pc, #264]	; (8006594 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a41      	ldr	r2, [pc, #260]	; (8006594 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006490:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006494:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006496:	f7fc fb53 	bl	8002b40 <HAL_GetTick>
 800649a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800649c:	e008      	b.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800649e:	f7fc fb4f 	bl	8002b40 <HAL_GetTick>
 80064a2:	4602      	mov	r2, r0
 80064a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	2b64      	cmp	r3, #100	; 0x64
 80064aa:	d901      	bls.n	80064b0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	e169      	b.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064b0:	4b38      	ldr	r3, [pc, #224]	; (8006594 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d0f0      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80064bc:	4b34      	ldr	r3, [pc, #208]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064be:	6a1b      	ldr	r3, [r3, #32]
 80064c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80064c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	f000 8084 	beq.w	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80064d8:	429a      	cmp	r2, r3
 80064da:	d07c      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80064dc:	4b2c      	ldr	r3, [pc, #176]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064de:	6a1b      	ldr	r3, [r3, #32]
 80064e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80064ea:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ee:	fa93 f3a3 	rbit	r3, r3
 80064f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80064f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80064f6:	fab3 f383 	clz	r3, r3
 80064fa:	b2db      	uxtb	r3, r3
 80064fc:	461a      	mov	r2, r3
 80064fe:	4b26      	ldr	r3, [pc, #152]	; (8006598 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006500:	4413      	add	r3, r2
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	461a      	mov	r2, r3
 8006506:	2301      	movs	r3, #1
 8006508:	6013      	str	r3, [r2, #0]
 800650a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800650e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006512:	fa93 f3a3 	rbit	r3, r3
 8006516:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800651a:	fab3 f383 	clz	r3, r3
 800651e:	b2db      	uxtb	r3, r3
 8006520:	461a      	mov	r2, r3
 8006522:	4b1d      	ldr	r3, [pc, #116]	; (8006598 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006524:	4413      	add	r3, r2
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	461a      	mov	r2, r3
 800652a:	2300      	movs	r3, #0
 800652c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800652e:	4a18      	ldr	r2, [pc, #96]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006530:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006532:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006534:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006536:	f003 0301 	and.w	r3, r3, #1
 800653a:	2b00      	cmp	r3, #0
 800653c:	d04b      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800653e:	f7fc faff 	bl	8002b40 <HAL_GetTick>
 8006542:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006544:	e00a      	b.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006546:	f7fc fafb 	bl	8002b40 <HAL_GetTick>
 800654a:	4602      	mov	r2, r0
 800654c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	f241 3288 	movw	r2, #5000	; 0x1388
 8006554:	4293      	cmp	r3, r2
 8006556:	d901      	bls.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e113      	b.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800655c:	2302      	movs	r3, #2
 800655e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006562:	fa93 f3a3 	rbit	r3, r3
 8006566:	627b      	str	r3, [r7, #36]	; 0x24
 8006568:	2302      	movs	r3, #2
 800656a:	623b      	str	r3, [r7, #32]
 800656c:	6a3b      	ldr	r3, [r7, #32]
 800656e:	fa93 f3a3 	rbit	r3, r3
 8006572:	61fb      	str	r3, [r7, #28]
  return result;
 8006574:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006576:	fab3 f383 	clz	r3, r3
 800657a:	b2db      	uxtb	r3, r3
 800657c:	095b      	lsrs	r3, r3, #5
 800657e:	b2db      	uxtb	r3, r3
 8006580:	f043 0302 	orr.w	r3, r3, #2
 8006584:	b2db      	uxtb	r3, r3
 8006586:	2b02      	cmp	r3, #2
 8006588:	d108      	bne.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800658a:	4b01      	ldr	r3, [pc, #4]	; (8006590 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800658c:	6a1b      	ldr	r3, [r3, #32]
 800658e:	e00d      	b.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8006590:	40021000 	.word	0x40021000
 8006594:	40007000 	.word	0x40007000
 8006598:	10908100 	.word	0x10908100
 800659c:	2302      	movs	r3, #2
 800659e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	fa93 f3a3 	rbit	r3, r3
 80065a6:	617b      	str	r3, [r7, #20]
 80065a8:	4b78      	ldr	r3, [pc, #480]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ac:	2202      	movs	r2, #2
 80065ae:	613a      	str	r2, [r7, #16]
 80065b0:	693a      	ldr	r2, [r7, #16]
 80065b2:	fa92 f2a2 	rbit	r2, r2
 80065b6:	60fa      	str	r2, [r7, #12]
  return result;
 80065b8:	68fa      	ldr	r2, [r7, #12]
 80065ba:	fab2 f282 	clz	r2, r2
 80065be:	b2d2      	uxtb	r2, r2
 80065c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065c4:	b2d2      	uxtb	r2, r2
 80065c6:	f002 021f 	and.w	r2, r2, #31
 80065ca:	2101      	movs	r1, #1
 80065cc:	fa01 f202 	lsl.w	r2, r1, r2
 80065d0:	4013      	ands	r3, r2
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d0b7      	beq.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80065d6:	4b6d      	ldr	r3, [pc, #436]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065d8:	6a1b      	ldr	r3, [r3, #32]
 80065da:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	496a      	ldr	r1, [pc, #424]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065e4:	4313      	orrs	r3, r2
 80065e6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80065e8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d105      	bne.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065f0:	4b66      	ldr	r3, [pc, #408]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065f2:	69db      	ldr	r3, [r3, #28]
 80065f4:	4a65      	ldr	r2, [pc, #404]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80065f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065fa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 0301 	and.w	r3, r3, #1
 8006604:	2b00      	cmp	r3, #0
 8006606:	d008      	beq.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006608:	4b60      	ldr	r3, [pc, #384]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800660a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800660c:	f023 0203 	bic.w	r2, r3, #3
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	495d      	ldr	r1, [pc, #372]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006616:	4313      	orrs	r3, r2
 8006618:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 0302 	and.w	r3, r3, #2
 8006622:	2b00      	cmp	r3, #0
 8006624:	d008      	beq.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006626:	4b59      	ldr	r3, [pc, #356]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800662a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	68db      	ldr	r3, [r3, #12]
 8006632:	4956      	ldr	r1, [pc, #344]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006634:	4313      	orrs	r3, r2
 8006636:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 0304 	and.w	r3, r3, #4
 8006640:	2b00      	cmp	r3, #0
 8006642:	d008      	beq.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006644:	4b51      	ldr	r3, [pc, #324]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006648:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	494e      	ldr	r1, [pc, #312]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006652:	4313      	orrs	r3, r2
 8006654:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 0320 	and.w	r3, r3, #32
 800665e:	2b00      	cmp	r3, #0
 8006660:	d008      	beq.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006662:	4b4a      	ldr	r3, [pc, #296]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006666:	f023 0210 	bic.w	r2, r3, #16
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	69db      	ldr	r3, [r3, #28]
 800666e:	4947      	ldr	r1, [pc, #284]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006670:	4313      	orrs	r3, r2
 8006672:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800667c:	2b00      	cmp	r3, #0
 800667e:	d008      	beq.n	8006692 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006680:	4b42      	ldr	r3, [pc, #264]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800668c:	493f      	ldr	r1, [pc, #252]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800668e:	4313      	orrs	r3, r2
 8006690:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800669a:	2b00      	cmp	r3, #0
 800669c:	d008      	beq.n	80066b0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800669e:	4b3b      	ldr	r3, [pc, #236]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066a2:	f023 0220 	bic.w	r2, r3, #32
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6a1b      	ldr	r3, [r3, #32]
 80066aa:	4938      	ldr	r1, [pc, #224]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066ac:	4313      	orrs	r3, r2
 80066ae:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f003 0308 	and.w	r3, r3, #8
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d008      	beq.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80066bc:	4b33      	ldr	r3, [pc, #204]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	695b      	ldr	r3, [r3, #20]
 80066c8:	4930      	ldr	r1, [pc, #192]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066ca:	4313      	orrs	r3, r2
 80066cc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f003 0310 	and.w	r3, r3, #16
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d008      	beq.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80066da:	4b2c      	ldr	r3, [pc, #176]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066de:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	699b      	ldr	r3, [r3, #24]
 80066e6:	4929      	ldr	r1, [pc, #164]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066e8:	4313      	orrs	r3, r2
 80066ea:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d008      	beq.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80066f8:	4b24      	ldr	r3, [pc, #144]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006704:	4921      	ldr	r1, [pc, #132]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006706:	4313      	orrs	r3, r2
 8006708:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006712:	2b00      	cmp	r3, #0
 8006714:	d008      	beq.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006716:	4b1d      	ldr	r3, [pc, #116]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800671a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006722:	491a      	ldr	r1, [pc, #104]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006724:	4313      	orrs	r3, r2
 8006726:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006730:	2b00      	cmp	r3, #0
 8006732:	d008      	beq.n	8006746 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8006734:	4b15      	ldr	r3, [pc, #84]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006738:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006740:	4912      	ldr	r1, [pc, #72]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006742:	4313      	orrs	r3, r2
 8006744:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800674e:	2b00      	cmp	r3, #0
 8006750:	d008      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006752:	4b0e      	ldr	r3, [pc, #56]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006756:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800675e:	490b      	ldr	r1, [pc, #44]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006760:	4313      	orrs	r3, r2
 8006762:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800676c:	2b00      	cmp	r3, #0
 800676e:	d008      	beq.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006770:	4b06      	ldr	r3, [pc, #24]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006774:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800677c:	4903      	ldr	r1, [pc, #12]	; (800678c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800677e:	4313      	orrs	r3, r2
 8006780:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3748      	adds	r7, #72	; 0x48
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}
 800678c:	40021000 	.word	0x40021000

08006790 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d101      	bne.n	80067a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	e09d      	b.n	80068de <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d108      	bne.n	80067bc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80067b2:	d009      	beq.n	80067c8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	61da      	str	r2, [r3, #28]
 80067ba:	e005      	b.n	80067c8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d106      	bne.n	80067e8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f7fb fd18 	bl	8002218 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2202      	movs	r2, #2
 80067ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	681a      	ldr	r2, [r3, #0]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	68db      	ldr	r3, [r3, #12]
 8006804:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006808:	d902      	bls.n	8006810 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800680a:	2300      	movs	r3, #0
 800680c:	60fb      	str	r3, [r7, #12]
 800680e:	e002      	b.n	8006816 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006810:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006814:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800681e:	d007      	beq.n	8006830 <HAL_SPI_Init+0xa0>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006828:	d002      	beq.n	8006830 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	689b      	ldr	r3, [r3, #8]
 800683c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006840:	431a      	orrs	r2, r3
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	f003 0302 	and.w	r3, r3, #2
 800684a:	431a      	orrs	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	695b      	ldr	r3, [r3, #20]
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	431a      	orrs	r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	699b      	ldr	r3, [r3, #24]
 800685a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800685e:	431a      	orrs	r2, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	69db      	ldr	r3, [r3, #28]
 8006864:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006868:	431a      	orrs	r2, r3
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6a1b      	ldr	r3, [r3, #32]
 800686e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006872:	ea42 0103 	orr.w	r1, r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800687a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	430a      	orrs	r2, r1
 8006884:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	699b      	ldr	r3, [r3, #24]
 800688a:	0c1b      	lsrs	r3, r3, #16
 800688c:	f003 0204 	and.w	r2, r3, #4
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006894:	f003 0310 	and.w	r3, r3, #16
 8006898:	431a      	orrs	r2, r3
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800689e:	f003 0308 	and.w	r3, r3, #8
 80068a2:	431a      	orrs	r2, r3
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	68db      	ldr	r3, [r3, #12]
 80068a8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80068ac:	ea42 0103 	orr.w	r1, r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	430a      	orrs	r2, r1
 80068bc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	69da      	ldr	r2, [r3, #28]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068cc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3710      	adds	r7, #16
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}

080068e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80068e6:	b580      	push	{r7, lr}
 80068e8:	b08a      	sub	sp, #40	; 0x28
 80068ea:	af00      	add	r7, sp, #0
 80068ec:	60f8      	str	r0, [r7, #12]
 80068ee:	60b9      	str	r1, [r7, #8]
 80068f0:	607a      	str	r2, [r7, #4]
 80068f2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80068f4:	2301      	movs	r3, #1
 80068f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80068f8:	2300      	movs	r3, #0
 80068fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006904:	2b01      	cmp	r3, #1
 8006906:	d101      	bne.n	800690c <HAL_SPI_TransmitReceive+0x26>
 8006908:	2302      	movs	r3, #2
 800690a:	e1fb      	b.n	8006d04 <HAL_SPI_TransmitReceive+0x41e>
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006914:	f7fc f914 	bl	8002b40 <HAL_GetTick>
 8006918:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006920:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006928:	887b      	ldrh	r3, [r7, #2]
 800692a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800692c:	887b      	ldrh	r3, [r7, #2]
 800692e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006930:	7efb      	ldrb	r3, [r7, #27]
 8006932:	2b01      	cmp	r3, #1
 8006934:	d00e      	beq.n	8006954 <HAL_SPI_TransmitReceive+0x6e>
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800693c:	d106      	bne.n	800694c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d102      	bne.n	800694c <HAL_SPI_TransmitReceive+0x66>
 8006946:	7efb      	ldrb	r3, [r7, #27]
 8006948:	2b04      	cmp	r3, #4
 800694a:	d003      	beq.n	8006954 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800694c:	2302      	movs	r3, #2
 800694e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006952:	e1cd      	b.n	8006cf0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d005      	beq.n	8006966 <HAL_SPI_TransmitReceive+0x80>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d002      	beq.n	8006966 <HAL_SPI_TransmitReceive+0x80>
 8006960:	887b      	ldrh	r3, [r7, #2]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d103      	bne.n	800696e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800696c:	e1c0      	b.n	8006cf0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006974:	b2db      	uxtb	r3, r3
 8006976:	2b04      	cmp	r3, #4
 8006978:	d003      	beq.n	8006982 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2205      	movs	r2, #5
 800697e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2200      	movs	r2, #0
 8006986:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	887a      	ldrh	r2, [r7, #2]
 8006992:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	887a      	ldrh	r2, [r7, #2]
 800699a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	68ba      	ldr	r2, [r7, #8]
 80069a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	887a      	ldrh	r2, [r7, #2]
 80069a8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	887a      	ldrh	r2, [r7, #2]
 80069ae:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2200      	movs	r2, #0
 80069b4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2200      	movs	r2, #0
 80069ba:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80069c4:	d802      	bhi.n	80069cc <HAL_SPI_TransmitReceive+0xe6>
 80069c6:	8a3b      	ldrh	r3, [r7, #16]
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d908      	bls.n	80069de <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	685a      	ldr	r2, [r3, #4]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80069da:	605a      	str	r2, [r3, #4]
 80069dc:	e007      	b.n	80069ee <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	685a      	ldr	r2, [r3, #4]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80069ec:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069f8:	2b40      	cmp	r3, #64	; 0x40
 80069fa:	d007      	beq.n	8006a0c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	68db      	ldr	r3, [r3, #12]
 8006a10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a14:	d97c      	bls.n	8006b10 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d002      	beq.n	8006a24 <HAL_SPI_TransmitReceive+0x13e>
 8006a1e:	8a7b      	ldrh	r3, [r7, #18]
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d169      	bne.n	8006af8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a28:	881a      	ldrh	r2, [r3, #0]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a34:	1c9a      	adds	r2, r3, #2
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	3b01      	subs	r3, #1
 8006a42:	b29a      	uxth	r2, r3
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a48:	e056      	b.n	8006af8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	f003 0302 	and.w	r3, r3, #2
 8006a54:	2b02      	cmp	r3, #2
 8006a56:	d11b      	bne.n	8006a90 <HAL_SPI_TransmitReceive+0x1aa>
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d016      	beq.n	8006a90 <HAL_SPI_TransmitReceive+0x1aa>
 8006a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d113      	bne.n	8006a90 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a6c:	881a      	ldrh	r2, [r3, #0]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a78:	1c9a      	adds	r2, r3, #2
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	3b01      	subs	r3, #1
 8006a86:	b29a      	uxth	r2, r3
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	689b      	ldr	r3, [r3, #8]
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	2b01      	cmp	r3, #1
 8006a9c:	d11c      	bne.n	8006ad8 <HAL_SPI_TransmitReceive+0x1f2>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d016      	beq.n	8006ad8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	68da      	ldr	r2, [r3, #12]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab4:	b292      	uxth	r2, r2
 8006ab6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006abc:	1c9a      	adds	r2, r3, #2
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	3b01      	subs	r3, #1
 8006acc:	b29a      	uxth	r2, r3
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006ad8:	f7fc f832 	bl	8002b40 <HAL_GetTick>
 8006adc:	4602      	mov	r2, r0
 8006ade:	69fb      	ldr	r3, [r7, #28]
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d807      	bhi.n	8006af8 <HAL_SPI_TransmitReceive+0x212>
 8006ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aee:	d003      	beq.n	8006af8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006af0:	2303      	movs	r3, #3
 8006af2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006af6:	e0fb      	b.n	8006cf0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d1a3      	bne.n	8006a4a <HAL_SPI_TransmitReceive+0x164>
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d19d      	bne.n	8006a4a <HAL_SPI_TransmitReceive+0x164>
 8006b0e:	e0df      	b.n	8006cd0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d003      	beq.n	8006b20 <HAL_SPI_TransmitReceive+0x23a>
 8006b18:	8a7b      	ldrh	r3, [r7, #18]
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	f040 80cb 	bne.w	8006cb6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b24:	b29b      	uxth	r3, r3
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d912      	bls.n	8006b50 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b2e:	881a      	ldrh	r2, [r3, #0]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b3a:	1c9a      	adds	r2, r3, #2
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	3b02      	subs	r3, #2
 8006b48:	b29a      	uxth	r2, r3
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006b4e:	e0b2      	b.n	8006cb6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	330c      	adds	r3, #12
 8006b5a:	7812      	ldrb	r2, [r2, #0]
 8006b5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b62:	1c5a      	adds	r2, r3, #1
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	b29a      	uxth	r2, r3
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b76:	e09e      	b.n	8006cb6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	f003 0302 	and.w	r3, r3, #2
 8006b82:	2b02      	cmp	r3, #2
 8006b84:	d134      	bne.n	8006bf0 <HAL_SPI_TransmitReceive+0x30a>
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d02f      	beq.n	8006bf0 <HAL_SPI_TransmitReceive+0x30a>
 8006b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d12c      	bne.n	8006bf0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d912      	bls.n	8006bc6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ba4:	881a      	ldrh	r2, [r3, #0]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb0:	1c9a      	adds	r2, r3, #2
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	3b02      	subs	r3, #2
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006bc4:	e012      	b.n	8006bec <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	330c      	adds	r3, #12
 8006bd0:	7812      	ldrb	r2, [r2, #0]
 8006bd2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd8:	1c5a      	adds	r2, r3, #1
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	3b01      	subs	r3, #1
 8006be6:	b29a      	uxth	r2, r3
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006bec:	2300      	movs	r3, #0
 8006bee:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	f003 0301 	and.w	r3, r3, #1
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d148      	bne.n	8006c90 <HAL_SPI_TransmitReceive+0x3aa>
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d042      	beq.n	8006c90 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d923      	bls.n	8006c5e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	68da      	ldr	r2, [r3, #12]
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c20:	b292      	uxth	r2, r2
 8006c22:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c28:	1c9a      	adds	r2, r3, #2
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	3b02      	subs	r3, #2
 8006c38:	b29a      	uxth	r2, r3
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	2b01      	cmp	r3, #1
 8006c4a:	d81f      	bhi.n	8006c8c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	685a      	ldr	r2, [r3, #4]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006c5a:	605a      	str	r2, [r3, #4]
 8006c5c:	e016      	b.n	8006c8c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f103 020c 	add.w	r2, r3, #12
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6a:	7812      	ldrb	r2, [r2, #0]
 8006c6c:	b2d2      	uxtb	r2, r2
 8006c6e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c74:	1c5a      	adds	r2, r3, #1
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	3b01      	subs	r3, #1
 8006c84:	b29a      	uxth	r2, r3
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006c90:	f7fb ff56 	bl	8002b40 <HAL_GetTick>
 8006c94:	4602      	mov	r2, r0
 8006c96:	69fb      	ldr	r3, [r7, #28]
 8006c98:	1ad3      	subs	r3, r2, r3
 8006c9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d803      	bhi.n	8006ca8 <HAL_SPI_TransmitReceive+0x3c2>
 8006ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca6:	d102      	bne.n	8006cae <HAL_SPI_TransmitReceive+0x3c8>
 8006ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d103      	bne.n	8006cb6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006cb4:	e01c      	b.n	8006cf0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	f47f af5b 	bne.w	8006b78 <HAL_SPI_TransmitReceive+0x292>
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	f47f af54 	bne.w	8006b78 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cd0:	69fa      	ldr	r2, [r7, #28]
 8006cd2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006cd4:	68f8      	ldr	r0, [r7, #12]
 8006cd6:	f000 f937 	bl	8006f48 <SPI_EndRxTxTransaction>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d006      	beq.n	8006cee <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2220      	movs	r2, #32
 8006cea:	661a      	str	r2, [r3, #96]	; 0x60
 8006cec:	e000      	b.n	8006cf0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006cee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006d00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3728      	adds	r7, #40	; 0x28
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b088      	sub	sp, #32
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	60f8      	str	r0, [r7, #12]
 8006d14:	60b9      	str	r1, [r7, #8]
 8006d16:	603b      	str	r3, [r7, #0]
 8006d18:	4613      	mov	r3, r2
 8006d1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006d1c:	f7fb ff10 	bl	8002b40 <HAL_GetTick>
 8006d20:	4602      	mov	r2, r0
 8006d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d24:	1a9b      	subs	r3, r3, r2
 8006d26:	683a      	ldr	r2, [r7, #0]
 8006d28:	4413      	add	r3, r2
 8006d2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006d2c:	f7fb ff08 	bl	8002b40 <HAL_GetTick>
 8006d30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006d32:	4b39      	ldr	r3, [pc, #228]	; (8006e18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	015b      	lsls	r3, r3, #5
 8006d38:	0d1b      	lsrs	r3, r3, #20
 8006d3a:	69fa      	ldr	r2, [r7, #28]
 8006d3c:	fb02 f303 	mul.w	r3, r2, r3
 8006d40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d42:	e054      	b.n	8006dee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d4a:	d050      	beq.n	8006dee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d4c:	f7fb fef8 	bl	8002b40 <HAL_GetTick>
 8006d50:	4602      	mov	r2, r0
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	1ad3      	subs	r3, r2, r3
 8006d56:	69fa      	ldr	r2, [r7, #28]
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d902      	bls.n	8006d62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006d5c:	69fb      	ldr	r3, [r7, #28]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d13d      	bne.n	8006dde <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	685a      	ldr	r2, [r3, #4]
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006d70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	685b      	ldr	r3, [r3, #4]
 8006d76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d7a:	d111      	bne.n	8006da0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	689b      	ldr	r3, [r3, #8]
 8006d80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d84:	d004      	beq.n	8006d90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d8e:	d107      	bne.n	8006da0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006da4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006da8:	d10f      	bne.n	8006dca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006db8:	601a      	str	r2, [r3, #0]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006dc8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2201      	movs	r2, #1
 8006dce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006dda:	2303      	movs	r3, #3
 8006ddc:	e017      	b.n	8006e0e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006dde:	697b      	ldr	r3, [r7, #20]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d101      	bne.n	8006de8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006de4:	2300      	movs	r3, #0
 8006de6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	3b01      	subs	r3, #1
 8006dec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	689a      	ldr	r2, [r3, #8]
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	4013      	ands	r3, r2
 8006df8:	68ba      	ldr	r2, [r7, #8]
 8006dfa:	429a      	cmp	r2, r3
 8006dfc:	bf0c      	ite	eq
 8006dfe:	2301      	moveq	r3, #1
 8006e00:	2300      	movne	r3, #0
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	461a      	mov	r2, r3
 8006e06:	79fb      	ldrb	r3, [r7, #7]
 8006e08:	429a      	cmp	r2, r3
 8006e0a:	d19b      	bne.n	8006d44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006e0c:	2300      	movs	r3, #0
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	3720      	adds	r7, #32
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}
 8006e16:	bf00      	nop
 8006e18:	20000000 	.word	0x20000000

08006e1c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b08a      	sub	sp, #40	; 0x28
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	60f8      	str	r0, [r7, #12]
 8006e24:	60b9      	str	r1, [r7, #8]
 8006e26:	607a      	str	r2, [r7, #4]
 8006e28:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006e2e:	f7fb fe87 	bl	8002b40 <HAL_GetTick>
 8006e32:	4602      	mov	r2, r0
 8006e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e36:	1a9b      	subs	r3, r3, r2
 8006e38:	683a      	ldr	r2, [r7, #0]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006e3e:	f7fb fe7f 	bl	8002b40 <HAL_GetTick>
 8006e42:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	330c      	adds	r3, #12
 8006e4a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006e4c:	4b3d      	ldr	r3, [pc, #244]	; (8006f44 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006e4e:	681a      	ldr	r2, [r3, #0]
 8006e50:	4613      	mov	r3, r2
 8006e52:	009b      	lsls	r3, r3, #2
 8006e54:	4413      	add	r3, r2
 8006e56:	00da      	lsls	r2, r3, #3
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	0d1b      	lsrs	r3, r3, #20
 8006e5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e5e:	fb02 f303 	mul.w	r3, r2, r3
 8006e62:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006e64:	e060      	b.n	8006f28 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006e6c:	d107      	bne.n	8006e7e <SPI_WaitFifoStateUntilTimeout+0x62>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d104      	bne.n	8006e7e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006e74:	69fb      	ldr	r3, [r7, #28]
 8006e76:	781b      	ldrb	r3, [r3, #0]
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006e7c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e84:	d050      	beq.n	8006f28 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e86:	f7fb fe5b 	bl	8002b40 <HAL_GetTick>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	6a3b      	ldr	r3, [r7, #32]
 8006e8e:	1ad3      	subs	r3, r2, r3
 8006e90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d902      	bls.n	8006e9c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d13d      	bne.n	8006f18 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685a      	ldr	r2, [r3, #4]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006eaa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006eb4:	d111      	bne.n	8006eda <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ebe:	d004      	beq.n	8006eca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ec8:	d107      	bne.n	8006eda <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	681a      	ldr	r2, [r3, #0]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ed8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ede:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ee2:	d10f      	bne.n	8006f04 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ef2:	601a      	str	r2, [r3, #0]
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f02:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2201      	movs	r2, #1
 8006f08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006f14:	2303      	movs	r3, #3
 8006f16:	e010      	b.n	8006f3a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006f18:	69bb      	ldr	r3, [r7, #24]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d101      	bne.n	8006f22 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006f1e:	2300      	movs	r3, #0
 8006f20:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8006f22:	69bb      	ldr	r3, [r7, #24]
 8006f24:	3b01      	subs	r3, #1
 8006f26:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	689a      	ldr	r2, [r3, #8]
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	4013      	ands	r3, r2
 8006f32:	687a      	ldr	r2, [r7, #4]
 8006f34:	429a      	cmp	r2, r3
 8006f36:	d196      	bne.n	8006e66 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006f38:	2300      	movs	r3, #0
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3728      	adds	r7, #40	; 0x28
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}
 8006f42:	bf00      	nop
 8006f44:	20000000 	.word	0x20000000

08006f48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b086      	sub	sp, #24
 8006f4c:	af02      	add	r7, sp, #8
 8006f4e:	60f8      	str	r0, [r7, #12]
 8006f50:	60b9      	str	r1, [r7, #8]
 8006f52:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	9300      	str	r3, [sp, #0]
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006f60:	68f8      	ldr	r0, [r7, #12]
 8006f62:	f7ff ff5b 	bl	8006e1c <SPI_WaitFifoStateUntilTimeout>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d007      	beq.n	8006f7c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f70:	f043 0220 	orr.w	r2, r3, #32
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006f78:	2303      	movs	r3, #3
 8006f7a:	e027      	b.n	8006fcc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	9300      	str	r3, [sp, #0]
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	2200      	movs	r2, #0
 8006f84:	2180      	movs	r1, #128	; 0x80
 8006f86:	68f8      	ldr	r0, [r7, #12]
 8006f88:	f7ff fec0 	bl	8006d0c <SPI_WaitFlagStateUntilTimeout>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d007      	beq.n	8006fa2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f96:	f043 0220 	orr.w	r2, r3, #32
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006f9e:	2303      	movs	r3, #3
 8006fa0:	e014      	b.n	8006fcc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	9300      	str	r3, [sp, #0]
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8006fae:	68f8      	ldr	r0, [r7, #12]
 8006fb0:	f7ff ff34 	bl	8006e1c <SPI_WaitFifoStateUntilTimeout>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d007      	beq.n	8006fca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fbe:	f043 0220 	orr.w	r2, r3, #32
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006fc6:	2303      	movs	r3, #3
 8006fc8:	e000      	b.n	8006fcc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006fca:	2300      	movs	r3, #0
}
 8006fcc:	4618      	mov	r0, r3
 8006fce:	3710      	adds	r7, #16
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}

08006fd4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b082      	sub	sp, #8
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d101      	bne.n	8006fe6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	e049      	b.n	800707a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d106      	bne.n	8007000 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f7fb fbb0 	bl	8002760 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2202      	movs	r2, #2
 8007004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	3304      	adds	r3, #4
 8007010:	4619      	mov	r1, r3
 8007012:	4610      	mov	r0, r2
 8007014:	f000 fa4a 	bl	80074ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007078:	2300      	movs	r3, #0
}
 800707a:	4618      	mov	r0, r3
 800707c:	3708      	adds	r7, #8
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
	...

08007084 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b084      	sub	sp, #16
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
 800708c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d109      	bne.n	80070a8 <HAL_TIM_PWM_Start+0x24>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800709a:	b2db      	uxtb	r3, r3
 800709c:	2b01      	cmp	r3, #1
 800709e:	bf14      	ite	ne
 80070a0:	2301      	movne	r3, #1
 80070a2:	2300      	moveq	r3, #0
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	e03c      	b.n	8007122 <HAL_TIM_PWM_Start+0x9e>
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	2b04      	cmp	r3, #4
 80070ac:	d109      	bne.n	80070c2 <HAL_TIM_PWM_Start+0x3e>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80070b4:	b2db      	uxtb	r3, r3
 80070b6:	2b01      	cmp	r3, #1
 80070b8:	bf14      	ite	ne
 80070ba:	2301      	movne	r3, #1
 80070bc:	2300      	moveq	r3, #0
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	e02f      	b.n	8007122 <HAL_TIM_PWM_Start+0x9e>
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	2b08      	cmp	r3, #8
 80070c6:	d109      	bne.n	80070dc <HAL_TIM_PWM_Start+0x58>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80070ce:	b2db      	uxtb	r3, r3
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	bf14      	ite	ne
 80070d4:	2301      	movne	r3, #1
 80070d6:	2300      	moveq	r3, #0
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	e022      	b.n	8007122 <HAL_TIM_PWM_Start+0x9e>
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	2b0c      	cmp	r3, #12
 80070e0:	d109      	bne.n	80070f6 <HAL_TIM_PWM_Start+0x72>
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80070e8:	b2db      	uxtb	r3, r3
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	bf14      	ite	ne
 80070ee:	2301      	movne	r3, #1
 80070f0:	2300      	moveq	r3, #0
 80070f2:	b2db      	uxtb	r3, r3
 80070f4:	e015      	b.n	8007122 <HAL_TIM_PWM_Start+0x9e>
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	2b10      	cmp	r3, #16
 80070fa:	d109      	bne.n	8007110 <HAL_TIM_PWM_Start+0x8c>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007102:	b2db      	uxtb	r3, r3
 8007104:	2b01      	cmp	r3, #1
 8007106:	bf14      	ite	ne
 8007108:	2301      	movne	r3, #1
 800710a:	2300      	moveq	r3, #0
 800710c:	b2db      	uxtb	r3, r3
 800710e:	e008      	b.n	8007122 <HAL_TIM_PWM_Start+0x9e>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007116:	b2db      	uxtb	r3, r3
 8007118:	2b01      	cmp	r3, #1
 800711a:	bf14      	ite	ne
 800711c:	2301      	movne	r3, #1
 800711e:	2300      	moveq	r3, #0
 8007120:	b2db      	uxtb	r3, r3
 8007122:	2b00      	cmp	r3, #0
 8007124:	d001      	beq.n	800712a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	e097      	b.n	800725a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d104      	bne.n	800713a <HAL_TIM_PWM_Start+0xb6>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2202      	movs	r2, #2
 8007134:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007138:	e023      	b.n	8007182 <HAL_TIM_PWM_Start+0xfe>
 800713a:	683b      	ldr	r3, [r7, #0]
 800713c:	2b04      	cmp	r3, #4
 800713e:	d104      	bne.n	800714a <HAL_TIM_PWM_Start+0xc6>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2202      	movs	r2, #2
 8007144:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007148:	e01b      	b.n	8007182 <HAL_TIM_PWM_Start+0xfe>
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	2b08      	cmp	r3, #8
 800714e:	d104      	bne.n	800715a <HAL_TIM_PWM_Start+0xd6>
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2202      	movs	r2, #2
 8007154:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007158:	e013      	b.n	8007182 <HAL_TIM_PWM_Start+0xfe>
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	2b0c      	cmp	r3, #12
 800715e:	d104      	bne.n	800716a <HAL_TIM_PWM_Start+0xe6>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2202      	movs	r2, #2
 8007164:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007168:	e00b      	b.n	8007182 <HAL_TIM_PWM_Start+0xfe>
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	2b10      	cmp	r3, #16
 800716e:	d104      	bne.n	800717a <HAL_TIM_PWM_Start+0xf6>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2202      	movs	r2, #2
 8007174:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007178:	e003      	b.n	8007182 <HAL_TIM_PWM_Start+0xfe>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2202      	movs	r2, #2
 800717e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	2201      	movs	r2, #1
 8007188:	6839      	ldr	r1, [r7, #0]
 800718a:	4618      	mov	r0, r3
 800718c:	f000 fcf4 	bl	8007b78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a33      	ldr	r2, [pc, #204]	; (8007264 <HAL_TIM_PWM_Start+0x1e0>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d013      	beq.n	80071c2 <HAL_TIM_PWM_Start+0x13e>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a32      	ldr	r2, [pc, #200]	; (8007268 <HAL_TIM_PWM_Start+0x1e4>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d00e      	beq.n	80071c2 <HAL_TIM_PWM_Start+0x13e>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a30      	ldr	r2, [pc, #192]	; (800726c <HAL_TIM_PWM_Start+0x1e8>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d009      	beq.n	80071c2 <HAL_TIM_PWM_Start+0x13e>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a2f      	ldr	r2, [pc, #188]	; (8007270 <HAL_TIM_PWM_Start+0x1ec>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d004      	beq.n	80071c2 <HAL_TIM_PWM_Start+0x13e>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a2d      	ldr	r2, [pc, #180]	; (8007274 <HAL_TIM_PWM_Start+0x1f0>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d101      	bne.n	80071c6 <HAL_TIM_PWM_Start+0x142>
 80071c2:	2301      	movs	r3, #1
 80071c4:	e000      	b.n	80071c8 <HAL_TIM_PWM_Start+0x144>
 80071c6:	2300      	movs	r3, #0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d007      	beq.n	80071dc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80071da:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a20      	ldr	r2, [pc, #128]	; (8007264 <HAL_TIM_PWM_Start+0x1e0>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d018      	beq.n	8007218 <HAL_TIM_PWM_Start+0x194>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071ee:	d013      	beq.n	8007218 <HAL_TIM_PWM_Start+0x194>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a20      	ldr	r2, [pc, #128]	; (8007278 <HAL_TIM_PWM_Start+0x1f4>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d00e      	beq.n	8007218 <HAL_TIM_PWM_Start+0x194>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a1f      	ldr	r2, [pc, #124]	; (800727c <HAL_TIM_PWM_Start+0x1f8>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d009      	beq.n	8007218 <HAL_TIM_PWM_Start+0x194>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a17      	ldr	r2, [pc, #92]	; (8007268 <HAL_TIM_PWM_Start+0x1e4>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d004      	beq.n	8007218 <HAL_TIM_PWM_Start+0x194>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a16      	ldr	r2, [pc, #88]	; (800726c <HAL_TIM_PWM_Start+0x1e8>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d115      	bne.n	8007244 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	689a      	ldr	r2, [r3, #8]
 800721e:	4b18      	ldr	r3, [pc, #96]	; (8007280 <HAL_TIM_PWM_Start+0x1fc>)
 8007220:	4013      	ands	r3, r2
 8007222:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2b06      	cmp	r3, #6
 8007228:	d015      	beq.n	8007256 <HAL_TIM_PWM_Start+0x1d2>
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007230:	d011      	beq.n	8007256 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f042 0201 	orr.w	r2, r2, #1
 8007240:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007242:	e008      	b.n	8007256 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	681a      	ldr	r2, [r3, #0]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f042 0201 	orr.w	r2, r2, #1
 8007252:	601a      	str	r2, [r3, #0]
 8007254:	e000      	b.n	8007258 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007256:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007258:	2300      	movs	r3, #0
}
 800725a:	4618      	mov	r0, r3
 800725c:	3710      	adds	r7, #16
 800725e:	46bd      	mov	sp, r7
 8007260:	bd80      	pop	{r7, pc}
 8007262:	bf00      	nop
 8007264:	40012c00 	.word	0x40012c00
 8007268:	40013400 	.word	0x40013400
 800726c:	40014000 	.word	0x40014000
 8007270:	40014400 	.word	0x40014400
 8007274:	40014800 	.word	0x40014800
 8007278:	40000400 	.word	0x40000400
 800727c:	40000800 	.word	0x40000800
 8007280:	00010007 	.word	0x00010007

08007284 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b086      	sub	sp, #24
 8007288:	af00      	add	r7, sp, #0
 800728a:	60f8      	str	r0, [r7, #12]
 800728c:	60b9      	str	r1, [r7, #8]
 800728e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007290:	2300      	movs	r3, #0
 8007292:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800729a:	2b01      	cmp	r3, #1
 800729c:	d101      	bne.n	80072a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800729e:	2302      	movs	r3, #2
 80072a0:	e0ff      	b.n	80074a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	2201      	movs	r2, #1
 80072a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2b14      	cmp	r3, #20
 80072ae:	f200 80f0 	bhi.w	8007492 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80072b2:	a201      	add	r2, pc, #4	; (adr r2, 80072b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80072b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072b8:	0800730d 	.word	0x0800730d
 80072bc:	08007493 	.word	0x08007493
 80072c0:	08007493 	.word	0x08007493
 80072c4:	08007493 	.word	0x08007493
 80072c8:	0800734d 	.word	0x0800734d
 80072cc:	08007493 	.word	0x08007493
 80072d0:	08007493 	.word	0x08007493
 80072d4:	08007493 	.word	0x08007493
 80072d8:	0800738f 	.word	0x0800738f
 80072dc:	08007493 	.word	0x08007493
 80072e0:	08007493 	.word	0x08007493
 80072e4:	08007493 	.word	0x08007493
 80072e8:	080073cf 	.word	0x080073cf
 80072ec:	08007493 	.word	0x08007493
 80072f0:	08007493 	.word	0x08007493
 80072f4:	08007493 	.word	0x08007493
 80072f8:	08007411 	.word	0x08007411
 80072fc:	08007493 	.word	0x08007493
 8007300:	08007493 	.word	0x08007493
 8007304:	08007493 	.word	0x08007493
 8007308:	08007451 	.word	0x08007451
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68b9      	ldr	r1, [r7, #8]
 8007312:	4618      	mov	r0, r3
 8007314:	f000 f95a 	bl	80075cc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	699a      	ldr	r2, [r3, #24]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f042 0208 	orr.w	r2, r2, #8
 8007326:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	699a      	ldr	r2, [r3, #24]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f022 0204 	bic.w	r2, r2, #4
 8007336:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	6999      	ldr	r1, [r3, #24]
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	691a      	ldr	r2, [r3, #16]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	430a      	orrs	r2, r1
 8007348:	619a      	str	r2, [r3, #24]
      break;
 800734a:	e0a5      	b.n	8007498 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	68b9      	ldr	r1, [r7, #8]
 8007352:	4618      	mov	r0, r3
 8007354:	f000 f9ca 	bl	80076ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	699a      	ldr	r2, [r3, #24]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007366:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	699a      	ldr	r2, [r3, #24]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007376:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	6999      	ldr	r1, [r3, #24]
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	691b      	ldr	r3, [r3, #16]
 8007382:	021a      	lsls	r2, r3, #8
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	430a      	orrs	r2, r1
 800738a:	619a      	str	r2, [r3, #24]
      break;
 800738c:	e084      	b.n	8007498 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	68b9      	ldr	r1, [r7, #8]
 8007394:	4618      	mov	r0, r3
 8007396:	f000 fa33 	bl	8007800 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	69da      	ldr	r2, [r3, #28]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f042 0208 	orr.w	r2, r2, #8
 80073a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	69da      	ldr	r2, [r3, #28]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f022 0204 	bic.w	r2, r2, #4
 80073b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	69d9      	ldr	r1, [r3, #28]
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	691a      	ldr	r2, [r3, #16]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	430a      	orrs	r2, r1
 80073ca:	61da      	str	r2, [r3, #28]
      break;
 80073cc:	e064      	b.n	8007498 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	68b9      	ldr	r1, [r7, #8]
 80073d4:	4618      	mov	r0, r3
 80073d6:	f000 fa9b 	bl	8007910 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	69da      	ldr	r2, [r3, #28]
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	69da      	ldr	r2, [r3, #28]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	69d9      	ldr	r1, [r3, #28]
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	691b      	ldr	r3, [r3, #16]
 8007404:	021a      	lsls	r2, r3, #8
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	430a      	orrs	r2, r1
 800740c:	61da      	str	r2, [r3, #28]
      break;
 800740e:	e043      	b.n	8007498 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	68b9      	ldr	r1, [r7, #8]
 8007416:	4618      	mov	r0, r3
 8007418:	f000 fae4 	bl	80079e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f042 0208 	orr.w	r2, r2, #8
 800742a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f022 0204 	bic.w	r2, r2, #4
 800743a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	691a      	ldr	r2, [r3, #16]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	430a      	orrs	r2, r1
 800744c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800744e:	e023      	b.n	8007498 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	68b9      	ldr	r1, [r7, #8]
 8007456:	4618      	mov	r0, r3
 8007458:	f000 fb28 	bl	8007aac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800746a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800747a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	021a      	lsls	r2, r3, #8
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	430a      	orrs	r2, r1
 800748e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007490:	e002      	b.n	8007498 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	75fb      	strb	r3, [r7, #23]
      break;
 8007496:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2200      	movs	r2, #0
 800749c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80074a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3718      	adds	r7, #24
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bd80      	pop	{r7, pc}
 80074aa:	bf00      	nop

080074ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80074ac:	b480      	push	{r7}
 80074ae:	b085      	sub	sp, #20
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	4a3c      	ldr	r2, [pc, #240]	; (80075b0 <TIM_Base_SetConfig+0x104>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d00f      	beq.n	80074e4 <TIM_Base_SetConfig+0x38>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074ca:	d00b      	beq.n	80074e4 <TIM_Base_SetConfig+0x38>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	4a39      	ldr	r2, [pc, #228]	; (80075b4 <TIM_Base_SetConfig+0x108>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d007      	beq.n	80074e4 <TIM_Base_SetConfig+0x38>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	4a38      	ldr	r2, [pc, #224]	; (80075b8 <TIM_Base_SetConfig+0x10c>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d003      	beq.n	80074e4 <TIM_Base_SetConfig+0x38>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	4a37      	ldr	r2, [pc, #220]	; (80075bc <TIM_Base_SetConfig+0x110>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d108      	bne.n	80074f6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a2d      	ldr	r2, [pc, #180]	; (80075b0 <TIM_Base_SetConfig+0x104>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d01b      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007504:	d017      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	4a2a      	ldr	r2, [pc, #168]	; (80075b4 <TIM_Base_SetConfig+0x108>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d013      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	4a29      	ldr	r2, [pc, #164]	; (80075b8 <TIM_Base_SetConfig+0x10c>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d00f      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4a28      	ldr	r2, [pc, #160]	; (80075bc <TIM_Base_SetConfig+0x110>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d00b      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a27      	ldr	r2, [pc, #156]	; (80075c0 <TIM_Base_SetConfig+0x114>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d007      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a26      	ldr	r2, [pc, #152]	; (80075c4 <TIM_Base_SetConfig+0x118>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d003      	beq.n	8007536 <TIM_Base_SetConfig+0x8a>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4a25      	ldr	r2, [pc, #148]	; (80075c8 <TIM_Base_SetConfig+0x11c>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d108      	bne.n	8007548 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800753c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	68db      	ldr	r3, [r3, #12]
 8007542:	68fa      	ldr	r2, [r7, #12]
 8007544:	4313      	orrs	r3, r2
 8007546:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	695b      	ldr	r3, [r3, #20]
 8007552:	4313      	orrs	r3, r2
 8007554:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	68fa      	ldr	r2, [r7, #12]
 800755a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	689a      	ldr	r2, [r3, #8]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	681a      	ldr	r2, [r3, #0]
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4a10      	ldr	r2, [pc, #64]	; (80075b0 <TIM_Base_SetConfig+0x104>)
 8007570:	4293      	cmp	r3, r2
 8007572:	d00f      	beq.n	8007594 <TIM_Base_SetConfig+0xe8>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	4a11      	ldr	r2, [pc, #68]	; (80075bc <TIM_Base_SetConfig+0x110>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d00b      	beq.n	8007594 <TIM_Base_SetConfig+0xe8>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	4a10      	ldr	r2, [pc, #64]	; (80075c0 <TIM_Base_SetConfig+0x114>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d007      	beq.n	8007594 <TIM_Base_SetConfig+0xe8>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	4a0f      	ldr	r2, [pc, #60]	; (80075c4 <TIM_Base_SetConfig+0x118>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d003      	beq.n	8007594 <TIM_Base_SetConfig+0xe8>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	4a0e      	ldr	r2, [pc, #56]	; (80075c8 <TIM_Base_SetConfig+0x11c>)
 8007590:	4293      	cmp	r3, r2
 8007592:	d103      	bne.n	800759c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	691a      	ldr	r2, [r3, #16]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	615a      	str	r2, [r3, #20]
}
 80075a2:	bf00      	nop
 80075a4:	3714      	adds	r7, #20
 80075a6:	46bd      	mov	sp, r7
 80075a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ac:	4770      	bx	lr
 80075ae:	bf00      	nop
 80075b0:	40012c00 	.word	0x40012c00
 80075b4:	40000400 	.word	0x40000400
 80075b8:	40000800 	.word	0x40000800
 80075bc:	40013400 	.word	0x40013400
 80075c0:	40014000 	.word	0x40014000
 80075c4:	40014400 	.word	0x40014400
 80075c8:	40014800 	.word	0x40014800

080075cc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075cc:	b480      	push	{r7}
 80075ce:	b087      	sub	sp, #28
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
 80075d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6a1b      	ldr	r3, [r3, #32]
 80075da:	f023 0201 	bic.w	r2, r3, #1
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6a1b      	ldr	r3, [r3, #32]
 80075e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	699b      	ldr	r3, [r3, #24]
 80075f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	f023 0303 	bic.w	r3, r3, #3
 8007606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	68fa      	ldr	r2, [r7, #12]
 800760e:	4313      	orrs	r3, r2
 8007610:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	f023 0302 	bic.w	r3, r3, #2
 8007618:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	697a      	ldr	r2, [r7, #20]
 8007620:	4313      	orrs	r3, r2
 8007622:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	4a2c      	ldr	r2, [pc, #176]	; (80076d8 <TIM_OC1_SetConfig+0x10c>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d00f      	beq.n	800764c <TIM_OC1_SetConfig+0x80>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	4a2b      	ldr	r2, [pc, #172]	; (80076dc <TIM_OC1_SetConfig+0x110>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d00b      	beq.n	800764c <TIM_OC1_SetConfig+0x80>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	4a2a      	ldr	r2, [pc, #168]	; (80076e0 <TIM_OC1_SetConfig+0x114>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d007      	beq.n	800764c <TIM_OC1_SetConfig+0x80>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	4a29      	ldr	r2, [pc, #164]	; (80076e4 <TIM_OC1_SetConfig+0x118>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d003      	beq.n	800764c <TIM_OC1_SetConfig+0x80>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4a28      	ldr	r2, [pc, #160]	; (80076e8 <TIM_OC1_SetConfig+0x11c>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d10c      	bne.n	8007666 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	f023 0308 	bic.w	r3, r3, #8
 8007652:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	68db      	ldr	r3, [r3, #12]
 8007658:	697a      	ldr	r2, [r7, #20]
 800765a:	4313      	orrs	r3, r2
 800765c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	f023 0304 	bic.w	r3, r3, #4
 8007664:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a1b      	ldr	r2, [pc, #108]	; (80076d8 <TIM_OC1_SetConfig+0x10c>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d00f      	beq.n	800768e <TIM_OC1_SetConfig+0xc2>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	4a1a      	ldr	r2, [pc, #104]	; (80076dc <TIM_OC1_SetConfig+0x110>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d00b      	beq.n	800768e <TIM_OC1_SetConfig+0xc2>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	4a19      	ldr	r2, [pc, #100]	; (80076e0 <TIM_OC1_SetConfig+0x114>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d007      	beq.n	800768e <TIM_OC1_SetConfig+0xc2>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	4a18      	ldr	r2, [pc, #96]	; (80076e4 <TIM_OC1_SetConfig+0x118>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d003      	beq.n	800768e <TIM_OC1_SetConfig+0xc2>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a17      	ldr	r2, [pc, #92]	; (80076e8 <TIM_OC1_SetConfig+0x11c>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d111      	bne.n	80076b2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007694:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800769c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800769e:	683b      	ldr	r3, [r7, #0]
 80076a0:	695b      	ldr	r3, [r3, #20]
 80076a2:	693a      	ldr	r2, [r7, #16]
 80076a4:	4313      	orrs	r3, r2
 80076a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	699b      	ldr	r3, [r3, #24]
 80076ac:	693a      	ldr	r2, [r7, #16]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	693a      	ldr	r2, [r7, #16]
 80076b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	68fa      	ldr	r2, [r7, #12]
 80076bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	685a      	ldr	r2, [r3, #4]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	697a      	ldr	r2, [r7, #20]
 80076ca:	621a      	str	r2, [r3, #32]
}
 80076cc:	bf00      	nop
 80076ce:	371c      	adds	r7, #28
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr
 80076d8:	40012c00 	.word	0x40012c00
 80076dc:	40013400 	.word	0x40013400
 80076e0:	40014000 	.word	0x40014000
 80076e4:	40014400 	.word	0x40014400
 80076e8:	40014800 	.word	0x40014800

080076ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b087      	sub	sp, #28
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6a1b      	ldr	r3, [r3, #32]
 80076fa:	f023 0210 	bic.w	r2, r3, #16
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6a1b      	ldr	r3, [r3, #32]
 8007706:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	699b      	ldr	r3, [r3, #24]
 8007712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800771a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800771e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007726:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	021b      	lsls	r3, r3, #8
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	4313      	orrs	r3, r2
 8007732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	f023 0320 	bic.w	r3, r3, #32
 800773a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	011b      	lsls	r3, r3, #4
 8007742:	697a      	ldr	r2, [r7, #20]
 8007744:	4313      	orrs	r3, r2
 8007746:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a28      	ldr	r2, [pc, #160]	; (80077ec <TIM_OC2_SetConfig+0x100>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d003      	beq.n	8007758 <TIM_OC2_SetConfig+0x6c>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	4a27      	ldr	r2, [pc, #156]	; (80077f0 <TIM_OC2_SetConfig+0x104>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d10d      	bne.n	8007774 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800775e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	68db      	ldr	r3, [r3, #12]
 8007764:	011b      	lsls	r3, r3, #4
 8007766:	697a      	ldr	r2, [r7, #20]
 8007768:	4313      	orrs	r3, r2
 800776a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800776c:	697b      	ldr	r3, [r7, #20]
 800776e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007772:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	4a1d      	ldr	r2, [pc, #116]	; (80077ec <TIM_OC2_SetConfig+0x100>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d00f      	beq.n	800779c <TIM_OC2_SetConfig+0xb0>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	4a1c      	ldr	r2, [pc, #112]	; (80077f0 <TIM_OC2_SetConfig+0x104>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d00b      	beq.n	800779c <TIM_OC2_SetConfig+0xb0>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	4a1b      	ldr	r2, [pc, #108]	; (80077f4 <TIM_OC2_SetConfig+0x108>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d007      	beq.n	800779c <TIM_OC2_SetConfig+0xb0>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	4a1a      	ldr	r2, [pc, #104]	; (80077f8 <TIM_OC2_SetConfig+0x10c>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d003      	beq.n	800779c <TIM_OC2_SetConfig+0xb0>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	4a19      	ldr	r2, [pc, #100]	; (80077fc <TIM_OC2_SetConfig+0x110>)
 8007798:	4293      	cmp	r3, r2
 800779a:	d113      	bne.n	80077c4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077a2:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80077aa:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	693a      	ldr	r2, [r7, #16]
 80077b4:	4313      	orrs	r3, r2
 80077b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	699b      	ldr	r3, [r3, #24]
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	693a      	ldr	r2, [r7, #16]
 80077c0:	4313      	orrs	r3, r2
 80077c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	693a      	ldr	r2, [r7, #16]
 80077c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	68fa      	ldr	r2, [r7, #12]
 80077ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	685a      	ldr	r2, [r3, #4]
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	697a      	ldr	r2, [r7, #20]
 80077dc:	621a      	str	r2, [r3, #32]
}
 80077de:	bf00      	nop
 80077e0:	371c      	adds	r7, #28
 80077e2:	46bd      	mov	sp, r7
 80077e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e8:	4770      	bx	lr
 80077ea:	bf00      	nop
 80077ec:	40012c00 	.word	0x40012c00
 80077f0:	40013400 	.word	0x40013400
 80077f4:	40014000 	.word	0x40014000
 80077f8:	40014400 	.word	0x40014400
 80077fc:	40014800 	.word	0x40014800

08007800 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007800:	b480      	push	{r7}
 8007802:	b087      	sub	sp, #28
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6a1b      	ldr	r3, [r3, #32]
 800780e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a1b      	ldr	r3, [r3, #32]
 800781a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	685b      	ldr	r3, [r3, #4]
 8007820:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	69db      	ldr	r3, [r3, #28]
 8007826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800782e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007832:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f023 0303 	bic.w	r3, r3, #3
 800783a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	68fa      	ldr	r2, [r7, #12]
 8007842:	4313      	orrs	r3, r2
 8007844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800784c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	021b      	lsls	r3, r3, #8
 8007854:	697a      	ldr	r2, [r7, #20]
 8007856:	4313      	orrs	r3, r2
 8007858:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a27      	ldr	r2, [pc, #156]	; (80078fc <TIM_OC3_SetConfig+0xfc>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d003      	beq.n	800786a <TIM_OC3_SetConfig+0x6a>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4a26      	ldr	r2, [pc, #152]	; (8007900 <TIM_OC3_SetConfig+0x100>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d10d      	bne.n	8007886 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007870:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	021b      	lsls	r3, r3, #8
 8007878:	697a      	ldr	r2, [r7, #20]
 800787a:	4313      	orrs	r3, r2
 800787c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007884:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	4a1c      	ldr	r2, [pc, #112]	; (80078fc <TIM_OC3_SetConfig+0xfc>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d00f      	beq.n	80078ae <TIM_OC3_SetConfig+0xae>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4a1b      	ldr	r2, [pc, #108]	; (8007900 <TIM_OC3_SetConfig+0x100>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d00b      	beq.n	80078ae <TIM_OC3_SetConfig+0xae>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	4a1a      	ldr	r2, [pc, #104]	; (8007904 <TIM_OC3_SetConfig+0x104>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d007      	beq.n	80078ae <TIM_OC3_SetConfig+0xae>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	4a19      	ldr	r2, [pc, #100]	; (8007908 <TIM_OC3_SetConfig+0x108>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d003      	beq.n	80078ae <TIM_OC3_SetConfig+0xae>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	4a18      	ldr	r2, [pc, #96]	; (800790c <TIM_OC3_SetConfig+0x10c>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d113      	bne.n	80078d6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80078ae:	693b      	ldr	r3, [r7, #16]
 80078b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80078b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	695b      	ldr	r3, [r3, #20]
 80078c2:	011b      	lsls	r3, r3, #4
 80078c4:	693a      	ldr	r2, [r7, #16]
 80078c6:	4313      	orrs	r3, r2
 80078c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	699b      	ldr	r3, [r3, #24]
 80078ce:	011b      	lsls	r3, r3, #4
 80078d0:	693a      	ldr	r2, [r7, #16]
 80078d2:	4313      	orrs	r3, r2
 80078d4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	693a      	ldr	r2, [r7, #16]
 80078da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	68fa      	ldr	r2, [r7, #12]
 80078e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	685a      	ldr	r2, [r3, #4]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	697a      	ldr	r2, [r7, #20]
 80078ee:	621a      	str	r2, [r3, #32]
}
 80078f0:	bf00      	nop
 80078f2:	371c      	adds	r7, #28
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr
 80078fc:	40012c00 	.word	0x40012c00
 8007900:	40013400 	.word	0x40013400
 8007904:	40014000 	.word	0x40014000
 8007908:	40014400 	.word	0x40014400
 800790c:	40014800 	.word	0x40014800

08007910 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007910:	b480      	push	{r7}
 8007912:	b087      	sub	sp, #28
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a1b      	ldr	r3, [r3, #32]
 800791e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6a1b      	ldr	r3, [r3, #32]
 800792a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	69db      	ldr	r3, [r3, #28]
 8007936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800793e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007942:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800794a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	021b      	lsls	r3, r3, #8
 8007952:	68fa      	ldr	r2, [r7, #12]
 8007954:	4313      	orrs	r3, r2
 8007956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800795e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	031b      	lsls	r3, r3, #12
 8007966:	693a      	ldr	r2, [r7, #16]
 8007968:	4313      	orrs	r3, r2
 800796a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	4a18      	ldr	r2, [pc, #96]	; (80079d0 <TIM_OC4_SetConfig+0xc0>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d00f      	beq.n	8007994 <TIM_OC4_SetConfig+0x84>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	4a17      	ldr	r2, [pc, #92]	; (80079d4 <TIM_OC4_SetConfig+0xc4>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d00b      	beq.n	8007994 <TIM_OC4_SetConfig+0x84>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	4a16      	ldr	r2, [pc, #88]	; (80079d8 <TIM_OC4_SetConfig+0xc8>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d007      	beq.n	8007994 <TIM_OC4_SetConfig+0x84>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	4a15      	ldr	r2, [pc, #84]	; (80079dc <TIM_OC4_SetConfig+0xcc>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d003      	beq.n	8007994 <TIM_OC4_SetConfig+0x84>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a14      	ldr	r2, [pc, #80]	; (80079e0 <TIM_OC4_SetConfig+0xd0>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d109      	bne.n	80079a8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800799a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	695b      	ldr	r3, [r3, #20]
 80079a0:	019b      	lsls	r3, r3, #6
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	4313      	orrs	r3, r2
 80079a6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	697a      	ldr	r2, [r7, #20]
 80079ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	68fa      	ldr	r2, [r7, #12]
 80079b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	685a      	ldr	r2, [r3, #4]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	693a      	ldr	r2, [r7, #16]
 80079c0:	621a      	str	r2, [r3, #32]
}
 80079c2:	bf00      	nop
 80079c4:	371c      	adds	r7, #28
 80079c6:	46bd      	mov	sp, r7
 80079c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079cc:	4770      	bx	lr
 80079ce:	bf00      	nop
 80079d0:	40012c00 	.word	0x40012c00
 80079d4:	40013400 	.word	0x40013400
 80079d8:	40014000 	.word	0x40014000
 80079dc:	40014400 	.word	0x40014400
 80079e0:	40014800 	.word	0x40014800

080079e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b087      	sub	sp, #28
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6a1b      	ldr	r3, [r3, #32]
 80079f2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6a1b      	ldr	r3, [r3, #32]
 80079fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68fa      	ldr	r2, [r7, #12]
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007a28:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	041b      	lsls	r3, r3, #16
 8007a30:	693a      	ldr	r2, [r7, #16]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4a17      	ldr	r2, [pc, #92]	; (8007a98 <TIM_OC5_SetConfig+0xb4>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d00f      	beq.n	8007a5e <TIM_OC5_SetConfig+0x7a>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a16      	ldr	r2, [pc, #88]	; (8007a9c <TIM_OC5_SetConfig+0xb8>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d00b      	beq.n	8007a5e <TIM_OC5_SetConfig+0x7a>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4a15      	ldr	r2, [pc, #84]	; (8007aa0 <TIM_OC5_SetConfig+0xbc>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d007      	beq.n	8007a5e <TIM_OC5_SetConfig+0x7a>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4a14      	ldr	r2, [pc, #80]	; (8007aa4 <TIM_OC5_SetConfig+0xc0>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d003      	beq.n	8007a5e <TIM_OC5_SetConfig+0x7a>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	4a13      	ldr	r2, [pc, #76]	; (8007aa8 <TIM_OC5_SetConfig+0xc4>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d109      	bne.n	8007a72 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a64:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	695b      	ldr	r3, [r3, #20]
 8007a6a:	021b      	lsls	r3, r3, #8
 8007a6c:	697a      	ldr	r2, [r7, #20]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	697a      	ldr	r2, [r7, #20]
 8007a76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	68fa      	ldr	r2, [r7, #12]
 8007a7c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	685a      	ldr	r2, [r3, #4]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	693a      	ldr	r2, [r7, #16]
 8007a8a:	621a      	str	r2, [r3, #32]
}
 8007a8c:	bf00      	nop
 8007a8e:	371c      	adds	r7, #28
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr
 8007a98:	40012c00 	.word	0x40012c00
 8007a9c:	40013400 	.word	0x40013400
 8007aa0:	40014000 	.word	0x40014000
 8007aa4:	40014400 	.word	0x40014400
 8007aa8:	40014800 	.word	0x40014800

08007aac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b087      	sub	sp, #28
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a1b      	ldr	r3, [r3, #32]
 8007aba:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6a1b      	ldr	r3, [r3, #32]
 8007ac6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	685b      	ldr	r3, [r3, #4]
 8007acc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ad2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007ada:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	021b      	lsls	r3, r3, #8
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007af2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	051b      	lsls	r3, r3, #20
 8007afa:	693a      	ldr	r2, [r7, #16]
 8007afc:	4313      	orrs	r3, r2
 8007afe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	4a18      	ldr	r2, [pc, #96]	; (8007b64 <TIM_OC6_SetConfig+0xb8>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d00f      	beq.n	8007b28 <TIM_OC6_SetConfig+0x7c>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	4a17      	ldr	r2, [pc, #92]	; (8007b68 <TIM_OC6_SetConfig+0xbc>)
 8007b0c:	4293      	cmp	r3, r2
 8007b0e:	d00b      	beq.n	8007b28 <TIM_OC6_SetConfig+0x7c>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	4a16      	ldr	r2, [pc, #88]	; (8007b6c <TIM_OC6_SetConfig+0xc0>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d007      	beq.n	8007b28 <TIM_OC6_SetConfig+0x7c>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	4a15      	ldr	r2, [pc, #84]	; (8007b70 <TIM_OC6_SetConfig+0xc4>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d003      	beq.n	8007b28 <TIM_OC6_SetConfig+0x7c>
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	4a14      	ldr	r2, [pc, #80]	; (8007b74 <TIM_OC6_SetConfig+0xc8>)
 8007b24:	4293      	cmp	r3, r2
 8007b26:	d109      	bne.n	8007b3c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007b2e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	695b      	ldr	r3, [r3, #20]
 8007b34:	029b      	lsls	r3, r3, #10
 8007b36:	697a      	ldr	r2, [r7, #20]
 8007b38:	4313      	orrs	r3, r2
 8007b3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	697a      	ldr	r2, [r7, #20]
 8007b40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	68fa      	ldr	r2, [r7, #12]
 8007b46:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	685a      	ldr	r2, [r3, #4]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	693a      	ldr	r2, [r7, #16]
 8007b54:	621a      	str	r2, [r3, #32]
}
 8007b56:	bf00      	nop
 8007b58:	371c      	adds	r7, #28
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b60:	4770      	bx	lr
 8007b62:	bf00      	nop
 8007b64:	40012c00 	.word	0x40012c00
 8007b68:	40013400 	.word	0x40013400
 8007b6c:	40014000 	.word	0x40014000
 8007b70:	40014400 	.word	0x40014400
 8007b74:	40014800 	.word	0x40014800

08007b78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b087      	sub	sp, #28
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	f003 031f 	and.w	r3, r3, #31
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007b90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	6a1a      	ldr	r2, [r3, #32]
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	43db      	mvns	r3, r3
 8007b9a:	401a      	ands	r2, r3
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	6a1a      	ldr	r2, [r3, #32]
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	f003 031f 	and.w	r3, r3, #31
 8007baa:	6879      	ldr	r1, [r7, #4]
 8007bac:	fa01 f303 	lsl.w	r3, r1, r3
 8007bb0:	431a      	orrs	r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	621a      	str	r2, [r3, #32]
}
 8007bb6:	bf00      	nop
 8007bb8:	371c      	adds	r7, #28
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr
	...

08007bc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b085      	sub	sp, #20
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	d101      	bne.n	8007bdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007bd8:	2302      	movs	r3, #2
 8007bda:	e063      	b.n	8007ca4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2201      	movs	r2, #1
 8007be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2202      	movs	r2, #2
 8007be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	685b      	ldr	r3, [r3, #4]
 8007bf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a2b      	ldr	r2, [pc, #172]	; (8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d004      	beq.n	8007c10 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a2a      	ldr	r2, [pc, #168]	; (8007cb4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d108      	bne.n	8007c22 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007c16:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	68fa      	ldr	r2, [r7, #12]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c28:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	68fa      	ldr	r2, [r7, #12]
 8007c30:	4313      	orrs	r3, r2
 8007c32:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	68fa      	ldr	r2, [r7, #12]
 8007c3a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a1b      	ldr	r2, [pc, #108]	; (8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d018      	beq.n	8007c78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c4e:	d013      	beq.n	8007c78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a18      	ldr	r2, [pc, #96]	; (8007cb8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d00e      	beq.n	8007c78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a17      	ldr	r2, [pc, #92]	; (8007cbc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d009      	beq.n	8007c78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a12      	ldr	r2, [pc, #72]	; (8007cb4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d004      	beq.n	8007c78 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a13      	ldr	r2, [pc, #76]	; (8007cc0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d10c      	bne.n	8007c92 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c7e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	68ba      	ldr	r2, [r7, #8]
 8007c86:	4313      	orrs	r3, r2
 8007c88:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	68ba      	ldr	r2, [r7, #8]
 8007c90:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2201      	movs	r2, #1
 8007c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ca2:	2300      	movs	r3, #0
}
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	3714      	adds	r7, #20
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr
 8007cb0:	40012c00 	.word	0x40012c00
 8007cb4:	40013400 	.word	0x40013400
 8007cb8:	40000400 	.word	0x40000400
 8007cbc:	40000800 	.word	0x40000800
 8007cc0:	40014000 	.word	0x40014000

08007cc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b082      	sub	sp, #8
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d101      	bne.n	8007cd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	e040      	b.n	8007d58 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d106      	bne.n	8007cec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2200      	movs	r2, #0
 8007ce2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f7fa fe30 	bl	800294c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2224      	movs	r2, #36	; 0x24
 8007cf0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	681a      	ldr	r2, [r3, #0]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f022 0201 	bic.w	r2, r2, #1
 8007d00:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f000 fc58 	bl	80085b8 <UART_SetConfig>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d101      	bne.n	8007d12 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e022      	b.n	8007d58 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d002      	beq.n	8007d20 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 fe22 	bl	8008964 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	685a      	ldr	r2, [r3, #4]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	689a      	ldr	r2, [r3, #8]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f042 0201 	orr.w	r2, r2, #1
 8007d4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f000 fea9 	bl	8008aa8 <UART_CheckIdleState>
 8007d56:	4603      	mov	r3, r0
}
 8007d58:	4618      	mov	r0, r3
 8007d5a:	3708      	adds	r7, #8
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	bd80      	pop	{r7, pc}

08007d60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b08a      	sub	sp, #40	; 0x28
 8007d64:	af02      	add	r7, sp, #8
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	60b9      	str	r1, [r7, #8]
 8007d6a:	603b      	str	r3, [r7, #0]
 8007d6c:	4613      	mov	r3, r2
 8007d6e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d74:	2b20      	cmp	r3, #32
 8007d76:	f040 8082 	bne.w	8007e7e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d002      	beq.n	8007d86 <HAL_UART_Transmit+0x26>
 8007d80:	88fb      	ldrh	r3, [r7, #6]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d101      	bne.n	8007d8a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e07a      	b.n	8007e80 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d101      	bne.n	8007d98 <HAL_UART_Transmit+0x38>
 8007d94:	2302      	movs	r3, #2
 8007d96:	e073      	b.n	8007e80 <HAL_UART_Transmit+0x120>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2200      	movs	r2, #0
 8007da4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2221      	movs	r2, #33	; 0x21
 8007dac:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007dae:	f7fa fec7 	bl	8002b40 <HAL_GetTick>
 8007db2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	88fa      	ldrh	r2, [r7, #6]
 8007db8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	88fa      	ldrh	r2, [r7, #6]
 8007dc0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dcc:	d108      	bne.n	8007de0 <HAL_UART_Transmit+0x80>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	691b      	ldr	r3, [r3, #16]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d104      	bne.n	8007de0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	61bb      	str	r3, [r7, #24]
 8007dde:	e003      	b.n	8007de8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007de4:	2300      	movs	r3, #0
 8007de6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007df0:	e02d      	b.n	8007e4e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	9300      	str	r3, [sp, #0]
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	2180      	movs	r1, #128	; 0x80
 8007dfc:	68f8      	ldr	r0, [r7, #12]
 8007dfe:	f000 fe9c 	bl	8008b3a <UART_WaitOnFlagUntilTimeout>
 8007e02:	4603      	mov	r3, r0
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d001      	beq.n	8007e0c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007e08:	2303      	movs	r3, #3
 8007e0a:	e039      	b.n	8007e80 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8007e0c:	69fb      	ldr	r3, [r7, #28]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d10b      	bne.n	8007e2a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e12:	69bb      	ldr	r3, [r7, #24]
 8007e14:	881a      	ldrh	r2, [r3, #0]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e1e:	b292      	uxth	r2, r2
 8007e20:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007e22:	69bb      	ldr	r3, [r7, #24]
 8007e24:	3302      	adds	r3, #2
 8007e26:	61bb      	str	r3, [r7, #24]
 8007e28:	e008      	b.n	8007e3c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e2a:	69fb      	ldr	r3, [r7, #28]
 8007e2c:	781a      	ldrb	r2, [r3, #0]
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	b292      	uxth	r2, r2
 8007e34:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007e36:	69fb      	ldr	r3, [r7, #28]
 8007e38:	3301      	adds	r3, #1
 8007e3a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007e42:	b29b      	uxth	r3, r3
 8007e44:	3b01      	subs	r3, #1
 8007e46:	b29a      	uxth	r2, r3
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007e54:	b29b      	uxth	r3, r3
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d1cb      	bne.n	8007df2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	9300      	str	r3, [sp, #0]
 8007e5e:	697b      	ldr	r3, [r7, #20]
 8007e60:	2200      	movs	r2, #0
 8007e62:	2140      	movs	r1, #64	; 0x40
 8007e64:	68f8      	ldr	r0, [r7, #12]
 8007e66:	f000 fe68 	bl	8008b3a <UART_WaitOnFlagUntilTimeout>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d001      	beq.n	8007e74 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8007e70:	2303      	movs	r3, #3
 8007e72:	e005      	b.n	8007e80 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2220      	movs	r2, #32
 8007e78:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	e000      	b.n	8007e80 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8007e7e:	2302      	movs	r3, #2
  }
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3720      	adds	r7, #32
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b08a      	sub	sp, #40	; 0x28
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	60b9      	str	r1, [r7, #8]
 8007e92:	4613      	mov	r3, r2
 8007e94:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e9a:	2b20      	cmp	r3, #32
 8007e9c:	d178      	bne.n	8007f90 <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d002      	beq.n	8007eaa <HAL_UART_Transmit_DMA+0x22>
 8007ea4:	88fb      	ldrh	r3, [r7, #6]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d101      	bne.n	8007eae <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e071      	b.n	8007f92 <HAL_UART_Transmit_DMA+0x10a>
    }

    __HAL_LOCK(huart);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	d101      	bne.n	8007ebc <HAL_UART_Transmit_DMA+0x34>
 8007eb8:	2302      	movs	r3, #2
 8007eba:	e06a      	b.n	8007f92 <HAL_UART_Transmit_DMA+0x10a>
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2201      	movs	r2, #1
 8007ec0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	68ba      	ldr	r2, [r7, #8]
 8007ec8:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	88fa      	ldrh	r2, [r7, #6]
 8007ece:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	88fa      	ldrh	r2, [r7, #6]
 8007ed6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2200      	movs	r2, #0
 8007ede:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2221      	movs	r2, #33	; 0x21
 8007ee6:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d02b      	beq.n	8007f48 <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ef4:	4a29      	ldr	r2, [pc, #164]	; (8007f9c <HAL_UART_Transmit_DMA+0x114>)
 8007ef6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007efc:	4a28      	ldr	r2, [pc, #160]	; (8007fa0 <HAL_UART_Transmit_DMA+0x118>)
 8007efe:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f04:	4a27      	ldr	r2, [pc, #156]	; (8007fa4 <HAL_UART_Transmit_DMA+0x11c>)
 8007f06:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f18:	4619      	mov	r1, r3
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	3328      	adds	r3, #40	; 0x28
 8007f20:	461a      	mov	r2, r3
 8007f22:	88fb      	ldrh	r3, [r7, #6]
 8007f24:	f7fc fc82 	bl	800482c <HAL_DMA_Start_IT>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d00c      	beq.n	8007f48 <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2210      	movs	r2, #16
 8007f32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2220      	movs	r2, #32
 8007f42:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	e024      	b.n	8007f92 <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	2240      	movs	r2, #64	; 0x40
 8007f4e:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2200      	movs	r2, #0
 8007f54:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	3308      	adds	r3, #8
 8007f5e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	e853 3f00 	ldrex	r3, [r3]
 8007f66:	613b      	str	r3, [r7, #16]
   return(result);
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f6e:	627b      	str	r3, [r7, #36]	; 0x24
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	3308      	adds	r3, #8
 8007f76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f78:	623a      	str	r2, [r7, #32]
 8007f7a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f7c:	69f9      	ldr	r1, [r7, #28]
 8007f7e:	6a3a      	ldr	r2, [r7, #32]
 8007f80:	e841 2300 	strex	r3, r2, [r1]
 8007f84:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f86:	69bb      	ldr	r3, [r7, #24]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d1e5      	bne.n	8007f58 <HAL_UART_Transmit_DMA+0xd0>

    return HAL_OK;
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	e000      	b.n	8007f92 <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007f90:	2302      	movs	r3, #2
  }
}
 8007f92:	4618      	mov	r0, r3
 8007f94:	3728      	adds	r7, #40	; 0x28
 8007f96:	46bd      	mov	sp, r7
 8007f98:	bd80      	pop	{r7, pc}
 8007f9a:	bf00      	nop
 8007f9c:	08008dd5 	.word	0x08008dd5
 8007fa0:	08008e69 	.word	0x08008e69
 8007fa4:	08008e85 	.word	0x08008e85

08007fa8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b0ba      	sub	sp, #232	; 0xe8
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	69db      	ldr	r3, [r3, #28]
 8007fb6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	689b      	ldr	r3, [r3, #8]
 8007fca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007fce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007fd2:	f640 030f 	movw	r3, #2063	; 0x80f
 8007fd6:	4013      	ands	r3, r2
 8007fd8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007fdc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d115      	bne.n	8008010 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007fe4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fe8:	f003 0320 	and.w	r3, r3, #32
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d00f      	beq.n	8008010 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007ff0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007ff4:	f003 0320 	and.w	r3, r3, #32
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d009      	beq.n	8008010 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008000:	2b00      	cmp	r3, #0
 8008002:	f000 82a3 	beq.w	800854c <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	4798      	blx	r3
      }
      return;
 800800e:	e29d      	b.n	800854c <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008010:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008014:	2b00      	cmp	r3, #0
 8008016:	f000 8117 	beq.w	8008248 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800801a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800801e:	f003 0301 	and.w	r3, r3, #1
 8008022:	2b00      	cmp	r3, #0
 8008024:	d106      	bne.n	8008034 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008026:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800802a:	4b85      	ldr	r3, [pc, #532]	; (8008240 <HAL_UART_IRQHandler+0x298>)
 800802c:	4013      	ands	r3, r2
 800802e:	2b00      	cmp	r3, #0
 8008030:	f000 810a 	beq.w	8008248 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008038:	f003 0301 	and.w	r3, r3, #1
 800803c:	2b00      	cmp	r3, #0
 800803e:	d011      	beq.n	8008064 <HAL_UART_IRQHandler+0xbc>
 8008040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008048:	2b00      	cmp	r3, #0
 800804a:	d00b      	beq.n	8008064 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	2201      	movs	r2, #1
 8008052:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800805a:	f043 0201 	orr.w	r2, r3, #1
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008064:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008068:	f003 0302 	and.w	r3, r3, #2
 800806c:	2b00      	cmp	r3, #0
 800806e:	d011      	beq.n	8008094 <HAL_UART_IRQHandler+0xec>
 8008070:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008074:	f003 0301 	and.w	r3, r3, #1
 8008078:	2b00      	cmp	r3, #0
 800807a:	d00b      	beq.n	8008094 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	2202      	movs	r2, #2
 8008082:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800808a:	f043 0204 	orr.w	r2, r3, #4
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008094:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008098:	f003 0304 	and.w	r3, r3, #4
 800809c:	2b00      	cmp	r3, #0
 800809e:	d011      	beq.n	80080c4 <HAL_UART_IRQHandler+0x11c>
 80080a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080a4:	f003 0301 	and.w	r3, r3, #1
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d00b      	beq.n	80080c4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2204      	movs	r2, #4
 80080b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080ba:	f043 0202 	orr.w	r2, r3, #2
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80080c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080c8:	f003 0308 	and.w	r3, r3, #8
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d017      	beq.n	8008100 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80080d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080d4:	f003 0320 	and.w	r3, r3, #32
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d105      	bne.n	80080e8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80080dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080e0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d00b      	beq.n	8008100 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	2208      	movs	r2, #8
 80080ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80080f6:	f043 0208 	orr.w	r2, r3, #8
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008104:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008108:	2b00      	cmp	r3, #0
 800810a:	d012      	beq.n	8008132 <HAL_UART_IRQHandler+0x18a>
 800810c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008110:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008114:	2b00      	cmp	r3, #0
 8008116:	d00c      	beq.n	8008132 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008120:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008128:	f043 0220 	orr.w	r2, r3, #32
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 8209 	beq.w	8008550 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800813e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008142:	f003 0320 	and.w	r3, r3, #32
 8008146:	2b00      	cmp	r3, #0
 8008148:	d00d      	beq.n	8008166 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800814a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800814e:	f003 0320 	and.w	r3, r3, #32
 8008152:	2b00      	cmp	r3, #0
 8008154:	d007      	beq.n	8008166 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800815a:	2b00      	cmp	r3, #0
 800815c:	d003      	beq.n	8008166 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800816c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800817a:	2b40      	cmp	r3, #64	; 0x40
 800817c:	d005      	beq.n	800818a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800817e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008182:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008186:	2b00      	cmp	r3, #0
 8008188:	d04f      	beq.n	800822a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800818a:	6878      	ldr	r0, [r7, #4]
 800818c:	f000 fdbf 	bl	8008d0e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	689b      	ldr	r3, [r3, #8]
 8008196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800819a:	2b40      	cmp	r3, #64	; 0x40
 800819c:	d141      	bne.n	8008222 <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	3308      	adds	r3, #8
 80081a4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80081ac:	e853 3f00 	ldrex	r3, [r3]
 80081b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80081b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80081b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80081bc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	3308      	adds	r3, #8
 80081c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80081ca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80081ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80081d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80081da:	e841 2300 	strex	r3, r2, [r1]
 80081de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80081e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1d9      	bne.n	800819e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d013      	beq.n	800821a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081f6:	4a13      	ldr	r2, [pc, #76]	; (8008244 <HAL_UART_IRQHandler+0x29c>)
 80081f8:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081fe:	4618      	mov	r0, r3
 8008200:	f7fc fbac 	bl	800495c <HAL_DMA_Abort_IT>
 8008204:	4603      	mov	r3, r0
 8008206:	2b00      	cmp	r3, #0
 8008208:	d017      	beq.n	800823a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800820e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008210:	687a      	ldr	r2, [r7, #4]
 8008212:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8008214:	4610      	mov	r0, r2
 8008216:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008218:	e00f      	b.n	800823a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 f9b6 	bl	800858c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008220:	e00b      	b.n	800823a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f000 f9b2 	bl	800858c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008228:	e007      	b.n	800823a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f000 f9ae 	bl	800858c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8008238:	e18a      	b.n	8008550 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800823a:	bf00      	nop
    return;
 800823c:	e188      	b.n	8008550 <HAL_UART_IRQHandler+0x5a8>
 800823e:	bf00      	nop
 8008240:	04000120 	.word	0x04000120
 8008244:	08008f01 	.word	0x08008f01

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800824c:	2b01      	cmp	r3, #1
 800824e:	f040 8143 	bne.w	80084d8 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008256:	f003 0310 	and.w	r3, r3, #16
 800825a:	2b00      	cmp	r3, #0
 800825c:	f000 813c 	beq.w	80084d8 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008260:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008264:	f003 0310 	and.w	r3, r3, #16
 8008268:	2b00      	cmp	r3, #0
 800826a:	f000 8135 	beq.w	80084d8 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	2210      	movs	r2, #16
 8008274:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008280:	2b40      	cmp	r3, #64	; 0x40
 8008282:	f040 80b1 	bne.w	80083e8 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008292:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008296:	2b00      	cmp	r3, #0
 8008298:	f000 815c 	beq.w	8008554 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80082a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80082a6:	429a      	cmp	r2, r3
 80082a8:	f080 8154 	bcs.w	8008554 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80082b2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082ba:	699b      	ldr	r3, [r3, #24]
 80082bc:	2b20      	cmp	r3, #32
 80082be:	f000 8085 	beq.w	80083cc <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80082ce:	e853 3f00 	ldrex	r3, [r3]
 80082d2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80082d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80082da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082de:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	461a      	mov	r2, r3
 80082e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80082ec:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80082f0:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80082f8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80082fc:	e841 2300 	strex	r3, r2, [r1]
 8008300:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008304:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008308:	2b00      	cmp	r3, #0
 800830a:	d1da      	bne.n	80082c2 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	3308      	adds	r3, #8
 8008312:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008314:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008316:	e853 3f00 	ldrex	r3, [r3]
 800831a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800831c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800831e:	f023 0301 	bic.w	r3, r3, #1
 8008322:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	3308      	adds	r3, #8
 800832c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008330:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008334:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008336:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008338:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800833c:	e841 2300 	strex	r3, r2, [r1]
 8008340:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008342:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008344:	2b00      	cmp	r3, #0
 8008346:	d1e1      	bne.n	800830c <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	3308      	adds	r3, #8
 800834e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008350:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008352:	e853 3f00 	ldrex	r3, [r3]
 8008356:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008358:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800835a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800835e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	3308      	adds	r3, #8
 8008368:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800836c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800836e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008370:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008372:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008374:	e841 2300 	strex	r3, r2, [r1]
 8008378:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800837a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800837c:	2b00      	cmp	r3, #0
 800837e:	d1e3      	bne.n	8008348 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2220      	movs	r2, #32
 8008384:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2200      	movs	r2, #0
 800838a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008392:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008394:	e853 3f00 	ldrex	r3, [r3]
 8008398:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800839a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800839c:	f023 0310 	bic.w	r3, r3, #16
 80083a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	461a      	mov	r2, r3
 80083aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80083ae:	65bb      	str	r3, [r7, #88]	; 0x58
 80083b0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80083b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80083b6:	e841 2300 	strex	r3, r2, [r1]
 80083ba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80083bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d1e4      	bne.n	800838c <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083c6:	4618      	mov	r0, r3
 80083c8:	f7fc fa8f 	bl	80048ea <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80083d8:	b29b      	uxth	r3, r3
 80083da:	1ad3      	subs	r3, r2, r3
 80083dc:	b29b      	uxth	r3, r3
 80083de:	4619      	mov	r1, r3
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 f8dd 	bl	80085a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80083e6:	e0b5      	b.n	8008554 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80083f4:	b29b      	uxth	r3, r3
 80083f6:	1ad3      	subs	r3, r2, r3
 80083f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008402:	b29b      	uxth	r3, r3
 8008404:	2b00      	cmp	r3, #0
 8008406:	f000 80a7 	beq.w	8008558 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 800840a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800840e:	2b00      	cmp	r3, #0
 8008410:	f000 80a2 	beq.w	8008558 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800841a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800841c:	e853 3f00 	ldrex	r3, [r3]
 8008420:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008422:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008424:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008428:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	461a      	mov	r2, r3
 8008432:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008436:	647b      	str	r3, [r7, #68]	; 0x44
 8008438:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800843a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800843c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800843e:	e841 2300 	strex	r3, r2, [r1]
 8008442:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008444:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008446:	2b00      	cmp	r3, #0
 8008448:	d1e4      	bne.n	8008414 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	3308      	adds	r3, #8
 8008450:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008454:	e853 3f00 	ldrex	r3, [r3]
 8008458:	623b      	str	r3, [r7, #32]
   return(result);
 800845a:	6a3b      	ldr	r3, [r7, #32]
 800845c:	f023 0301 	bic.w	r3, r3, #1
 8008460:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	3308      	adds	r3, #8
 800846a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800846e:	633a      	str	r2, [r7, #48]	; 0x30
 8008470:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008472:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008474:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008476:	e841 2300 	strex	r3, r2, [r1]
 800847a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800847c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800847e:	2b00      	cmp	r3, #0
 8008480:	d1e3      	bne.n	800844a <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2220      	movs	r2, #32
 8008486:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2200      	movs	r2, #0
 8008492:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800849a:	693b      	ldr	r3, [r7, #16]
 800849c:	e853 3f00 	ldrex	r3, [r3]
 80084a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	f023 0310 	bic.w	r3, r3, #16
 80084a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	461a      	mov	r2, r3
 80084b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80084b6:	61fb      	str	r3, [r7, #28]
 80084b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ba:	69b9      	ldr	r1, [r7, #24]
 80084bc:	69fa      	ldr	r2, [r7, #28]
 80084be:	e841 2300 	strex	r3, r2, [r1]
 80084c2:	617b      	str	r3, [r7, #20]
   return(result);
 80084c4:	697b      	ldr	r3, [r7, #20]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1e4      	bne.n	8008494 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80084ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80084ce:	4619      	mov	r1, r3
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 f865 	bl	80085a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80084d6:	e03f      	b.n	8008558 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80084d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d00e      	beq.n	8008502 <HAL_UART_IRQHandler+0x55a>
 80084e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80084e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d008      	beq.n	8008502 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80084f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f000 fd40 	bl	8008f80 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008500:	e02d      	b.n	800855e <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008502:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008506:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800850a:	2b00      	cmp	r3, #0
 800850c:	d00e      	beq.n	800852c <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800850e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008512:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008516:	2b00      	cmp	r3, #0
 8008518:	d008      	beq.n	800852c <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800851e:	2b00      	cmp	r3, #0
 8008520:	d01c      	beq.n	800855c <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	4798      	blx	r3
    }
    return;
 800852a:	e017      	b.n	800855c <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800852c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008534:	2b00      	cmp	r3, #0
 8008536:	d012      	beq.n	800855e <HAL_UART_IRQHandler+0x5b6>
 8008538:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800853c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008540:	2b00      	cmp	r3, #0
 8008542:	d00c      	beq.n	800855e <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f000 fcf1 	bl	8008f2c <UART_EndTransmit_IT>
    return;
 800854a:	e008      	b.n	800855e <HAL_UART_IRQHandler+0x5b6>
      return;
 800854c:	bf00      	nop
 800854e:	e006      	b.n	800855e <HAL_UART_IRQHandler+0x5b6>
    return;
 8008550:	bf00      	nop
 8008552:	e004      	b.n	800855e <HAL_UART_IRQHandler+0x5b6>
      return;
 8008554:	bf00      	nop
 8008556:	e002      	b.n	800855e <HAL_UART_IRQHandler+0x5b6>
      return;
 8008558:	bf00      	nop
 800855a:	e000      	b.n	800855e <HAL_UART_IRQHandler+0x5b6>
    return;
 800855c:	bf00      	nop
  }

}
 800855e:	37e8      	adds	r7, #232	; 0xe8
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}

08008564 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008564:	b480      	push	{r7}
 8008566:	b083      	sub	sp, #12
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800856c:	bf00      	nop
 800856e:	370c      	adds	r7, #12
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr

08008578 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008578:	b480      	push	{r7}
 800857a:	b083      	sub	sp, #12
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008580:	bf00      	nop
 8008582:	370c      	adds	r7, #12
 8008584:	46bd      	mov	sp, r7
 8008586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858a:	4770      	bx	lr

0800858c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800858c:	b480      	push	{r7}
 800858e:	b083      	sub	sp, #12
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008594:	bf00      	nop
 8008596:	370c      	adds	r7, #12
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr

080085a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b083      	sub	sp, #12
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	6078      	str	r0, [r7, #4]
 80085a8:	460b      	mov	r3, r1
 80085aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80085ac:	bf00      	nop
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b088      	sub	sp, #32
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80085c0:	2300      	movs	r3, #0
 80085c2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	689a      	ldr	r2, [r3, #8]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	691b      	ldr	r3, [r3, #16]
 80085cc:	431a      	orrs	r2, r3
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	695b      	ldr	r3, [r3, #20]
 80085d2:	431a      	orrs	r2, r3
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	69db      	ldr	r3, [r3, #28]
 80085d8:	4313      	orrs	r3, r2
 80085da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80085e6:	f023 030c 	bic.w	r3, r3, #12
 80085ea:	687a      	ldr	r2, [r7, #4]
 80085ec:	6812      	ldr	r2, [r2, #0]
 80085ee:	6979      	ldr	r1, [r7, #20]
 80085f0:	430b      	orrs	r3, r1
 80085f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	68da      	ldr	r2, [r3, #12]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	430a      	orrs	r2, r1
 8008608:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	699b      	ldr	r3, [r3, #24]
 800860e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6a1b      	ldr	r3, [r3, #32]
 8008614:	697a      	ldr	r2, [r7, #20]
 8008616:	4313      	orrs	r3, r2
 8008618:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	689b      	ldr	r3, [r3, #8]
 8008620:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	697a      	ldr	r2, [r7, #20]
 800862a:	430a      	orrs	r2, r1
 800862c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	4aa8      	ldr	r2, [pc, #672]	; (80088d4 <UART_SetConfig+0x31c>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d120      	bne.n	800867a <UART_SetConfig+0xc2>
 8008638:	4ba7      	ldr	r3, [pc, #668]	; (80088d8 <UART_SetConfig+0x320>)
 800863a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800863c:	f003 0303 	and.w	r3, r3, #3
 8008640:	2b03      	cmp	r3, #3
 8008642:	d817      	bhi.n	8008674 <UART_SetConfig+0xbc>
 8008644:	a201      	add	r2, pc, #4	; (adr r2, 800864c <UART_SetConfig+0x94>)
 8008646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800864a:	bf00      	nop
 800864c:	0800865d 	.word	0x0800865d
 8008650:	08008669 	.word	0x08008669
 8008654:	0800866f 	.word	0x0800866f
 8008658:	08008663 	.word	0x08008663
 800865c:	2301      	movs	r3, #1
 800865e:	77fb      	strb	r3, [r7, #31]
 8008660:	e0b5      	b.n	80087ce <UART_SetConfig+0x216>
 8008662:	2302      	movs	r3, #2
 8008664:	77fb      	strb	r3, [r7, #31]
 8008666:	e0b2      	b.n	80087ce <UART_SetConfig+0x216>
 8008668:	2304      	movs	r3, #4
 800866a:	77fb      	strb	r3, [r7, #31]
 800866c:	e0af      	b.n	80087ce <UART_SetConfig+0x216>
 800866e:	2308      	movs	r3, #8
 8008670:	77fb      	strb	r3, [r7, #31]
 8008672:	e0ac      	b.n	80087ce <UART_SetConfig+0x216>
 8008674:	2310      	movs	r3, #16
 8008676:	77fb      	strb	r3, [r7, #31]
 8008678:	e0a9      	b.n	80087ce <UART_SetConfig+0x216>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a97      	ldr	r2, [pc, #604]	; (80088dc <UART_SetConfig+0x324>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d124      	bne.n	80086ce <UART_SetConfig+0x116>
 8008684:	4b94      	ldr	r3, [pc, #592]	; (80088d8 <UART_SetConfig+0x320>)
 8008686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008688:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800868c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008690:	d011      	beq.n	80086b6 <UART_SetConfig+0xfe>
 8008692:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008696:	d817      	bhi.n	80086c8 <UART_SetConfig+0x110>
 8008698:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800869c:	d011      	beq.n	80086c2 <UART_SetConfig+0x10a>
 800869e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80086a2:	d811      	bhi.n	80086c8 <UART_SetConfig+0x110>
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d003      	beq.n	80086b0 <UART_SetConfig+0xf8>
 80086a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086ac:	d006      	beq.n	80086bc <UART_SetConfig+0x104>
 80086ae:	e00b      	b.n	80086c8 <UART_SetConfig+0x110>
 80086b0:	2300      	movs	r3, #0
 80086b2:	77fb      	strb	r3, [r7, #31]
 80086b4:	e08b      	b.n	80087ce <UART_SetConfig+0x216>
 80086b6:	2302      	movs	r3, #2
 80086b8:	77fb      	strb	r3, [r7, #31]
 80086ba:	e088      	b.n	80087ce <UART_SetConfig+0x216>
 80086bc:	2304      	movs	r3, #4
 80086be:	77fb      	strb	r3, [r7, #31]
 80086c0:	e085      	b.n	80087ce <UART_SetConfig+0x216>
 80086c2:	2308      	movs	r3, #8
 80086c4:	77fb      	strb	r3, [r7, #31]
 80086c6:	e082      	b.n	80087ce <UART_SetConfig+0x216>
 80086c8:	2310      	movs	r3, #16
 80086ca:	77fb      	strb	r3, [r7, #31]
 80086cc:	e07f      	b.n	80087ce <UART_SetConfig+0x216>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a83      	ldr	r2, [pc, #524]	; (80088e0 <UART_SetConfig+0x328>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d124      	bne.n	8008722 <UART_SetConfig+0x16a>
 80086d8:	4b7f      	ldr	r3, [pc, #508]	; (80088d8 <UART_SetConfig+0x320>)
 80086da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086dc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80086e0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80086e4:	d011      	beq.n	800870a <UART_SetConfig+0x152>
 80086e6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80086ea:	d817      	bhi.n	800871c <UART_SetConfig+0x164>
 80086ec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80086f0:	d011      	beq.n	8008716 <UART_SetConfig+0x15e>
 80086f2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80086f6:	d811      	bhi.n	800871c <UART_SetConfig+0x164>
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d003      	beq.n	8008704 <UART_SetConfig+0x14c>
 80086fc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008700:	d006      	beq.n	8008710 <UART_SetConfig+0x158>
 8008702:	e00b      	b.n	800871c <UART_SetConfig+0x164>
 8008704:	2300      	movs	r3, #0
 8008706:	77fb      	strb	r3, [r7, #31]
 8008708:	e061      	b.n	80087ce <UART_SetConfig+0x216>
 800870a:	2302      	movs	r3, #2
 800870c:	77fb      	strb	r3, [r7, #31]
 800870e:	e05e      	b.n	80087ce <UART_SetConfig+0x216>
 8008710:	2304      	movs	r3, #4
 8008712:	77fb      	strb	r3, [r7, #31]
 8008714:	e05b      	b.n	80087ce <UART_SetConfig+0x216>
 8008716:	2308      	movs	r3, #8
 8008718:	77fb      	strb	r3, [r7, #31]
 800871a:	e058      	b.n	80087ce <UART_SetConfig+0x216>
 800871c:	2310      	movs	r3, #16
 800871e:	77fb      	strb	r3, [r7, #31]
 8008720:	e055      	b.n	80087ce <UART_SetConfig+0x216>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a6f      	ldr	r2, [pc, #444]	; (80088e4 <UART_SetConfig+0x32c>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d124      	bne.n	8008776 <UART_SetConfig+0x1be>
 800872c:	4b6a      	ldr	r3, [pc, #424]	; (80088d8 <UART_SetConfig+0x320>)
 800872e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008730:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008734:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008738:	d011      	beq.n	800875e <UART_SetConfig+0x1a6>
 800873a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800873e:	d817      	bhi.n	8008770 <UART_SetConfig+0x1b8>
 8008740:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008744:	d011      	beq.n	800876a <UART_SetConfig+0x1b2>
 8008746:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800874a:	d811      	bhi.n	8008770 <UART_SetConfig+0x1b8>
 800874c:	2b00      	cmp	r3, #0
 800874e:	d003      	beq.n	8008758 <UART_SetConfig+0x1a0>
 8008750:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008754:	d006      	beq.n	8008764 <UART_SetConfig+0x1ac>
 8008756:	e00b      	b.n	8008770 <UART_SetConfig+0x1b8>
 8008758:	2300      	movs	r3, #0
 800875a:	77fb      	strb	r3, [r7, #31]
 800875c:	e037      	b.n	80087ce <UART_SetConfig+0x216>
 800875e:	2302      	movs	r3, #2
 8008760:	77fb      	strb	r3, [r7, #31]
 8008762:	e034      	b.n	80087ce <UART_SetConfig+0x216>
 8008764:	2304      	movs	r3, #4
 8008766:	77fb      	strb	r3, [r7, #31]
 8008768:	e031      	b.n	80087ce <UART_SetConfig+0x216>
 800876a:	2308      	movs	r3, #8
 800876c:	77fb      	strb	r3, [r7, #31]
 800876e:	e02e      	b.n	80087ce <UART_SetConfig+0x216>
 8008770:	2310      	movs	r3, #16
 8008772:	77fb      	strb	r3, [r7, #31]
 8008774:	e02b      	b.n	80087ce <UART_SetConfig+0x216>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a5b      	ldr	r2, [pc, #364]	; (80088e8 <UART_SetConfig+0x330>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d124      	bne.n	80087ca <UART_SetConfig+0x212>
 8008780:	4b55      	ldr	r3, [pc, #340]	; (80088d8 <UART_SetConfig+0x320>)
 8008782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008784:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008788:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800878c:	d011      	beq.n	80087b2 <UART_SetConfig+0x1fa>
 800878e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008792:	d817      	bhi.n	80087c4 <UART_SetConfig+0x20c>
 8008794:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008798:	d011      	beq.n	80087be <UART_SetConfig+0x206>
 800879a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800879e:	d811      	bhi.n	80087c4 <UART_SetConfig+0x20c>
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d003      	beq.n	80087ac <UART_SetConfig+0x1f4>
 80087a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80087a8:	d006      	beq.n	80087b8 <UART_SetConfig+0x200>
 80087aa:	e00b      	b.n	80087c4 <UART_SetConfig+0x20c>
 80087ac:	2300      	movs	r3, #0
 80087ae:	77fb      	strb	r3, [r7, #31]
 80087b0:	e00d      	b.n	80087ce <UART_SetConfig+0x216>
 80087b2:	2302      	movs	r3, #2
 80087b4:	77fb      	strb	r3, [r7, #31]
 80087b6:	e00a      	b.n	80087ce <UART_SetConfig+0x216>
 80087b8:	2304      	movs	r3, #4
 80087ba:	77fb      	strb	r3, [r7, #31]
 80087bc:	e007      	b.n	80087ce <UART_SetConfig+0x216>
 80087be:	2308      	movs	r3, #8
 80087c0:	77fb      	strb	r3, [r7, #31]
 80087c2:	e004      	b.n	80087ce <UART_SetConfig+0x216>
 80087c4:	2310      	movs	r3, #16
 80087c6:	77fb      	strb	r3, [r7, #31]
 80087c8:	e001      	b.n	80087ce <UART_SetConfig+0x216>
 80087ca:	2310      	movs	r3, #16
 80087cc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	69db      	ldr	r3, [r3, #28]
 80087d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087d6:	d15c      	bne.n	8008892 <UART_SetConfig+0x2da>
  {
    switch (clocksource)
 80087d8:	7ffb      	ldrb	r3, [r7, #31]
 80087da:	2b08      	cmp	r3, #8
 80087dc:	d827      	bhi.n	800882e <UART_SetConfig+0x276>
 80087de:	a201      	add	r2, pc, #4	; (adr r2, 80087e4 <UART_SetConfig+0x22c>)
 80087e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087e4:	08008809 	.word	0x08008809
 80087e8:	08008811 	.word	0x08008811
 80087ec:	08008819 	.word	0x08008819
 80087f0:	0800882f 	.word	0x0800882f
 80087f4:	0800881f 	.word	0x0800881f
 80087f8:	0800882f 	.word	0x0800882f
 80087fc:	0800882f 	.word	0x0800882f
 8008800:	0800882f 	.word	0x0800882f
 8008804:	08008827 	.word	0x08008827
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008808:	f7fd fdce 	bl	80063a8 <HAL_RCC_GetPCLK1Freq>
 800880c:	61b8      	str	r0, [r7, #24]
        break;
 800880e:	e013      	b.n	8008838 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008810:	f7fd fdec 	bl	80063ec <HAL_RCC_GetPCLK2Freq>
 8008814:	61b8      	str	r0, [r7, #24]
        break;
 8008816:	e00f      	b.n	8008838 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008818:	4b34      	ldr	r3, [pc, #208]	; (80088ec <UART_SetConfig+0x334>)
 800881a:	61bb      	str	r3, [r7, #24]
        break;
 800881c:	e00c      	b.n	8008838 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800881e:	f7fd fd4d 	bl	80062bc <HAL_RCC_GetSysClockFreq>
 8008822:	61b8      	str	r0, [r7, #24]
        break;
 8008824:	e008      	b.n	8008838 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008826:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800882a:	61bb      	str	r3, [r7, #24]
        break;
 800882c:	e004      	b.n	8008838 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800882e:	2300      	movs	r3, #0
 8008830:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008832:	2301      	movs	r3, #1
 8008834:	77bb      	strb	r3, [r7, #30]
        break;
 8008836:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008838:	69bb      	ldr	r3, [r7, #24]
 800883a:	2b00      	cmp	r3, #0
 800883c:	f000 8084 	beq.w	8008948 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008840:	69bb      	ldr	r3, [r7, #24]
 8008842:	005a      	lsls	r2, r3, #1
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	085b      	lsrs	r3, r3, #1
 800884a:	441a      	add	r2, r3
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	fbb2 f3f3 	udiv	r3, r2, r3
 8008854:	b29b      	uxth	r3, r3
 8008856:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	2b0f      	cmp	r3, #15
 800885c:	d916      	bls.n	800888c <UART_SetConfig+0x2d4>
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008864:	d212      	bcs.n	800888c <UART_SetConfig+0x2d4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	b29b      	uxth	r3, r3
 800886a:	f023 030f 	bic.w	r3, r3, #15
 800886e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	085b      	lsrs	r3, r3, #1
 8008874:	b29b      	uxth	r3, r3
 8008876:	f003 0307 	and.w	r3, r3, #7
 800887a:	b29a      	uxth	r2, r3
 800887c:	89fb      	ldrh	r3, [r7, #14]
 800887e:	4313      	orrs	r3, r2
 8008880:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	89fa      	ldrh	r2, [r7, #14]
 8008888:	60da      	str	r2, [r3, #12]
 800888a:	e05d      	b.n	8008948 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800888c:	2301      	movs	r3, #1
 800888e:	77bb      	strb	r3, [r7, #30]
 8008890:	e05a      	b.n	8008948 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008892:	7ffb      	ldrb	r3, [r7, #31]
 8008894:	2b08      	cmp	r3, #8
 8008896:	d836      	bhi.n	8008906 <UART_SetConfig+0x34e>
 8008898:	a201      	add	r2, pc, #4	; (adr r2, 80088a0 <UART_SetConfig+0x2e8>)
 800889a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800889e:	bf00      	nop
 80088a0:	080088c5 	.word	0x080088c5
 80088a4:	080088cd 	.word	0x080088cd
 80088a8:	080088f1 	.word	0x080088f1
 80088ac:	08008907 	.word	0x08008907
 80088b0:	080088f7 	.word	0x080088f7
 80088b4:	08008907 	.word	0x08008907
 80088b8:	08008907 	.word	0x08008907
 80088bc:	08008907 	.word	0x08008907
 80088c0:	080088ff 	.word	0x080088ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088c4:	f7fd fd70 	bl	80063a8 <HAL_RCC_GetPCLK1Freq>
 80088c8:	61b8      	str	r0, [r7, #24]
        break;
 80088ca:	e021      	b.n	8008910 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80088cc:	f7fd fd8e 	bl	80063ec <HAL_RCC_GetPCLK2Freq>
 80088d0:	61b8      	str	r0, [r7, #24]
        break;
 80088d2:	e01d      	b.n	8008910 <UART_SetConfig+0x358>
 80088d4:	40013800 	.word	0x40013800
 80088d8:	40021000 	.word	0x40021000
 80088dc:	40004400 	.word	0x40004400
 80088e0:	40004800 	.word	0x40004800
 80088e4:	40004c00 	.word	0x40004c00
 80088e8:	40005000 	.word	0x40005000
 80088ec:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80088f0:	4b1b      	ldr	r3, [pc, #108]	; (8008960 <UART_SetConfig+0x3a8>)
 80088f2:	61bb      	str	r3, [r7, #24]
        break;
 80088f4:	e00c      	b.n	8008910 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80088f6:	f7fd fce1 	bl	80062bc <HAL_RCC_GetSysClockFreq>
 80088fa:	61b8      	str	r0, [r7, #24]
        break;
 80088fc:	e008      	b.n	8008910 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008902:	61bb      	str	r3, [r7, #24]
        break;
 8008904:	e004      	b.n	8008910 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8008906:	2300      	movs	r3, #0
 8008908:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800890a:	2301      	movs	r3, #1
 800890c:	77bb      	strb	r3, [r7, #30]
        break;
 800890e:	bf00      	nop
    }

    if (pclk != 0U)
 8008910:	69bb      	ldr	r3, [r7, #24]
 8008912:	2b00      	cmp	r3, #0
 8008914:	d018      	beq.n	8008948 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	085a      	lsrs	r2, r3, #1
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	441a      	add	r2, r3
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	fbb2 f3f3 	udiv	r3, r2, r3
 8008928:	b29b      	uxth	r3, r3
 800892a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	2b0f      	cmp	r3, #15
 8008930:	d908      	bls.n	8008944 <UART_SetConfig+0x38c>
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008938:	d204      	bcs.n	8008944 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	693a      	ldr	r2, [r7, #16]
 8008940:	60da      	str	r2, [r3, #12]
 8008942:	e001      	b.n	8008948 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8008944:	2301      	movs	r3, #1
 8008946:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2200      	movs	r2, #0
 800894c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008954:	7fbb      	ldrb	r3, [r7, #30]
}
 8008956:	4618      	mov	r0, r3
 8008958:	3720      	adds	r7, #32
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
 800895e:	bf00      	nop
 8008960:	007a1200 	.word	0x007a1200

08008964 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008964:	b480      	push	{r7}
 8008966:	b083      	sub	sp, #12
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008970:	f003 0301 	and.w	r3, r3, #1
 8008974:	2b00      	cmp	r3, #0
 8008976:	d00a      	beq.n	800898e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	685b      	ldr	r3, [r3, #4]
 800897e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	430a      	orrs	r2, r1
 800898c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008992:	f003 0302 	and.w	r3, r3, #2
 8008996:	2b00      	cmp	r3, #0
 8008998:	d00a      	beq.n	80089b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	685b      	ldr	r3, [r3, #4]
 80089a0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	430a      	orrs	r2, r1
 80089ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b4:	f003 0304 	and.w	r3, r3, #4
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d00a      	beq.n	80089d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	685b      	ldr	r3, [r3, #4]
 80089c2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	430a      	orrs	r2, r1
 80089d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d6:	f003 0308 	and.w	r3, r3, #8
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00a      	beq.n	80089f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	430a      	orrs	r2, r1
 80089f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089f8:	f003 0310 	and.w	r3, r3, #16
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d00a      	beq.n	8008a16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	689b      	ldr	r3, [r3, #8]
 8008a06:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	430a      	orrs	r2, r1
 8008a14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a1a:	f003 0320 	and.w	r3, r3, #32
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d00a      	beq.n	8008a38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	430a      	orrs	r2, r1
 8008a36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d01a      	beq.n	8008a7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	685b      	ldr	r3, [r3, #4]
 8008a4a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	430a      	orrs	r2, r1
 8008a58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a62:	d10a      	bne.n	8008a7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	685b      	ldr	r3, [r3, #4]
 8008a6a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	430a      	orrs	r2, r1
 8008a78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d00a      	beq.n	8008a9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	430a      	orrs	r2, r1
 8008a9a:	605a      	str	r2, [r3, #4]
  }
}
 8008a9c:	bf00      	nop
 8008a9e:	370c      	adds	r7, #12
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr

08008aa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b086      	sub	sp, #24
 8008aac:	af02      	add	r7, sp, #8
 8008aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ab8:	f7fa f842 	bl	8002b40 <HAL_GetTick>
 8008abc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f003 0308 	and.w	r3, r3, #8
 8008ac8:	2b08      	cmp	r3, #8
 8008aca:	d10e      	bne.n	8008aea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008acc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008ad0:	9300      	str	r3, [sp, #0]
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f000 f82d 	bl	8008b3a <UART_WaitOnFlagUntilTimeout>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d001      	beq.n	8008aea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ae6:	2303      	movs	r3, #3
 8008ae8:	e023      	b.n	8008b32 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f003 0304 	and.w	r3, r3, #4
 8008af4:	2b04      	cmp	r3, #4
 8008af6:	d10e      	bne.n	8008b16 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008af8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008afc:	9300      	str	r3, [sp, #0]
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2200      	movs	r2, #0
 8008b02:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f000 f817 	bl	8008b3a <UART_WaitOnFlagUntilTimeout>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d001      	beq.n	8008b16 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b12:	2303      	movs	r3, #3
 8008b14:	e00d      	b.n	8008b32 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2220      	movs	r2, #32
 8008b1a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2220      	movs	r2, #32
 8008b20:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008b30:	2300      	movs	r3, #0
}
 8008b32:	4618      	mov	r0, r3
 8008b34:	3710      	adds	r7, #16
 8008b36:	46bd      	mov	sp, r7
 8008b38:	bd80      	pop	{r7, pc}

08008b3a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008b3a:	b580      	push	{r7, lr}
 8008b3c:	b09c      	sub	sp, #112	; 0x70
 8008b3e:	af00      	add	r7, sp, #0
 8008b40:	60f8      	str	r0, [r7, #12]
 8008b42:	60b9      	str	r1, [r7, #8]
 8008b44:	603b      	str	r3, [r7, #0]
 8008b46:	4613      	mov	r3, r2
 8008b48:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b4a:	e0a5      	b.n	8008c98 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b52:	f000 80a1 	beq.w	8008c98 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b56:	f7f9 fff3 	bl	8002b40 <HAL_GetTick>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	1ad3      	subs	r3, r2, r3
 8008b60:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008b62:	429a      	cmp	r2, r3
 8008b64:	d302      	bcc.n	8008b6c <UART_WaitOnFlagUntilTimeout+0x32>
 8008b66:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d13e      	bne.n	8008bea <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b74:	e853 3f00 	ldrex	r3, [r3]
 8008b78:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008b7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b7c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008b80:	667b      	str	r3, [r7, #100]	; 0x64
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	461a      	mov	r2, r3
 8008b88:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008b8a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b8c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b8e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008b90:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008b92:	e841 2300 	strex	r3, r2, [r1]
 8008b96:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008b98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d1e6      	bne.n	8008b6c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	3308      	adds	r3, #8
 8008ba4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ba8:	e853 3f00 	ldrex	r3, [r3]
 8008bac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008bae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bb0:	f023 0301 	bic.w	r3, r3, #1
 8008bb4:	663b      	str	r3, [r7, #96]	; 0x60
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	3308      	adds	r3, #8
 8008bbc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008bbe:	64ba      	str	r2, [r7, #72]	; 0x48
 8008bc0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008bc4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008bc6:	e841 2300 	strex	r3, r2, [r1]
 8008bca:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008bcc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d1e5      	bne.n	8008b9e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	2220      	movs	r2, #32
 8008bd6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	2220      	movs	r2, #32
 8008bdc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	2200      	movs	r2, #0
 8008be2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008be6:	2303      	movs	r3, #3
 8008be8:	e067      	b.n	8008cba <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f003 0304 	and.w	r3, r3, #4
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d04f      	beq.n	8008c98 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	69db      	ldr	r3, [r3, #28]
 8008bfe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008c02:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c06:	d147      	bne.n	8008c98 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008c10:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c1a:	e853 3f00 	ldrex	r3, [r3]
 8008c1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c22:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008c26:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	461a      	mov	r2, r3
 8008c2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008c30:	637b      	str	r3, [r7, #52]	; 0x34
 8008c32:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c34:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008c36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c38:	e841 2300 	strex	r3, r2, [r1]
 8008c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d1e6      	bne.n	8008c12 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	3308      	adds	r3, #8
 8008c4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	e853 3f00 	ldrex	r3, [r3]
 8008c52:	613b      	str	r3, [r7, #16]
   return(result);
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	f023 0301 	bic.w	r3, r3, #1
 8008c5a:	66bb      	str	r3, [r7, #104]	; 0x68
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	3308      	adds	r3, #8
 8008c62:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008c64:	623a      	str	r2, [r7, #32]
 8008c66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c68:	69f9      	ldr	r1, [r7, #28]
 8008c6a:	6a3a      	ldr	r2, [r7, #32]
 8008c6c:	e841 2300 	strex	r3, r2, [r1]
 8008c70:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c72:	69bb      	ldr	r3, [r7, #24]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d1e5      	bne.n	8008c44 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2220      	movs	r2, #32
 8008c7c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	2220      	movs	r2, #32
 8008c82:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	2220      	movs	r2, #32
 8008c88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008c94:	2303      	movs	r3, #3
 8008c96:	e010      	b.n	8008cba <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	69da      	ldr	r2, [r3, #28]
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	68ba      	ldr	r2, [r7, #8]
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	bf0c      	ite	eq
 8008ca8:	2301      	moveq	r3, #1
 8008caa:	2300      	movne	r3, #0
 8008cac:	b2db      	uxtb	r3, r3
 8008cae:	461a      	mov	r2, r3
 8008cb0:	79fb      	ldrb	r3, [r7, #7]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	f43f af4a 	beq.w	8008b4c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008cb8:	2300      	movs	r3, #0
}
 8008cba:	4618      	mov	r0, r3
 8008cbc:	3770      	adds	r7, #112	; 0x70
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	bd80      	pop	{r7, pc}

08008cc2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008cc2:	b480      	push	{r7}
 8008cc4:	b089      	sub	sp, #36	; 0x24
 8008cc6:	af00      	add	r7, sp, #0
 8008cc8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	e853 3f00 	ldrex	r3, [r3]
 8008cd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008cde:	61fb      	str	r3, [r7, #28]
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	461a      	mov	r2, r3
 8008ce6:	69fb      	ldr	r3, [r7, #28]
 8008ce8:	61bb      	str	r3, [r7, #24]
 8008cea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cec:	6979      	ldr	r1, [r7, #20]
 8008cee:	69ba      	ldr	r2, [r7, #24]
 8008cf0:	e841 2300 	strex	r3, r2, [r1]
 8008cf4:	613b      	str	r3, [r7, #16]
   return(result);
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d1e6      	bne.n	8008cca <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2220      	movs	r2, #32
 8008d00:	679a      	str	r2, [r3, #120]	; 0x78
}
 8008d02:	bf00      	nop
 8008d04:	3724      	adds	r7, #36	; 0x24
 8008d06:	46bd      	mov	sp, r7
 8008d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0c:	4770      	bx	lr

08008d0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d0e:	b480      	push	{r7}
 8008d10:	b095      	sub	sp, #84	; 0x54
 8008d12:	af00      	add	r7, sp, #0
 8008d14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d1e:	e853 3f00 	ldrex	r3, [r3]
 8008d22:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d26:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008d2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	461a      	mov	r2, r3
 8008d32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d34:	643b      	str	r3, [r7, #64]	; 0x40
 8008d36:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d38:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008d3a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008d3c:	e841 2300 	strex	r3, r2, [r1]
 8008d40:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d1e6      	bne.n	8008d16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	3308      	adds	r3, #8
 8008d4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d50:	6a3b      	ldr	r3, [r7, #32]
 8008d52:	e853 3f00 	ldrex	r3, [r3]
 8008d56:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d58:	69fb      	ldr	r3, [r7, #28]
 8008d5a:	f023 0301 	bic.w	r3, r3, #1
 8008d5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	3308      	adds	r3, #8
 8008d66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008d68:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008d6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d70:	e841 2300 	strex	r3, r2, [r1]
 8008d74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d1e5      	bne.n	8008d48 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d118      	bne.n	8008db6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	e853 3f00 	ldrex	r3, [r3]
 8008d90:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	f023 0310 	bic.w	r3, r3, #16
 8008d98:	647b      	str	r3, [r7, #68]	; 0x44
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	461a      	mov	r2, r3
 8008da0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008da2:	61bb      	str	r3, [r7, #24]
 8008da4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da6:	6979      	ldr	r1, [r7, #20]
 8008da8:	69ba      	ldr	r2, [r7, #24]
 8008daa:	e841 2300 	strex	r3, r2, [r1]
 8008dae:	613b      	str	r3, [r7, #16]
   return(result);
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d1e6      	bne.n	8008d84 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2220      	movs	r2, #32
 8008dba:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	665a      	str	r2, [r3, #100]	; 0x64
}
 8008dc8:	bf00      	nop
 8008dca:	3754      	adds	r7, #84	; 0x54
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd2:	4770      	bx	lr

08008dd4 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b090      	sub	sp, #64	; 0x40
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008de0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	699b      	ldr	r3, [r3, #24]
 8008de6:	2b20      	cmp	r3, #32
 8008de8:	d037      	beq.n	8008e5a <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 8008dea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008dec:	2200      	movs	r2, #0
 8008dee:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008df2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	3308      	adds	r3, #8
 8008df8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dfc:	e853 3f00 	ldrex	r3, [r3]
 8008e00:	623b      	str	r3, [r7, #32]
   return(result);
 8008e02:	6a3b      	ldr	r3, [r7, #32]
 8008e04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e08:	63bb      	str	r3, [r7, #56]	; 0x38
 8008e0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	3308      	adds	r3, #8
 8008e10:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008e12:	633a      	str	r2, [r7, #48]	; 0x30
 8008e14:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e16:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008e18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e1a:	e841 2300 	strex	r3, r2, [r1]
 8008e1e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d1e5      	bne.n	8008df2 <UART_DMATransmitCplt+0x1e>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008e26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e2c:	693b      	ldr	r3, [r7, #16]
 8008e2e:	e853 3f00 	ldrex	r3, [r3]
 8008e32:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e3a:	637b      	str	r3, [r7, #52]	; 0x34
 8008e3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	461a      	mov	r2, r3
 8008e42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e44:	61fb      	str	r3, [r7, #28]
 8008e46:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e48:	69b9      	ldr	r1, [r7, #24]
 8008e4a:	69fa      	ldr	r2, [r7, #28]
 8008e4c:	e841 2300 	strex	r3, r2, [r1]
 8008e50:	617b      	str	r3, [r7, #20]
   return(result);
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d1e6      	bne.n	8008e26 <UART_DMATransmitCplt+0x52>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008e58:	e002      	b.n	8008e60 <UART_DMATransmitCplt+0x8c>
    HAL_UART_TxCpltCallback(huart);
 8008e5a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008e5c:	f7ff fb82 	bl	8008564 <HAL_UART_TxCpltCallback>
}
 8008e60:	bf00      	nop
 8008e62:	3740      	adds	r7, #64	; 0x40
 8008e64:	46bd      	mov	sp, r7
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e74:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f7ff fb7e 	bl	8008578 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e7c:	bf00      	nop
 8008e7e:	3710      	adds	r7, #16
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}

08008e84 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b086      	sub	sp, #24
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e90:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008e96:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e9c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	689b      	ldr	r3, [r3, #8]
 8008ea4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ea8:	2b80      	cmp	r3, #128	; 0x80
 8008eaa:	d109      	bne.n	8008ec0 <UART_DMAError+0x3c>
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	2b21      	cmp	r3, #33	; 0x21
 8008eb0:	d106      	bne.n	8008ec0 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	2200      	movs	r2, #0
 8008eb6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8008eba:	6978      	ldr	r0, [r7, #20]
 8008ebc:	f7ff ff01 	bl	8008cc2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	689b      	ldr	r3, [r3, #8]
 8008ec6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008eca:	2b40      	cmp	r3, #64	; 0x40
 8008ecc:	d109      	bne.n	8008ee2 <UART_DMAError+0x5e>
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	2b22      	cmp	r3, #34	; 0x22
 8008ed2:	d106      	bne.n	8008ee2 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8008edc:	6978      	ldr	r0, [r7, #20]
 8008ede:	f7ff ff16 	bl	8008d0e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008ee2:	697b      	ldr	r3, [r7, #20]
 8008ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008ee8:	f043 0210 	orr.w	r2, r3, #16
 8008eec:	697b      	ldr	r3, [r7, #20]
 8008eee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ef2:	6978      	ldr	r0, [r7, #20]
 8008ef4:	f7ff fb4a 	bl	800858c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ef8:	bf00      	nop
 8008efa:	3718      	adds	r7, #24
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bd80      	pop	{r7, pc}

08008f00 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b084      	sub	sp, #16
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2200      	movs	r2, #0
 8008f12:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	f7ff fb34 	bl	800858c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f24:	bf00      	nop
 8008f26:	3710      	adds	r7, #16
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b088      	sub	sp, #32
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	e853 3f00 	ldrex	r3, [r3]
 8008f40:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f48:	61fb      	str	r3, [r7, #28]
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	461a      	mov	r2, r3
 8008f50:	69fb      	ldr	r3, [r7, #28]
 8008f52:	61bb      	str	r3, [r7, #24]
 8008f54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f56:	6979      	ldr	r1, [r7, #20]
 8008f58:	69ba      	ldr	r2, [r7, #24]
 8008f5a:	e841 2300 	strex	r3, r2, [r1]
 8008f5e:	613b      	str	r3, [r7, #16]
   return(result);
 8008f60:	693b      	ldr	r3, [r7, #16]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d1e6      	bne.n	8008f34 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2220      	movs	r2, #32
 8008f6a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f7ff faf6 	bl	8008564 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f78:	bf00      	nop
 8008f7a:	3720      	adds	r7, #32
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bd80      	pop	{r7, pc}

08008f80 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b083      	sub	sp, #12
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008f88:	bf00      	nop
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr

08008f94 <__errno>:
 8008f94:	4b01      	ldr	r3, [pc, #4]	; (8008f9c <__errno+0x8>)
 8008f96:	6818      	ldr	r0, [r3, #0]
 8008f98:	4770      	bx	lr
 8008f9a:	bf00      	nop
 8008f9c:	2000000c 	.word	0x2000000c

08008fa0 <__libc_init_array>:
 8008fa0:	b570      	push	{r4, r5, r6, lr}
 8008fa2:	4d0d      	ldr	r5, [pc, #52]	; (8008fd8 <__libc_init_array+0x38>)
 8008fa4:	4c0d      	ldr	r4, [pc, #52]	; (8008fdc <__libc_init_array+0x3c>)
 8008fa6:	1b64      	subs	r4, r4, r5
 8008fa8:	10a4      	asrs	r4, r4, #2
 8008faa:	2600      	movs	r6, #0
 8008fac:	42a6      	cmp	r6, r4
 8008fae:	d109      	bne.n	8008fc4 <__libc_init_array+0x24>
 8008fb0:	4d0b      	ldr	r5, [pc, #44]	; (8008fe0 <__libc_init_array+0x40>)
 8008fb2:	4c0c      	ldr	r4, [pc, #48]	; (8008fe4 <__libc_init_array+0x44>)
 8008fb4:	f002 fe92 	bl	800bcdc <_init>
 8008fb8:	1b64      	subs	r4, r4, r5
 8008fba:	10a4      	asrs	r4, r4, #2
 8008fbc:	2600      	movs	r6, #0
 8008fbe:	42a6      	cmp	r6, r4
 8008fc0:	d105      	bne.n	8008fce <__libc_init_array+0x2e>
 8008fc2:	bd70      	pop	{r4, r5, r6, pc}
 8008fc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fc8:	4798      	blx	r3
 8008fca:	3601      	adds	r6, #1
 8008fcc:	e7ee      	b.n	8008fac <__libc_init_array+0xc>
 8008fce:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fd2:	4798      	blx	r3
 8008fd4:	3601      	adds	r6, #1
 8008fd6:	e7f2      	b.n	8008fbe <__libc_init_array+0x1e>
 8008fd8:	0800c2d4 	.word	0x0800c2d4
 8008fdc:	0800c2d4 	.word	0x0800c2d4
 8008fe0:	0800c2d4 	.word	0x0800c2d4
 8008fe4:	0800c2d8 	.word	0x0800c2d8

08008fe8 <memset>:
 8008fe8:	4402      	add	r2, r0
 8008fea:	4603      	mov	r3, r0
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d100      	bne.n	8008ff2 <memset+0xa>
 8008ff0:	4770      	bx	lr
 8008ff2:	f803 1b01 	strb.w	r1, [r3], #1
 8008ff6:	e7f9      	b.n	8008fec <memset+0x4>

08008ff8 <__cvt>:
 8008ff8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ffc:	ec55 4b10 	vmov	r4, r5, d0
 8009000:	2d00      	cmp	r5, #0
 8009002:	460e      	mov	r6, r1
 8009004:	4619      	mov	r1, r3
 8009006:	462b      	mov	r3, r5
 8009008:	bfbb      	ittet	lt
 800900a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800900e:	461d      	movlt	r5, r3
 8009010:	2300      	movge	r3, #0
 8009012:	232d      	movlt	r3, #45	; 0x2d
 8009014:	700b      	strb	r3, [r1, #0]
 8009016:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009018:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800901c:	4691      	mov	r9, r2
 800901e:	f023 0820 	bic.w	r8, r3, #32
 8009022:	bfbc      	itt	lt
 8009024:	4622      	movlt	r2, r4
 8009026:	4614      	movlt	r4, r2
 8009028:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800902c:	d005      	beq.n	800903a <__cvt+0x42>
 800902e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009032:	d100      	bne.n	8009036 <__cvt+0x3e>
 8009034:	3601      	adds	r6, #1
 8009036:	2102      	movs	r1, #2
 8009038:	e000      	b.n	800903c <__cvt+0x44>
 800903a:	2103      	movs	r1, #3
 800903c:	ab03      	add	r3, sp, #12
 800903e:	9301      	str	r3, [sp, #4]
 8009040:	ab02      	add	r3, sp, #8
 8009042:	9300      	str	r3, [sp, #0]
 8009044:	ec45 4b10 	vmov	d0, r4, r5
 8009048:	4653      	mov	r3, sl
 800904a:	4632      	mov	r2, r6
 800904c:	f000 fee8 	bl	8009e20 <_dtoa_r>
 8009050:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009054:	4607      	mov	r7, r0
 8009056:	d102      	bne.n	800905e <__cvt+0x66>
 8009058:	f019 0f01 	tst.w	r9, #1
 800905c:	d022      	beq.n	80090a4 <__cvt+0xac>
 800905e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009062:	eb07 0906 	add.w	r9, r7, r6
 8009066:	d110      	bne.n	800908a <__cvt+0x92>
 8009068:	783b      	ldrb	r3, [r7, #0]
 800906a:	2b30      	cmp	r3, #48	; 0x30
 800906c:	d10a      	bne.n	8009084 <__cvt+0x8c>
 800906e:	2200      	movs	r2, #0
 8009070:	2300      	movs	r3, #0
 8009072:	4620      	mov	r0, r4
 8009074:	4629      	mov	r1, r5
 8009076:	f7f7 fd27 	bl	8000ac8 <__aeabi_dcmpeq>
 800907a:	b918      	cbnz	r0, 8009084 <__cvt+0x8c>
 800907c:	f1c6 0601 	rsb	r6, r6, #1
 8009080:	f8ca 6000 	str.w	r6, [sl]
 8009084:	f8da 3000 	ldr.w	r3, [sl]
 8009088:	4499      	add	r9, r3
 800908a:	2200      	movs	r2, #0
 800908c:	2300      	movs	r3, #0
 800908e:	4620      	mov	r0, r4
 8009090:	4629      	mov	r1, r5
 8009092:	f7f7 fd19 	bl	8000ac8 <__aeabi_dcmpeq>
 8009096:	b108      	cbz	r0, 800909c <__cvt+0xa4>
 8009098:	f8cd 900c 	str.w	r9, [sp, #12]
 800909c:	2230      	movs	r2, #48	; 0x30
 800909e:	9b03      	ldr	r3, [sp, #12]
 80090a0:	454b      	cmp	r3, r9
 80090a2:	d307      	bcc.n	80090b4 <__cvt+0xbc>
 80090a4:	9b03      	ldr	r3, [sp, #12]
 80090a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80090a8:	1bdb      	subs	r3, r3, r7
 80090aa:	4638      	mov	r0, r7
 80090ac:	6013      	str	r3, [r2, #0]
 80090ae:	b004      	add	sp, #16
 80090b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090b4:	1c59      	adds	r1, r3, #1
 80090b6:	9103      	str	r1, [sp, #12]
 80090b8:	701a      	strb	r2, [r3, #0]
 80090ba:	e7f0      	b.n	800909e <__cvt+0xa6>

080090bc <__exponent>:
 80090bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80090be:	4603      	mov	r3, r0
 80090c0:	2900      	cmp	r1, #0
 80090c2:	bfb8      	it	lt
 80090c4:	4249      	neglt	r1, r1
 80090c6:	f803 2b02 	strb.w	r2, [r3], #2
 80090ca:	bfb4      	ite	lt
 80090cc:	222d      	movlt	r2, #45	; 0x2d
 80090ce:	222b      	movge	r2, #43	; 0x2b
 80090d0:	2909      	cmp	r1, #9
 80090d2:	7042      	strb	r2, [r0, #1]
 80090d4:	dd2a      	ble.n	800912c <__exponent+0x70>
 80090d6:	f10d 0407 	add.w	r4, sp, #7
 80090da:	46a4      	mov	ip, r4
 80090dc:	270a      	movs	r7, #10
 80090de:	46a6      	mov	lr, r4
 80090e0:	460a      	mov	r2, r1
 80090e2:	fb91 f6f7 	sdiv	r6, r1, r7
 80090e6:	fb07 1516 	mls	r5, r7, r6, r1
 80090ea:	3530      	adds	r5, #48	; 0x30
 80090ec:	2a63      	cmp	r2, #99	; 0x63
 80090ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80090f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80090f6:	4631      	mov	r1, r6
 80090f8:	dcf1      	bgt.n	80090de <__exponent+0x22>
 80090fa:	3130      	adds	r1, #48	; 0x30
 80090fc:	f1ae 0502 	sub.w	r5, lr, #2
 8009100:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009104:	1c44      	adds	r4, r0, #1
 8009106:	4629      	mov	r1, r5
 8009108:	4561      	cmp	r1, ip
 800910a:	d30a      	bcc.n	8009122 <__exponent+0x66>
 800910c:	f10d 0209 	add.w	r2, sp, #9
 8009110:	eba2 020e 	sub.w	r2, r2, lr
 8009114:	4565      	cmp	r5, ip
 8009116:	bf88      	it	hi
 8009118:	2200      	movhi	r2, #0
 800911a:	4413      	add	r3, r2
 800911c:	1a18      	subs	r0, r3, r0
 800911e:	b003      	add	sp, #12
 8009120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009122:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009126:	f804 2f01 	strb.w	r2, [r4, #1]!
 800912a:	e7ed      	b.n	8009108 <__exponent+0x4c>
 800912c:	2330      	movs	r3, #48	; 0x30
 800912e:	3130      	adds	r1, #48	; 0x30
 8009130:	7083      	strb	r3, [r0, #2]
 8009132:	70c1      	strb	r1, [r0, #3]
 8009134:	1d03      	adds	r3, r0, #4
 8009136:	e7f1      	b.n	800911c <__exponent+0x60>

08009138 <_printf_float>:
 8009138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800913c:	ed2d 8b02 	vpush	{d8}
 8009140:	b08d      	sub	sp, #52	; 0x34
 8009142:	460c      	mov	r4, r1
 8009144:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009148:	4616      	mov	r6, r2
 800914a:	461f      	mov	r7, r3
 800914c:	4605      	mov	r5, r0
 800914e:	f001 fe0d 	bl	800ad6c <_localeconv_r>
 8009152:	f8d0 a000 	ldr.w	sl, [r0]
 8009156:	4650      	mov	r0, sl
 8009158:	f7f7 f83a 	bl	80001d0 <strlen>
 800915c:	2300      	movs	r3, #0
 800915e:	930a      	str	r3, [sp, #40]	; 0x28
 8009160:	6823      	ldr	r3, [r4, #0]
 8009162:	9305      	str	r3, [sp, #20]
 8009164:	f8d8 3000 	ldr.w	r3, [r8]
 8009168:	f894 b018 	ldrb.w	fp, [r4, #24]
 800916c:	3307      	adds	r3, #7
 800916e:	f023 0307 	bic.w	r3, r3, #7
 8009172:	f103 0208 	add.w	r2, r3, #8
 8009176:	f8c8 2000 	str.w	r2, [r8]
 800917a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800917e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009182:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009186:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800918a:	9307      	str	r3, [sp, #28]
 800918c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009190:	ee08 0a10 	vmov	s16, r0
 8009194:	4b9f      	ldr	r3, [pc, #636]	; (8009414 <_printf_float+0x2dc>)
 8009196:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800919a:	f04f 32ff 	mov.w	r2, #4294967295
 800919e:	f7f7 fcc5 	bl	8000b2c <__aeabi_dcmpun>
 80091a2:	bb88      	cbnz	r0, 8009208 <_printf_float+0xd0>
 80091a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80091a8:	4b9a      	ldr	r3, [pc, #616]	; (8009414 <_printf_float+0x2dc>)
 80091aa:	f04f 32ff 	mov.w	r2, #4294967295
 80091ae:	f7f7 fc9f 	bl	8000af0 <__aeabi_dcmple>
 80091b2:	bb48      	cbnz	r0, 8009208 <_printf_float+0xd0>
 80091b4:	2200      	movs	r2, #0
 80091b6:	2300      	movs	r3, #0
 80091b8:	4640      	mov	r0, r8
 80091ba:	4649      	mov	r1, r9
 80091bc:	f7f7 fc8e 	bl	8000adc <__aeabi_dcmplt>
 80091c0:	b110      	cbz	r0, 80091c8 <_printf_float+0x90>
 80091c2:	232d      	movs	r3, #45	; 0x2d
 80091c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091c8:	4b93      	ldr	r3, [pc, #588]	; (8009418 <_printf_float+0x2e0>)
 80091ca:	4894      	ldr	r0, [pc, #592]	; (800941c <_printf_float+0x2e4>)
 80091cc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80091d0:	bf94      	ite	ls
 80091d2:	4698      	movls	r8, r3
 80091d4:	4680      	movhi	r8, r0
 80091d6:	2303      	movs	r3, #3
 80091d8:	6123      	str	r3, [r4, #16]
 80091da:	9b05      	ldr	r3, [sp, #20]
 80091dc:	f023 0204 	bic.w	r2, r3, #4
 80091e0:	6022      	str	r2, [r4, #0]
 80091e2:	f04f 0900 	mov.w	r9, #0
 80091e6:	9700      	str	r7, [sp, #0]
 80091e8:	4633      	mov	r3, r6
 80091ea:	aa0b      	add	r2, sp, #44	; 0x2c
 80091ec:	4621      	mov	r1, r4
 80091ee:	4628      	mov	r0, r5
 80091f0:	f000 f9d8 	bl	80095a4 <_printf_common>
 80091f4:	3001      	adds	r0, #1
 80091f6:	f040 8090 	bne.w	800931a <_printf_float+0x1e2>
 80091fa:	f04f 30ff 	mov.w	r0, #4294967295
 80091fe:	b00d      	add	sp, #52	; 0x34
 8009200:	ecbd 8b02 	vpop	{d8}
 8009204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009208:	4642      	mov	r2, r8
 800920a:	464b      	mov	r3, r9
 800920c:	4640      	mov	r0, r8
 800920e:	4649      	mov	r1, r9
 8009210:	f7f7 fc8c 	bl	8000b2c <__aeabi_dcmpun>
 8009214:	b140      	cbz	r0, 8009228 <_printf_float+0xf0>
 8009216:	464b      	mov	r3, r9
 8009218:	2b00      	cmp	r3, #0
 800921a:	bfbc      	itt	lt
 800921c:	232d      	movlt	r3, #45	; 0x2d
 800921e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009222:	487f      	ldr	r0, [pc, #508]	; (8009420 <_printf_float+0x2e8>)
 8009224:	4b7f      	ldr	r3, [pc, #508]	; (8009424 <_printf_float+0x2ec>)
 8009226:	e7d1      	b.n	80091cc <_printf_float+0x94>
 8009228:	6863      	ldr	r3, [r4, #4]
 800922a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800922e:	9206      	str	r2, [sp, #24]
 8009230:	1c5a      	adds	r2, r3, #1
 8009232:	d13f      	bne.n	80092b4 <_printf_float+0x17c>
 8009234:	2306      	movs	r3, #6
 8009236:	6063      	str	r3, [r4, #4]
 8009238:	9b05      	ldr	r3, [sp, #20]
 800923a:	6861      	ldr	r1, [r4, #4]
 800923c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009240:	2300      	movs	r3, #0
 8009242:	9303      	str	r3, [sp, #12]
 8009244:	ab0a      	add	r3, sp, #40	; 0x28
 8009246:	e9cd b301 	strd	fp, r3, [sp, #4]
 800924a:	ab09      	add	r3, sp, #36	; 0x24
 800924c:	ec49 8b10 	vmov	d0, r8, r9
 8009250:	9300      	str	r3, [sp, #0]
 8009252:	6022      	str	r2, [r4, #0]
 8009254:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009258:	4628      	mov	r0, r5
 800925a:	f7ff fecd 	bl	8008ff8 <__cvt>
 800925e:	9b06      	ldr	r3, [sp, #24]
 8009260:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009262:	2b47      	cmp	r3, #71	; 0x47
 8009264:	4680      	mov	r8, r0
 8009266:	d108      	bne.n	800927a <_printf_float+0x142>
 8009268:	1cc8      	adds	r0, r1, #3
 800926a:	db02      	blt.n	8009272 <_printf_float+0x13a>
 800926c:	6863      	ldr	r3, [r4, #4]
 800926e:	4299      	cmp	r1, r3
 8009270:	dd41      	ble.n	80092f6 <_printf_float+0x1be>
 8009272:	f1ab 0b02 	sub.w	fp, fp, #2
 8009276:	fa5f fb8b 	uxtb.w	fp, fp
 800927a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800927e:	d820      	bhi.n	80092c2 <_printf_float+0x18a>
 8009280:	3901      	subs	r1, #1
 8009282:	465a      	mov	r2, fp
 8009284:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009288:	9109      	str	r1, [sp, #36]	; 0x24
 800928a:	f7ff ff17 	bl	80090bc <__exponent>
 800928e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009290:	1813      	adds	r3, r2, r0
 8009292:	2a01      	cmp	r2, #1
 8009294:	4681      	mov	r9, r0
 8009296:	6123      	str	r3, [r4, #16]
 8009298:	dc02      	bgt.n	80092a0 <_printf_float+0x168>
 800929a:	6822      	ldr	r2, [r4, #0]
 800929c:	07d2      	lsls	r2, r2, #31
 800929e:	d501      	bpl.n	80092a4 <_printf_float+0x16c>
 80092a0:	3301      	adds	r3, #1
 80092a2:	6123      	str	r3, [r4, #16]
 80092a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d09c      	beq.n	80091e6 <_printf_float+0xae>
 80092ac:	232d      	movs	r3, #45	; 0x2d
 80092ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092b2:	e798      	b.n	80091e6 <_printf_float+0xae>
 80092b4:	9a06      	ldr	r2, [sp, #24]
 80092b6:	2a47      	cmp	r2, #71	; 0x47
 80092b8:	d1be      	bne.n	8009238 <_printf_float+0x100>
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d1bc      	bne.n	8009238 <_printf_float+0x100>
 80092be:	2301      	movs	r3, #1
 80092c0:	e7b9      	b.n	8009236 <_printf_float+0xfe>
 80092c2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80092c6:	d118      	bne.n	80092fa <_printf_float+0x1c2>
 80092c8:	2900      	cmp	r1, #0
 80092ca:	6863      	ldr	r3, [r4, #4]
 80092cc:	dd0b      	ble.n	80092e6 <_printf_float+0x1ae>
 80092ce:	6121      	str	r1, [r4, #16]
 80092d0:	b913      	cbnz	r3, 80092d8 <_printf_float+0x1a0>
 80092d2:	6822      	ldr	r2, [r4, #0]
 80092d4:	07d0      	lsls	r0, r2, #31
 80092d6:	d502      	bpl.n	80092de <_printf_float+0x1a6>
 80092d8:	3301      	adds	r3, #1
 80092da:	440b      	add	r3, r1
 80092dc:	6123      	str	r3, [r4, #16]
 80092de:	65a1      	str	r1, [r4, #88]	; 0x58
 80092e0:	f04f 0900 	mov.w	r9, #0
 80092e4:	e7de      	b.n	80092a4 <_printf_float+0x16c>
 80092e6:	b913      	cbnz	r3, 80092ee <_printf_float+0x1b6>
 80092e8:	6822      	ldr	r2, [r4, #0]
 80092ea:	07d2      	lsls	r2, r2, #31
 80092ec:	d501      	bpl.n	80092f2 <_printf_float+0x1ba>
 80092ee:	3302      	adds	r3, #2
 80092f0:	e7f4      	b.n	80092dc <_printf_float+0x1a4>
 80092f2:	2301      	movs	r3, #1
 80092f4:	e7f2      	b.n	80092dc <_printf_float+0x1a4>
 80092f6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80092fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092fc:	4299      	cmp	r1, r3
 80092fe:	db05      	blt.n	800930c <_printf_float+0x1d4>
 8009300:	6823      	ldr	r3, [r4, #0]
 8009302:	6121      	str	r1, [r4, #16]
 8009304:	07d8      	lsls	r0, r3, #31
 8009306:	d5ea      	bpl.n	80092de <_printf_float+0x1a6>
 8009308:	1c4b      	adds	r3, r1, #1
 800930a:	e7e7      	b.n	80092dc <_printf_float+0x1a4>
 800930c:	2900      	cmp	r1, #0
 800930e:	bfd4      	ite	le
 8009310:	f1c1 0202 	rsble	r2, r1, #2
 8009314:	2201      	movgt	r2, #1
 8009316:	4413      	add	r3, r2
 8009318:	e7e0      	b.n	80092dc <_printf_float+0x1a4>
 800931a:	6823      	ldr	r3, [r4, #0]
 800931c:	055a      	lsls	r2, r3, #21
 800931e:	d407      	bmi.n	8009330 <_printf_float+0x1f8>
 8009320:	6923      	ldr	r3, [r4, #16]
 8009322:	4642      	mov	r2, r8
 8009324:	4631      	mov	r1, r6
 8009326:	4628      	mov	r0, r5
 8009328:	47b8      	blx	r7
 800932a:	3001      	adds	r0, #1
 800932c:	d12c      	bne.n	8009388 <_printf_float+0x250>
 800932e:	e764      	b.n	80091fa <_printf_float+0xc2>
 8009330:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009334:	f240 80e0 	bls.w	80094f8 <_printf_float+0x3c0>
 8009338:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800933c:	2200      	movs	r2, #0
 800933e:	2300      	movs	r3, #0
 8009340:	f7f7 fbc2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009344:	2800      	cmp	r0, #0
 8009346:	d034      	beq.n	80093b2 <_printf_float+0x27a>
 8009348:	4a37      	ldr	r2, [pc, #220]	; (8009428 <_printf_float+0x2f0>)
 800934a:	2301      	movs	r3, #1
 800934c:	4631      	mov	r1, r6
 800934e:	4628      	mov	r0, r5
 8009350:	47b8      	blx	r7
 8009352:	3001      	adds	r0, #1
 8009354:	f43f af51 	beq.w	80091fa <_printf_float+0xc2>
 8009358:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800935c:	429a      	cmp	r2, r3
 800935e:	db02      	blt.n	8009366 <_printf_float+0x22e>
 8009360:	6823      	ldr	r3, [r4, #0]
 8009362:	07d8      	lsls	r0, r3, #31
 8009364:	d510      	bpl.n	8009388 <_printf_float+0x250>
 8009366:	ee18 3a10 	vmov	r3, s16
 800936a:	4652      	mov	r2, sl
 800936c:	4631      	mov	r1, r6
 800936e:	4628      	mov	r0, r5
 8009370:	47b8      	blx	r7
 8009372:	3001      	adds	r0, #1
 8009374:	f43f af41 	beq.w	80091fa <_printf_float+0xc2>
 8009378:	f04f 0800 	mov.w	r8, #0
 800937c:	f104 091a 	add.w	r9, r4, #26
 8009380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009382:	3b01      	subs	r3, #1
 8009384:	4543      	cmp	r3, r8
 8009386:	dc09      	bgt.n	800939c <_printf_float+0x264>
 8009388:	6823      	ldr	r3, [r4, #0]
 800938a:	079b      	lsls	r3, r3, #30
 800938c:	f100 8105 	bmi.w	800959a <_printf_float+0x462>
 8009390:	68e0      	ldr	r0, [r4, #12]
 8009392:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009394:	4298      	cmp	r0, r3
 8009396:	bfb8      	it	lt
 8009398:	4618      	movlt	r0, r3
 800939a:	e730      	b.n	80091fe <_printf_float+0xc6>
 800939c:	2301      	movs	r3, #1
 800939e:	464a      	mov	r2, r9
 80093a0:	4631      	mov	r1, r6
 80093a2:	4628      	mov	r0, r5
 80093a4:	47b8      	blx	r7
 80093a6:	3001      	adds	r0, #1
 80093a8:	f43f af27 	beq.w	80091fa <_printf_float+0xc2>
 80093ac:	f108 0801 	add.w	r8, r8, #1
 80093b0:	e7e6      	b.n	8009380 <_printf_float+0x248>
 80093b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	dc39      	bgt.n	800942c <_printf_float+0x2f4>
 80093b8:	4a1b      	ldr	r2, [pc, #108]	; (8009428 <_printf_float+0x2f0>)
 80093ba:	2301      	movs	r3, #1
 80093bc:	4631      	mov	r1, r6
 80093be:	4628      	mov	r0, r5
 80093c0:	47b8      	blx	r7
 80093c2:	3001      	adds	r0, #1
 80093c4:	f43f af19 	beq.w	80091fa <_printf_float+0xc2>
 80093c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80093cc:	4313      	orrs	r3, r2
 80093ce:	d102      	bne.n	80093d6 <_printf_float+0x29e>
 80093d0:	6823      	ldr	r3, [r4, #0]
 80093d2:	07d9      	lsls	r1, r3, #31
 80093d4:	d5d8      	bpl.n	8009388 <_printf_float+0x250>
 80093d6:	ee18 3a10 	vmov	r3, s16
 80093da:	4652      	mov	r2, sl
 80093dc:	4631      	mov	r1, r6
 80093de:	4628      	mov	r0, r5
 80093e0:	47b8      	blx	r7
 80093e2:	3001      	adds	r0, #1
 80093e4:	f43f af09 	beq.w	80091fa <_printf_float+0xc2>
 80093e8:	f04f 0900 	mov.w	r9, #0
 80093ec:	f104 0a1a 	add.w	sl, r4, #26
 80093f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093f2:	425b      	negs	r3, r3
 80093f4:	454b      	cmp	r3, r9
 80093f6:	dc01      	bgt.n	80093fc <_printf_float+0x2c4>
 80093f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093fa:	e792      	b.n	8009322 <_printf_float+0x1ea>
 80093fc:	2301      	movs	r3, #1
 80093fe:	4652      	mov	r2, sl
 8009400:	4631      	mov	r1, r6
 8009402:	4628      	mov	r0, r5
 8009404:	47b8      	blx	r7
 8009406:	3001      	adds	r0, #1
 8009408:	f43f aef7 	beq.w	80091fa <_printf_float+0xc2>
 800940c:	f109 0901 	add.w	r9, r9, #1
 8009410:	e7ee      	b.n	80093f0 <_printf_float+0x2b8>
 8009412:	bf00      	nop
 8009414:	7fefffff 	.word	0x7fefffff
 8009418:	0800befc 	.word	0x0800befc
 800941c:	0800bf00 	.word	0x0800bf00
 8009420:	0800bf08 	.word	0x0800bf08
 8009424:	0800bf04 	.word	0x0800bf04
 8009428:	0800bf0c 	.word	0x0800bf0c
 800942c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800942e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009430:	429a      	cmp	r2, r3
 8009432:	bfa8      	it	ge
 8009434:	461a      	movge	r2, r3
 8009436:	2a00      	cmp	r2, #0
 8009438:	4691      	mov	r9, r2
 800943a:	dc37      	bgt.n	80094ac <_printf_float+0x374>
 800943c:	f04f 0b00 	mov.w	fp, #0
 8009440:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009444:	f104 021a 	add.w	r2, r4, #26
 8009448:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800944a:	9305      	str	r3, [sp, #20]
 800944c:	eba3 0309 	sub.w	r3, r3, r9
 8009450:	455b      	cmp	r3, fp
 8009452:	dc33      	bgt.n	80094bc <_printf_float+0x384>
 8009454:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009458:	429a      	cmp	r2, r3
 800945a:	db3b      	blt.n	80094d4 <_printf_float+0x39c>
 800945c:	6823      	ldr	r3, [r4, #0]
 800945e:	07da      	lsls	r2, r3, #31
 8009460:	d438      	bmi.n	80094d4 <_printf_float+0x39c>
 8009462:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009464:	9a05      	ldr	r2, [sp, #20]
 8009466:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009468:	1a9a      	subs	r2, r3, r2
 800946a:	eba3 0901 	sub.w	r9, r3, r1
 800946e:	4591      	cmp	r9, r2
 8009470:	bfa8      	it	ge
 8009472:	4691      	movge	r9, r2
 8009474:	f1b9 0f00 	cmp.w	r9, #0
 8009478:	dc35      	bgt.n	80094e6 <_printf_float+0x3ae>
 800947a:	f04f 0800 	mov.w	r8, #0
 800947e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009482:	f104 0a1a 	add.w	sl, r4, #26
 8009486:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800948a:	1a9b      	subs	r3, r3, r2
 800948c:	eba3 0309 	sub.w	r3, r3, r9
 8009490:	4543      	cmp	r3, r8
 8009492:	f77f af79 	ble.w	8009388 <_printf_float+0x250>
 8009496:	2301      	movs	r3, #1
 8009498:	4652      	mov	r2, sl
 800949a:	4631      	mov	r1, r6
 800949c:	4628      	mov	r0, r5
 800949e:	47b8      	blx	r7
 80094a0:	3001      	adds	r0, #1
 80094a2:	f43f aeaa 	beq.w	80091fa <_printf_float+0xc2>
 80094a6:	f108 0801 	add.w	r8, r8, #1
 80094aa:	e7ec      	b.n	8009486 <_printf_float+0x34e>
 80094ac:	4613      	mov	r3, r2
 80094ae:	4631      	mov	r1, r6
 80094b0:	4642      	mov	r2, r8
 80094b2:	4628      	mov	r0, r5
 80094b4:	47b8      	blx	r7
 80094b6:	3001      	adds	r0, #1
 80094b8:	d1c0      	bne.n	800943c <_printf_float+0x304>
 80094ba:	e69e      	b.n	80091fa <_printf_float+0xc2>
 80094bc:	2301      	movs	r3, #1
 80094be:	4631      	mov	r1, r6
 80094c0:	4628      	mov	r0, r5
 80094c2:	9205      	str	r2, [sp, #20]
 80094c4:	47b8      	blx	r7
 80094c6:	3001      	adds	r0, #1
 80094c8:	f43f ae97 	beq.w	80091fa <_printf_float+0xc2>
 80094cc:	9a05      	ldr	r2, [sp, #20]
 80094ce:	f10b 0b01 	add.w	fp, fp, #1
 80094d2:	e7b9      	b.n	8009448 <_printf_float+0x310>
 80094d4:	ee18 3a10 	vmov	r3, s16
 80094d8:	4652      	mov	r2, sl
 80094da:	4631      	mov	r1, r6
 80094dc:	4628      	mov	r0, r5
 80094de:	47b8      	blx	r7
 80094e0:	3001      	adds	r0, #1
 80094e2:	d1be      	bne.n	8009462 <_printf_float+0x32a>
 80094e4:	e689      	b.n	80091fa <_printf_float+0xc2>
 80094e6:	9a05      	ldr	r2, [sp, #20]
 80094e8:	464b      	mov	r3, r9
 80094ea:	4442      	add	r2, r8
 80094ec:	4631      	mov	r1, r6
 80094ee:	4628      	mov	r0, r5
 80094f0:	47b8      	blx	r7
 80094f2:	3001      	adds	r0, #1
 80094f4:	d1c1      	bne.n	800947a <_printf_float+0x342>
 80094f6:	e680      	b.n	80091fa <_printf_float+0xc2>
 80094f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094fa:	2a01      	cmp	r2, #1
 80094fc:	dc01      	bgt.n	8009502 <_printf_float+0x3ca>
 80094fe:	07db      	lsls	r3, r3, #31
 8009500:	d538      	bpl.n	8009574 <_printf_float+0x43c>
 8009502:	2301      	movs	r3, #1
 8009504:	4642      	mov	r2, r8
 8009506:	4631      	mov	r1, r6
 8009508:	4628      	mov	r0, r5
 800950a:	47b8      	blx	r7
 800950c:	3001      	adds	r0, #1
 800950e:	f43f ae74 	beq.w	80091fa <_printf_float+0xc2>
 8009512:	ee18 3a10 	vmov	r3, s16
 8009516:	4652      	mov	r2, sl
 8009518:	4631      	mov	r1, r6
 800951a:	4628      	mov	r0, r5
 800951c:	47b8      	blx	r7
 800951e:	3001      	adds	r0, #1
 8009520:	f43f ae6b 	beq.w	80091fa <_printf_float+0xc2>
 8009524:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009528:	2200      	movs	r2, #0
 800952a:	2300      	movs	r3, #0
 800952c:	f7f7 facc 	bl	8000ac8 <__aeabi_dcmpeq>
 8009530:	b9d8      	cbnz	r0, 800956a <_printf_float+0x432>
 8009532:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009534:	f108 0201 	add.w	r2, r8, #1
 8009538:	3b01      	subs	r3, #1
 800953a:	4631      	mov	r1, r6
 800953c:	4628      	mov	r0, r5
 800953e:	47b8      	blx	r7
 8009540:	3001      	adds	r0, #1
 8009542:	d10e      	bne.n	8009562 <_printf_float+0x42a>
 8009544:	e659      	b.n	80091fa <_printf_float+0xc2>
 8009546:	2301      	movs	r3, #1
 8009548:	4652      	mov	r2, sl
 800954a:	4631      	mov	r1, r6
 800954c:	4628      	mov	r0, r5
 800954e:	47b8      	blx	r7
 8009550:	3001      	adds	r0, #1
 8009552:	f43f ae52 	beq.w	80091fa <_printf_float+0xc2>
 8009556:	f108 0801 	add.w	r8, r8, #1
 800955a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800955c:	3b01      	subs	r3, #1
 800955e:	4543      	cmp	r3, r8
 8009560:	dcf1      	bgt.n	8009546 <_printf_float+0x40e>
 8009562:	464b      	mov	r3, r9
 8009564:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009568:	e6dc      	b.n	8009324 <_printf_float+0x1ec>
 800956a:	f04f 0800 	mov.w	r8, #0
 800956e:	f104 0a1a 	add.w	sl, r4, #26
 8009572:	e7f2      	b.n	800955a <_printf_float+0x422>
 8009574:	2301      	movs	r3, #1
 8009576:	4642      	mov	r2, r8
 8009578:	e7df      	b.n	800953a <_printf_float+0x402>
 800957a:	2301      	movs	r3, #1
 800957c:	464a      	mov	r2, r9
 800957e:	4631      	mov	r1, r6
 8009580:	4628      	mov	r0, r5
 8009582:	47b8      	blx	r7
 8009584:	3001      	adds	r0, #1
 8009586:	f43f ae38 	beq.w	80091fa <_printf_float+0xc2>
 800958a:	f108 0801 	add.w	r8, r8, #1
 800958e:	68e3      	ldr	r3, [r4, #12]
 8009590:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009592:	1a5b      	subs	r3, r3, r1
 8009594:	4543      	cmp	r3, r8
 8009596:	dcf0      	bgt.n	800957a <_printf_float+0x442>
 8009598:	e6fa      	b.n	8009390 <_printf_float+0x258>
 800959a:	f04f 0800 	mov.w	r8, #0
 800959e:	f104 0919 	add.w	r9, r4, #25
 80095a2:	e7f4      	b.n	800958e <_printf_float+0x456>

080095a4 <_printf_common>:
 80095a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095a8:	4616      	mov	r6, r2
 80095aa:	4699      	mov	r9, r3
 80095ac:	688a      	ldr	r2, [r1, #8]
 80095ae:	690b      	ldr	r3, [r1, #16]
 80095b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80095b4:	4293      	cmp	r3, r2
 80095b6:	bfb8      	it	lt
 80095b8:	4613      	movlt	r3, r2
 80095ba:	6033      	str	r3, [r6, #0]
 80095bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80095c0:	4607      	mov	r7, r0
 80095c2:	460c      	mov	r4, r1
 80095c4:	b10a      	cbz	r2, 80095ca <_printf_common+0x26>
 80095c6:	3301      	adds	r3, #1
 80095c8:	6033      	str	r3, [r6, #0]
 80095ca:	6823      	ldr	r3, [r4, #0]
 80095cc:	0699      	lsls	r1, r3, #26
 80095ce:	bf42      	ittt	mi
 80095d0:	6833      	ldrmi	r3, [r6, #0]
 80095d2:	3302      	addmi	r3, #2
 80095d4:	6033      	strmi	r3, [r6, #0]
 80095d6:	6825      	ldr	r5, [r4, #0]
 80095d8:	f015 0506 	ands.w	r5, r5, #6
 80095dc:	d106      	bne.n	80095ec <_printf_common+0x48>
 80095de:	f104 0a19 	add.w	sl, r4, #25
 80095e2:	68e3      	ldr	r3, [r4, #12]
 80095e4:	6832      	ldr	r2, [r6, #0]
 80095e6:	1a9b      	subs	r3, r3, r2
 80095e8:	42ab      	cmp	r3, r5
 80095ea:	dc26      	bgt.n	800963a <_printf_common+0x96>
 80095ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80095f0:	1e13      	subs	r3, r2, #0
 80095f2:	6822      	ldr	r2, [r4, #0]
 80095f4:	bf18      	it	ne
 80095f6:	2301      	movne	r3, #1
 80095f8:	0692      	lsls	r2, r2, #26
 80095fa:	d42b      	bmi.n	8009654 <_printf_common+0xb0>
 80095fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009600:	4649      	mov	r1, r9
 8009602:	4638      	mov	r0, r7
 8009604:	47c0      	blx	r8
 8009606:	3001      	adds	r0, #1
 8009608:	d01e      	beq.n	8009648 <_printf_common+0xa4>
 800960a:	6823      	ldr	r3, [r4, #0]
 800960c:	68e5      	ldr	r5, [r4, #12]
 800960e:	6832      	ldr	r2, [r6, #0]
 8009610:	f003 0306 	and.w	r3, r3, #6
 8009614:	2b04      	cmp	r3, #4
 8009616:	bf08      	it	eq
 8009618:	1aad      	subeq	r5, r5, r2
 800961a:	68a3      	ldr	r3, [r4, #8]
 800961c:	6922      	ldr	r2, [r4, #16]
 800961e:	bf0c      	ite	eq
 8009620:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009624:	2500      	movne	r5, #0
 8009626:	4293      	cmp	r3, r2
 8009628:	bfc4      	itt	gt
 800962a:	1a9b      	subgt	r3, r3, r2
 800962c:	18ed      	addgt	r5, r5, r3
 800962e:	2600      	movs	r6, #0
 8009630:	341a      	adds	r4, #26
 8009632:	42b5      	cmp	r5, r6
 8009634:	d11a      	bne.n	800966c <_printf_common+0xc8>
 8009636:	2000      	movs	r0, #0
 8009638:	e008      	b.n	800964c <_printf_common+0xa8>
 800963a:	2301      	movs	r3, #1
 800963c:	4652      	mov	r2, sl
 800963e:	4649      	mov	r1, r9
 8009640:	4638      	mov	r0, r7
 8009642:	47c0      	blx	r8
 8009644:	3001      	adds	r0, #1
 8009646:	d103      	bne.n	8009650 <_printf_common+0xac>
 8009648:	f04f 30ff 	mov.w	r0, #4294967295
 800964c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009650:	3501      	adds	r5, #1
 8009652:	e7c6      	b.n	80095e2 <_printf_common+0x3e>
 8009654:	18e1      	adds	r1, r4, r3
 8009656:	1c5a      	adds	r2, r3, #1
 8009658:	2030      	movs	r0, #48	; 0x30
 800965a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800965e:	4422      	add	r2, r4
 8009660:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009664:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009668:	3302      	adds	r3, #2
 800966a:	e7c7      	b.n	80095fc <_printf_common+0x58>
 800966c:	2301      	movs	r3, #1
 800966e:	4622      	mov	r2, r4
 8009670:	4649      	mov	r1, r9
 8009672:	4638      	mov	r0, r7
 8009674:	47c0      	blx	r8
 8009676:	3001      	adds	r0, #1
 8009678:	d0e6      	beq.n	8009648 <_printf_common+0xa4>
 800967a:	3601      	adds	r6, #1
 800967c:	e7d9      	b.n	8009632 <_printf_common+0x8e>
	...

08009680 <_printf_i>:
 8009680:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009684:	7e0f      	ldrb	r7, [r1, #24]
 8009686:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009688:	2f78      	cmp	r7, #120	; 0x78
 800968a:	4691      	mov	r9, r2
 800968c:	4680      	mov	r8, r0
 800968e:	460c      	mov	r4, r1
 8009690:	469a      	mov	sl, r3
 8009692:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009696:	d807      	bhi.n	80096a8 <_printf_i+0x28>
 8009698:	2f62      	cmp	r7, #98	; 0x62
 800969a:	d80a      	bhi.n	80096b2 <_printf_i+0x32>
 800969c:	2f00      	cmp	r7, #0
 800969e:	f000 80d8 	beq.w	8009852 <_printf_i+0x1d2>
 80096a2:	2f58      	cmp	r7, #88	; 0x58
 80096a4:	f000 80a3 	beq.w	80097ee <_printf_i+0x16e>
 80096a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80096ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80096b0:	e03a      	b.n	8009728 <_printf_i+0xa8>
 80096b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80096b6:	2b15      	cmp	r3, #21
 80096b8:	d8f6      	bhi.n	80096a8 <_printf_i+0x28>
 80096ba:	a101      	add	r1, pc, #4	; (adr r1, 80096c0 <_printf_i+0x40>)
 80096bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80096c0:	08009719 	.word	0x08009719
 80096c4:	0800972d 	.word	0x0800972d
 80096c8:	080096a9 	.word	0x080096a9
 80096cc:	080096a9 	.word	0x080096a9
 80096d0:	080096a9 	.word	0x080096a9
 80096d4:	080096a9 	.word	0x080096a9
 80096d8:	0800972d 	.word	0x0800972d
 80096dc:	080096a9 	.word	0x080096a9
 80096e0:	080096a9 	.word	0x080096a9
 80096e4:	080096a9 	.word	0x080096a9
 80096e8:	080096a9 	.word	0x080096a9
 80096ec:	08009839 	.word	0x08009839
 80096f0:	0800975d 	.word	0x0800975d
 80096f4:	0800981b 	.word	0x0800981b
 80096f8:	080096a9 	.word	0x080096a9
 80096fc:	080096a9 	.word	0x080096a9
 8009700:	0800985b 	.word	0x0800985b
 8009704:	080096a9 	.word	0x080096a9
 8009708:	0800975d 	.word	0x0800975d
 800970c:	080096a9 	.word	0x080096a9
 8009710:	080096a9 	.word	0x080096a9
 8009714:	08009823 	.word	0x08009823
 8009718:	682b      	ldr	r3, [r5, #0]
 800971a:	1d1a      	adds	r2, r3, #4
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	602a      	str	r2, [r5, #0]
 8009720:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009724:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009728:	2301      	movs	r3, #1
 800972a:	e0a3      	b.n	8009874 <_printf_i+0x1f4>
 800972c:	6820      	ldr	r0, [r4, #0]
 800972e:	6829      	ldr	r1, [r5, #0]
 8009730:	0606      	lsls	r6, r0, #24
 8009732:	f101 0304 	add.w	r3, r1, #4
 8009736:	d50a      	bpl.n	800974e <_printf_i+0xce>
 8009738:	680e      	ldr	r6, [r1, #0]
 800973a:	602b      	str	r3, [r5, #0]
 800973c:	2e00      	cmp	r6, #0
 800973e:	da03      	bge.n	8009748 <_printf_i+0xc8>
 8009740:	232d      	movs	r3, #45	; 0x2d
 8009742:	4276      	negs	r6, r6
 8009744:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009748:	485e      	ldr	r0, [pc, #376]	; (80098c4 <_printf_i+0x244>)
 800974a:	230a      	movs	r3, #10
 800974c:	e019      	b.n	8009782 <_printf_i+0x102>
 800974e:	680e      	ldr	r6, [r1, #0]
 8009750:	602b      	str	r3, [r5, #0]
 8009752:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009756:	bf18      	it	ne
 8009758:	b236      	sxthne	r6, r6
 800975a:	e7ef      	b.n	800973c <_printf_i+0xbc>
 800975c:	682b      	ldr	r3, [r5, #0]
 800975e:	6820      	ldr	r0, [r4, #0]
 8009760:	1d19      	adds	r1, r3, #4
 8009762:	6029      	str	r1, [r5, #0]
 8009764:	0601      	lsls	r1, r0, #24
 8009766:	d501      	bpl.n	800976c <_printf_i+0xec>
 8009768:	681e      	ldr	r6, [r3, #0]
 800976a:	e002      	b.n	8009772 <_printf_i+0xf2>
 800976c:	0646      	lsls	r6, r0, #25
 800976e:	d5fb      	bpl.n	8009768 <_printf_i+0xe8>
 8009770:	881e      	ldrh	r6, [r3, #0]
 8009772:	4854      	ldr	r0, [pc, #336]	; (80098c4 <_printf_i+0x244>)
 8009774:	2f6f      	cmp	r7, #111	; 0x6f
 8009776:	bf0c      	ite	eq
 8009778:	2308      	moveq	r3, #8
 800977a:	230a      	movne	r3, #10
 800977c:	2100      	movs	r1, #0
 800977e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009782:	6865      	ldr	r5, [r4, #4]
 8009784:	60a5      	str	r5, [r4, #8]
 8009786:	2d00      	cmp	r5, #0
 8009788:	bfa2      	ittt	ge
 800978a:	6821      	ldrge	r1, [r4, #0]
 800978c:	f021 0104 	bicge.w	r1, r1, #4
 8009790:	6021      	strge	r1, [r4, #0]
 8009792:	b90e      	cbnz	r6, 8009798 <_printf_i+0x118>
 8009794:	2d00      	cmp	r5, #0
 8009796:	d04d      	beq.n	8009834 <_printf_i+0x1b4>
 8009798:	4615      	mov	r5, r2
 800979a:	fbb6 f1f3 	udiv	r1, r6, r3
 800979e:	fb03 6711 	mls	r7, r3, r1, r6
 80097a2:	5dc7      	ldrb	r7, [r0, r7]
 80097a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80097a8:	4637      	mov	r7, r6
 80097aa:	42bb      	cmp	r3, r7
 80097ac:	460e      	mov	r6, r1
 80097ae:	d9f4      	bls.n	800979a <_printf_i+0x11a>
 80097b0:	2b08      	cmp	r3, #8
 80097b2:	d10b      	bne.n	80097cc <_printf_i+0x14c>
 80097b4:	6823      	ldr	r3, [r4, #0]
 80097b6:	07de      	lsls	r6, r3, #31
 80097b8:	d508      	bpl.n	80097cc <_printf_i+0x14c>
 80097ba:	6923      	ldr	r3, [r4, #16]
 80097bc:	6861      	ldr	r1, [r4, #4]
 80097be:	4299      	cmp	r1, r3
 80097c0:	bfde      	ittt	le
 80097c2:	2330      	movle	r3, #48	; 0x30
 80097c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80097c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80097cc:	1b52      	subs	r2, r2, r5
 80097ce:	6122      	str	r2, [r4, #16]
 80097d0:	f8cd a000 	str.w	sl, [sp]
 80097d4:	464b      	mov	r3, r9
 80097d6:	aa03      	add	r2, sp, #12
 80097d8:	4621      	mov	r1, r4
 80097da:	4640      	mov	r0, r8
 80097dc:	f7ff fee2 	bl	80095a4 <_printf_common>
 80097e0:	3001      	adds	r0, #1
 80097e2:	d14c      	bne.n	800987e <_printf_i+0x1fe>
 80097e4:	f04f 30ff 	mov.w	r0, #4294967295
 80097e8:	b004      	add	sp, #16
 80097ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097ee:	4835      	ldr	r0, [pc, #212]	; (80098c4 <_printf_i+0x244>)
 80097f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80097f4:	6829      	ldr	r1, [r5, #0]
 80097f6:	6823      	ldr	r3, [r4, #0]
 80097f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80097fc:	6029      	str	r1, [r5, #0]
 80097fe:	061d      	lsls	r5, r3, #24
 8009800:	d514      	bpl.n	800982c <_printf_i+0x1ac>
 8009802:	07df      	lsls	r7, r3, #31
 8009804:	bf44      	itt	mi
 8009806:	f043 0320 	orrmi.w	r3, r3, #32
 800980a:	6023      	strmi	r3, [r4, #0]
 800980c:	b91e      	cbnz	r6, 8009816 <_printf_i+0x196>
 800980e:	6823      	ldr	r3, [r4, #0]
 8009810:	f023 0320 	bic.w	r3, r3, #32
 8009814:	6023      	str	r3, [r4, #0]
 8009816:	2310      	movs	r3, #16
 8009818:	e7b0      	b.n	800977c <_printf_i+0xfc>
 800981a:	6823      	ldr	r3, [r4, #0]
 800981c:	f043 0320 	orr.w	r3, r3, #32
 8009820:	6023      	str	r3, [r4, #0]
 8009822:	2378      	movs	r3, #120	; 0x78
 8009824:	4828      	ldr	r0, [pc, #160]	; (80098c8 <_printf_i+0x248>)
 8009826:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800982a:	e7e3      	b.n	80097f4 <_printf_i+0x174>
 800982c:	0659      	lsls	r1, r3, #25
 800982e:	bf48      	it	mi
 8009830:	b2b6      	uxthmi	r6, r6
 8009832:	e7e6      	b.n	8009802 <_printf_i+0x182>
 8009834:	4615      	mov	r5, r2
 8009836:	e7bb      	b.n	80097b0 <_printf_i+0x130>
 8009838:	682b      	ldr	r3, [r5, #0]
 800983a:	6826      	ldr	r6, [r4, #0]
 800983c:	6961      	ldr	r1, [r4, #20]
 800983e:	1d18      	adds	r0, r3, #4
 8009840:	6028      	str	r0, [r5, #0]
 8009842:	0635      	lsls	r5, r6, #24
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	d501      	bpl.n	800984c <_printf_i+0x1cc>
 8009848:	6019      	str	r1, [r3, #0]
 800984a:	e002      	b.n	8009852 <_printf_i+0x1d2>
 800984c:	0670      	lsls	r0, r6, #25
 800984e:	d5fb      	bpl.n	8009848 <_printf_i+0x1c8>
 8009850:	8019      	strh	r1, [r3, #0]
 8009852:	2300      	movs	r3, #0
 8009854:	6123      	str	r3, [r4, #16]
 8009856:	4615      	mov	r5, r2
 8009858:	e7ba      	b.n	80097d0 <_printf_i+0x150>
 800985a:	682b      	ldr	r3, [r5, #0]
 800985c:	1d1a      	adds	r2, r3, #4
 800985e:	602a      	str	r2, [r5, #0]
 8009860:	681d      	ldr	r5, [r3, #0]
 8009862:	6862      	ldr	r2, [r4, #4]
 8009864:	2100      	movs	r1, #0
 8009866:	4628      	mov	r0, r5
 8009868:	f7f6 fcba 	bl	80001e0 <memchr>
 800986c:	b108      	cbz	r0, 8009872 <_printf_i+0x1f2>
 800986e:	1b40      	subs	r0, r0, r5
 8009870:	6060      	str	r0, [r4, #4]
 8009872:	6863      	ldr	r3, [r4, #4]
 8009874:	6123      	str	r3, [r4, #16]
 8009876:	2300      	movs	r3, #0
 8009878:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800987c:	e7a8      	b.n	80097d0 <_printf_i+0x150>
 800987e:	6923      	ldr	r3, [r4, #16]
 8009880:	462a      	mov	r2, r5
 8009882:	4649      	mov	r1, r9
 8009884:	4640      	mov	r0, r8
 8009886:	47d0      	blx	sl
 8009888:	3001      	adds	r0, #1
 800988a:	d0ab      	beq.n	80097e4 <_printf_i+0x164>
 800988c:	6823      	ldr	r3, [r4, #0]
 800988e:	079b      	lsls	r3, r3, #30
 8009890:	d413      	bmi.n	80098ba <_printf_i+0x23a>
 8009892:	68e0      	ldr	r0, [r4, #12]
 8009894:	9b03      	ldr	r3, [sp, #12]
 8009896:	4298      	cmp	r0, r3
 8009898:	bfb8      	it	lt
 800989a:	4618      	movlt	r0, r3
 800989c:	e7a4      	b.n	80097e8 <_printf_i+0x168>
 800989e:	2301      	movs	r3, #1
 80098a0:	4632      	mov	r2, r6
 80098a2:	4649      	mov	r1, r9
 80098a4:	4640      	mov	r0, r8
 80098a6:	47d0      	blx	sl
 80098a8:	3001      	adds	r0, #1
 80098aa:	d09b      	beq.n	80097e4 <_printf_i+0x164>
 80098ac:	3501      	adds	r5, #1
 80098ae:	68e3      	ldr	r3, [r4, #12]
 80098b0:	9903      	ldr	r1, [sp, #12]
 80098b2:	1a5b      	subs	r3, r3, r1
 80098b4:	42ab      	cmp	r3, r5
 80098b6:	dcf2      	bgt.n	800989e <_printf_i+0x21e>
 80098b8:	e7eb      	b.n	8009892 <_printf_i+0x212>
 80098ba:	2500      	movs	r5, #0
 80098bc:	f104 0619 	add.w	r6, r4, #25
 80098c0:	e7f5      	b.n	80098ae <_printf_i+0x22e>
 80098c2:	bf00      	nop
 80098c4:	0800bf0e 	.word	0x0800bf0e
 80098c8:	0800bf1f 	.word	0x0800bf1f

080098cc <iprintf>:
 80098cc:	b40f      	push	{r0, r1, r2, r3}
 80098ce:	4b0a      	ldr	r3, [pc, #40]	; (80098f8 <iprintf+0x2c>)
 80098d0:	b513      	push	{r0, r1, r4, lr}
 80098d2:	681c      	ldr	r4, [r3, #0]
 80098d4:	b124      	cbz	r4, 80098e0 <iprintf+0x14>
 80098d6:	69a3      	ldr	r3, [r4, #24]
 80098d8:	b913      	cbnz	r3, 80098e0 <iprintf+0x14>
 80098da:	4620      	mov	r0, r4
 80098dc:	f001 f9a8 	bl	800ac30 <__sinit>
 80098e0:	ab05      	add	r3, sp, #20
 80098e2:	9a04      	ldr	r2, [sp, #16]
 80098e4:	68a1      	ldr	r1, [r4, #8]
 80098e6:	9301      	str	r3, [sp, #4]
 80098e8:	4620      	mov	r0, r4
 80098ea:	f001 ff65 	bl	800b7b8 <_vfiprintf_r>
 80098ee:	b002      	add	sp, #8
 80098f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098f4:	b004      	add	sp, #16
 80098f6:	4770      	bx	lr
 80098f8:	2000000c 	.word	0x2000000c

080098fc <_puts_r>:
 80098fc:	b570      	push	{r4, r5, r6, lr}
 80098fe:	460e      	mov	r6, r1
 8009900:	4605      	mov	r5, r0
 8009902:	b118      	cbz	r0, 800990c <_puts_r+0x10>
 8009904:	6983      	ldr	r3, [r0, #24]
 8009906:	b90b      	cbnz	r3, 800990c <_puts_r+0x10>
 8009908:	f001 f992 	bl	800ac30 <__sinit>
 800990c:	69ab      	ldr	r3, [r5, #24]
 800990e:	68ac      	ldr	r4, [r5, #8]
 8009910:	b913      	cbnz	r3, 8009918 <_puts_r+0x1c>
 8009912:	4628      	mov	r0, r5
 8009914:	f001 f98c 	bl	800ac30 <__sinit>
 8009918:	4b2c      	ldr	r3, [pc, #176]	; (80099cc <_puts_r+0xd0>)
 800991a:	429c      	cmp	r4, r3
 800991c:	d120      	bne.n	8009960 <_puts_r+0x64>
 800991e:	686c      	ldr	r4, [r5, #4]
 8009920:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009922:	07db      	lsls	r3, r3, #31
 8009924:	d405      	bmi.n	8009932 <_puts_r+0x36>
 8009926:	89a3      	ldrh	r3, [r4, #12]
 8009928:	0598      	lsls	r0, r3, #22
 800992a:	d402      	bmi.n	8009932 <_puts_r+0x36>
 800992c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800992e:	f001 fa22 	bl	800ad76 <__retarget_lock_acquire_recursive>
 8009932:	89a3      	ldrh	r3, [r4, #12]
 8009934:	0719      	lsls	r1, r3, #28
 8009936:	d51d      	bpl.n	8009974 <_puts_r+0x78>
 8009938:	6923      	ldr	r3, [r4, #16]
 800993a:	b1db      	cbz	r3, 8009974 <_puts_r+0x78>
 800993c:	3e01      	subs	r6, #1
 800993e:	68a3      	ldr	r3, [r4, #8]
 8009940:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009944:	3b01      	subs	r3, #1
 8009946:	60a3      	str	r3, [r4, #8]
 8009948:	bb39      	cbnz	r1, 800999a <_puts_r+0x9e>
 800994a:	2b00      	cmp	r3, #0
 800994c:	da38      	bge.n	80099c0 <_puts_r+0xc4>
 800994e:	4622      	mov	r2, r4
 8009950:	210a      	movs	r1, #10
 8009952:	4628      	mov	r0, r5
 8009954:	f000 f916 	bl	8009b84 <__swbuf_r>
 8009958:	3001      	adds	r0, #1
 800995a:	d011      	beq.n	8009980 <_puts_r+0x84>
 800995c:	250a      	movs	r5, #10
 800995e:	e011      	b.n	8009984 <_puts_r+0x88>
 8009960:	4b1b      	ldr	r3, [pc, #108]	; (80099d0 <_puts_r+0xd4>)
 8009962:	429c      	cmp	r4, r3
 8009964:	d101      	bne.n	800996a <_puts_r+0x6e>
 8009966:	68ac      	ldr	r4, [r5, #8]
 8009968:	e7da      	b.n	8009920 <_puts_r+0x24>
 800996a:	4b1a      	ldr	r3, [pc, #104]	; (80099d4 <_puts_r+0xd8>)
 800996c:	429c      	cmp	r4, r3
 800996e:	bf08      	it	eq
 8009970:	68ec      	ldreq	r4, [r5, #12]
 8009972:	e7d5      	b.n	8009920 <_puts_r+0x24>
 8009974:	4621      	mov	r1, r4
 8009976:	4628      	mov	r0, r5
 8009978:	f000 f956 	bl	8009c28 <__swsetup_r>
 800997c:	2800      	cmp	r0, #0
 800997e:	d0dd      	beq.n	800993c <_puts_r+0x40>
 8009980:	f04f 35ff 	mov.w	r5, #4294967295
 8009984:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009986:	07da      	lsls	r2, r3, #31
 8009988:	d405      	bmi.n	8009996 <_puts_r+0x9a>
 800998a:	89a3      	ldrh	r3, [r4, #12]
 800998c:	059b      	lsls	r3, r3, #22
 800998e:	d402      	bmi.n	8009996 <_puts_r+0x9a>
 8009990:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009992:	f001 f9f1 	bl	800ad78 <__retarget_lock_release_recursive>
 8009996:	4628      	mov	r0, r5
 8009998:	bd70      	pop	{r4, r5, r6, pc}
 800999a:	2b00      	cmp	r3, #0
 800999c:	da04      	bge.n	80099a8 <_puts_r+0xac>
 800999e:	69a2      	ldr	r2, [r4, #24]
 80099a0:	429a      	cmp	r2, r3
 80099a2:	dc06      	bgt.n	80099b2 <_puts_r+0xb6>
 80099a4:	290a      	cmp	r1, #10
 80099a6:	d004      	beq.n	80099b2 <_puts_r+0xb6>
 80099a8:	6823      	ldr	r3, [r4, #0]
 80099aa:	1c5a      	adds	r2, r3, #1
 80099ac:	6022      	str	r2, [r4, #0]
 80099ae:	7019      	strb	r1, [r3, #0]
 80099b0:	e7c5      	b.n	800993e <_puts_r+0x42>
 80099b2:	4622      	mov	r2, r4
 80099b4:	4628      	mov	r0, r5
 80099b6:	f000 f8e5 	bl	8009b84 <__swbuf_r>
 80099ba:	3001      	adds	r0, #1
 80099bc:	d1bf      	bne.n	800993e <_puts_r+0x42>
 80099be:	e7df      	b.n	8009980 <_puts_r+0x84>
 80099c0:	6823      	ldr	r3, [r4, #0]
 80099c2:	250a      	movs	r5, #10
 80099c4:	1c5a      	adds	r2, r3, #1
 80099c6:	6022      	str	r2, [r4, #0]
 80099c8:	701d      	strb	r5, [r3, #0]
 80099ca:	e7db      	b.n	8009984 <_puts_r+0x88>
 80099cc:	0800bfe0 	.word	0x0800bfe0
 80099d0:	0800c000 	.word	0x0800c000
 80099d4:	0800bfc0 	.word	0x0800bfc0

080099d8 <puts>:
 80099d8:	4b02      	ldr	r3, [pc, #8]	; (80099e4 <puts+0xc>)
 80099da:	4601      	mov	r1, r0
 80099dc:	6818      	ldr	r0, [r3, #0]
 80099de:	f7ff bf8d 	b.w	80098fc <_puts_r>
 80099e2:	bf00      	nop
 80099e4:	2000000c 	.word	0x2000000c

080099e8 <setbuf>:
 80099e8:	2900      	cmp	r1, #0
 80099ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099ee:	bf0c      	ite	eq
 80099f0:	2202      	moveq	r2, #2
 80099f2:	2200      	movne	r2, #0
 80099f4:	f000 b800 	b.w	80099f8 <setvbuf>

080099f8 <setvbuf>:
 80099f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80099fc:	461d      	mov	r5, r3
 80099fe:	4b5d      	ldr	r3, [pc, #372]	; (8009b74 <setvbuf+0x17c>)
 8009a00:	681f      	ldr	r7, [r3, #0]
 8009a02:	4604      	mov	r4, r0
 8009a04:	460e      	mov	r6, r1
 8009a06:	4690      	mov	r8, r2
 8009a08:	b127      	cbz	r7, 8009a14 <setvbuf+0x1c>
 8009a0a:	69bb      	ldr	r3, [r7, #24]
 8009a0c:	b913      	cbnz	r3, 8009a14 <setvbuf+0x1c>
 8009a0e:	4638      	mov	r0, r7
 8009a10:	f001 f90e 	bl	800ac30 <__sinit>
 8009a14:	4b58      	ldr	r3, [pc, #352]	; (8009b78 <setvbuf+0x180>)
 8009a16:	429c      	cmp	r4, r3
 8009a18:	d167      	bne.n	8009aea <setvbuf+0xf2>
 8009a1a:	687c      	ldr	r4, [r7, #4]
 8009a1c:	f1b8 0f02 	cmp.w	r8, #2
 8009a20:	d006      	beq.n	8009a30 <setvbuf+0x38>
 8009a22:	f1b8 0f01 	cmp.w	r8, #1
 8009a26:	f200 809f 	bhi.w	8009b68 <setvbuf+0x170>
 8009a2a:	2d00      	cmp	r5, #0
 8009a2c:	f2c0 809c 	blt.w	8009b68 <setvbuf+0x170>
 8009a30:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a32:	07db      	lsls	r3, r3, #31
 8009a34:	d405      	bmi.n	8009a42 <setvbuf+0x4a>
 8009a36:	89a3      	ldrh	r3, [r4, #12]
 8009a38:	0598      	lsls	r0, r3, #22
 8009a3a:	d402      	bmi.n	8009a42 <setvbuf+0x4a>
 8009a3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a3e:	f001 f99a 	bl	800ad76 <__retarget_lock_acquire_recursive>
 8009a42:	4621      	mov	r1, r4
 8009a44:	4638      	mov	r0, r7
 8009a46:	f001 f85f 	bl	800ab08 <_fflush_r>
 8009a4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a4c:	b141      	cbz	r1, 8009a60 <setvbuf+0x68>
 8009a4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a52:	4299      	cmp	r1, r3
 8009a54:	d002      	beq.n	8009a5c <setvbuf+0x64>
 8009a56:	4638      	mov	r0, r7
 8009a58:	f001 fda4 	bl	800b5a4 <_free_r>
 8009a5c:	2300      	movs	r3, #0
 8009a5e:	6363      	str	r3, [r4, #52]	; 0x34
 8009a60:	2300      	movs	r3, #0
 8009a62:	61a3      	str	r3, [r4, #24]
 8009a64:	6063      	str	r3, [r4, #4]
 8009a66:	89a3      	ldrh	r3, [r4, #12]
 8009a68:	0619      	lsls	r1, r3, #24
 8009a6a:	d503      	bpl.n	8009a74 <setvbuf+0x7c>
 8009a6c:	6921      	ldr	r1, [r4, #16]
 8009a6e:	4638      	mov	r0, r7
 8009a70:	f001 fd98 	bl	800b5a4 <_free_r>
 8009a74:	89a3      	ldrh	r3, [r4, #12]
 8009a76:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8009a7a:	f023 0303 	bic.w	r3, r3, #3
 8009a7e:	f1b8 0f02 	cmp.w	r8, #2
 8009a82:	81a3      	strh	r3, [r4, #12]
 8009a84:	d06c      	beq.n	8009b60 <setvbuf+0x168>
 8009a86:	ab01      	add	r3, sp, #4
 8009a88:	466a      	mov	r2, sp
 8009a8a:	4621      	mov	r1, r4
 8009a8c:	4638      	mov	r0, r7
 8009a8e:	f001 f974 	bl	800ad7a <__swhatbuf_r>
 8009a92:	89a3      	ldrh	r3, [r4, #12]
 8009a94:	4318      	orrs	r0, r3
 8009a96:	81a0      	strh	r0, [r4, #12]
 8009a98:	2d00      	cmp	r5, #0
 8009a9a:	d130      	bne.n	8009afe <setvbuf+0x106>
 8009a9c:	9d00      	ldr	r5, [sp, #0]
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	f001 f9d0 	bl	800ae44 <malloc>
 8009aa4:	4606      	mov	r6, r0
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	d155      	bne.n	8009b56 <setvbuf+0x15e>
 8009aaa:	f8dd 9000 	ldr.w	r9, [sp]
 8009aae:	45a9      	cmp	r9, r5
 8009ab0:	d14a      	bne.n	8009b48 <setvbuf+0x150>
 8009ab2:	f04f 35ff 	mov.w	r5, #4294967295
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	60a2      	str	r2, [r4, #8]
 8009aba:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8009abe:	6022      	str	r2, [r4, #0]
 8009ac0:	6122      	str	r2, [r4, #16]
 8009ac2:	2201      	movs	r2, #1
 8009ac4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ac8:	6162      	str	r2, [r4, #20]
 8009aca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009acc:	f043 0302 	orr.w	r3, r3, #2
 8009ad0:	07d2      	lsls	r2, r2, #31
 8009ad2:	81a3      	strh	r3, [r4, #12]
 8009ad4:	d405      	bmi.n	8009ae2 <setvbuf+0xea>
 8009ad6:	f413 7f00 	tst.w	r3, #512	; 0x200
 8009ada:	d102      	bne.n	8009ae2 <setvbuf+0xea>
 8009adc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ade:	f001 f94b 	bl	800ad78 <__retarget_lock_release_recursive>
 8009ae2:	4628      	mov	r0, r5
 8009ae4:	b003      	add	sp, #12
 8009ae6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009aea:	4b24      	ldr	r3, [pc, #144]	; (8009b7c <setvbuf+0x184>)
 8009aec:	429c      	cmp	r4, r3
 8009aee:	d101      	bne.n	8009af4 <setvbuf+0xfc>
 8009af0:	68bc      	ldr	r4, [r7, #8]
 8009af2:	e793      	b.n	8009a1c <setvbuf+0x24>
 8009af4:	4b22      	ldr	r3, [pc, #136]	; (8009b80 <setvbuf+0x188>)
 8009af6:	429c      	cmp	r4, r3
 8009af8:	bf08      	it	eq
 8009afa:	68fc      	ldreq	r4, [r7, #12]
 8009afc:	e78e      	b.n	8009a1c <setvbuf+0x24>
 8009afe:	2e00      	cmp	r6, #0
 8009b00:	d0cd      	beq.n	8009a9e <setvbuf+0xa6>
 8009b02:	69bb      	ldr	r3, [r7, #24]
 8009b04:	b913      	cbnz	r3, 8009b0c <setvbuf+0x114>
 8009b06:	4638      	mov	r0, r7
 8009b08:	f001 f892 	bl	800ac30 <__sinit>
 8009b0c:	f1b8 0f01 	cmp.w	r8, #1
 8009b10:	bf08      	it	eq
 8009b12:	89a3      	ldrheq	r3, [r4, #12]
 8009b14:	6026      	str	r6, [r4, #0]
 8009b16:	bf04      	itt	eq
 8009b18:	f043 0301 	orreq.w	r3, r3, #1
 8009b1c:	81a3      	strheq	r3, [r4, #12]
 8009b1e:	89a2      	ldrh	r2, [r4, #12]
 8009b20:	f012 0308 	ands.w	r3, r2, #8
 8009b24:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8009b28:	d01c      	beq.n	8009b64 <setvbuf+0x16c>
 8009b2a:	07d3      	lsls	r3, r2, #31
 8009b2c:	bf41      	itttt	mi
 8009b2e:	2300      	movmi	r3, #0
 8009b30:	426d      	negmi	r5, r5
 8009b32:	60a3      	strmi	r3, [r4, #8]
 8009b34:	61a5      	strmi	r5, [r4, #24]
 8009b36:	bf58      	it	pl
 8009b38:	60a5      	strpl	r5, [r4, #8]
 8009b3a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009b3c:	f015 0501 	ands.w	r5, r5, #1
 8009b40:	d115      	bne.n	8009b6e <setvbuf+0x176>
 8009b42:	f412 7f00 	tst.w	r2, #512	; 0x200
 8009b46:	e7c8      	b.n	8009ada <setvbuf+0xe2>
 8009b48:	4648      	mov	r0, r9
 8009b4a:	f001 f97b 	bl	800ae44 <malloc>
 8009b4e:	4606      	mov	r6, r0
 8009b50:	2800      	cmp	r0, #0
 8009b52:	d0ae      	beq.n	8009ab2 <setvbuf+0xba>
 8009b54:	464d      	mov	r5, r9
 8009b56:	89a3      	ldrh	r3, [r4, #12]
 8009b58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b5c:	81a3      	strh	r3, [r4, #12]
 8009b5e:	e7d0      	b.n	8009b02 <setvbuf+0x10a>
 8009b60:	2500      	movs	r5, #0
 8009b62:	e7a8      	b.n	8009ab6 <setvbuf+0xbe>
 8009b64:	60a3      	str	r3, [r4, #8]
 8009b66:	e7e8      	b.n	8009b3a <setvbuf+0x142>
 8009b68:	f04f 35ff 	mov.w	r5, #4294967295
 8009b6c:	e7b9      	b.n	8009ae2 <setvbuf+0xea>
 8009b6e:	2500      	movs	r5, #0
 8009b70:	e7b7      	b.n	8009ae2 <setvbuf+0xea>
 8009b72:	bf00      	nop
 8009b74:	2000000c 	.word	0x2000000c
 8009b78:	0800bfe0 	.word	0x0800bfe0
 8009b7c:	0800c000 	.word	0x0800c000
 8009b80:	0800bfc0 	.word	0x0800bfc0

08009b84 <__swbuf_r>:
 8009b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b86:	460e      	mov	r6, r1
 8009b88:	4614      	mov	r4, r2
 8009b8a:	4605      	mov	r5, r0
 8009b8c:	b118      	cbz	r0, 8009b96 <__swbuf_r+0x12>
 8009b8e:	6983      	ldr	r3, [r0, #24]
 8009b90:	b90b      	cbnz	r3, 8009b96 <__swbuf_r+0x12>
 8009b92:	f001 f84d 	bl	800ac30 <__sinit>
 8009b96:	4b21      	ldr	r3, [pc, #132]	; (8009c1c <__swbuf_r+0x98>)
 8009b98:	429c      	cmp	r4, r3
 8009b9a:	d12b      	bne.n	8009bf4 <__swbuf_r+0x70>
 8009b9c:	686c      	ldr	r4, [r5, #4]
 8009b9e:	69a3      	ldr	r3, [r4, #24]
 8009ba0:	60a3      	str	r3, [r4, #8]
 8009ba2:	89a3      	ldrh	r3, [r4, #12]
 8009ba4:	071a      	lsls	r2, r3, #28
 8009ba6:	d52f      	bpl.n	8009c08 <__swbuf_r+0x84>
 8009ba8:	6923      	ldr	r3, [r4, #16]
 8009baa:	b36b      	cbz	r3, 8009c08 <__swbuf_r+0x84>
 8009bac:	6923      	ldr	r3, [r4, #16]
 8009bae:	6820      	ldr	r0, [r4, #0]
 8009bb0:	1ac0      	subs	r0, r0, r3
 8009bb2:	6963      	ldr	r3, [r4, #20]
 8009bb4:	b2f6      	uxtb	r6, r6
 8009bb6:	4283      	cmp	r3, r0
 8009bb8:	4637      	mov	r7, r6
 8009bba:	dc04      	bgt.n	8009bc6 <__swbuf_r+0x42>
 8009bbc:	4621      	mov	r1, r4
 8009bbe:	4628      	mov	r0, r5
 8009bc0:	f000 ffa2 	bl	800ab08 <_fflush_r>
 8009bc4:	bb30      	cbnz	r0, 8009c14 <__swbuf_r+0x90>
 8009bc6:	68a3      	ldr	r3, [r4, #8]
 8009bc8:	3b01      	subs	r3, #1
 8009bca:	60a3      	str	r3, [r4, #8]
 8009bcc:	6823      	ldr	r3, [r4, #0]
 8009bce:	1c5a      	adds	r2, r3, #1
 8009bd0:	6022      	str	r2, [r4, #0]
 8009bd2:	701e      	strb	r6, [r3, #0]
 8009bd4:	6963      	ldr	r3, [r4, #20]
 8009bd6:	3001      	adds	r0, #1
 8009bd8:	4283      	cmp	r3, r0
 8009bda:	d004      	beq.n	8009be6 <__swbuf_r+0x62>
 8009bdc:	89a3      	ldrh	r3, [r4, #12]
 8009bde:	07db      	lsls	r3, r3, #31
 8009be0:	d506      	bpl.n	8009bf0 <__swbuf_r+0x6c>
 8009be2:	2e0a      	cmp	r6, #10
 8009be4:	d104      	bne.n	8009bf0 <__swbuf_r+0x6c>
 8009be6:	4621      	mov	r1, r4
 8009be8:	4628      	mov	r0, r5
 8009bea:	f000 ff8d 	bl	800ab08 <_fflush_r>
 8009bee:	b988      	cbnz	r0, 8009c14 <__swbuf_r+0x90>
 8009bf0:	4638      	mov	r0, r7
 8009bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009bf4:	4b0a      	ldr	r3, [pc, #40]	; (8009c20 <__swbuf_r+0x9c>)
 8009bf6:	429c      	cmp	r4, r3
 8009bf8:	d101      	bne.n	8009bfe <__swbuf_r+0x7a>
 8009bfa:	68ac      	ldr	r4, [r5, #8]
 8009bfc:	e7cf      	b.n	8009b9e <__swbuf_r+0x1a>
 8009bfe:	4b09      	ldr	r3, [pc, #36]	; (8009c24 <__swbuf_r+0xa0>)
 8009c00:	429c      	cmp	r4, r3
 8009c02:	bf08      	it	eq
 8009c04:	68ec      	ldreq	r4, [r5, #12]
 8009c06:	e7ca      	b.n	8009b9e <__swbuf_r+0x1a>
 8009c08:	4621      	mov	r1, r4
 8009c0a:	4628      	mov	r0, r5
 8009c0c:	f000 f80c 	bl	8009c28 <__swsetup_r>
 8009c10:	2800      	cmp	r0, #0
 8009c12:	d0cb      	beq.n	8009bac <__swbuf_r+0x28>
 8009c14:	f04f 37ff 	mov.w	r7, #4294967295
 8009c18:	e7ea      	b.n	8009bf0 <__swbuf_r+0x6c>
 8009c1a:	bf00      	nop
 8009c1c:	0800bfe0 	.word	0x0800bfe0
 8009c20:	0800c000 	.word	0x0800c000
 8009c24:	0800bfc0 	.word	0x0800bfc0

08009c28 <__swsetup_r>:
 8009c28:	4b32      	ldr	r3, [pc, #200]	; (8009cf4 <__swsetup_r+0xcc>)
 8009c2a:	b570      	push	{r4, r5, r6, lr}
 8009c2c:	681d      	ldr	r5, [r3, #0]
 8009c2e:	4606      	mov	r6, r0
 8009c30:	460c      	mov	r4, r1
 8009c32:	b125      	cbz	r5, 8009c3e <__swsetup_r+0x16>
 8009c34:	69ab      	ldr	r3, [r5, #24]
 8009c36:	b913      	cbnz	r3, 8009c3e <__swsetup_r+0x16>
 8009c38:	4628      	mov	r0, r5
 8009c3a:	f000 fff9 	bl	800ac30 <__sinit>
 8009c3e:	4b2e      	ldr	r3, [pc, #184]	; (8009cf8 <__swsetup_r+0xd0>)
 8009c40:	429c      	cmp	r4, r3
 8009c42:	d10f      	bne.n	8009c64 <__swsetup_r+0x3c>
 8009c44:	686c      	ldr	r4, [r5, #4]
 8009c46:	89a3      	ldrh	r3, [r4, #12]
 8009c48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c4c:	0719      	lsls	r1, r3, #28
 8009c4e:	d42c      	bmi.n	8009caa <__swsetup_r+0x82>
 8009c50:	06dd      	lsls	r5, r3, #27
 8009c52:	d411      	bmi.n	8009c78 <__swsetup_r+0x50>
 8009c54:	2309      	movs	r3, #9
 8009c56:	6033      	str	r3, [r6, #0]
 8009c58:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009c5c:	81a3      	strh	r3, [r4, #12]
 8009c5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c62:	e03e      	b.n	8009ce2 <__swsetup_r+0xba>
 8009c64:	4b25      	ldr	r3, [pc, #148]	; (8009cfc <__swsetup_r+0xd4>)
 8009c66:	429c      	cmp	r4, r3
 8009c68:	d101      	bne.n	8009c6e <__swsetup_r+0x46>
 8009c6a:	68ac      	ldr	r4, [r5, #8]
 8009c6c:	e7eb      	b.n	8009c46 <__swsetup_r+0x1e>
 8009c6e:	4b24      	ldr	r3, [pc, #144]	; (8009d00 <__swsetup_r+0xd8>)
 8009c70:	429c      	cmp	r4, r3
 8009c72:	bf08      	it	eq
 8009c74:	68ec      	ldreq	r4, [r5, #12]
 8009c76:	e7e6      	b.n	8009c46 <__swsetup_r+0x1e>
 8009c78:	0758      	lsls	r0, r3, #29
 8009c7a:	d512      	bpl.n	8009ca2 <__swsetup_r+0x7a>
 8009c7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c7e:	b141      	cbz	r1, 8009c92 <__swsetup_r+0x6a>
 8009c80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c84:	4299      	cmp	r1, r3
 8009c86:	d002      	beq.n	8009c8e <__swsetup_r+0x66>
 8009c88:	4630      	mov	r0, r6
 8009c8a:	f001 fc8b 	bl	800b5a4 <_free_r>
 8009c8e:	2300      	movs	r3, #0
 8009c90:	6363      	str	r3, [r4, #52]	; 0x34
 8009c92:	89a3      	ldrh	r3, [r4, #12]
 8009c94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009c98:	81a3      	strh	r3, [r4, #12]
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	6063      	str	r3, [r4, #4]
 8009c9e:	6923      	ldr	r3, [r4, #16]
 8009ca0:	6023      	str	r3, [r4, #0]
 8009ca2:	89a3      	ldrh	r3, [r4, #12]
 8009ca4:	f043 0308 	orr.w	r3, r3, #8
 8009ca8:	81a3      	strh	r3, [r4, #12]
 8009caa:	6923      	ldr	r3, [r4, #16]
 8009cac:	b94b      	cbnz	r3, 8009cc2 <__swsetup_r+0x9a>
 8009cae:	89a3      	ldrh	r3, [r4, #12]
 8009cb0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009cb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009cb8:	d003      	beq.n	8009cc2 <__swsetup_r+0x9a>
 8009cba:	4621      	mov	r1, r4
 8009cbc:	4630      	mov	r0, r6
 8009cbe:	f001 f881 	bl	800adc4 <__smakebuf_r>
 8009cc2:	89a0      	ldrh	r0, [r4, #12]
 8009cc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009cc8:	f010 0301 	ands.w	r3, r0, #1
 8009ccc:	d00a      	beq.n	8009ce4 <__swsetup_r+0xbc>
 8009cce:	2300      	movs	r3, #0
 8009cd0:	60a3      	str	r3, [r4, #8]
 8009cd2:	6963      	ldr	r3, [r4, #20]
 8009cd4:	425b      	negs	r3, r3
 8009cd6:	61a3      	str	r3, [r4, #24]
 8009cd8:	6923      	ldr	r3, [r4, #16]
 8009cda:	b943      	cbnz	r3, 8009cee <__swsetup_r+0xc6>
 8009cdc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009ce0:	d1ba      	bne.n	8009c58 <__swsetup_r+0x30>
 8009ce2:	bd70      	pop	{r4, r5, r6, pc}
 8009ce4:	0781      	lsls	r1, r0, #30
 8009ce6:	bf58      	it	pl
 8009ce8:	6963      	ldrpl	r3, [r4, #20]
 8009cea:	60a3      	str	r3, [r4, #8]
 8009cec:	e7f4      	b.n	8009cd8 <__swsetup_r+0xb0>
 8009cee:	2000      	movs	r0, #0
 8009cf0:	e7f7      	b.n	8009ce2 <__swsetup_r+0xba>
 8009cf2:	bf00      	nop
 8009cf4:	2000000c 	.word	0x2000000c
 8009cf8:	0800bfe0 	.word	0x0800bfe0
 8009cfc:	0800c000 	.word	0x0800c000
 8009d00:	0800bfc0 	.word	0x0800bfc0

08009d04 <quorem>:
 8009d04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d08:	6903      	ldr	r3, [r0, #16]
 8009d0a:	690c      	ldr	r4, [r1, #16]
 8009d0c:	42a3      	cmp	r3, r4
 8009d0e:	4607      	mov	r7, r0
 8009d10:	f2c0 8081 	blt.w	8009e16 <quorem+0x112>
 8009d14:	3c01      	subs	r4, #1
 8009d16:	f101 0814 	add.w	r8, r1, #20
 8009d1a:	f100 0514 	add.w	r5, r0, #20
 8009d1e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d22:	9301      	str	r3, [sp, #4]
 8009d24:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009d28:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d2c:	3301      	adds	r3, #1
 8009d2e:	429a      	cmp	r2, r3
 8009d30:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009d34:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009d38:	fbb2 f6f3 	udiv	r6, r2, r3
 8009d3c:	d331      	bcc.n	8009da2 <quorem+0x9e>
 8009d3e:	f04f 0e00 	mov.w	lr, #0
 8009d42:	4640      	mov	r0, r8
 8009d44:	46ac      	mov	ip, r5
 8009d46:	46f2      	mov	sl, lr
 8009d48:	f850 2b04 	ldr.w	r2, [r0], #4
 8009d4c:	b293      	uxth	r3, r2
 8009d4e:	fb06 e303 	mla	r3, r6, r3, lr
 8009d52:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009d56:	b29b      	uxth	r3, r3
 8009d58:	ebaa 0303 	sub.w	r3, sl, r3
 8009d5c:	f8dc a000 	ldr.w	sl, [ip]
 8009d60:	0c12      	lsrs	r2, r2, #16
 8009d62:	fa13 f38a 	uxtah	r3, r3, sl
 8009d66:	fb06 e202 	mla	r2, r6, r2, lr
 8009d6a:	9300      	str	r3, [sp, #0]
 8009d6c:	9b00      	ldr	r3, [sp, #0]
 8009d6e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009d72:	b292      	uxth	r2, r2
 8009d74:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009d78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d7c:	f8bd 3000 	ldrh.w	r3, [sp]
 8009d80:	4581      	cmp	r9, r0
 8009d82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d86:	f84c 3b04 	str.w	r3, [ip], #4
 8009d8a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009d8e:	d2db      	bcs.n	8009d48 <quorem+0x44>
 8009d90:	f855 300b 	ldr.w	r3, [r5, fp]
 8009d94:	b92b      	cbnz	r3, 8009da2 <quorem+0x9e>
 8009d96:	9b01      	ldr	r3, [sp, #4]
 8009d98:	3b04      	subs	r3, #4
 8009d9a:	429d      	cmp	r5, r3
 8009d9c:	461a      	mov	r2, r3
 8009d9e:	d32e      	bcc.n	8009dfe <quorem+0xfa>
 8009da0:	613c      	str	r4, [r7, #16]
 8009da2:	4638      	mov	r0, r7
 8009da4:	f001 fae6 	bl	800b374 <__mcmp>
 8009da8:	2800      	cmp	r0, #0
 8009daa:	db24      	blt.n	8009df6 <quorem+0xf2>
 8009dac:	3601      	adds	r6, #1
 8009dae:	4628      	mov	r0, r5
 8009db0:	f04f 0c00 	mov.w	ip, #0
 8009db4:	f858 2b04 	ldr.w	r2, [r8], #4
 8009db8:	f8d0 e000 	ldr.w	lr, [r0]
 8009dbc:	b293      	uxth	r3, r2
 8009dbe:	ebac 0303 	sub.w	r3, ip, r3
 8009dc2:	0c12      	lsrs	r2, r2, #16
 8009dc4:	fa13 f38e 	uxtah	r3, r3, lr
 8009dc8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009dcc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009dd0:	b29b      	uxth	r3, r3
 8009dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009dd6:	45c1      	cmp	r9, r8
 8009dd8:	f840 3b04 	str.w	r3, [r0], #4
 8009ddc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009de0:	d2e8      	bcs.n	8009db4 <quorem+0xb0>
 8009de2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009de6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009dea:	b922      	cbnz	r2, 8009df6 <quorem+0xf2>
 8009dec:	3b04      	subs	r3, #4
 8009dee:	429d      	cmp	r5, r3
 8009df0:	461a      	mov	r2, r3
 8009df2:	d30a      	bcc.n	8009e0a <quorem+0x106>
 8009df4:	613c      	str	r4, [r7, #16]
 8009df6:	4630      	mov	r0, r6
 8009df8:	b003      	add	sp, #12
 8009dfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dfe:	6812      	ldr	r2, [r2, #0]
 8009e00:	3b04      	subs	r3, #4
 8009e02:	2a00      	cmp	r2, #0
 8009e04:	d1cc      	bne.n	8009da0 <quorem+0x9c>
 8009e06:	3c01      	subs	r4, #1
 8009e08:	e7c7      	b.n	8009d9a <quorem+0x96>
 8009e0a:	6812      	ldr	r2, [r2, #0]
 8009e0c:	3b04      	subs	r3, #4
 8009e0e:	2a00      	cmp	r2, #0
 8009e10:	d1f0      	bne.n	8009df4 <quorem+0xf0>
 8009e12:	3c01      	subs	r4, #1
 8009e14:	e7eb      	b.n	8009dee <quorem+0xea>
 8009e16:	2000      	movs	r0, #0
 8009e18:	e7ee      	b.n	8009df8 <quorem+0xf4>
 8009e1a:	0000      	movs	r0, r0
 8009e1c:	0000      	movs	r0, r0
	...

08009e20 <_dtoa_r>:
 8009e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e24:	ed2d 8b04 	vpush	{d8-d9}
 8009e28:	ec57 6b10 	vmov	r6, r7, d0
 8009e2c:	b093      	sub	sp, #76	; 0x4c
 8009e2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009e30:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009e34:	9106      	str	r1, [sp, #24]
 8009e36:	ee10 aa10 	vmov	sl, s0
 8009e3a:	4604      	mov	r4, r0
 8009e3c:	9209      	str	r2, [sp, #36]	; 0x24
 8009e3e:	930c      	str	r3, [sp, #48]	; 0x30
 8009e40:	46bb      	mov	fp, r7
 8009e42:	b975      	cbnz	r5, 8009e62 <_dtoa_r+0x42>
 8009e44:	2010      	movs	r0, #16
 8009e46:	f000 fffd 	bl	800ae44 <malloc>
 8009e4a:	4602      	mov	r2, r0
 8009e4c:	6260      	str	r0, [r4, #36]	; 0x24
 8009e4e:	b920      	cbnz	r0, 8009e5a <_dtoa_r+0x3a>
 8009e50:	4ba7      	ldr	r3, [pc, #668]	; (800a0f0 <_dtoa_r+0x2d0>)
 8009e52:	21ea      	movs	r1, #234	; 0xea
 8009e54:	48a7      	ldr	r0, [pc, #668]	; (800a0f4 <_dtoa_r+0x2d4>)
 8009e56:	f001 fe45 	bl	800bae4 <__assert_func>
 8009e5a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009e5e:	6005      	str	r5, [r0, #0]
 8009e60:	60c5      	str	r5, [r0, #12]
 8009e62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e64:	6819      	ldr	r1, [r3, #0]
 8009e66:	b151      	cbz	r1, 8009e7e <_dtoa_r+0x5e>
 8009e68:	685a      	ldr	r2, [r3, #4]
 8009e6a:	604a      	str	r2, [r1, #4]
 8009e6c:	2301      	movs	r3, #1
 8009e6e:	4093      	lsls	r3, r2
 8009e70:	608b      	str	r3, [r1, #8]
 8009e72:	4620      	mov	r0, r4
 8009e74:	f001 f83c 	bl	800aef0 <_Bfree>
 8009e78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	601a      	str	r2, [r3, #0]
 8009e7e:	1e3b      	subs	r3, r7, #0
 8009e80:	bfaa      	itet	ge
 8009e82:	2300      	movge	r3, #0
 8009e84:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009e88:	f8c8 3000 	strge.w	r3, [r8]
 8009e8c:	4b9a      	ldr	r3, [pc, #616]	; (800a0f8 <_dtoa_r+0x2d8>)
 8009e8e:	bfbc      	itt	lt
 8009e90:	2201      	movlt	r2, #1
 8009e92:	f8c8 2000 	strlt.w	r2, [r8]
 8009e96:	ea33 030b 	bics.w	r3, r3, fp
 8009e9a:	d11b      	bne.n	8009ed4 <_dtoa_r+0xb4>
 8009e9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e9e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009ea2:	6013      	str	r3, [r2, #0]
 8009ea4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ea8:	4333      	orrs	r3, r6
 8009eaa:	f000 8592 	beq.w	800a9d2 <_dtoa_r+0xbb2>
 8009eae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009eb0:	b963      	cbnz	r3, 8009ecc <_dtoa_r+0xac>
 8009eb2:	4b92      	ldr	r3, [pc, #584]	; (800a0fc <_dtoa_r+0x2dc>)
 8009eb4:	e022      	b.n	8009efc <_dtoa_r+0xdc>
 8009eb6:	4b92      	ldr	r3, [pc, #584]	; (800a100 <_dtoa_r+0x2e0>)
 8009eb8:	9301      	str	r3, [sp, #4]
 8009eba:	3308      	adds	r3, #8
 8009ebc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009ebe:	6013      	str	r3, [r2, #0]
 8009ec0:	9801      	ldr	r0, [sp, #4]
 8009ec2:	b013      	add	sp, #76	; 0x4c
 8009ec4:	ecbd 8b04 	vpop	{d8-d9}
 8009ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ecc:	4b8b      	ldr	r3, [pc, #556]	; (800a0fc <_dtoa_r+0x2dc>)
 8009ece:	9301      	str	r3, [sp, #4]
 8009ed0:	3303      	adds	r3, #3
 8009ed2:	e7f3      	b.n	8009ebc <_dtoa_r+0x9c>
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	4650      	mov	r0, sl
 8009eda:	4659      	mov	r1, fp
 8009edc:	f7f6 fdf4 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ee0:	ec4b ab19 	vmov	d9, sl, fp
 8009ee4:	4680      	mov	r8, r0
 8009ee6:	b158      	cbz	r0, 8009f00 <_dtoa_r+0xe0>
 8009ee8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009eea:	2301      	movs	r3, #1
 8009eec:	6013      	str	r3, [r2, #0]
 8009eee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	f000 856b 	beq.w	800a9cc <_dtoa_r+0xbac>
 8009ef6:	4883      	ldr	r0, [pc, #524]	; (800a104 <_dtoa_r+0x2e4>)
 8009ef8:	6018      	str	r0, [r3, #0]
 8009efa:	1e43      	subs	r3, r0, #1
 8009efc:	9301      	str	r3, [sp, #4]
 8009efe:	e7df      	b.n	8009ec0 <_dtoa_r+0xa0>
 8009f00:	ec4b ab10 	vmov	d0, sl, fp
 8009f04:	aa10      	add	r2, sp, #64	; 0x40
 8009f06:	a911      	add	r1, sp, #68	; 0x44
 8009f08:	4620      	mov	r0, r4
 8009f0a:	f001 fad9 	bl	800b4c0 <__d2b>
 8009f0e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009f12:	ee08 0a10 	vmov	s16, r0
 8009f16:	2d00      	cmp	r5, #0
 8009f18:	f000 8084 	beq.w	800a024 <_dtoa_r+0x204>
 8009f1c:	ee19 3a90 	vmov	r3, s19
 8009f20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f24:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009f28:	4656      	mov	r6, sl
 8009f2a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009f2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009f32:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009f36:	4b74      	ldr	r3, [pc, #464]	; (800a108 <_dtoa_r+0x2e8>)
 8009f38:	2200      	movs	r2, #0
 8009f3a:	4630      	mov	r0, r6
 8009f3c:	4639      	mov	r1, r7
 8009f3e:	f7f6 f9a3 	bl	8000288 <__aeabi_dsub>
 8009f42:	a365      	add	r3, pc, #404	; (adr r3, 800a0d8 <_dtoa_r+0x2b8>)
 8009f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f48:	f7f6 fb56 	bl	80005f8 <__aeabi_dmul>
 8009f4c:	a364      	add	r3, pc, #400	; (adr r3, 800a0e0 <_dtoa_r+0x2c0>)
 8009f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f52:	f7f6 f99b 	bl	800028c <__adddf3>
 8009f56:	4606      	mov	r6, r0
 8009f58:	4628      	mov	r0, r5
 8009f5a:	460f      	mov	r7, r1
 8009f5c:	f7f6 fae2 	bl	8000524 <__aeabi_i2d>
 8009f60:	a361      	add	r3, pc, #388	; (adr r3, 800a0e8 <_dtoa_r+0x2c8>)
 8009f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f66:	f7f6 fb47 	bl	80005f8 <__aeabi_dmul>
 8009f6a:	4602      	mov	r2, r0
 8009f6c:	460b      	mov	r3, r1
 8009f6e:	4630      	mov	r0, r6
 8009f70:	4639      	mov	r1, r7
 8009f72:	f7f6 f98b 	bl	800028c <__adddf3>
 8009f76:	4606      	mov	r6, r0
 8009f78:	460f      	mov	r7, r1
 8009f7a:	f7f6 fded 	bl	8000b58 <__aeabi_d2iz>
 8009f7e:	2200      	movs	r2, #0
 8009f80:	9000      	str	r0, [sp, #0]
 8009f82:	2300      	movs	r3, #0
 8009f84:	4630      	mov	r0, r6
 8009f86:	4639      	mov	r1, r7
 8009f88:	f7f6 fda8 	bl	8000adc <__aeabi_dcmplt>
 8009f8c:	b150      	cbz	r0, 8009fa4 <_dtoa_r+0x184>
 8009f8e:	9800      	ldr	r0, [sp, #0]
 8009f90:	f7f6 fac8 	bl	8000524 <__aeabi_i2d>
 8009f94:	4632      	mov	r2, r6
 8009f96:	463b      	mov	r3, r7
 8009f98:	f7f6 fd96 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f9c:	b910      	cbnz	r0, 8009fa4 <_dtoa_r+0x184>
 8009f9e:	9b00      	ldr	r3, [sp, #0]
 8009fa0:	3b01      	subs	r3, #1
 8009fa2:	9300      	str	r3, [sp, #0]
 8009fa4:	9b00      	ldr	r3, [sp, #0]
 8009fa6:	2b16      	cmp	r3, #22
 8009fa8:	d85a      	bhi.n	800a060 <_dtoa_r+0x240>
 8009faa:	9a00      	ldr	r2, [sp, #0]
 8009fac:	4b57      	ldr	r3, [pc, #348]	; (800a10c <_dtoa_r+0x2ec>)
 8009fae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb6:	ec51 0b19 	vmov	r0, r1, d9
 8009fba:	f7f6 fd8f 	bl	8000adc <__aeabi_dcmplt>
 8009fbe:	2800      	cmp	r0, #0
 8009fc0:	d050      	beq.n	800a064 <_dtoa_r+0x244>
 8009fc2:	9b00      	ldr	r3, [sp, #0]
 8009fc4:	3b01      	subs	r3, #1
 8009fc6:	9300      	str	r3, [sp, #0]
 8009fc8:	2300      	movs	r3, #0
 8009fca:	930b      	str	r3, [sp, #44]	; 0x2c
 8009fcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009fce:	1b5d      	subs	r5, r3, r5
 8009fd0:	1e6b      	subs	r3, r5, #1
 8009fd2:	9305      	str	r3, [sp, #20]
 8009fd4:	bf45      	ittet	mi
 8009fd6:	f1c5 0301 	rsbmi	r3, r5, #1
 8009fda:	9304      	strmi	r3, [sp, #16]
 8009fdc:	2300      	movpl	r3, #0
 8009fde:	2300      	movmi	r3, #0
 8009fe0:	bf4c      	ite	mi
 8009fe2:	9305      	strmi	r3, [sp, #20]
 8009fe4:	9304      	strpl	r3, [sp, #16]
 8009fe6:	9b00      	ldr	r3, [sp, #0]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	db3d      	blt.n	800a068 <_dtoa_r+0x248>
 8009fec:	9b05      	ldr	r3, [sp, #20]
 8009fee:	9a00      	ldr	r2, [sp, #0]
 8009ff0:	920a      	str	r2, [sp, #40]	; 0x28
 8009ff2:	4413      	add	r3, r2
 8009ff4:	9305      	str	r3, [sp, #20]
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	9307      	str	r3, [sp, #28]
 8009ffa:	9b06      	ldr	r3, [sp, #24]
 8009ffc:	2b09      	cmp	r3, #9
 8009ffe:	f200 8089 	bhi.w	800a114 <_dtoa_r+0x2f4>
 800a002:	2b05      	cmp	r3, #5
 800a004:	bfc4      	itt	gt
 800a006:	3b04      	subgt	r3, #4
 800a008:	9306      	strgt	r3, [sp, #24]
 800a00a:	9b06      	ldr	r3, [sp, #24]
 800a00c:	f1a3 0302 	sub.w	r3, r3, #2
 800a010:	bfcc      	ite	gt
 800a012:	2500      	movgt	r5, #0
 800a014:	2501      	movle	r5, #1
 800a016:	2b03      	cmp	r3, #3
 800a018:	f200 8087 	bhi.w	800a12a <_dtoa_r+0x30a>
 800a01c:	e8df f003 	tbb	[pc, r3]
 800a020:	59383a2d 	.word	0x59383a2d
 800a024:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a028:	441d      	add	r5, r3
 800a02a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a02e:	2b20      	cmp	r3, #32
 800a030:	bfc1      	itttt	gt
 800a032:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a036:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a03a:	fa0b f303 	lslgt.w	r3, fp, r3
 800a03e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a042:	bfda      	itte	le
 800a044:	f1c3 0320 	rsble	r3, r3, #32
 800a048:	fa06 f003 	lslle.w	r0, r6, r3
 800a04c:	4318      	orrgt	r0, r3
 800a04e:	f7f6 fa59 	bl	8000504 <__aeabi_ui2d>
 800a052:	2301      	movs	r3, #1
 800a054:	4606      	mov	r6, r0
 800a056:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a05a:	3d01      	subs	r5, #1
 800a05c:	930e      	str	r3, [sp, #56]	; 0x38
 800a05e:	e76a      	b.n	8009f36 <_dtoa_r+0x116>
 800a060:	2301      	movs	r3, #1
 800a062:	e7b2      	b.n	8009fca <_dtoa_r+0x1aa>
 800a064:	900b      	str	r0, [sp, #44]	; 0x2c
 800a066:	e7b1      	b.n	8009fcc <_dtoa_r+0x1ac>
 800a068:	9b04      	ldr	r3, [sp, #16]
 800a06a:	9a00      	ldr	r2, [sp, #0]
 800a06c:	1a9b      	subs	r3, r3, r2
 800a06e:	9304      	str	r3, [sp, #16]
 800a070:	4253      	negs	r3, r2
 800a072:	9307      	str	r3, [sp, #28]
 800a074:	2300      	movs	r3, #0
 800a076:	930a      	str	r3, [sp, #40]	; 0x28
 800a078:	e7bf      	b.n	8009ffa <_dtoa_r+0x1da>
 800a07a:	2300      	movs	r3, #0
 800a07c:	9308      	str	r3, [sp, #32]
 800a07e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a080:	2b00      	cmp	r3, #0
 800a082:	dc55      	bgt.n	800a130 <_dtoa_r+0x310>
 800a084:	2301      	movs	r3, #1
 800a086:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a08a:	461a      	mov	r2, r3
 800a08c:	9209      	str	r2, [sp, #36]	; 0x24
 800a08e:	e00c      	b.n	800a0aa <_dtoa_r+0x28a>
 800a090:	2301      	movs	r3, #1
 800a092:	e7f3      	b.n	800a07c <_dtoa_r+0x25c>
 800a094:	2300      	movs	r3, #0
 800a096:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a098:	9308      	str	r3, [sp, #32]
 800a09a:	9b00      	ldr	r3, [sp, #0]
 800a09c:	4413      	add	r3, r2
 800a09e:	9302      	str	r3, [sp, #8]
 800a0a0:	3301      	adds	r3, #1
 800a0a2:	2b01      	cmp	r3, #1
 800a0a4:	9303      	str	r3, [sp, #12]
 800a0a6:	bfb8      	it	lt
 800a0a8:	2301      	movlt	r3, #1
 800a0aa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	6042      	str	r2, [r0, #4]
 800a0b0:	2204      	movs	r2, #4
 800a0b2:	f102 0614 	add.w	r6, r2, #20
 800a0b6:	429e      	cmp	r6, r3
 800a0b8:	6841      	ldr	r1, [r0, #4]
 800a0ba:	d93d      	bls.n	800a138 <_dtoa_r+0x318>
 800a0bc:	4620      	mov	r0, r4
 800a0be:	f000 fed7 	bl	800ae70 <_Balloc>
 800a0c2:	9001      	str	r0, [sp, #4]
 800a0c4:	2800      	cmp	r0, #0
 800a0c6:	d13b      	bne.n	800a140 <_dtoa_r+0x320>
 800a0c8:	4b11      	ldr	r3, [pc, #68]	; (800a110 <_dtoa_r+0x2f0>)
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a0d0:	e6c0      	b.n	8009e54 <_dtoa_r+0x34>
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	e7df      	b.n	800a096 <_dtoa_r+0x276>
 800a0d6:	bf00      	nop
 800a0d8:	636f4361 	.word	0x636f4361
 800a0dc:	3fd287a7 	.word	0x3fd287a7
 800a0e0:	8b60c8b3 	.word	0x8b60c8b3
 800a0e4:	3fc68a28 	.word	0x3fc68a28
 800a0e8:	509f79fb 	.word	0x509f79fb
 800a0ec:	3fd34413 	.word	0x3fd34413
 800a0f0:	0800bf3d 	.word	0x0800bf3d
 800a0f4:	0800bf54 	.word	0x0800bf54
 800a0f8:	7ff00000 	.word	0x7ff00000
 800a0fc:	0800bf39 	.word	0x0800bf39
 800a100:	0800bf30 	.word	0x0800bf30
 800a104:	0800bf0d 	.word	0x0800bf0d
 800a108:	3ff80000 	.word	0x3ff80000
 800a10c:	0800c0a8 	.word	0x0800c0a8
 800a110:	0800bfaf 	.word	0x0800bfaf
 800a114:	2501      	movs	r5, #1
 800a116:	2300      	movs	r3, #0
 800a118:	9306      	str	r3, [sp, #24]
 800a11a:	9508      	str	r5, [sp, #32]
 800a11c:	f04f 33ff 	mov.w	r3, #4294967295
 800a120:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a124:	2200      	movs	r2, #0
 800a126:	2312      	movs	r3, #18
 800a128:	e7b0      	b.n	800a08c <_dtoa_r+0x26c>
 800a12a:	2301      	movs	r3, #1
 800a12c:	9308      	str	r3, [sp, #32]
 800a12e:	e7f5      	b.n	800a11c <_dtoa_r+0x2fc>
 800a130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a132:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a136:	e7b8      	b.n	800a0aa <_dtoa_r+0x28a>
 800a138:	3101      	adds	r1, #1
 800a13a:	6041      	str	r1, [r0, #4]
 800a13c:	0052      	lsls	r2, r2, #1
 800a13e:	e7b8      	b.n	800a0b2 <_dtoa_r+0x292>
 800a140:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a142:	9a01      	ldr	r2, [sp, #4]
 800a144:	601a      	str	r2, [r3, #0]
 800a146:	9b03      	ldr	r3, [sp, #12]
 800a148:	2b0e      	cmp	r3, #14
 800a14a:	f200 809d 	bhi.w	800a288 <_dtoa_r+0x468>
 800a14e:	2d00      	cmp	r5, #0
 800a150:	f000 809a 	beq.w	800a288 <_dtoa_r+0x468>
 800a154:	9b00      	ldr	r3, [sp, #0]
 800a156:	2b00      	cmp	r3, #0
 800a158:	dd32      	ble.n	800a1c0 <_dtoa_r+0x3a0>
 800a15a:	4ab7      	ldr	r2, [pc, #732]	; (800a438 <_dtoa_r+0x618>)
 800a15c:	f003 030f 	and.w	r3, r3, #15
 800a160:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a164:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a168:	9b00      	ldr	r3, [sp, #0]
 800a16a:	05d8      	lsls	r0, r3, #23
 800a16c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a170:	d516      	bpl.n	800a1a0 <_dtoa_r+0x380>
 800a172:	4bb2      	ldr	r3, [pc, #712]	; (800a43c <_dtoa_r+0x61c>)
 800a174:	ec51 0b19 	vmov	r0, r1, d9
 800a178:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a17c:	f7f6 fb66 	bl	800084c <__aeabi_ddiv>
 800a180:	f007 070f 	and.w	r7, r7, #15
 800a184:	4682      	mov	sl, r0
 800a186:	468b      	mov	fp, r1
 800a188:	2503      	movs	r5, #3
 800a18a:	4eac      	ldr	r6, [pc, #688]	; (800a43c <_dtoa_r+0x61c>)
 800a18c:	b957      	cbnz	r7, 800a1a4 <_dtoa_r+0x384>
 800a18e:	4642      	mov	r2, r8
 800a190:	464b      	mov	r3, r9
 800a192:	4650      	mov	r0, sl
 800a194:	4659      	mov	r1, fp
 800a196:	f7f6 fb59 	bl	800084c <__aeabi_ddiv>
 800a19a:	4682      	mov	sl, r0
 800a19c:	468b      	mov	fp, r1
 800a19e:	e028      	b.n	800a1f2 <_dtoa_r+0x3d2>
 800a1a0:	2502      	movs	r5, #2
 800a1a2:	e7f2      	b.n	800a18a <_dtoa_r+0x36a>
 800a1a4:	07f9      	lsls	r1, r7, #31
 800a1a6:	d508      	bpl.n	800a1ba <_dtoa_r+0x39a>
 800a1a8:	4640      	mov	r0, r8
 800a1aa:	4649      	mov	r1, r9
 800a1ac:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a1b0:	f7f6 fa22 	bl	80005f8 <__aeabi_dmul>
 800a1b4:	3501      	adds	r5, #1
 800a1b6:	4680      	mov	r8, r0
 800a1b8:	4689      	mov	r9, r1
 800a1ba:	107f      	asrs	r7, r7, #1
 800a1bc:	3608      	adds	r6, #8
 800a1be:	e7e5      	b.n	800a18c <_dtoa_r+0x36c>
 800a1c0:	f000 809b 	beq.w	800a2fa <_dtoa_r+0x4da>
 800a1c4:	9b00      	ldr	r3, [sp, #0]
 800a1c6:	4f9d      	ldr	r7, [pc, #628]	; (800a43c <_dtoa_r+0x61c>)
 800a1c8:	425e      	negs	r6, r3
 800a1ca:	4b9b      	ldr	r3, [pc, #620]	; (800a438 <_dtoa_r+0x618>)
 800a1cc:	f006 020f 	and.w	r2, r6, #15
 800a1d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1d8:	ec51 0b19 	vmov	r0, r1, d9
 800a1dc:	f7f6 fa0c 	bl	80005f8 <__aeabi_dmul>
 800a1e0:	1136      	asrs	r6, r6, #4
 800a1e2:	4682      	mov	sl, r0
 800a1e4:	468b      	mov	fp, r1
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	2502      	movs	r5, #2
 800a1ea:	2e00      	cmp	r6, #0
 800a1ec:	d17a      	bne.n	800a2e4 <_dtoa_r+0x4c4>
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d1d3      	bne.n	800a19a <_dtoa_r+0x37a>
 800a1f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	f000 8082 	beq.w	800a2fe <_dtoa_r+0x4de>
 800a1fa:	4b91      	ldr	r3, [pc, #580]	; (800a440 <_dtoa_r+0x620>)
 800a1fc:	2200      	movs	r2, #0
 800a1fe:	4650      	mov	r0, sl
 800a200:	4659      	mov	r1, fp
 800a202:	f7f6 fc6b 	bl	8000adc <__aeabi_dcmplt>
 800a206:	2800      	cmp	r0, #0
 800a208:	d079      	beq.n	800a2fe <_dtoa_r+0x4de>
 800a20a:	9b03      	ldr	r3, [sp, #12]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d076      	beq.n	800a2fe <_dtoa_r+0x4de>
 800a210:	9b02      	ldr	r3, [sp, #8]
 800a212:	2b00      	cmp	r3, #0
 800a214:	dd36      	ble.n	800a284 <_dtoa_r+0x464>
 800a216:	9b00      	ldr	r3, [sp, #0]
 800a218:	4650      	mov	r0, sl
 800a21a:	4659      	mov	r1, fp
 800a21c:	1e5f      	subs	r7, r3, #1
 800a21e:	2200      	movs	r2, #0
 800a220:	4b88      	ldr	r3, [pc, #544]	; (800a444 <_dtoa_r+0x624>)
 800a222:	f7f6 f9e9 	bl	80005f8 <__aeabi_dmul>
 800a226:	9e02      	ldr	r6, [sp, #8]
 800a228:	4682      	mov	sl, r0
 800a22a:	468b      	mov	fp, r1
 800a22c:	3501      	adds	r5, #1
 800a22e:	4628      	mov	r0, r5
 800a230:	f7f6 f978 	bl	8000524 <__aeabi_i2d>
 800a234:	4652      	mov	r2, sl
 800a236:	465b      	mov	r3, fp
 800a238:	f7f6 f9de 	bl	80005f8 <__aeabi_dmul>
 800a23c:	4b82      	ldr	r3, [pc, #520]	; (800a448 <_dtoa_r+0x628>)
 800a23e:	2200      	movs	r2, #0
 800a240:	f7f6 f824 	bl	800028c <__adddf3>
 800a244:	46d0      	mov	r8, sl
 800a246:	46d9      	mov	r9, fp
 800a248:	4682      	mov	sl, r0
 800a24a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a24e:	2e00      	cmp	r6, #0
 800a250:	d158      	bne.n	800a304 <_dtoa_r+0x4e4>
 800a252:	4b7e      	ldr	r3, [pc, #504]	; (800a44c <_dtoa_r+0x62c>)
 800a254:	2200      	movs	r2, #0
 800a256:	4640      	mov	r0, r8
 800a258:	4649      	mov	r1, r9
 800a25a:	f7f6 f815 	bl	8000288 <__aeabi_dsub>
 800a25e:	4652      	mov	r2, sl
 800a260:	465b      	mov	r3, fp
 800a262:	4680      	mov	r8, r0
 800a264:	4689      	mov	r9, r1
 800a266:	f7f6 fc57 	bl	8000b18 <__aeabi_dcmpgt>
 800a26a:	2800      	cmp	r0, #0
 800a26c:	f040 8295 	bne.w	800a79a <_dtoa_r+0x97a>
 800a270:	4652      	mov	r2, sl
 800a272:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a276:	4640      	mov	r0, r8
 800a278:	4649      	mov	r1, r9
 800a27a:	f7f6 fc2f 	bl	8000adc <__aeabi_dcmplt>
 800a27e:	2800      	cmp	r0, #0
 800a280:	f040 8289 	bne.w	800a796 <_dtoa_r+0x976>
 800a284:	ec5b ab19 	vmov	sl, fp, d9
 800a288:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	f2c0 8148 	blt.w	800a520 <_dtoa_r+0x700>
 800a290:	9a00      	ldr	r2, [sp, #0]
 800a292:	2a0e      	cmp	r2, #14
 800a294:	f300 8144 	bgt.w	800a520 <_dtoa_r+0x700>
 800a298:	4b67      	ldr	r3, [pc, #412]	; (800a438 <_dtoa_r+0x618>)
 800a29a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a29e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a2a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	f280 80d5 	bge.w	800a454 <_dtoa_r+0x634>
 800a2aa:	9b03      	ldr	r3, [sp, #12]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	f300 80d1 	bgt.w	800a454 <_dtoa_r+0x634>
 800a2b2:	f040 826f 	bne.w	800a794 <_dtoa_r+0x974>
 800a2b6:	4b65      	ldr	r3, [pc, #404]	; (800a44c <_dtoa_r+0x62c>)
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	4640      	mov	r0, r8
 800a2bc:	4649      	mov	r1, r9
 800a2be:	f7f6 f99b 	bl	80005f8 <__aeabi_dmul>
 800a2c2:	4652      	mov	r2, sl
 800a2c4:	465b      	mov	r3, fp
 800a2c6:	f7f6 fc1d 	bl	8000b04 <__aeabi_dcmpge>
 800a2ca:	9e03      	ldr	r6, [sp, #12]
 800a2cc:	4637      	mov	r7, r6
 800a2ce:	2800      	cmp	r0, #0
 800a2d0:	f040 8245 	bne.w	800a75e <_dtoa_r+0x93e>
 800a2d4:	9d01      	ldr	r5, [sp, #4]
 800a2d6:	2331      	movs	r3, #49	; 0x31
 800a2d8:	f805 3b01 	strb.w	r3, [r5], #1
 800a2dc:	9b00      	ldr	r3, [sp, #0]
 800a2de:	3301      	adds	r3, #1
 800a2e0:	9300      	str	r3, [sp, #0]
 800a2e2:	e240      	b.n	800a766 <_dtoa_r+0x946>
 800a2e4:	07f2      	lsls	r2, r6, #31
 800a2e6:	d505      	bpl.n	800a2f4 <_dtoa_r+0x4d4>
 800a2e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2ec:	f7f6 f984 	bl	80005f8 <__aeabi_dmul>
 800a2f0:	3501      	adds	r5, #1
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	1076      	asrs	r6, r6, #1
 800a2f6:	3708      	adds	r7, #8
 800a2f8:	e777      	b.n	800a1ea <_dtoa_r+0x3ca>
 800a2fa:	2502      	movs	r5, #2
 800a2fc:	e779      	b.n	800a1f2 <_dtoa_r+0x3d2>
 800a2fe:	9f00      	ldr	r7, [sp, #0]
 800a300:	9e03      	ldr	r6, [sp, #12]
 800a302:	e794      	b.n	800a22e <_dtoa_r+0x40e>
 800a304:	9901      	ldr	r1, [sp, #4]
 800a306:	4b4c      	ldr	r3, [pc, #304]	; (800a438 <_dtoa_r+0x618>)
 800a308:	4431      	add	r1, r6
 800a30a:	910d      	str	r1, [sp, #52]	; 0x34
 800a30c:	9908      	ldr	r1, [sp, #32]
 800a30e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a312:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a316:	2900      	cmp	r1, #0
 800a318:	d043      	beq.n	800a3a2 <_dtoa_r+0x582>
 800a31a:	494d      	ldr	r1, [pc, #308]	; (800a450 <_dtoa_r+0x630>)
 800a31c:	2000      	movs	r0, #0
 800a31e:	f7f6 fa95 	bl	800084c <__aeabi_ddiv>
 800a322:	4652      	mov	r2, sl
 800a324:	465b      	mov	r3, fp
 800a326:	f7f5 ffaf 	bl	8000288 <__aeabi_dsub>
 800a32a:	9d01      	ldr	r5, [sp, #4]
 800a32c:	4682      	mov	sl, r0
 800a32e:	468b      	mov	fp, r1
 800a330:	4649      	mov	r1, r9
 800a332:	4640      	mov	r0, r8
 800a334:	f7f6 fc10 	bl	8000b58 <__aeabi_d2iz>
 800a338:	4606      	mov	r6, r0
 800a33a:	f7f6 f8f3 	bl	8000524 <__aeabi_i2d>
 800a33e:	4602      	mov	r2, r0
 800a340:	460b      	mov	r3, r1
 800a342:	4640      	mov	r0, r8
 800a344:	4649      	mov	r1, r9
 800a346:	f7f5 ff9f 	bl	8000288 <__aeabi_dsub>
 800a34a:	3630      	adds	r6, #48	; 0x30
 800a34c:	f805 6b01 	strb.w	r6, [r5], #1
 800a350:	4652      	mov	r2, sl
 800a352:	465b      	mov	r3, fp
 800a354:	4680      	mov	r8, r0
 800a356:	4689      	mov	r9, r1
 800a358:	f7f6 fbc0 	bl	8000adc <__aeabi_dcmplt>
 800a35c:	2800      	cmp	r0, #0
 800a35e:	d163      	bne.n	800a428 <_dtoa_r+0x608>
 800a360:	4642      	mov	r2, r8
 800a362:	464b      	mov	r3, r9
 800a364:	4936      	ldr	r1, [pc, #216]	; (800a440 <_dtoa_r+0x620>)
 800a366:	2000      	movs	r0, #0
 800a368:	f7f5 ff8e 	bl	8000288 <__aeabi_dsub>
 800a36c:	4652      	mov	r2, sl
 800a36e:	465b      	mov	r3, fp
 800a370:	f7f6 fbb4 	bl	8000adc <__aeabi_dcmplt>
 800a374:	2800      	cmp	r0, #0
 800a376:	f040 80b5 	bne.w	800a4e4 <_dtoa_r+0x6c4>
 800a37a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a37c:	429d      	cmp	r5, r3
 800a37e:	d081      	beq.n	800a284 <_dtoa_r+0x464>
 800a380:	4b30      	ldr	r3, [pc, #192]	; (800a444 <_dtoa_r+0x624>)
 800a382:	2200      	movs	r2, #0
 800a384:	4650      	mov	r0, sl
 800a386:	4659      	mov	r1, fp
 800a388:	f7f6 f936 	bl	80005f8 <__aeabi_dmul>
 800a38c:	4b2d      	ldr	r3, [pc, #180]	; (800a444 <_dtoa_r+0x624>)
 800a38e:	4682      	mov	sl, r0
 800a390:	468b      	mov	fp, r1
 800a392:	4640      	mov	r0, r8
 800a394:	4649      	mov	r1, r9
 800a396:	2200      	movs	r2, #0
 800a398:	f7f6 f92e 	bl	80005f8 <__aeabi_dmul>
 800a39c:	4680      	mov	r8, r0
 800a39e:	4689      	mov	r9, r1
 800a3a0:	e7c6      	b.n	800a330 <_dtoa_r+0x510>
 800a3a2:	4650      	mov	r0, sl
 800a3a4:	4659      	mov	r1, fp
 800a3a6:	f7f6 f927 	bl	80005f8 <__aeabi_dmul>
 800a3aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a3ac:	9d01      	ldr	r5, [sp, #4]
 800a3ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800a3b0:	4682      	mov	sl, r0
 800a3b2:	468b      	mov	fp, r1
 800a3b4:	4649      	mov	r1, r9
 800a3b6:	4640      	mov	r0, r8
 800a3b8:	f7f6 fbce 	bl	8000b58 <__aeabi_d2iz>
 800a3bc:	4606      	mov	r6, r0
 800a3be:	f7f6 f8b1 	bl	8000524 <__aeabi_i2d>
 800a3c2:	3630      	adds	r6, #48	; 0x30
 800a3c4:	4602      	mov	r2, r0
 800a3c6:	460b      	mov	r3, r1
 800a3c8:	4640      	mov	r0, r8
 800a3ca:	4649      	mov	r1, r9
 800a3cc:	f7f5 ff5c 	bl	8000288 <__aeabi_dsub>
 800a3d0:	f805 6b01 	strb.w	r6, [r5], #1
 800a3d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a3d6:	429d      	cmp	r5, r3
 800a3d8:	4680      	mov	r8, r0
 800a3da:	4689      	mov	r9, r1
 800a3dc:	f04f 0200 	mov.w	r2, #0
 800a3e0:	d124      	bne.n	800a42c <_dtoa_r+0x60c>
 800a3e2:	4b1b      	ldr	r3, [pc, #108]	; (800a450 <_dtoa_r+0x630>)
 800a3e4:	4650      	mov	r0, sl
 800a3e6:	4659      	mov	r1, fp
 800a3e8:	f7f5 ff50 	bl	800028c <__adddf3>
 800a3ec:	4602      	mov	r2, r0
 800a3ee:	460b      	mov	r3, r1
 800a3f0:	4640      	mov	r0, r8
 800a3f2:	4649      	mov	r1, r9
 800a3f4:	f7f6 fb90 	bl	8000b18 <__aeabi_dcmpgt>
 800a3f8:	2800      	cmp	r0, #0
 800a3fa:	d173      	bne.n	800a4e4 <_dtoa_r+0x6c4>
 800a3fc:	4652      	mov	r2, sl
 800a3fe:	465b      	mov	r3, fp
 800a400:	4913      	ldr	r1, [pc, #76]	; (800a450 <_dtoa_r+0x630>)
 800a402:	2000      	movs	r0, #0
 800a404:	f7f5 ff40 	bl	8000288 <__aeabi_dsub>
 800a408:	4602      	mov	r2, r0
 800a40a:	460b      	mov	r3, r1
 800a40c:	4640      	mov	r0, r8
 800a40e:	4649      	mov	r1, r9
 800a410:	f7f6 fb64 	bl	8000adc <__aeabi_dcmplt>
 800a414:	2800      	cmp	r0, #0
 800a416:	f43f af35 	beq.w	800a284 <_dtoa_r+0x464>
 800a41a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a41c:	1e6b      	subs	r3, r5, #1
 800a41e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a420:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a424:	2b30      	cmp	r3, #48	; 0x30
 800a426:	d0f8      	beq.n	800a41a <_dtoa_r+0x5fa>
 800a428:	9700      	str	r7, [sp, #0]
 800a42a:	e049      	b.n	800a4c0 <_dtoa_r+0x6a0>
 800a42c:	4b05      	ldr	r3, [pc, #20]	; (800a444 <_dtoa_r+0x624>)
 800a42e:	f7f6 f8e3 	bl	80005f8 <__aeabi_dmul>
 800a432:	4680      	mov	r8, r0
 800a434:	4689      	mov	r9, r1
 800a436:	e7bd      	b.n	800a3b4 <_dtoa_r+0x594>
 800a438:	0800c0a8 	.word	0x0800c0a8
 800a43c:	0800c080 	.word	0x0800c080
 800a440:	3ff00000 	.word	0x3ff00000
 800a444:	40240000 	.word	0x40240000
 800a448:	401c0000 	.word	0x401c0000
 800a44c:	40140000 	.word	0x40140000
 800a450:	3fe00000 	.word	0x3fe00000
 800a454:	9d01      	ldr	r5, [sp, #4]
 800a456:	4656      	mov	r6, sl
 800a458:	465f      	mov	r7, fp
 800a45a:	4642      	mov	r2, r8
 800a45c:	464b      	mov	r3, r9
 800a45e:	4630      	mov	r0, r6
 800a460:	4639      	mov	r1, r7
 800a462:	f7f6 f9f3 	bl	800084c <__aeabi_ddiv>
 800a466:	f7f6 fb77 	bl	8000b58 <__aeabi_d2iz>
 800a46a:	4682      	mov	sl, r0
 800a46c:	f7f6 f85a 	bl	8000524 <__aeabi_i2d>
 800a470:	4642      	mov	r2, r8
 800a472:	464b      	mov	r3, r9
 800a474:	f7f6 f8c0 	bl	80005f8 <__aeabi_dmul>
 800a478:	4602      	mov	r2, r0
 800a47a:	460b      	mov	r3, r1
 800a47c:	4630      	mov	r0, r6
 800a47e:	4639      	mov	r1, r7
 800a480:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a484:	f7f5 ff00 	bl	8000288 <__aeabi_dsub>
 800a488:	f805 6b01 	strb.w	r6, [r5], #1
 800a48c:	9e01      	ldr	r6, [sp, #4]
 800a48e:	9f03      	ldr	r7, [sp, #12]
 800a490:	1bae      	subs	r6, r5, r6
 800a492:	42b7      	cmp	r7, r6
 800a494:	4602      	mov	r2, r0
 800a496:	460b      	mov	r3, r1
 800a498:	d135      	bne.n	800a506 <_dtoa_r+0x6e6>
 800a49a:	f7f5 fef7 	bl	800028c <__adddf3>
 800a49e:	4642      	mov	r2, r8
 800a4a0:	464b      	mov	r3, r9
 800a4a2:	4606      	mov	r6, r0
 800a4a4:	460f      	mov	r7, r1
 800a4a6:	f7f6 fb37 	bl	8000b18 <__aeabi_dcmpgt>
 800a4aa:	b9d0      	cbnz	r0, 800a4e2 <_dtoa_r+0x6c2>
 800a4ac:	4642      	mov	r2, r8
 800a4ae:	464b      	mov	r3, r9
 800a4b0:	4630      	mov	r0, r6
 800a4b2:	4639      	mov	r1, r7
 800a4b4:	f7f6 fb08 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4b8:	b110      	cbz	r0, 800a4c0 <_dtoa_r+0x6a0>
 800a4ba:	f01a 0f01 	tst.w	sl, #1
 800a4be:	d110      	bne.n	800a4e2 <_dtoa_r+0x6c2>
 800a4c0:	4620      	mov	r0, r4
 800a4c2:	ee18 1a10 	vmov	r1, s16
 800a4c6:	f000 fd13 	bl	800aef0 <_Bfree>
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	9800      	ldr	r0, [sp, #0]
 800a4ce:	702b      	strb	r3, [r5, #0]
 800a4d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a4d2:	3001      	adds	r0, #1
 800a4d4:	6018      	str	r0, [r3, #0]
 800a4d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	f43f acf1 	beq.w	8009ec0 <_dtoa_r+0xa0>
 800a4de:	601d      	str	r5, [r3, #0]
 800a4e0:	e4ee      	b.n	8009ec0 <_dtoa_r+0xa0>
 800a4e2:	9f00      	ldr	r7, [sp, #0]
 800a4e4:	462b      	mov	r3, r5
 800a4e6:	461d      	mov	r5, r3
 800a4e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a4ec:	2a39      	cmp	r2, #57	; 0x39
 800a4ee:	d106      	bne.n	800a4fe <_dtoa_r+0x6de>
 800a4f0:	9a01      	ldr	r2, [sp, #4]
 800a4f2:	429a      	cmp	r2, r3
 800a4f4:	d1f7      	bne.n	800a4e6 <_dtoa_r+0x6c6>
 800a4f6:	9901      	ldr	r1, [sp, #4]
 800a4f8:	2230      	movs	r2, #48	; 0x30
 800a4fa:	3701      	adds	r7, #1
 800a4fc:	700a      	strb	r2, [r1, #0]
 800a4fe:	781a      	ldrb	r2, [r3, #0]
 800a500:	3201      	adds	r2, #1
 800a502:	701a      	strb	r2, [r3, #0]
 800a504:	e790      	b.n	800a428 <_dtoa_r+0x608>
 800a506:	4ba6      	ldr	r3, [pc, #664]	; (800a7a0 <_dtoa_r+0x980>)
 800a508:	2200      	movs	r2, #0
 800a50a:	f7f6 f875 	bl	80005f8 <__aeabi_dmul>
 800a50e:	2200      	movs	r2, #0
 800a510:	2300      	movs	r3, #0
 800a512:	4606      	mov	r6, r0
 800a514:	460f      	mov	r7, r1
 800a516:	f7f6 fad7 	bl	8000ac8 <__aeabi_dcmpeq>
 800a51a:	2800      	cmp	r0, #0
 800a51c:	d09d      	beq.n	800a45a <_dtoa_r+0x63a>
 800a51e:	e7cf      	b.n	800a4c0 <_dtoa_r+0x6a0>
 800a520:	9a08      	ldr	r2, [sp, #32]
 800a522:	2a00      	cmp	r2, #0
 800a524:	f000 80d7 	beq.w	800a6d6 <_dtoa_r+0x8b6>
 800a528:	9a06      	ldr	r2, [sp, #24]
 800a52a:	2a01      	cmp	r2, #1
 800a52c:	f300 80ba 	bgt.w	800a6a4 <_dtoa_r+0x884>
 800a530:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a532:	2a00      	cmp	r2, #0
 800a534:	f000 80b2 	beq.w	800a69c <_dtoa_r+0x87c>
 800a538:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a53c:	9e07      	ldr	r6, [sp, #28]
 800a53e:	9d04      	ldr	r5, [sp, #16]
 800a540:	9a04      	ldr	r2, [sp, #16]
 800a542:	441a      	add	r2, r3
 800a544:	9204      	str	r2, [sp, #16]
 800a546:	9a05      	ldr	r2, [sp, #20]
 800a548:	2101      	movs	r1, #1
 800a54a:	441a      	add	r2, r3
 800a54c:	4620      	mov	r0, r4
 800a54e:	9205      	str	r2, [sp, #20]
 800a550:	f000 fd86 	bl	800b060 <__i2b>
 800a554:	4607      	mov	r7, r0
 800a556:	2d00      	cmp	r5, #0
 800a558:	dd0c      	ble.n	800a574 <_dtoa_r+0x754>
 800a55a:	9b05      	ldr	r3, [sp, #20]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	dd09      	ble.n	800a574 <_dtoa_r+0x754>
 800a560:	42ab      	cmp	r3, r5
 800a562:	9a04      	ldr	r2, [sp, #16]
 800a564:	bfa8      	it	ge
 800a566:	462b      	movge	r3, r5
 800a568:	1ad2      	subs	r2, r2, r3
 800a56a:	9204      	str	r2, [sp, #16]
 800a56c:	9a05      	ldr	r2, [sp, #20]
 800a56e:	1aed      	subs	r5, r5, r3
 800a570:	1ad3      	subs	r3, r2, r3
 800a572:	9305      	str	r3, [sp, #20]
 800a574:	9b07      	ldr	r3, [sp, #28]
 800a576:	b31b      	cbz	r3, 800a5c0 <_dtoa_r+0x7a0>
 800a578:	9b08      	ldr	r3, [sp, #32]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	f000 80af 	beq.w	800a6de <_dtoa_r+0x8be>
 800a580:	2e00      	cmp	r6, #0
 800a582:	dd13      	ble.n	800a5ac <_dtoa_r+0x78c>
 800a584:	4639      	mov	r1, r7
 800a586:	4632      	mov	r2, r6
 800a588:	4620      	mov	r0, r4
 800a58a:	f000 fe29 	bl	800b1e0 <__pow5mult>
 800a58e:	ee18 2a10 	vmov	r2, s16
 800a592:	4601      	mov	r1, r0
 800a594:	4607      	mov	r7, r0
 800a596:	4620      	mov	r0, r4
 800a598:	f000 fd78 	bl	800b08c <__multiply>
 800a59c:	ee18 1a10 	vmov	r1, s16
 800a5a0:	4680      	mov	r8, r0
 800a5a2:	4620      	mov	r0, r4
 800a5a4:	f000 fca4 	bl	800aef0 <_Bfree>
 800a5a8:	ee08 8a10 	vmov	s16, r8
 800a5ac:	9b07      	ldr	r3, [sp, #28]
 800a5ae:	1b9a      	subs	r2, r3, r6
 800a5b0:	d006      	beq.n	800a5c0 <_dtoa_r+0x7a0>
 800a5b2:	ee18 1a10 	vmov	r1, s16
 800a5b6:	4620      	mov	r0, r4
 800a5b8:	f000 fe12 	bl	800b1e0 <__pow5mult>
 800a5bc:	ee08 0a10 	vmov	s16, r0
 800a5c0:	2101      	movs	r1, #1
 800a5c2:	4620      	mov	r0, r4
 800a5c4:	f000 fd4c 	bl	800b060 <__i2b>
 800a5c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	4606      	mov	r6, r0
 800a5ce:	f340 8088 	ble.w	800a6e2 <_dtoa_r+0x8c2>
 800a5d2:	461a      	mov	r2, r3
 800a5d4:	4601      	mov	r1, r0
 800a5d6:	4620      	mov	r0, r4
 800a5d8:	f000 fe02 	bl	800b1e0 <__pow5mult>
 800a5dc:	9b06      	ldr	r3, [sp, #24]
 800a5de:	2b01      	cmp	r3, #1
 800a5e0:	4606      	mov	r6, r0
 800a5e2:	f340 8081 	ble.w	800a6e8 <_dtoa_r+0x8c8>
 800a5e6:	f04f 0800 	mov.w	r8, #0
 800a5ea:	6933      	ldr	r3, [r6, #16]
 800a5ec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a5f0:	6918      	ldr	r0, [r3, #16]
 800a5f2:	f000 fce5 	bl	800afc0 <__hi0bits>
 800a5f6:	f1c0 0020 	rsb	r0, r0, #32
 800a5fa:	9b05      	ldr	r3, [sp, #20]
 800a5fc:	4418      	add	r0, r3
 800a5fe:	f010 001f 	ands.w	r0, r0, #31
 800a602:	f000 8092 	beq.w	800a72a <_dtoa_r+0x90a>
 800a606:	f1c0 0320 	rsb	r3, r0, #32
 800a60a:	2b04      	cmp	r3, #4
 800a60c:	f340 808a 	ble.w	800a724 <_dtoa_r+0x904>
 800a610:	f1c0 001c 	rsb	r0, r0, #28
 800a614:	9b04      	ldr	r3, [sp, #16]
 800a616:	4403      	add	r3, r0
 800a618:	9304      	str	r3, [sp, #16]
 800a61a:	9b05      	ldr	r3, [sp, #20]
 800a61c:	4403      	add	r3, r0
 800a61e:	4405      	add	r5, r0
 800a620:	9305      	str	r3, [sp, #20]
 800a622:	9b04      	ldr	r3, [sp, #16]
 800a624:	2b00      	cmp	r3, #0
 800a626:	dd07      	ble.n	800a638 <_dtoa_r+0x818>
 800a628:	ee18 1a10 	vmov	r1, s16
 800a62c:	461a      	mov	r2, r3
 800a62e:	4620      	mov	r0, r4
 800a630:	f000 fe30 	bl	800b294 <__lshift>
 800a634:	ee08 0a10 	vmov	s16, r0
 800a638:	9b05      	ldr	r3, [sp, #20]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	dd05      	ble.n	800a64a <_dtoa_r+0x82a>
 800a63e:	4631      	mov	r1, r6
 800a640:	461a      	mov	r2, r3
 800a642:	4620      	mov	r0, r4
 800a644:	f000 fe26 	bl	800b294 <__lshift>
 800a648:	4606      	mov	r6, r0
 800a64a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d06e      	beq.n	800a72e <_dtoa_r+0x90e>
 800a650:	ee18 0a10 	vmov	r0, s16
 800a654:	4631      	mov	r1, r6
 800a656:	f000 fe8d 	bl	800b374 <__mcmp>
 800a65a:	2800      	cmp	r0, #0
 800a65c:	da67      	bge.n	800a72e <_dtoa_r+0x90e>
 800a65e:	9b00      	ldr	r3, [sp, #0]
 800a660:	3b01      	subs	r3, #1
 800a662:	ee18 1a10 	vmov	r1, s16
 800a666:	9300      	str	r3, [sp, #0]
 800a668:	220a      	movs	r2, #10
 800a66a:	2300      	movs	r3, #0
 800a66c:	4620      	mov	r0, r4
 800a66e:	f000 fc61 	bl	800af34 <__multadd>
 800a672:	9b08      	ldr	r3, [sp, #32]
 800a674:	ee08 0a10 	vmov	s16, r0
 800a678:	2b00      	cmp	r3, #0
 800a67a:	f000 81b1 	beq.w	800a9e0 <_dtoa_r+0xbc0>
 800a67e:	2300      	movs	r3, #0
 800a680:	4639      	mov	r1, r7
 800a682:	220a      	movs	r2, #10
 800a684:	4620      	mov	r0, r4
 800a686:	f000 fc55 	bl	800af34 <__multadd>
 800a68a:	9b02      	ldr	r3, [sp, #8]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	4607      	mov	r7, r0
 800a690:	f300 808e 	bgt.w	800a7b0 <_dtoa_r+0x990>
 800a694:	9b06      	ldr	r3, [sp, #24]
 800a696:	2b02      	cmp	r3, #2
 800a698:	dc51      	bgt.n	800a73e <_dtoa_r+0x91e>
 800a69a:	e089      	b.n	800a7b0 <_dtoa_r+0x990>
 800a69c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a69e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a6a2:	e74b      	b.n	800a53c <_dtoa_r+0x71c>
 800a6a4:	9b03      	ldr	r3, [sp, #12]
 800a6a6:	1e5e      	subs	r6, r3, #1
 800a6a8:	9b07      	ldr	r3, [sp, #28]
 800a6aa:	42b3      	cmp	r3, r6
 800a6ac:	bfbf      	itttt	lt
 800a6ae:	9b07      	ldrlt	r3, [sp, #28]
 800a6b0:	9607      	strlt	r6, [sp, #28]
 800a6b2:	1af2      	sublt	r2, r6, r3
 800a6b4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a6b6:	bfb6      	itet	lt
 800a6b8:	189b      	addlt	r3, r3, r2
 800a6ba:	1b9e      	subge	r6, r3, r6
 800a6bc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a6be:	9b03      	ldr	r3, [sp, #12]
 800a6c0:	bfb8      	it	lt
 800a6c2:	2600      	movlt	r6, #0
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	bfb7      	itett	lt
 800a6c8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a6cc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a6d0:	1a9d      	sublt	r5, r3, r2
 800a6d2:	2300      	movlt	r3, #0
 800a6d4:	e734      	b.n	800a540 <_dtoa_r+0x720>
 800a6d6:	9e07      	ldr	r6, [sp, #28]
 800a6d8:	9d04      	ldr	r5, [sp, #16]
 800a6da:	9f08      	ldr	r7, [sp, #32]
 800a6dc:	e73b      	b.n	800a556 <_dtoa_r+0x736>
 800a6de:	9a07      	ldr	r2, [sp, #28]
 800a6e0:	e767      	b.n	800a5b2 <_dtoa_r+0x792>
 800a6e2:	9b06      	ldr	r3, [sp, #24]
 800a6e4:	2b01      	cmp	r3, #1
 800a6e6:	dc18      	bgt.n	800a71a <_dtoa_r+0x8fa>
 800a6e8:	f1ba 0f00 	cmp.w	sl, #0
 800a6ec:	d115      	bne.n	800a71a <_dtoa_r+0x8fa>
 800a6ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a6f2:	b993      	cbnz	r3, 800a71a <_dtoa_r+0x8fa>
 800a6f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a6f8:	0d1b      	lsrs	r3, r3, #20
 800a6fa:	051b      	lsls	r3, r3, #20
 800a6fc:	b183      	cbz	r3, 800a720 <_dtoa_r+0x900>
 800a6fe:	9b04      	ldr	r3, [sp, #16]
 800a700:	3301      	adds	r3, #1
 800a702:	9304      	str	r3, [sp, #16]
 800a704:	9b05      	ldr	r3, [sp, #20]
 800a706:	3301      	adds	r3, #1
 800a708:	9305      	str	r3, [sp, #20]
 800a70a:	f04f 0801 	mov.w	r8, #1
 800a70e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a710:	2b00      	cmp	r3, #0
 800a712:	f47f af6a 	bne.w	800a5ea <_dtoa_r+0x7ca>
 800a716:	2001      	movs	r0, #1
 800a718:	e76f      	b.n	800a5fa <_dtoa_r+0x7da>
 800a71a:	f04f 0800 	mov.w	r8, #0
 800a71e:	e7f6      	b.n	800a70e <_dtoa_r+0x8ee>
 800a720:	4698      	mov	r8, r3
 800a722:	e7f4      	b.n	800a70e <_dtoa_r+0x8ee>
 800a724:	f43f af7d 	beq.w	800a622 <_dtoa_r+0x802>
 800a728:	4618      	mov	r0, r3
 800a72a:	301c      	adds	r0, #28
 800a72c:	e772      	b.n	800a614 <_dtoa_r+0x7f4>
 800a72e:	9b03      	ldr	r3, [sp, #12]
 800a730:	2b00      	cmp	r3, #0
 800a732:	dc37      	bgt.n	800a7a4 <_dtoa_r+0x984>
 800a734:	9b06      	ldr	r3, [sp, #24]
 800a736:	2b02      	cmp	r3, #2
 800a738:	dd34      	ble.n	800a7a4 <_dtoa_r+0x984>
 800a73a:	9b03      	ldr	r3, [sp, #12]
 800a73c:	9302      	str	r3, [sp, #8]
 800a73e:	9b02      	ldr	r3, [sp, #8]
 800a740:	b96b      	cbnz	r3, 800a75e <_dtoa_r+0x93e>
 800a742:	4631      	mov	r1, r6
 800a744:	2205      	movs	r2, #5
 800a746:	4620      	mov	r0, r4
 800a748:	f000 fbf4 	bl	800af34 <__multadd>
 800a74c:	4601      	mov	r1, r0
 800a74e:	4606      	mov	r6, r0
 800a750:	ee18 0a10 	vmov	r0, s16
 800a754:	f000 fe0e 	bl	800b374 <__mcmp>
 800a758:	2800      	cmp	r0, #0
 800a75a:	f73f adbb 	bgt.w	800a2d4 <_dtoa_r+0x4b4>
 800a75e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a760:	9d01      	ldr	r5, [sp, #4]
 800a762:	43db      	mvns	r3, r3
 800a764:	9300      	str	r3, [sp, #0]
 800a766:	f04f 0800 	mov.w	r8, #0
 800a76a:	4631      	mov	r1, r6
 800a76c:	4620      	mov	r0, r4
 800a76e:	f000 fbbf 	bl	800aef0 <_Bfree>
 800a772:	2f00      	cmp	r7, #0
 800a774:	f43f aea4 	beq.w	800a4c0 <_dtoa_r+0x6a0>
 800a778:	f1b8 0f00 	cmp.w	r8, #0
 800a77c:	d005      	beq.n	800a78a <_dtoa_r+0x96a>
 800a77e:	45b8      	cmp	r8, r7
 800a780:	d003      	beq.n	800a78a <_dtoa_r+0x96a>
 800a782:	4641      	mov	r1, r8
 800a784:	4620      	mov	r0, r4
 800a786:	f000 fbb3 	bl	800aef0 <_Bfree>
 800a78a:	4639      	mov	r1, r7
 800a78c:	4620      	mov	r0, r4
 800a78e:	f000 fbaf 	bl	800aef0 <_Bfree>
 800a792:	e695      	b.n	800a4c0 <_dtoa_r+0x6a0>
 800a794:	2600      	movs	r6, #0
 800a796:	4637      	mov	r7, r6
 800a798:	e7e1      	b.n	800a75e <_dtoa_r+0x93e>
 800a79a:	9700      	str	r7, [sp, #0]
 800a79c:	4637      	mov	r7, r6
 800a79e:	e599      	b.n	800a2d4 <_dtoa_r+0x4b4>
 800a7a0:	40240000 	.word	0x40240000
 800a7a4:	9b08      	ldr	r3, [sp, #32]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	f000 80ca 	beq.w	800a940 <_dtoa_r+0xb20>
 800a7ac:	9b03      	ldr	r3, [sp, #12]
 800a7ae:	9302      	str	r3, [sp, #8]
 800a7b0:	2d00      	cmp	r5, #0
 800a7b2:	dd05      	ble.n	800a7c0 <_dtoa_r+0x9a0>
 800a7b4:	4639      	mov	r1, r7
 800a7b6:	462a      	mov	r2, r5
 800a7b8:	4620      	mov	r0, r4
 800a7ba:	f000 fd6b 	bl	800b294 <__lshift>
 800a7be:	4607      	mov	r7, r0
 800a7c0:	f1b8 0f00 	cmp.w	r8, #0
 800a7c4:	d05b      	beq.n	800a87e <_dtoa_r+0xa5e>
 800a7c6:	6879      	ldr	r1, [r7, #4]
 800a7c8:	4620      	mov	r0, r4
 800a7ca:	f000 fb51 	bl	800ae70 <_Balloc>
 800a7ce:	4605      	mov	r5, r0
 800a7d0:	b928      	cbnz	r0, 800a7de <_dtoa_r+0x9be>
 800a7d2:	4b87      	ldr	r3, [pc, #540]	; (800a9f0 <_dtoa_r+0xbd0>)
 800a7d4:	4602      	mov	r2, r0
 800a7d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a7da:	f7ff bb3b 	b.w	8009e54 <_dtoa_r+0x34>
 800a7de:	693a      	ldr	r2, [r7, #16]
 800a7e0:	3202      	adds	r2, #2
 800a7e2:	0092      	lsls	r2, r2, #2
 800a7e4:	f107 010c 	add.w	r1, r7, #12
 800a7e8:	300c      	adds	r0, #12
 800a7ea:	f000 fb33 	bl	800ae54 <memcpy>
 800a7ee:	2201      	movs	r2, #1
 800a7f0:	4629      	mov	r1, r5
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	f000 fd4e 	bl	800b294 <__lshift>
 800a7f8:	9b01      	ldr	r3, [sp, #4]
 800a7fa:	f103 0901 	add.w	r9, r3, #1
 800a7fe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a802:	4413      	add	r3, r2
 800a804:	9305      	str	r3, [sp, #20]
 800a806:	f00a 0301 	and.w	r3, sl, #1
 800a80a:	46b8      	mov	r8, r7
 800a80c:	9304      	str	r3, [sp, #16]
 800a80e:	4607      	mov	r7, r0
 800a810:	4631      	mov	r1, r6
 800a812:	ee18 0a10 	vmov	r0, s16
 800a816:	f7ff fa75 	bl	8009d04 <quorem>
 800a81a:	4641      	mov	r1, r8
 800a81c:	9002      	str	r0, [sp, #8]
 800a81e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a822:	ee18 0a10 	vmov	r0, s16
 800a826:	f000 fda5 	bl	800b374 <__mcmp>
 800a82a:	463a      	mov	r2, r7
 800a82c:	9003      	str	r0, [sp, #12]
 800a82e:	4631      	mov	r1, r6
 800a830:	4620      	mov	r0, r4
 800a832:	f000 fdbb 	bl	800b3ac <__mdiff>
 800a836:	68c2      	ldr	r2, [r0, #12]
 800a838:	f109 3bff 	add.w	fp, r9, #4294967295
 800a83c:	4605      	mov	r5, r0
 800a83e:	bb02      	cbnz	r2, 800a882 <_dtoa_r+0xa62>
 800a840:	4601      	mov	r1, r0
 800a842:	ee18 0a10 	vmov	r0, s16
 800a846:	f000 fd95 	bl	800b374 <__mcmp>
 800a84a:	4602      	mov	r2, r0
 800a84c:	4629      	mov	r1, r5
 800a84e:	4620      	mov	r0, r4
 800a850:	9207      	str	r2, [sp, #28]
 800a852:	f000 fb4d 	bl	800aef0 <_Bfree>
 800a856:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a85a:	ea43 0102 	orr.w	r1, r3, r2
 800a85e:	9b04      	ldr	r3, [sp, #16]
 800a860:	430b      	orrs	r3, r1
 800a862:	464d      	mov	r5, r9
 800a864:	d10f      	bne.n	800a886 <_dtoa_r+0xa66>
 800a866:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a86a:	d02a      	beq.n	800a8c2 <_dtoa_r+0xaa2>
 800a86c:	9b03      	ldr	r3, [sp, #12]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	dd02      	ble.n	800a878 <_dtoa_r+0xa58>
 800a872:	9b02      	ldr	r3, [sp, #8]
 800a874:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a878:	f88b a000 	strb.w	sl, [fp]
 800a87c:	e775      	b.n	800a76a <_dtoa_r+0x94a>
 800a87e:	4638      	mov	r0, r7
 800a880:	e7ba      	b.n	800a7f8 <_dtoa_r+0x9d8>
 800a882:	2201      	movs	r2, #1
 800a884:	e7e2      	b.n	800a84c <_dtoa_r+0xa2c>
 800a886:	9b03      	ldr	r3, [sp, #12]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	db04      	blt.n	800a896 <_dtoa_r+0xa76>
 800a88c:	9906      	ldr	r1, [sp, #24]
 800a88e:	430b      	orrs	r3, r1
 800a890:	9904      	ldr	r1, [sp, #16]
 800a892:	430b      	orrs	r3, r1
 800a894:	d122      	bne.n	800a8dc <_dtoa_r+0xabc>
 800a896:	2a00      	cmp	r2, #0
 800a898:	ddee      	ble.n	800a878 <_dtoa_r+0xa58>
 800a89a:	ee18 1a10 	vmov	r1, s16
 800a89e:	2201      	movs	r2, #1
 800a8a0:	4620      	mov	r0, r4
 800a8a2:	f000 fcf7 	bl	800b294 <__lshift>
 800a8a6:	4631      	mov	r1, r6
 800a8a8:	ee08 0a10 	vmov	s16, r0
 800a8ac:	f000 fd62 	bl	800b374 <__mcmp>
 800a8b0:	2800      	cmp	r0, #0
 800a8b2:	dc03      	bgt.n	800a8bc <_dtoa_r+0xa9c>
 800a8b4:	d1e0      	bne.n	800a878 <_dtoa_r+0xa58>
 800a8b6:	f01a 0f01 	tst.w	sl, #1
 800a8ba:	d0dd      	beq.n	800a878 <_dtoa_r+0xa58>
 800a8bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a8c0:	d1d7      	bne.n	800a872 <_dtoa_r+0xa52>
 800a8c2:	2339      	movs	r3, #57	; 0x39
 800a8c4:	f88b 3000 	strb.w	r3, [fp]
 800a8c8:	462b      	mov	r3, r5
 800a8ca:	461d      	mov	r5, r3
 800a8cc:	3b01      	subs	r3, #1
 800a8ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a8d2:	2a39      	cmp	r2, #57	; 0x39
 800a8d4:	d071      	beq.n	800a9ba <_dtoa_r+0xb9a>
 800a8d6:	3201      	adds	r2, #1
 800a8d8:	701a      	strb	r2, [r3, #0]
 800a8da:	e746      	b.n	800a76a <_dtoa_r+0x94a>
 800a8dc:	2a00      	cmp	r2, #0
 800a8de:	dd07      	ble.n	800a8f0 <_dtoa_r+0xad0>
 800a8e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a8e4:	d0ed      	beq.n	800a8c2 <_dtoa_r+0xaa2>
 800a8e6:	f10a 0301 	add.w	r3, sl, #1
 800a8ea:	f88b 3000 	strb.w	r3, [fp]
 800a8ee:	e73c      	b.n	800a76a <_dtoa_r+0x94a>
 800a8f0:	9b05      	ldr	r3, [sp, #20]
 800a8f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a8f6:	4599      	cmp	r9, r3
 800a8f8:	d047      	beq.n	800a98a <_dtoa_r+0xb6a>
 800a8fa:	ee18 1a10 	vmov	r1, s16
 800a8fe:	2300      	movs	r3, #0
 800a900:	220a      	movs	r2, #10
 800a902:	4620      	mov	r0, r4
 800a904:	f000 fb16 	bl	800af34 <__multadd>
 800a908:	45b8      	cmp	r8, r7
 800a90a:	ee08 0a10 	vmov	s16, r0
 800a90e:	f04f 0300 	mov.w	r3, #0
 800a912:	f04f 020a 	mov.w	r2, #10
 800a916:	4641      	mov	r1, r8
 800a918:	4620      	mov	r0, r4
 800a91a:	d106      	bne.n	800a92a <_dtoa_r+0xb0a>
 800a91c:	f000 fb0a 	bl	800af34 <__multadd>
 800a920:	4680      	mov	r8, r0
 800a922:	4607      	mov	r7, r0
 800a924:	f109 0901 	add.w	r9, r9, #1
 800a928:	e772      	b.n	800a810 <_dtoa_r+0x9f0>
 800a92a:	f000 fb03 	bl	800af34 <__multadd>
 800a92e:	4639      	mov	r1, r7
 800a930:	4680      	mov	r8, r0
 800a932:	2300      	movs	r3, #0
 800a934:	220a      	movs	r2, #10
 800a936:	4620      	mov	r0, r4
 800a938:	f000 fafc 	bl	800af34 <__multadd>
 800a93c:	4607      	mov	r7, r0
 800a93e:	e7f1      	b.n	800a924 <_dtoa_r+0xb04>
 800a940:	9b03      	ldr	r3, [sp, #12]
 800a942:	9302      	str	r3, [sp, #8]
 800a944:	9d01      	ldr	r5, [sp, #4]
 800a946:	ee18 0a10 	vmov	r0, s16
 800a94a:	4631      	mov	r1, r6
 800a94c:	f7ff f9da 	bl	8009d04 <quorem>
 800a950:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a954:	9b01      	ldr	r3, [sp, #4]
 800a956:	f805 ab01 	strb.w	sl, [r5], #1
 800a95a:	1aea      	subs	r2, r5, r3
 800a95c:	9b02      	ldr	r3, [sp, #8]
 800a95e:	4293      	cmp	r3, r2
 800a960:	dd09      	ble.n	800a976 <_dtoa_r+0xb56>
 800a962:	ee18 1a10 	vmov	r1, s16
 800a966:	2300      	movs	r3, #0
 800a968:	220a      	movs	r2, #10
 800a96a:	4620      	mov	r0, r4
 800a96c:	f000 fae2 	bl	800af34 <__multadd>
 800a970:	ee08 0a10 	vmov	s16, r0
 800a974:	e7e7      	b.n	800a946 <_dtoa_r+0xb26>
 800a976:	9b02      	ldr	r3, [sp, #8]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	bfc8      	it	gt
 800a97c:	461d      	movgt	r5, r3
 800a97e:	9b01      	ldr	r3, [sp, #4]
 800a980:	bfd8      	it	le
 800a982:	2501      	movle	r5, #1
 800a984:	441d      	add	r5, r3
 800a986:	f04f 0800 	mov.w	r8, #0
 800a98a:	ee18 1a10 	vmov	r1, s16
 800a98e:	2201      	movs	r2, #1
 800a990:	4620      	mov	r0, r4
 800a992:	f000 fc7f 	bl	800b294 <__lshift>
 800a996:	4631      	mov	r1, r6
 800a998:	ee08 0a10 	vmov	s16, r0
 800a99c:	f000 fcea 	bl	800b374 <__mcmp>
 800a9a0:	2800      	cmp	r0, #0
 800a9a2:	dc91      	bgt.n	800a8c8 <_dtoa_r+0xaa8>
 800a9a4:	d102      	bne.n	800a9ac <_dtoa_r+0xb8c>
 800a9a6:	f01a 0f01 	tst.w	sl, #1
 800a9aa:	d18d      	bne.n	800a8c8 <_dtoa_r+0xaa8>
 800a9ac:	462b      	mov	r3, r5
 800a9ae:	461d      	mov	r5, r3
 800a9b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9b4:	2a30      	cmp	r2, #48	; 0x30
 800a9b6:	d0fa      	beq.n	800a9ae <_dtoa_r+0xb8e>
 800a9b8:	e6d7      	b.n	800a76a <_dtoa_r+0x94a>
 800a9ba:	9a01      	ldr	r2, [sp, #4]
 800a9bc:	429a      	cmp	r2, r3
 800a9be:	d184      	bne.n	800a8ca <_dtoa_r+0xaaa>
 800a9c0:	9b00      	ldr	r3, [sp, #0]
 800a9c2:	3301      	adds	r3, #1
 800a9c4:	9300      	str	r3, [sp, #0]
 800a9c6:	2331      	movs	r3, #49	; 0x31
 800a9c8:	7013      	strb	r3, [r2, #0]
 800a9ca:	e6ce      	b.n	800a76a <_dtoa_r+0x94a>
 800a9cc:	4b09      	ldr	r3, [pc, #36]	; (800a9f4 <_dtoa_r+0xbd4>)
 800a9ce:	f7ff ba95 	b.w	8009efc <_dtoa_r+0xdc>
 800a9d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	f47f aa6e 	bne.w	8009eb6 <_dtoa_r+0x96>
 800a9da:	4b07      	ldr	r3, [pc, #28]	; (800a9f8 <_dtoa_r+0xbd8>)
 800a9dc:	f7ff ba8e 	b.w	8009efc <_dtoa_r+0xdc>
 800a9e0:	9b02      	ldr	r3, [sp, #8]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	dcae      	bgt.n	800a944 <_dtoa_r+0xb24>
 800a9e6:	9b06      	ldr	r3, [sp, #24]
 800a9e8:	2b02      	cmp	r3, #2
 800a9ea:	f73f aea8 	bgt.w	800a73e <_dtoa_r+0x91e>
 800a9ee:	e7a9      	b.n	800a944 <_dtoa_r+0xb24>
 800a9f0:	0800bfaf 	.word	0x0800bfaf
 800a9f4:	0800bf0c 	.word	0x0800bf0c
 800a9f8:	0800bf30 	.word	0x0800bf30

0800a9fc <__sflush_r>:
 800a9fc:	898a      	ldrh	r2, [r1, #12]
 800a9fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa02:	4605      	mov	r5, r0
 800aa04:	0710      	lsls	r0, r2, #28
 800aa06:	460c      	mov	r4, r1
 800aa08:	d458      	bmi.n	800aabc <__sflush_r+0xc0>
 800aa0a:	684b      	ldr	r3, [r1, #4]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	dc05      	bgt.n	800aa1c <__sflush_r+0x20>
 800aa10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	dc02      	bgt.n	800aa1c <__sflush_r+0x20>
 800aa16:	2000      	movs	r0, #0
 800aa18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa1e:	2e00      	cmp	r6, #0
 800aa20:	d0f9      	beq.n	800aa16 <__sflush_r+0x1a>
 800aa22:	2300      	movs	r3, #0
 800aa24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aa28:	682f      	ldr	r7, [r5, #0]
 800aa2a:	602b      	str	r3, [r5, #0]
 800aa2c:	d032      	beq.n	800aa94 <__sflush_r+0x98>
 800aa2e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aa30:	89a3      	ldrh	r3, [r4, #12]
 800aa32:	075a      	lsls	r2, r3, #29
 800aa34:	d505      	bpl.n	800aa42 <__sflush_r+0x46>
 800aa36:	6863      	ldr	r3, [r4, #4]
 800aa38:	1ac0      	subs	r0, r0, r3
 800aa3a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aa3c:	b10b      	cbz	r3, 800aa42 <__sflush_r+0x46>
 800aa3e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aa40:	1ac0      	subs	r0, r0, r3
 800aa42:	2300      	movs	r3, #0
 800aa44:	4602      	mov	r2, r0
 800aa46:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa48:	6a21      	ldr	r1, [r4, #32]
 800aa4a:	4628      	mov	r0, r5
 800aa4c:	47b0      	blx	r6
 800aa4e:	1c43      	adds	r3, r0, #1
 800aa50:	89a3      	ldrh	r3, [r4, #12]
 800aa52:	d106      	bne.n	800aa62 <__sflush_r+0x66>
 800aa54:	6829      	ldr	r1, [r5, #0]
 800aa56:	291d      	cmp	r1, #29
 800aa58:	d82c      	bhi.n	800aab4 <__sflush_r+0xb8>
 800aa5a:	4a2a      	ldr	r2, [pc, #168]	; (800ab04 <__sflush_r+0x108>)
 800aa5c:	40ca      	lsrs	r2, r1
 800aa5e:	07d6      	lsls	r6, r2, #31
 800aa60:	d528      	bpl.n	800aab4 <__sflush_r+0xb8>
 800aa62:	2200      	movs	r2, #0
 800aa64:	6062      	str	r2, [r4, #4]
 800aa66:	04d9      	lsls	r1, r3, #19
 800aa68:	6922      	ldr	r2, [r4, #16]
 800aa6a:	6022      	str	r2, [r4, #0]
 800aa6c:	d504      	bpl.n	800aa78 <__sflush_r+0x7c>
 800aa6e:	1c42      	adds	r2, r0, #1
 800aa70:	d101      	bne.n	800aa76 <__sflush_r+0x7a>
 800aa72:	682b      	ldr	r3, [r5, #0]
 800aa74:	b903      	cbnz	r3, 800aa78 <__sflush_r+0x7c>
 800aa76:	6560      	str	r0, [r4, #84]	; 0x54
 800aa78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa7a:	602f      	str	r7, [r5, #0]
 800aa7c:	2900      	cmp	r1, #0
 800aa7e:	d0ca      	beq.n	800aa16 <__sflush_r+0x1a>
 800aa80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa84:	4299      	cmp	r1, r3
 800aa86:	d002      	beq.n	800aa8e <__sflush_r+0x92>
 800aa88:	4628      	mov	r0, r5
 800aa8a:	f000 fd8b 	bl	800b5a4 <_free_r>
 800aa8e:	2000      	movs	r0, #0
 800aa90:	6360      	str	r0, [r4, #52]	; 0x34
 800aa92:	e7c1      	b.n	800aa18 <__sflush_r+0x1c>
 800aa94:	6a21      	ldr	r1, [r4, #32]
 800aa96:	2301      	movs	r3, #1
 800aa98:	4628      	mov	r0, r5
 800aa9a:	47b0      	blx	r6
 800aa9c:	1c41      	adds	r1, r0, #1
 800aa9e:	d1c7      	bne.n	800aa30 <__sflush_r+0x34>
 800aaa0:	682b      	ldr	r3, [r5, #0]
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d0c4      	beq.n	800aa30 <__sflush_r+0x34>
 800aaa6:	2b1d      	cmp	r3, #29
 800aaa8:	d001      	beq.n	800aaae <__sflush_r+0xb2>
 800aaaa:	2b16      	cmp	r3, #22
 800aaac:	d101      	bne.n	800aab2 <__sflush_r+0xb6>
 800aaae:	602f      	str	r7, [r5, #0]
 800aab0:	e7b1      	b.n	800aa16 <__sflush_r+0x1a>
 800aab2:	89a3      	ldrh	r3, [r4, #12]
 800aab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aab8:	81a3      	strh	r3, [r4, #12]
 800aaba:	e7ad      	b.n	800aa18 <__sflush_r+0x1c>
 800aabc:	690f      	ldr	r7, [r1, #16]
 800aabe:	2f00      	cmp	r7, #0
 800aac0:	d0a9      	beq.n	800aa16 <__sflush_r+0x1a>
 800aac2:	0793      	lsls	r3, r2, #30
 800aac4:	680e      	ldr	r6, [r1, #0]
 800aac6:	bf08      	it	eq
 800aac8:	694b      	ldreq	r3, [r1, #20]
 800aaca:	600f      	str	r7, [r1, #0]
 800aacc:	bf18      	it	ne
 800aace:	2300      	movne	r3, #0
 800aad0:	eba6 0807 	sub.w	r8, r6, r7
 800aad4:	608b      	str	r3, [r1, #8]
 800aad6:	f1b8 0f00 	cmp.w	r8, #0
 800aada:	dd9c      	ble.n	800aa16 <__sflush_r+0x1a>
 800aadc:	6a21      	ldr	r1, [r4, #32]
 800aade:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aae0:	4643      	mov	r3, r8
 800aae2:	463a      	mov	r2, r7
 800aae4:	4628      	mov	r0, r5
 800aae6:	47b0      	blx	r6
 800aae8:	2800      	cmp	r0, #0
 800aaea:	dc06      	bgt.n	800aafa <__sflush_r+0xfe>
 800aaec:	89a3      	ldrh	r3, [r4, #12]
 800aaee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aaf2:	81a3      	strh	r3, [r4, #12]
 800aaf4:	f04f 30ff 	mov.w	r0, #4294967295
 800aaf8:	e78e      	b.n	800aa18 <__sflush_r+0x1c>
 800aafa:	4407      	add	r7, r0
 800aafc:	eba8 0800 	sub.w	r8, r8, r0
 800ab00:	e7e9      	b.n	800aad6 <__sflush_r+0xda>
 800ab02:	bf00      	nop
 800ab04:	20400001 	.word	0x20400001

0800ab08 <_fflush_r>:
 800ab08:	b538      	push	{r3, r4, r5, lr}
 800ab0a:	690b      	ldr	r3, [r1, #16]
 800ab0c:	4605      	mov	r5, r0
 800ab0e:	460c      	mov	r4, r1
 800ab10:	b913      	cbnz	r3, 800ab18 <_fflush_r+0x10>
 800ab12:	2500      	movs	r5, #0
 800ab14:	4628      	mov	r0, r5
 800ab16:	bd38      	pop	{r3, r4, r5, pc}
 800ab18:	b118      	cbz	r0, 800ab22 <_fflush_r+0x1a>
 800ab1a:	6983      	ldr	r3, [r0, #24]
 800ab1c:	b90b      	cbnz	r3, 800ab22 <_fflush_r+0x1a>
 800ab1e:	f000 f887 	bl	800ac30 <__sinit>
 800ab22:	4b14      	ldr	r3, [pc, #80]	; (800ab74 <_fflush_r+0x6c>)
 800ab24:	429c      	cmp	r4, r3
 800ab26:	d11b      	bne.n	800ab60 <_fflush_r+0x58>
 800ab28:	686c      	ldr	r4, [r5, #4]
 800ab2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d0ef      	beq.n	800ab12 <_fflush_r+0xa>
 800ab32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ab34:	07d0      	lsls	r0, r2, #31
 800ab36:	d404      	bmi.n	800ab42 <_fflush_r+0x3a>
 800ab38:	0599      	lsls	r1, r3, #22
 800ab3a:	d402      	bmi.n	800ab42 <_fflush_r+0x3a>
 800ab3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab3e:	f000 f91a 	bl	800ad76 <__retarget_lock_acquire_recursive>
 800ab42:	4628      	mov	r0, r5
 800ab44:	4621      	mov	r1, r4
 800ab46:	f7ff ff59 	bl	800a9fc <__sflush_r>
 800ab4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ab4c:	07da      	lsls	r2, r3, #31
 800ab4e:	4605      	mov	r5, r0
 800ab50:	d4e0      	bmi.n	800ab14 <_fflush_r+0xc>
 800ab52:	89a3      	ldrh	r3, [r4, #12]
 800ab54:	059b      	lsls	r3, r3, #22
 800ab56:	d4dd      	bmi.n	800ab14 <_fflush_r+0xc>
 800ab58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab5a:	f000 f90d 	bl	800ad78 <__retarget_lock_release_recursive>
 800ab5e:	e7d9      	b.n	800ab14 <_fflush_r+0xc>
 800ab60:	4b05      	ldr	r3, [pc, #20]	; (800ab78 <_fflush_r+0x70>)
 800ab62:	429c      	cmp	r4, r3
 800ab64:	d101      	bne.n	800ab6a <_fflush_r+0x62>
 800ab66:	68ac      	ldr	r4, [r5, #8]
 800ab68:	e7df      	b.n	800ab2a <_fflush_r+0x22>
 800ab6a:	4b04      	ldr	r3, [pc, #16]	; (800ab7c <_fflush_r+0x74>)
 800ab6c:	429c      	cmp	r4, r3
 800ab6e:	bf08      	it	eq
 800ab70:	68ec      	ldreq	r4, [r5, #12]
 800ab72:	e7da      	b.n	800ab2a <_fflush_r+0x22>
 800ab74:	0800bfe0 	.word	0x0800bfe0
 800ab78:	0800c000 	.word	0x0800c000
 800ab7c:	0800bfc0 	.word	0x0800bfc0

0800ab80 <std>:
 800ab80:	2300      	movs	r3, #0
 800ab82:	b510      	push	{r4, lr}
 800ab84:	4604      	mov	r4, r0
 800ab86:	e9c0 3300 	strd	r3, r3, [r0]
 800ab8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ab8e:	6083      	str	r3, [r0, #8]
 800ab90:	8181      	strh	r1, [r0, #12]
 800ab92:	6643      	str	r3, [r0, #100]	; 0x64
 800ab94:	81c2      	strh	r2, [r0, #14]
 800ab96:	6183      	str	r3, [r0, #24]
 800ab98:	4619      	mov	r1, r3
 800ab9a:	2208      	movs	r2, #8
 800ab9c:	305c      	adds	r0, #92	; 0x5c
 800ab9e:	f7fe fa23 	bl	8008fe8 <memset>
 800aba2:	4b05      	ldr	r3, [pc, #20]	; (800abb8 <std+0x38>)
 800aba4:	6263      	str	r3, [r4, #36]	; 0x24
 800aba6:	4b05      	ldr	r3, [pc, #20]	; (800abbc <std+0x3c>)
 800aba8:	62a3      	str	r3, [r4, #40]	; 0x28
 800abaa:	4b05      	ldr	r3, [pc, #20]	; (800abc0 <std+0x40>)
 800abac:	62e3      	str	r3, [r4, #44]	; 0x2c
 800abae:	4b05      	ldr	r3, [pc, #20]	; (800abc4 <std+0x44>)
 800abb0:	6224      	str	r4, [r4, #32]
 800abb2:	6323      	str	r3, [r4, #48]	; 0x30
 800abb4:	bd10      	pop	{r4, pc}
 800abb6:	bf00      	nop
 800abb8:	0800ba39 	.word	0x0800ba39
 800abbc:	0800ba5b 	.word	0x0800ba5b
 800abc0:	0800ba93 	.word	0x0800ba93
 800abc4:	0800bab7 	.word	0x0800bab7

0800abc8 <_cleanup_r>:
 800abc8:	4901      	ldr	r1, [pc, #4]	; (800abd0 <_cleanup_r+0x8>)
 800abca:	f000 b8af 	b.w	800ad2c <_fwalk_reent>
 800abce:	bf00      	nop
 800abd0:	0800ab09 	.word	0x0800ab09

0800abd4 <__sfmoreglue>:
 800abd4:	b570      	push	{r4, r5, r6, lr}
 800abd6:	2268      	movs	r2, #104	; 0x68
 800abd8:	1e4d      	subs	r5, r1, #1
 800abda:	4355      	muls	r5, r2
 800abdc:	460e      	mov	r6, r1
 800abde:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800abe2:	f000 fd4b 	bl	800b67c <_malloc_r>
 800abe6:	4604      	mov	r4, r0
 800abe8:	b140      	cbz	r0, 800abfc <__sfmoreglue+0x28>
 800abea:	2100      	movs	r1, #0
 800abec:	e9c0 1600 	strd	r1, r6, [r0]
 800abf0:	300c      	adds	r0, #12
 800abf2:	60a0      	str	r0, [r4, #8]
 800abf4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800abf8:	f7fe f9f6 	bl	8008fe8 <memset>
 800abfc:	4620      	mov	r0, r4
 800abfe:	bd70      	pop	{r4, r5, r6, pc}

0800ac00 <__sfp_lock_acquire>:
 800ac00:	4801      	ldr	r0, [pc, #4]	; (800ac08 <__sfp_lock_acquire+0x8>)
 800ac02:	f000 b8b8 	b.w	800ad76 <__retarget_lock_acquire_recursive>
 800ac06:	bf00      	nop
 800ac08:	20000689 	.word	0x20000689

0800ac0c <__sfp_lock_release>:
 800ac0c:	4801      	ldr	r0, [pc, #4]	; (800ac14 <__sfp_lock_release+0x8>)
 800ac0e:	f000 b8b3 	b.w	800ad78 <__retarget_lock_release_recursive>
 800ac12:	bf00      	nop
 800ac14:	20000689 	.word	0x20000689

0800ac18 <__sinit_lock_acquire>:
 800ac18:	4801      	ldr	r0, [pc, #4]	; (800ac20 <__sinit_lock_acquire+0x8>)
 800ac1a:	f000 b8ac 	b.w	800ad76 <__retarget_lock_acquire_recursive>
 800ac1e:	bf00      	nop
 800ac20:	2000068a 	.word	0x2000068a

0800ac24 <__sinit_lock_release>:
 800ac24:	4801      	ldr	r0, [pc, #4]	; (800ac2c <__sinit_lock_release+0x8>)
 800ac26:	f000 b8a7 	b.w	800ad78 <__retarget_lock_release_recursive>
 800ac2a:	bf00      	nop
 800ac2c:	2000068a 	.word	0x2000068a

0800ac30 <__sinit>:
 800ac30:	b510      	push	{r4, lr}
 800ac32:	4604      	mov	r4, r0
 800ac34:	f7ff fff0 	bl	800ac18 <__sinit_lock_acquire>
 800ac38:	69a3      	ldr	r3, [r4, #24]
 800ac3a:	b11b      	cbz	r3, 800ac44 <__sinit+0x14>
 800ac3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac40:	f7ff bff0 	b.w	800ac24 <__sinit_lock_release>
 800ac44:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ac48:	6523      	str	r3, [r4, #80]	; 0x50
 800ac4a:	4b13      	ldr	r3, [pc, #76]	; (800ac98 <__sinit+0x68>)
 800ac4c:	4a13      	ldr	r2, [pc, #76]	; (800ac9c <__sinit+0x6c>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	62a2      	str	r2, [r4, #40]	; 0x28
 800ac52:	42a3      	cmp	r3, r4
 800ac54:	bf04      	itt	eq
 800ac56:	2301      	moveq	r3, #1
 800ac58:	61a3      	streq	r3, [r4, #24]
 800ac5a:	4620      	mov	r0, r4
 800ac5c:	f000 f820 	bl	800aca0 <__sfp>
 800ac60:	6060      	str	r0, [r4, #4]
 800ac62:	4620      	mov	r0, r4
 800ac64:	f000 f81c 	bl	800aca0 <__sfp>
 800ac68:	60a0      	str	r0, [r4, #8]
 800ac6a:	4620      	mov	r0, r4
 800ac6c:	f000 f818 	bl	800aca0 <__sfp>
 800ac70:	2200      	movs	r2, #0
 800ac72:	60e0      	str	r0, [r4, #12]
 800ac74:	2104      	movs	r1, #4
 800ac76:	6860      	ldr	r0, [r4, #4]
 800ac78:	f7ff ff82 	bl	800ab80 <std>
 800ac7c:	68a0      	ldr	r0, [r4, #8]
 800ac7e:	2201      	movs	r2, #1
 800ac80:	2109      	movs	r1, #9
 800ac82:	f7ff ff7d 	bl	800ab80 <std>
 800ac86:	68e0      	ldr	r0, [r4, #12]
 800ac88:	2202      	movs	r2, #2
 800ac8a:	2112      	movs	r1, #18
 800ac8c:	f7ff ff78 	bl	800ab80 <std>
 800ac90:	2301      	movs	r3, #1
 800ac92:	61a3      	str	r3, [r4, #24]
 800ac94:	e7d2      	b.n	800ac3c <__sinit+0xc>
 800ac96:	bf00      	nop
 800ac98:	0800bef8 	.word	0x0800bef8
 800ac9c:	0800abc9 	.word	0x0800abc9

0800aca0 <__sfp>:
 800aca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aca2:	4607      	mov	r7, r0
 800aca4:	f7ff ffac 	bl	800ac00 <__sfp_lock_acquire>
 800aca8:	4b1e      	ldr	r3, [pc, #120]	; (800ad24 <__sfp+0x84>)
 800acaa:	681e      	ldr	r6, [r3, #0]
 800acac:	69b3      	ldr	r3, [r6, #24]
 800acae:	b913      	cbnz	r3, 800acb6 <__sfp+0x16>
 800acb0:	4630      	mov	r0, r6
 800acb2:	f7ff ffbd 	bl	800ac30 <__sinit>
 800acb6:	3648      	adds	r6, #72	; 0x48
 800acb8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800acbc:	3b01      	subs	r3, #1
 800acbe:	d503      	bpl.n	800acc8 <__sfp+0x28>
 800acc0:	6833      	ldr	r3, [r6, #0]
 800acc2:	b30b      	cbz	r3, 800ad08 <__sfp+0x68>
 800acc4:	6836      	ldr	r6, [r6, #0]
 800acc6:	e7f7      	b.n	800acb8 <__sfp+0x18>
 800acc8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800accc:	b9d5      	cbnz	r5, 800ad04 <__sfp+0x64>
 800acce:	4b16      	ldr	r3, [pc, #88]	; (800ad28 <__sfp+0x88>)
 800acd0:	60e3      	str	r3, [r4, #12]
 800acd2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800acd6:	6665      	str	r5, [r4, #100]	; 0x64
 800acd8:	f000 f84c 	bl	800ad74 <__retarget_lock_init_recursive>
 800acdc:	f7ff ff96 	bl	800ac0c <__sfp_lock_release>
 800ace0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ace4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ace8:	6025      	str	r5, [r4, #0]
 800acea:	61a5      	str	r5, [r4, #24]
 800acec:	2208      	movs	r2, #8
 800acee:	4629      	mov	r1, r5
 800acf0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800acf4:	f7fe f978 	bl	8008fe8 <memset>
 800acf8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800acfc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ad00:	4620      	mov	r0, r4
 800ad02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad04:	3468      	adds	r4, #104	; 0x68
 800ad06:	e7d9      	b.n	800acbc <__sfp+0x1c>
 800ad08:	2104      	movs	r1, #4
 800ad0a:	4638      	mov	r0, r7
 800ad0c:	f7ff ff62 	bl	800abd4 <__sfmoreglue>
 800ad10:	4604      	mov	r4, r0
 800ad12:	6030      	str	r0, [r6, #0]
 800ad14:	2800      	cmp	r0, #0
 800ad16:	d1d5      	bne.n	800acc4 <__sfp+0x24>
 800ad18:	f7ff ff78 	bl	800ac0c <__sfp_lock_release>
 800ad1c:	230c      	movs	r3, #12
 800ad1e:	603b      	str	r3, [r7, #0]
 800ad20:	e7ee      	b.n	800ad00 <__sfp+0x60>
 800ad22:	bf00      	nop
 800ad24:	0800bef8 	.word	0x0800bef8
 800ad28:	ffff0001 	.word	0xffff0001

0800ad2c <_fwalk_reent>:
 800ad2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad30:	4606      	mov	r6, r0
 800ad32:	4688      	mov	r8, r1
 800ad34:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ad38:	2700      	movs	r7, #0
 800ad3a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad3e:	f1b9 0901 	subs.w	r9, r9, #1
 800ad42:	d505      	bpl.n	800ad50 <_fwalk_reent+0x24>
 800ad44:	6824      	ldr	r4, [r4, #0]
 800ad46:	2c00      	cmp	r4, #0
 800ad48:	d1f7      	bne.n	800ad3a <_fwalk_reent+0xe>
 800ad4a:	4638      	mov	r0, r7
 800ad4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad50:	89ab      	ldrh	r3, [r5, #12]
 800ad52:	2b01      	cmp	r3, #1
 800ad54:	d907      	bls.n	800ad66 <_fwalk_reent+0x3a>
 800ad56:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad5a:	3301      	adds	r3, #1
 800ad5c:	d003      	beq.n	800ad66 <_fwalk_reent+0x3a>
 800ad5e:	4629      	mov	r1, r5
 800ad60:	4630      	mov	r0, r6
 800ad62:	47c0      	blx	r8
 800ad64:	4307      	orrs	r7, r0
 800ad66:	3568      	adds	r5, #104	; 0x68
 800ad68:	e7e9      	b.n	800ad3e <_fwalk_reent+0x12>
	...

0800ad6c <_localeconv_r>:
 800ad6c:	4800      	ldr	r0, [pc, #0]	; (800ad70 <_localeconv_r+0x4>)
 800ad6e:	4770      	bx	lr
 800ad70:	20000160 	.word	0x20000160

0800ad74 <__retarget_lock_init_recursive>:
 800ad74:	4770      	bx	lr

0800ad76 <__retarget_lock_acquire_recursive>:
 800ad76:	4770      	bx	lr

0800ad78 <__retarget_lock_release_recursive>:
 800ad78:	4770      	bx	lr

0800ad7a <__swhatbuf_r>:
 800ad7a:	b570      	push	{r4, r5, r6, lr}
 800ad7c:	460e      	mov	r6, r1
 800ad7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad82:	2900      	cmp	r1, #0
 800ad84:	b096      	sub	sp, #88	; 0x58
 800ad86:	4614      	mov	r4, r2
 800ad88:	461d      	mov	r5, r3
 800ad8a:	da08      	bge.n	800ad9e <__swhatbuf_r+0x24>
 800ad8c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ad90:	2200      	movs	r2, #0
 800ad92:	602a      	str	r2, [r5, #0]
 800ad94:	061a      	lsls	r2, r3, #24
 800ad96:	d410      	bmi.n	800adba <__swhatbuf_r+0x40>
 800ad98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad9c:	e00e      	b.n	800adbc <__swhatbuf_r+0x42>
 800ad9e:	466a      	mov	r2, sp
 800ada0:	f000 fee0 	bl	800bb64 <_fstat_r>
 800ada4:	2800      	cmp	r0, #0
 800ada6:	dbf1      	blt.n	800ad8c <__swhatbuf_r+0x12>
 800ada8:	9a01      	ldr	r2, [sp, #4]
 800adaa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800adae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800adb2:	425a      	negs	r2, r3
 800adb4:	415a      	adcs	r2, r3
 800adb6:	602a      	str	r2, [r5, #0]
 800adb8:	e7ee      	b.n	800ad98 <__swhatbuf_r+0x1e>
 800adba:	2340      	movs	r3, #64	; 0x40
 800adbc:	2000      	movs	r0, #0
 800adbe:	6023      	str	r3, [r4, #0]
 800adc0:	b016      	add	sp, #88	; 0x58
 800adc2:	bd70      	pop	{r4, r5, r6, pc}

0800adc4 <__smakebuf_r>:
 800adc4:	898b      	ldrh	r3, [r1, #12]
 800adc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800adc8:	079d      	lsls	r5, r3, #30
 800adca:	4606      	mov	r6, r0
 800adcc:	460c      	mov	r4, r1
 800adce:	d507      	bpl.n	800ade0 <__smakebuf_r+0x1c>
 800add0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800add4:	6023      	str	r3, [r4, #0]
 800add6:	6123      	str	r3, [r4, #16]
 800add8:	2301      	movs	r3, #1
 800adda:	6163      	str	r3, [r4, #20]
 800addc:	b002      	add	sp, #8
 800adde:	bd70      	pop	{r4, r5, r6, pc}
 800ade0:	ab01      	add	r3, sp, #4
 800ade2:	466a      	mov	r2, sp
 800ade4:	f7ff ffc9 	bl	800ad7a <__swhatbuf_r>
 800ade8:	9900      	ldr	r1, [sp, #0]
 800adea:	4605      	mov	r5, r0
 800adec:	4630      	mov	r0, r6
 800adee:	f000 fc45 	bl	800b67c <_malloc_r>
 800adf2:	b948      	cbnz	r0, 800ae08 <__smakebuf_r+0x44>
 800adf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adf8:	059a      	lsls	r2, r3, #22
 800adfa:	d4ef      	bmi.n	800addc <__smakebuf_r+0x18>
 800adfc:	f023 0303 	bic.w	r3, r3, #3
 800ae00:	f043 0302 	orr.w	r3, r3, #2
 800ae04:	81a3      	strh	r3, [r4, #12]
 800ae06:	e7e3      	b.n	800add0 <__smakebuf_r+0xc>
 800ae08:	4b0d      	ldr	r3, [pc, #52]	; (800ae40 <__smakebuf_r+0x7c>)
 800ae0a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ae0c:	89a3      	ldrh	r3, [r4, #12]
 800ae0e:	6020      	str	r0, [r4, #0]
 800ae10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae14:	81a3      	strh	r3, [r4, #12]
 800ae16:	9b00      	ldr	r3, [sp, #0]
 800ae18:	6163      	str	r3, [r4, #20]
 800ae1a:	9b01      	ldr	r3, [sp, #4]
 800ae1c:	6120      	str	r0, [r4, #16]
 800ae1e:	b15b      	cbz	r3, 800ae38 <__smakebuf_r+0x74>
 800ae20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae24:	4630      	mov	r0, r6
 800ae26:	f000 feaf 	bl	800bb88 <_isatty_r>
 800ae2a:	b128      	cbz	r0, 800ae38 <__smakebuf_r+0x74>
 800ae2c:	89a3      	ldrh	r3, [r4, #12]
 800ae2e:	f023 0303 	bic.w	r3, r3, #3
 800ae32:	f043 0301 	orr.w	r3, r3, #1
 800ae36:	81a3      	strh	r3, [r4, #12]
 800ae38:	89a0      	ldrh	r0, [r4, #12]
 800ae3a:	4305      	orrs	r5, r0
 800ae3c:	81a5      	strh	r5, [r4, #12]
 800ae3e:	e7cd      	b.n	800addc <__smakebuf_r+0x18>
 800ae40:	0800abc9 	.word	0x0800abc9

0800ae44 <malloc>:
 800ae44:	4b02      	ldr	r3, [pc, #8]	; (800ae50 <malloc+0xc>)
 800ae46:	4601      	mov	r1, r0
 800ae48:	6818      	ldr	r0, [r3, #0]
 800ae4a:	f000 bc17 	b.w	800b67c <_malloc_r>
 800ae4e:	bf00      	nop
 800ae50:	2000000c 	.word	0x2000000c

0800ae54 <memcpy>:
 800ae54:	440a      	add	r2, r1
 800ae56:	4291      	cmp	r1, r2
 800ae58:	f100 33ff 	add.w	r3, r0, #4294967295
 800ae5c:	d100      	bne.n	800ae60 <memcpy+0xc>
 800ae5e:	4770      	bx	lr
 800ae60:	b510      	push	{r4, lr}
 800ae62:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae66:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae6a:	4291      	cmp	r1, r2
 800ae6c:	d1f9      	bne.n	800ae62 <memcpy+0xe>
 800ae6e:	bd10      	pop	{r4, pc}

0800ae70 <_Balloc>:
 800ae70:	b570      	push	{r4, r5, r6, lr}
 800ae72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ae74:	4604      	mov	r4, r0
 800ae76:	460d      	mov	r5, r1
 800ae78:	b976      	cbnz	r6, 800ae98 <_Balloc+0x28>
 800ae7a:	2010      	movs	r0, #16
 800ae7c:	f7ff ffe2 	bl	800ae44 <malloc>
 800ae80:	4602      	mov	r2, r0
 800ae82:	6260      	str	r0, [r4, #36]	; 0x24
 800ae84:	b920      	cbnz	r0, 800ae90 <_Balloc+0x20>
 800ae86:	4b18      	ldr	r3, [pc, #96]	; (800aee8 <_Balloc+0x78>)
 800ae88:	4818      	ldr	r0, [pc, #96]	; (800aeec <_Balloc+0x7c>)
 800ae8a:	2166      	movs	r1, #102	; 0x66
 800ae8c:	f000 fe2a 	bl	800bae4 <__assert_func>
 800ae90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae94:	6006      	str	r6, [r0, #0]
 800ae96:	60c6      	str	r6, [r0, #12]
 800ae98:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ae9a:	68f3      	ldr	r3, [r6, #12]
 800ae9c:	b183      	cbz	r3, 800aec0 <_Balloc+0x50>
 800ae9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aea0:	68db      	ldr	r3, [r3, #12]
 800aea2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aea6:	b9b8      	cbnz	r0, 800aed8 <_Balloc+0x68>
 800aea8:	2101      	movs	r1, #1
 800aeaa:	fa01 f605 	lsl.w	r6, r1, r5
 800aeae:	1d72      	adds	r2, r6, #5
 800aeb0:	0092      	lsls	r2, r2, #2
 800aeb2:	4620      	mov	r0, r4
 800aeb4:	f000 fb60 	bl	800b578 <_calloc_r>
 800aeb8:	b160      	cbz	r0, 800aed4 <_Balloc+0x64>
 800aeba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aebe:	e00e      	b.n	800aede <_Balloc+0x6e>
 800aec0:	2221      	movs	r2, #33	; 0x21
 800aec2:	2104      	movs	r1, #4
 800aec4:	4620      	mov	r0, r4
 800aec6:	f000 fb57 	bl	800b578 <_calloc_r>
 800aeca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aecc:	60f0      	str	r0, [r6, #12]
 800aece:	68db      	ldr	r3, [r3, #12]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d1e4      	bne.n	800ae9e <_Balloc+0x2e>
 800aed4:	2000      	movs	r0, #0
 800aed6:	bd70      	pop	{r4, r5, r6, pc}
 800aed8:	6802      	ldr	r2, [r0, #0]
 800aeda:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aede:	2300      	movs	r3, #0
 800aee0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aee4:	e7f7      	b.n	800aed6 <_Balloc+0x66>
 800aee6:	bf00      	nop
 800aee8:	0800bf3d 	.word	0x0800bf3d
 800aeec:	0800c020 	.word	0x0800c020

0800aef0 <_Bfree>:
 800aef0:	b570      	push	{r4, r5, r6, lr}
 800aef2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800aef4:	4605      	mov	r5, r0
 800aef6:	460c      	mov	r4, r1
 800aef8:	b976      	cbnz	r6, 800af18 <_Bfree+0x28>
 800aefa:	2010      	movs	r0, #16
 800aefc:	f7ff ffa2 	bl	800ae44 <malloc>
 800af00:	4602      	mov	r2, r0
 800af02:	6268      	str	r0, [r5, #36]	; 0x24
 800af04:	b920      	cbnz	r0, 800af10 <_Bfree+0x20>
 800af06:	4b09      	ldr	r3, [pc, #36]	; (800af2c <_Bfree+0x3c>)
 800af08:	4809      	ldr	r0, [pc, #36]	; (800af30 <_Bfree+0x40>)
 800af0a:	218a      	movs	r1, #138	; 0x8a
 800af0c:	f000 fdea 	bl	800bae4 <__assert_func>
 800af10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800af14:	6006      	str	r6, [r0, #0]
 800af16:	60c6      	str	r6, [r0, #12]
 800af18:	b13c      	cbz	r4, 800af2a <_Bfree+0x3a>
 800af1a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800af1c:	6862      	ldr	r2, [r4, #4]
 800af1e:	68db      	ldr	r3, [r3, #12]
 800af20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800af24:	6021      	str	r1, [r4, #0]
 800af26:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800af2a:	bd70      	pop	{r4, r5, r6, pc}
 800af2c:	0800bf3d 	.word	0x0800bf3d
 800af30:	0800c020 	.word	0x0800c020

0800af34 <__multadd>:
 800af34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af38:	690d      	ldr	r5, [r1, #16]
 800af3a:	4607      	mov	r7, r0
 800af3c:	460c      	mov	r4, r1
 800af3e:	461e      	mov	r6, r3
 800af40:	f101 0c14 	add.w	ip, r1, #20
 800af44:	2000      	movs	r0, #0
 800af46:	f8dc 3000 	ldr.w	r3, [ip]
 800af4a:	b299      	uxth	r1, r3
 800af4c:	fb02 6101 	mla	r1, r2, r1, r6
 800af50:	0c1e      	lsrs	r6, r3, #16
 800af52:	0c0b      	lsrs	r3, r1, #16
 800af54:	fb02 3306 	mla	r3, r2, r6, r3
 800af58:	b289      	uxth	r1, r1
 800af5a:	3001      	adds	r0, #1
 800af5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800af60:	4285      	cmp	r5, r0
 800af62:	f84c 1b04 	str.w	r1, [ip], #4
 800af66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800af6a:	dcec      	bgt.n	800af46 <__multadd+0x12>
 800af6c:	b30e      	cbz	r6, 800afb2 <__multadd+0x7e>
 800af6e:	68a3      	ldr	r3, [r4, #8]
 800af70:	42ab      	cmp	r3, r5
 800af72:	dc19      	bgt.n	800afa8 <__multadd+0x74>
 800af74:	6861      	ldr	r1, [r4, #4]
 800af76:	4638      	mov	r0, r7
 800af78:	3101      	adds	r1, #1
 800af7a:	f7ff ff79 	bl	800ae70 <_Balloc>
 800af7e:	4680      	mov	r8, r0
 800af80:	b928      	cbnz	r0, 800af8e <__multadd+0x5a>
 800af82:	4602      	mov	r2, r0
 800af84:	4b0c      	ldr	r3, [pc, #48]	; (800afb8 <__multadd+0x84>)
 800af86:	480d      	ldr	r0, [pc, #52]	; (800afbc <__multadd+0x88>)
 800af88:	21b5      	movs	r1, #181	; 0xb5
 800af8a:	f000 fdab 	bl	800bae4 <__assert_func>
 800af8e:	6922      	ldr	r2, [r4, #16]
 800af90:	3202      	adds	r2, #2
 800af92:	f104 010c 	add.w	r1, r4, #12
 800af96:	0092      	lsls	r2, r2, #2
 800af98:	300c      	adds	r0, #12
 800af9a:	f7ff ff5b 	bl	800ae54 <memcpy>
 800af9e:	4621      	mov	r1, r4
 800afa0:	4638      	mov	r0, r7
 800afa2:	f7ff ffa5 	bl	800aef0 <_Bfree>
 800afa6:	4644      	mov	r4, r8
 800afa8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800afac:	3501      	adds	r5, #1
 800afae:	615e      	str	r6, [r3, #20]
 800afb0:	6125      	str	r5, [r4, #16]
 800afb2:	4620      	mov	r0, r4
 800afb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afb8:	0800bfaf 	.word	0x0800bfaf
 800afbc:	0800c020 	.word	0x0800c020

0800afc0 <__hi0bits>:
 800afc0:	0c03      	lsrs	r3, r0, #16
 800afc2:	041b      	lsls	r3, r3, #16
 800afc4:	b9d3      	cbnz	r3, 800affc <__hi0bits+0x3c>
 800afc6:	0400      	lsls	r0, r0, #16
 800afc8:	2310      	movs	r3, #16
 800afca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800afce:	bf04      	itt	eq
 800afd0:	0200      	lsleq	r0, r0, #8
 800afd2:	3308      	addeq	r3, #8
 800afd4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800afd8:	bf04      	itt	eq
 800afda:	0100      	lsleq	r0, r0, #4
 800afdc:	3304      	addeq	r3, #4
 800afde:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800afe2:	bf04      	itt	eq
 800afe4:	0080      	lsleq	r0, r0, #2
 800afe6:	3302      	addeq	r3, #2
 800afe8:	2800      	cmp	r0, #0
 800afea:	db05      	blt.n	800aff8 <__hi0bits+0x38>
 800afec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800aff0:	f103 0301 	add.w	r3, r3, #1
 800aff4:	bf08      	it	eq
 800aff6:	2320      	moveq	r3, #32
 800aff8:	4618      	mov	r0, r3
 800affa:	4770      	bx	lr
 800affc:	2300      	movs	r3, #0
 800affe:	e7e4      	b.n	800afca <__hi0bits+0xa>

0800b000 <__lo0bits>:
 800b000:	6803      	ldr	r3, [r0, #0]
 800b002:	f013 0207 	ands.w	r2, r3, #7
 800b006:	4601      	mov	r1, r0
 800b008:	d00b      	beq.n	800b022 <__lo0bits+0x22>
 800b00a:	07da      	lsls	r2, r3, #31
 800b00c:	d423      	bmi.n	800b056 <__lo0bits+0x56>
 800b00e:	0798      	lsls	r0, r3, #30
 800b010:	bf49      	itett	mi
 800b012:	085b      	lsrmi	r3, r3, #1
 800b014:	089b      	lsrpl	r3, r3, #2
 800b016:	2001      	movmi	r0, #1
 800b018:	600b      	strmi	r3, [r1, #0]
 800b01a:	bf5c      	itt	pl
 800b01c:	600b      	strpl	r3, [r1, #0]
 800b01e:	2002      	movpl	r0, #2
 800b020:	4770      	bx	lr
 800b022:	b298      	uxth	r0, r3
 800b024:	b9a8      	cbnz	r0, 800b052 <__lo0bits+0x52>
 800b026:	0c1b      	lsrs	r3, r3, #16
 800b028:	2010      	movs	r0, #16
 800b02a:	b2da      	uxtb	r2, r3
 800b02c:	b90a      	cbnz	r2, 800b032 <__lo0bits+0x32>
 800b02e:	3008      	adds	r0, #8
 800b030:	0a1b      	lsrs	r3, r3, #8
 800b032:	071a      	lsls	r2, r3, #28
 800b034:	bf04      	itt	eq
 800b036:	091b      	lsreq	r3, r3, #4
 800b038:	3004      	addeq	r0, #4
 800b03a:	079a      	lsls	r2, r3, #30
 800b03c:	bf04      	itt	eq
 800b03e:	089b      	lsreq	r3, r3, #2
 800b040:	3002      	addeq	r0, #2
 800b042:	07da      	lsls	r2, r3, #31
 800b044:	d403      	bmi.n	800b04e <__lo0bits+0x4e>
 800b046:	085b      	lsrs	r3, r3, #1
 800b048:	f100 0001 	add.w	r0, r0, #1
 800b04c:	d005      	beq.n	800b05a <__lo0bits+0x5a>
 800b04e:	600b      	str	r3, [r1, #0]
 800b050:	4770      	bx	lr
 800b052:	4610      	mov	r0, r2
 800b054:	e7e9      	b.n	800b02a <__lo0bits+0x2a>
 800b056:	2000      	movs	r0, #0
 800b058:	4770      	bx	lr
 800b05a:	2020      	movs	r0, #32
 800b05c:	4770      	bx	lr
	...

0800b060 <__i2b>:
 800b060:	b510      	push	{r4, lr}
 800b062:	460c      	mov	r4, r1
 800b064:	2101      	movs	r1, #1
 800b066:	f7ff ff03 	bl	800ae70 <_Balloc>
 800b06a:	4602      	mov	r2, r0
 800b06c:	b928      	cbnz	r0, 800b07a <__i2b+0x1a>
 800b06e:	4b05      	ldr	r3, [pc, #20]	; (800b084 <__i2b+0x24>)
 800b070:	4805      	ldr	r0, [pc, #20]	; (800b088 <__i2b+0x28>)
 800b072:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b076:	f000 fd35 	bl	800bae4 <__assert_func>
 800b07a:	2301      	movs	r3, #1
 800b07c:	6144      	str	r4, [r0, #20]
 800b07e:	6103      	str	r3, [r0, #16]
 800b080:	bd10      	pop	{r4, pc}
 800b082:	bf00      	nop
 800b084:	0800bfaf 	.word	0x0800bfaf
 800b088:	0800c020 	.word	0x0800c020

0800b08c <__multiply>:
 800b08c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b090:	4691      	mov	r9, r2
 800b092:	690a      	ldr	r2, [r1, #16]
 800b094:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b098:	429a      	cmp	r2, r3
 800b09a:	bfb8      	it	lt
 800b09c:	460b      	movlt	r3, r1
 800b09e:	460c      	mov	r4, r1
 800b0a0:	bfbc      	itt	lt
 800b0a2:	464c      	movlt	r4, r9
 800b0a4:	4699      	movlt	r9, r3
 800b0a6:	6927      	ldr	r7, [r4, #16]
 800b0a8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b0ac:	68a3      	ldr	r3, [r4, #8]
 800b0ae:	6861      	ldr	r1, [r4, #4]
 800b0b0:	eb07 060a 	add.w	r6, r7, sl
 800b0b4:	42b3      	cmp	r3, r6
 800b0b6:	b085      	sub	sp, #20
 800b0b8:	bfb8      	it	lt
 800b0ba:	3101      	addlt	r1, #1
 800b0bc:	f7ff fed8 	bl	800ae70 <_Balloc>
 800b0c0:	b930      	cbnz	r0, 800b0d0 <__multiply+0x44>
 800b0c2:	4602      	mov	r2, r0
 800b0c4:	4b44      	ldr	r3, [pc, #272]	; (800b1d8 <__multiply+0x14c>)
 800b0c6:	4845      	ldr	r0, [pc, #276]	; (800b1dc <__multiply+0x150>)
 800b0c8:	f240 115d 	movw	r1, #349	; 0x15d
 800b0cc:	f000 fd0a 	bl	800bae4 <__assert_func>
 800b0d0:	f100 0514 	add.w	r5, r0, #20
 800b0d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b0d8:	462b      	mov	r3, r5
 800b0da:	2200      	movs	r2, #0
 800b0dc:	4543      	cmp	r3, r8
 800b0de:	d321      	bcc.n	800b124 <__multiply+0x98>
 800b0e0:	f104 0314 	add.w	r3, r4, #20
 800b0e4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b0e8:	f109 0314 	add.w	r3, r9, #20
 800b0ec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b0f0:	9202      	str	r2, [sp, #8]
 800b0f2:	1b3a      	subs	r2, r7, r4
 800b0f4:	3a15      	subs	r2, #21
 800b0f6:	f022 0203 	bic.w	r2, r2, #3
 800b0fa:	3204      	adds	r2, #4
 800b0fc:	f104 0115 	add.w	r1, r4, #21
 800b100:	428f      	cmp	r7, r1
 800b102:	bf38      	it	cc
 800b104:	2204      	movcc	r2, #4
 800b106:	9201      	str	r2, [sp, #4]
 800b108:	9a02      	ldr	r2, [sp, #8]
 800b10a:	9303      	str	r3, [sp, #12]
 800b10c:	429a      	cmp	r2, r3
 800b10e:	d80c      	bhi.n	800b12a <__multiply+0x9e>
 800b110:	2e00      	cmp	r6, #0
 800b112:	dd03      	ble.n	800b11c <__multiply+0x90>
 800b114:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d05a      	beq.n	800b1d2 <__multiply+0x146>
 800b11c:	6106      	str	r6, [r0, #16]
 800b11e:	b005      	add	sp, #20
 800b120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b124:	f843 2b04 	str.w	r2, [r3], #4
 800b128:	e7d8      	b.n	800b0dc <__multiply+0x50>
 800b12a:	f8b3 a000 	ldrh.w	sl, [r3]
 800b12e:	f1ba 0f00 	cmp.w	sl, #0
 800b132:	d024      	beq.n	800b17e <__multiply+0xf2>
 800b134:	f104 0e14 	add.w	lr, r4, #20
 800b138:	46a9      	mov	r9, r5
 800b13a:	f04f 0c00 	mov.w	ip, #0
 800b13e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b142:	f8d9 1000 	ldr.w	r1, [r9]
 800b146:	fa1f fb82 	uxth.w	fp, r2
 800b14a:	b289      	uxth	r1, r1
 800b14c:	fb0a 110b 	mla	r1, sl, fp, r1
 800b150:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b154:	f8d9 2000 	ldr.w	r2, [r9]
 800b158:	4461      	add	r1, ip
 800b15a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b15e:	fb0a c20b 	mla	r2, sl, fp, ip
 800b162:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b166:	b289      	uxth	r1, r1
 800b168:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b16c:	4577      	cmp	r7, lr
 800b16e:	f849 1b04 	str.w	r1, [r9], #4
 800b172:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b176:	d8e2      	bhi.n	800b13e <__multiply+0xb2>
 800b178:	9a01      	ldr	r2, [sp, #4]
 800b17a:	f845 c002 	str.w	ip, [r5, r2]
 800b17e:	9a03      	ldr	r2, [sp, #12]
 800b180:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b184:	3304      	adds	r3, #4
 800b186:	f1b9 0f00 	cmp.w	r9, #0
 800b18a:	d020      	beq.n	800b1ce <__multiply+0x142>
 800b18c:	6829      	ldr	r1, [r5, #0]
 800b18e:	f104 0c14 	add.w	ip, r4, #20
 800b192:	46ae      	mov	lr, r5
 800b194:	f04f 0a00 	mov.w	sl, #0
 800b198:	f8bc b000 	ldrh.w	fp, [ip]
 800b19c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b1a0:	fb09 220b 	mla	r2, r9, fp, r2
 800b1a4:	4492      	add	sl, r2
 800b1a6:	b289      	uxth	r1, r1
 800b1a8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b1ac:	f84e 1b04 	str.w	r1, [lr], #4
 800b1b0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b1b4:	f8be 1000 	ldrh.w	r1, [lr]
 800b1b8:	0c12      	lsrs	r2, r2, #16
 800b1ba:	fb09 1102 	mla	r1, r9, r2, r1
 800b1be:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b1c2:	4567      	cmp	r7, ip
 800b1c4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b1c8:	d8e6      	bhi.n	800b198 <__multiply+0x10c>
 800b1ca:	9a01      	ldr	r2, [sp, #4]
 800b1cc:	50a9      	str	r1, [r5, r2]
 800b1ce:	3504      	adds	r5, #4
 800b1d0:	e79a      	b.n	800b108 <__multiply+0x7c>
 800b1d2:	3e01      	subs	r6, #1
 800b1d4:	e79c      	b.n	800b110 <__multiply+0x84>
 800b1d6:	bf00      	nop
 800b1d8:	0800bfaf 	.word	0x0800bfaf
 800b1dc:	0800c020 	.word	0x0800c020

0800b1e0 <__pow5mult>:
 800b1e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1e4:	4615      	mov	r5, r2
 800b1e6:	f012 0203 	ands.w	r2, r2, #3
 800b1ea:	4606      	mov	r6, r0
 800b1ec:	460f      	mov	r7, r1
 800b1ee:	d007      	beq.n	800b200 <__pow5mult+0x20>
 800b1f0:	4c25      	ldr	r4, [pc, #148]	; (800b288 <__pow5mult+0xa8>)
 800b1f2:	3a01      	subs	r2, #1
 800b1f4:	2300      	movs	r3, #0
 800b1f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b1fa:	f7ff fe9b 	bl	800af34 <__multadd>
 800b1fe:	4607      	mov	r7, r0
 800b200:	10ad      	asrs	r5, r5, #2
 800b202:	d03d      	beq.n	800b280 <__pow5mult+0xa0>
 800b204:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b206:	b97c      	cbnz	r4, 800b228 <__pow5mult+0x48>
 800b208:	2010      	movs	r0, #16
 800b20a:	f7ff fe1b 	bl	800ae44 <malloc>
 800b20e:	4602      	mov	r2, r0
 800b210:	6270      	str	r0, [r6, #36]	; 0x24
 800b212:	b928      	cbnz	r0, 800b220 <__pow5mult+0x40>
 800b214:	4b1d      	ldr	r3, [pc, #116]	; (800b28c <__pow5mult+0xac>)
 800b216:	481e      	ldr	r0, [pc, #120]	; (800b290 <__pow5mult+0xb0>)
 800b218:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b21c:	f000 fc62 	bl	800bae4 <__assert_func>
 800b220:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b224:	6004      	str	r4, [r0, #0]
 800b226:	60c4      	str	r4, [r0, #12]
 800b228:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b22c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b230:	b94c      	cbnz	r4, 800b246 <__pow5mult+0x66>
 800b232:	f240 2171 	movw	r1, #625	; 0x271
 800b236:	4630      	mov	r0, r6
 800b238:	f7ff ff12 	bl	800b060 <__i2b>
 800b23c:	2300      	movs	r3, #0
 800b23e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b242:	4604      	mov	r4, r0
 800b244:	6003      	str	r3, [r0, #0]
 800b246:	f04f 0900 	mov.w	r9, #0
 800b24a:	07eb      	lsls	r3, r5, #31
 800b24c:	d50a      	bpl.n	800b264 <__pow5mult+0x84>
 800b24e:	4639      	mov	r1, r7
 800b250:	4622      	mov	r2, r4
 800b252:	4630      	mov	r0, r6
 800b254:	f7ff ff1a 	bl	800b08c <__multiply>
 800b258:	4639      	mov	r1, r7
 800b25a:	4680      	mov	r8, r0
 800b25c:	4630      	mov	r0, r6
 800b25e:	f7ff fe47 	bl	800aef0 <_Bfree>
 800b262:	4647      	mov	r7, r8
 800b264:	106d      	asrs	r5, r5, #1
 800b266:	d00b      	beq.n	800b280 <__pow5mult+0xa0>
 800b268:	6820      	ldr	r0, [r4, #0]
 800b26a:	b938      	cbnz	r0, 800b27c <__pow5mult+0x9c>
 800b26c:	4622      	mov	r2, r4
 800b26e:	4621      	mov	r1, r4
 800b270:	4630      	mov	r0, r6
 800b272:	f7ff ff0b 	bl	800b08c <__multiply>
 800b276:	6020      	str	r0, [r4, #0]
 800b278:	f8c0 9000 	str.w	r9, [r0]
 800b27c:	4604      	mov	r4, r0
 800b27e:	e7e4      	b.n	800b24a <__pow5mult+0x6a>
 800b280:	4638      	mov	r0, r7
 800b282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b286:	bf00      	nop
 800b288:	0800c170 	.word	0x0800c170
 800b28c:	0800bf3d 	.word	0x0800bf3d
 800b290:	0800c020 	.word	0x0800c020

0800b294 <__lshift>:
 800b294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b298:	460c      	mov	r4, r1
 800b29a:	6849      	ldr	r1, [r1, #4]
 800b29c:	6923      	ldr	r3, [r4, #16]
 800b29e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b2a2:	68a3      	ldr	r3, [r4, #8]
 800b2a4:	4607      	mov	r7, r0
 800b2a6:	4691      	mov	r9, r2
 800b2a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b2ac:	f108 0601 	add.w	r6, r8, #1
 800b2b0:	42b3      	cmp	r3, r6
 800b2b2:	db0b      	blt.n	800b2cc <__lshift+0x38>
 800b2b4:	4638      	mov	r0, r7
 800b2b6:	f7ff fddb 	bl	800ae70 <_Balloc>
 800b2ba:	4605      	mov	r5, r0
 800b2bc:	b948      	cbnz	r0, 800b2d2 <__lshift+0x3e>
 800b2be:	4602      	mov	r2, r0
 800b2c0:	4b2a      	ldr	r3, [pc, #168]	; (800b36c <__lshift+0xd8>)
 800b2c2:	482b      	ldr	r0, [pc, #172]	; (800b370 <__lshift+0xdc>)
 800b2c4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b2c8:	f000 fc0c 	bl	800bae4 <__assert_func>
 800b2cc:	3101      	adds	r1, #1
 800b2ce:	005b      	lsls	r3, r3, #1
 800b2d0:	e7ee      	b.n	800b2b0 <__lshift+0x1c>
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	f100 0114 	add.w	r1, r0, #20
 800b2d8:	f100 0210 	add.w	r2, r0, #16
 800b2dc:	4618      	mov	r0, r3
 800b2de:	4553      	cmp	r3, sl
 800b2e0:	db37      	blt.n	800b352 <__lshift+0xbe>
 800b2e2:	6920      	ldr	r0, [r4, #16]
 800b2e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b2e8:	f104 0314 	add.w	r3, r4, #20
 800b2ec:	f019 091f 	ands.w	r9, r9, #31
 800b2f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b2f4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b2f8:	d02f      	beq.n	800b35a <__lshift+0xc6>
 800b2fa:	f1c9 0e20 	rsb	lr, r9, #32
 800b2fe:	468a      	mov	sl, r1
 800b300:	f04f 0c00 	mov.w	ip, #0
 800b304:	681a      	ldr	r2, [r3, #0]
 800b306:	fa02 f209 	lsl.w	r2, r2, r9
 800b30a:	ea42 020c 	orr.w	r2, r2, ip
 800b30e:	f84a 2b04 	str.w	r2, [sl], #4
 800b312:	f853 2b04 	ldr.w	r2, [r3], #4
 800b316:	4298      	cmp	r0, r3
 800b318:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b31c:	d8f2      	bhi.n	800b304 <__lshift+0x70>
 800b31e:	1b03      	subs	r3, r0, r4
 800b320:	3b15      	subs	r3, #21
 800b322:	f023 0303 	bic.w	r3, r3, #3
 800b326:	3304      	adds	r3, #4
 800b328:	f104 0215 	add.w	r2, r4, #21
 800b32c:	4290      	cmp	r0, r2
 800b32e:	bf38      	it	cc
 800b330:	2304      	movcc	r3, #4
 800b332:	f841 c003 	str.w	ip, [r1, r3]
 800b336:	f1bc 0f00 	cmp.w	ip, #0
 800b33a:	d001      	beq.n	800b340 <__lshift+0xac>
 800b33c:	f108 0602 	add.w	r6, r8, #2
 800b340:	3e01      	subs	r6, #1
 800b342:	4638      	mov	r0, r7
 800b344:	612e      	str	r6, [r5, #16]
 800b346:	4621      	mov	r1, r4
 800b348:	f7ff fdd2 	bl	800aef0 <_Bfree>
 800b34c:	4628      	mov	r0, r5
 800b34e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b352:	f842 0f04 	str.w	r0, [r2, #4]!
 800b356:	3301      	adds	r3, #1
 800b358:	e7c1      	b.n	800b2de <__lshift+0x4a>
 800b35a:	3904      	subs	r1, #4
 800b35c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b360:	f841 2f04 	str.w	r2, [r1, #4]!
 800b364:	4298      	cmp	r0, r3
 800b366:	d8f9      	bhi.n	800b35c <__lshift+0xc8>
 800b368:	e7ea      	b.n	800b340 <__lshift+0xac>
 800b36a:	bf00      	nop
 800b36c:	0800bfaf 	.word	0x0800bfaf
 800b370:	0800c020 	.word	0x0800c020

0800b374 <__mcmp>:
 800b374:	b530      	push	{r4, r5, lr}
 800b376:	6902      	ldr	r2, [r0, #16]
 800b378:	690c      	ldr	r4, [r1, #16]
 800b37a:	1b12      	subs	r2, r2, r4
 800b37c:	d10e      	bne.n	800b39c <__mcmp+0x28>
 800b37e:	f100 0314 	add.w	r3, r0, #20
 800b382:	3114      	adds	r1, #20
 800b384:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b388:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b38c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b390:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b394:	42a5      	cmp	r5, r4
 800b396:	d003      	beq.n	800b3a0 <__mcmp+0x2c>
 800b398:	d305      	bcc.n	800b3a6 <__mcmp+0x32>
 800b39a:	2201      	movs	r2, #1
 800b39c:	4610      	mov	r0, r2
 800b39e:	bd30      	pop	{r4, r5, pc}
 800b3a0:	4283      	cmp	r3, r0
 800b3a2:	d3f3      	bcc.n	800b38c <__mcmp+0x18>
 800b3a4:	e7fa      	b.n	800b39c <__mcmp+0x28>
 800b3a6:	f04f 32ff 	mov.w	r2, #4294967295
 800b3aa:	e7f7      	b.n	800b39c <__mcmp+0x28>

0800b3ac <__mdiff>:
 800b3ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3b0:	460c      	mov	r4, r1
 800b3b2:	4606      	mov	r6, r0
 800b3b4:	4611      	mov	r1, r2
 800b3b6:	4620      	mov	r0, r4
 800b3b8:	4690      	mov	r8, r2
 800b3ba:	f7ff ffdb 	bl	800b374 <__mcmp>
 800b3be:	1e05      	subs	r5, r0, #0
 800b3c0:	d110      	bne.n	800b3e4 <__mdiff+0x38>
 800b3c2:	4629      	mov	r1, r5
 800b3c4:	4630      	mov	r0, r6
 800b3c6:	f7ff fd53 	bl	800ae70 <_Balloc>
 800b3ca:	b930      	cbnz	r0, 800b3da <__mdiff+0x2e>
 800b3cc:	4b3a      	ldr	r3, [pc, #232]	; (800b4b8 <__mdiff+0x10c>)
 800b3ce:	4602      	mov	r2, r0
 800b3d0:	f240 2132 	movw	r1, #562	; 0x232
 800b3d4:	4839      	ldr	r0, [pc, #228]	; (800b4bc <__mdiff+0x110>)
 800b3d6:	f000 fb85 	bl	800bae4 <__assert_func>
 800b3da:	2301      	movs	r3, #1
 800b3dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b3e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3e4:	bfa4      	itt	ge
 800b3e6:	4643      	movge	r3, r8
 800b3e8:	46a0      	movge	r8, r4
 800b3ea:	4630      	mov	r0, r6
 800b3ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b3f0:	bfa6      	itte	ge
 800b3f2:	461c      	movge	r4, r3
 800b3f4:	2500      	movge	r5, #0
 800b3f6:	2501      	movlt	r5, #1
 800b3f8:	f7ff fd3a 	bl	800ae70 <_Balloc>
 800b3fc:	b920      	cbnz	r0, 800b408 <__mdiff+0x5c>
 800b3fe:	4b2e      	ldr	r3, [pc, #184]	; (800b4b8 <__mdiff+0x10c>)
 800b400:	4602      	mov	r2, r0
 800b402:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b406:	e7e5      	b.n	800b3d4 <__mdiff+0x28>
 800b408:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b40c:	6926      	ldr	r6, [r4, #16]
 800b40e:	60c5      	str	r5, [r0, #12]
 800b410:	f104 0914 	add.w	r9, r4, #20
 800b414:	f108 0514 	add.w	r5, r8, #20
 800b418:	f100 0e14 	add.w	lr, r0, #20
 800b41c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b420:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b424:	f108 0210 	add.w	r2, r8, #16
 800b428:	46f2      	mov	sl, lr
 800b42a:	2100      	movs	r1, #0
 800b42c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b430:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b434:	fa1f f883 	uxth.w	r8, r3
 800b438:	fa11 f18b 	uxtah	r1, r1, fp
 800b43c:	0c1b      	lsrs	r3, r3, #16
 800b43e:	eba1 0808 	sub.w	r8, r1, r8
 800b442:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b446:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b44a:	fa1f f888 	uxth.w	r8, r8
 800b44e:	1419      	asrs	r1, r3, #16
 800b450:	454e      	cmp	r6, r9
 800b452:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b456:	f84a 3b04 	str.w	r3, [sl], #4
 800b45a:	d8e7      	bhi.n	800b42c <__mdiff+0x80>
 800b45c:	1b33      	subs	r3, r6, r4
 800b45e:	3b15      	subs	r3, #21
 800b460:	f023 0303 	bic.w	r3, r3, #3
 800b464:	3304      	adds	r3, #4
 800b466:	3415      	adds	r4, #21
 800b468:	42a6      	cmp	r6, r4
 800b46a:	bf38      	it	cc
 800b46c:	2304      	movcc	r3, #4
 800b46e:	441d      	add	r5, r3
 800b470:	4473      	add	r3, lr
 800b472:	469e      	mov	lr, r3
 800b474:	462e      	mov	r6, r5
 800b476:	4566      	cmp	r6, ip
 800b478:	d30e      	bcc.n	800b498 <__mdiff+0xec>
 800b47a:	f10c 0203 	add.w	r2, ip, #3
 800b47e:	1b52      	subs	r2, r2, r5
 800b480:	f022 0203 	bic.w	r2, r2, #3
 800b484:	3d03      	subs	r5, #3
 800b486:	45ac      	cmp	ip, r5
 800b488:	bf38      	it	cc
 800b48a:	2200      	movcc	r2, #0
 800b48c:	441a      	add	r2, r3
 800b48e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b492:	b17b      	cbz	r3, 800b4b4 <__mdiff+0x108>
 800b494:	6107      	str	r7, [r0, #16]
 800b496:	e7a3      	b.n	800b3e0 <__mdiff+0x34>
 800b498:	f856 8b04 	ldr.w	r8, [r6], #4
 800b49c:	fa11 f288 	uxtah	r2, r1, r8
 800b4a0:	1414      	asrs	r4, r2, #16
 800b4a2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b4a6:	b292      	uxth	r2, r2
 800b4a8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b4ac:	f84e 2b04 	str.w	r2, [lr], #4
 800b4b0:	1421      	asrs	r1, r4, #16
 800b4b2:	e7e0      	b.n	800b476 <__mdiff+0xca>
 800b4b4:	3f01      	subs	r7, #1
 800b4b6:	e7ea      	b.n	800b48e <__mdiff+0xe2>
 800b4b8:	0800bfaf 	.word	0x0800bfaf
 800b4bc:	0800c020 	.word	0x0800c020

0800b4c0 <__d2b>:
 800b4c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b4c4:	4689      	mov	r9, r1
 800b4c6:	2101      	movs	r1, #1
 800b4c8:	ec57 6b10 	vmov	r6, r7, d0
 800b4cc:	4690      	mov	r8, r2
 800b4ce:	f7ff fccf 	bl	800ae70 <_Balloc>
 800b4d2:	4604      	mov	r4, r0
 800b4d4:	b930      	cbnz	r0, 800b4e4 <__d2b+0x24>
 800b4d6:	4602      	mov	r2, r0
 800b4d8:	4b25      	ldr	r3, [pc, #148]	; (800b570 <__d2b+0xb0>)
 800b4da:	4826      	ldr	r0, [pc, #152]	; (800b574 <__d2b+0xb4>)
 800b4dc:	f240 310a 	movw	r1, #778	; 0x30a
 800b4e0:	f000 fb00 	bl	800bae4 <__assert_func>
 800b4e4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b4e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b4ec:	bb35      	cbnz	r5, 800b53c <__d2b+0x7c>
 800b4ee:	2e00      	cmp	r6, #0
 800b4f0:	9301      	str	r3, [sp, #4]
 800b4f2:	d028      	beq.n	800b546 <__d2b+0x86>
 800b4f4:	4668      	mov	r0, sp
 800b4f6:	9600      	str	r6, [sp, #0]
 800b4f8:	f7ff fd82 	bl	800b000 <__lo0bits>
 800b4fc:	9900      	ldr	r1, [sp, #0]
 800b4fe:	b300      	cbz	r0, 800b542 <__d2b+0x82>
 800b500:	9a01      	ldr	r2, [sp, #4]
 800b502:	f1c0 0320 	rsb	r3, r0, #32
 800b506:	fa02 f303 	lsl.w	r3, r2, r3
 800b50a:	430b      	orrs	r3, r1
 800b50c:	40c2      	lsrs	r2, r0
 800b50e:	6163      	str	r3, [r4, #20]
 800b510:	9201      	str	r2, [sp, #4]
 800b512:	9b01      	ldr	r3, [sp, #4]
 800b514:	61a3      	str	r3, [r4, #24]
 800b516:	2b00      	cmp	r3, #0
 800b518:	bf14      	ite	ne
 800b51a:	2202      	movne	r2, #2
 800b51c:	2201      	moveq	r2, #1
 800b51e:	6122      	str	r2, [r4, #16]
 800b520:	b1d5      	cbz	r5, 800b558 <__d2b+0x98>
 800b522:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b526:	4405      	add	r5, r0
 800b528:	f8c9 5000 	str.w	r5, [r9]
 800b52c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b530:	f8c8 0000 	str.w	r0, [r8]
 800b534:	4620      	mov	r0, r4
 800b536:	b003      	add	sp, #12
 800b538:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b53c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b540:	e7d5      	b.n	800b4ee <__d2b+0x2e>
 800b542:	6161      	str	r1, [r4, #20]
 800b544:	e7e5      	b.n	800b512 <__d2b+0x52>
 800b546:	a801      	add	r0, sp, #4
 800b548:	f7ff fd5a 	bl	800b000 <__lo0bits>
 800b54c:	9b01      	ldr	r3, [sp, #4]
 800b54e:	6163      	str	r3, [r4, #20]
 800b550:	2201      	movs	r2, #1
 800b552:	6122      	str	r2, [r4, #16]
 800b554:	3020      	adds	r0, #32
 800b556:	e7e3      	b.n	800b520 <__d2b+0x60>
 800b558:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b55c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b560:	f8c9 0000 	str.w	r0, [r9]
 800b564:	6918      	ldr	r0, [r3, #16]
 800b566:	f7ff fd2b 	bl	800afc0 <__hi0bits>
 800b56a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b56e:	e7df      	b.n	800b530 <__d2b+0x70>
 800b570:	0800bfaf 	.word	0x0800bfaf
 800b574:	0800c020 	.word	0x0800c020

0800b578 <_calloc_r>:
 800b578:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b57a:	fba1 2402 	umull	r2, r4, r1, r2
 800b57e:	b94c      	cbnz	r4, 800b594 <_calloc_r+0x1c>
 800b580:	4611      	mov	r1, r2
 800b582:	9201      	str	r2, [sp, #4]
 800b584:	f000 f87a 	bl	800b67c <_malloc_r>
 800b588:	9a01      	ldr	r2, [sp, #4]
 800b58a:	4605      	mov	r5, r0
 800b58c:	b930      	cbnz	r0, 800b59c <_calloc_r+0x24>
 800b58e:	4628      	mov	r0, r5
 800b590:	b003      	add	sp, #12
 800b592:	bd30      	pop	{r4, r5, pc}
 800b594:	220c      	movs	r2, #12
 800b596:	6002      	str	r2, [r0, #0]
 800b598:	2500      	movs	r5, #0
 800b59a:	e7f8      	b.n	800b58e <_calloc_r+0x16>
 800b59c:	4621      	mov	r1, r4
 800b59e:	f7fd fd23 	bl	8008fe8 <memset>
 800b5a2:	e7f4      	b.n	800b58e <_calloc_r+0x16>

0800b5a4 <_free_r>:
 800b5a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b5a6:	2900      	cmp	r1, #0
 800b5a8:	d044      	beq.n	800b634 <_free_r+0x90>
 800b5aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b5ae:	9001      	str	r0, [sp, #4]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	f1a1 0404 	sub.w	r4, r1, #4
 800b5b6:	bfb8      	it	lt
 800b5b8:	18e4      	addlt	r4, r4, r3
 800b5ba:	f000 fb19 	bl	800bbf0 <__malloc_lock>
 800b5be:	4a1e      	ldr	r2, [pc, #120]	; (800b638 <_free_r+0x94>)
 800b5c0:	9801      	ldr	r0, [sp, #4]
 800b5c2:	6813      	ldr	r3, [r2, #0]
 800b5c4:	b933      	cbnz	r3, 800b5d4 <_free_r+0x30>
 800b5c6:	6063      	str	r3, [r4, #4]
 800b5c8:	6014      	str	r4, [r2, #0]
 800b5ca:	b003      	add	sp, #12
 800b5cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b5d0:	f000 bb14 	b.w	800bbfc <__malloc_unlock>
 800b5d4:	42a3      	cmp	r3, r4
 800b5d6:	d908      	bls.n	800b5ea <_free_r+0x46>
 800b5d8:	6825      	ldr	r5, [r4, #0]
 800b5da:	1961      	adds	r1, r4, r5
 800b5dc:	428b      	cmp	r3, r1
 800b5de:	bf01      	itttt	eq
 800b5e0:	6819      	ldreq	r1, [r3, #0]
 800b5e2:	685b      	ldreq	r3, [r3, #4]
 800b5e4:	1949      	addeq	r1, r1, r5
 800b5e6:	6021      	streq	r1, [r4, #0]
 800b5e8:	e7ed      	b.n	800b5c6 <_free_r+0x22>
 800b5ea:	461a      	mov	r2, r3
 800b5ec:	685b      	ldr	r3, [r3, #4]
 800b5ee:	b10b      	cbz	r3, 800b5f4 <_free_r+0x50>
 800b5f0:	42a3      	cmp	r3, r4
 800b5f2:	d9fa      	bls.n	800b5ea <_free_r+0x46>
 800b5f4:	6811      	ldr	r1, [r2, #0]
 800b5f6:	1855      	adds	r5, r2, r1
 800b5f8:	42a5      	cmp	r5, r4
 800b5fa:	d10b      	bne.n	800b614 <_free_r+0x70>
 800b5fc:	6824      	ldr	r4, [r4, #0]
 800b5fe:	4421      	add	r1, r4
 800b600:	1854      	adds	r4, r2, r1
 800b602:	42a3      	cmp	r3, r4
 800b604:	6011      	str	r1, [r2, #0]
 800b606:	d1e0      	bne.n	800b5ca <_free_r+0x26>
 800b608:	681c      	ldr	r4, [r3, #0]
 800b60a:	685b      	ldr	r3, [r3, #4]
 800b60c:	6053      	str	r3, [r2, #4]
 800b60e:	4421      	add	r1, r4
 800b610:	6011      	str	r1, [r2, #0]
 800b612:	e7da      	b.n	800b5ca <_free_r+0x26>
 800b614:	d902      	bls.n	800b61c <_free_r+0x78>
 800b616:	230c      	movs	r3, #12
 800b618:	6003      	str	r3, [r0, #0]
 800b61a:	e7d6      	b.n	800b5ca <_free_r+0x26>
 800b61c:	6825      	ldr	r5, [r4, #0]
 800b61e:	1961      	adds	r1, r4, r5
 800b620:	428b      	cmp	r3, r1
 800b622:	bf04      	itt	eq
 800b624:	6819      	ldreq	r1, [r3, #0]
 800b626:	685b      	ldreq	r3, [r3, #4]
 800b628:	6063      	str	r3, [r4, #4]
 800b62a:	bf04      	itt	eq
 800b62c:	1949      	addeq	r1, r1, r5
 800b62e:	6021      	streq	r1, [r4, #0]
 800b630:	6054      	str	r4, [r2, #4]
 800b632:	e7ca      	b.n	800b5ca <_free_r+0x26>
 800b634:	b003      	add	sp, #12
 800b636:	bd30      	pop	{r4, r5, pc}
 800b638:	2000068c 	.word	0x2000068c

0800b63c <sbrk_aligned>:
 800b63c:	b570      	push	{r4, r5, r6, lr}
 800b63e:	4e0e      	ldr	r6, [pc, #56]	; (800b678 <sbrk_aligned+0x3c>)
 800b640:	460c      	mov	r4, r1
 800b642:	6831      	ldr	r1, [r6, #0]
 800b644:	4605      	mov	r5, r0
 800b646:	b911      	cbnz	r1, 800b64e <sbrk_aligned+0x12>
 800b648:	f000 f9e6 	bl	800ba18 <_sbrk_r>
 800b64c:	6030      	str	r0, [r6, #0]
 800b64e:	4621      	mov	r1, r4
 800b650:	4628      	mov	r0, r5
 800b652:	f000 f9e1 	bl	800ba18 <_sbrk_r>
 800b656:	1c43      	adds	r3, r0, #1
 800b658:	d00a      	beq.n	800b670 <sbrk_aligned+0x34>
 800b65a:	1cc4      	adds	r4, r0, #3
 800b65c:	f024 0403 	bic.w	r4, r4, #3
 800b660:	42a0      	cmp	r0, r4
 800b662:	d007      	beq.n	800b674 <sbrk_aligned+0x38>
 800b664:	1a21      	subs	r1, r4, r0
 800b666:	4628      	mov	r0, r5
 800b668:	f000 f9d6 	bl	800ba18 <_sbrk_r>
 800b66c:	3001      	adds	r0, #1
 800b66e:	d101      	bne.n	800b674 <sbrk_aligned+0x38>
 800b670:	f04f 34ff 	mov.w	r4, #4294967295
 800b674:	4620      	mov	r0, r4
 800b676:	bd70      	pop	{r4, r5, r6, pc}
 800b678:	20000690 	.word	0x20000690

0800b67c <_malloc_r>:
 800b67c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b680:	1ccd      	adds	r5, r1, #3
 800b682:	f025 0503 	bic.w	r5, r5, #3
 800b686:	3508      	adds	r5, #8
 800b688:	2d0c      	cmp	r5, #12
 800b68a:	bf38      	it	cc
 800b68c:	250c      	movcc	r5, #12
 800b68e:	2d00      	cmp	r5, #0
 800b690:	4607      	mov	r7, r0
 800b692:	db01      	blt.n	800b698 <_malloc_r+0x1c>
 800b694:	42a9      	cmp	r1, r5
 800b696:	d905      	bls.n	800b6a4 <_malloc_r+0x28>
 800b698:	230c      	movs	r3, #12
 800b69a:	603b      	str	r3, [r7, #0]
 800b69c:	2600      	movs	r6, #0
 800b69e:	4630      	mov	r0, r6
 800b6a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6a4:	4e2e      	ldr	r6, [pc, #184]	; (800b760 <_malloc_r+0xe4>)
 800b6a6:	f000 faa3 	bl	800bbf0 <__malloc_lock>
 800b6aa:	6833      	ldr	r3, [r6, #0]
 800b6ac:	461c      	mov	r4, r3
 800b6ae:	bb34      	cbnz	r4, 800b6fe <_malloc_r+0x82>
 800b6b0:	4629      	mov	r1, r5
 800b6b2:	4638      	mov	r0, r7
 800b6b4:	f7ff ffc2 	bl	800b63c <sbrk_aligned>
 800b6b8:	1c43      	adds	r3, r0, #1
 800b6ba:	4604      	mov	r4, r0
 800b6bc:	d14d      	bne.n	800b75a <_malloc_r+0xde>
 800b6be:	6834      	ldr	r4, [r6, #0]
 800b6c0:	4626      	mov	r6, r4
 800b6c2:	2e00      	cmp	r6, #0
 800b6c4:	d140      	bne.n	800b748 <_malloc_r+0xcc>
 800b6c6:	6823      	ldr	r3, [r4, #0]
 800b6c8:	4631      	mov	r1, r6
 800b6ca:	4638      	mov	r0, r7
 800b6cc:	eb04 0803 	add.w	r8, r4, r3
 800b6d0:	f000 f9a2 	bl	800ba18 <_sbrk_r>
 800b6d4:	4580      	cmp	r8, r0
 800b6d6:	d13a      	bne.n	800b74e <_malloc_r+0xd2>
 800b6d8:	6821      	ldr	r1, [r4, #0]
 800b6da:	3503      	adds	r5, #3
 800b6dc:	1a6d      	subs	r5, r5, r1
 800b6de:	f025 0503 	bic.w	r5, r5, #3
 800b6e2:	3508      	adds	r5, #8
 800b6e4:	2d0c      	cmp	r5, #12
 800b6e6:	bf38      	it	cc
 800b6e8:	250c      	movcc	r5, #12
 800b6ea:	4629      	mov	r1, r5
 800b6ec:	4638      	mov	r0, r7
 800b6ee:	f7ff ffa5 	bl	800b63c <sbrk_aligned>
 800b6f2:	3001      	adds	r0, #1
 800b6f4:	d02b      	beq.n	800b74e <_malloc_r+0xd2>
 800b6f6:	6823      	ldr	r3, [r4, #0]
 800b6f8:	442b      	add	r3, r5
 800b6fa:	6023      	str	r3, [r4, #0]
 800b6fc:	e00e      	b.n	800b71c <_malloc_r+0xa0>
 800b6fe:	6822      	ldr	r2, [r4, #0]
 800b700:	1b52      	subs	r2, r2, r5
 800b702:	d41e      	bmi.n	800b742 <_malloc_r+0xc6>
 800b704:	2a0b      	cmp	r2, #11
 800b706:	d916      	bls.n	800b736 <_malloc_r+0xba>
 800b708:	1961      	adds	r1, r4, r5
 800b70a:	42a3      	cmp	r3, r4
 800b70c:	6025      	str	r5, [r4, #0]
 800b70e:	bf18      	it	ne
 800b710:	6059      	strne	r1, [r3, #4]
 800b712:	6863      	ldr	r3, [r4, #4]
 800b714:	bf08      	it	eq
 800b716:	6031      	streq	r1, [r6, #0]
 800b718:	5162      	str	r2, [r4, r5]
 800b71a:	604b      	str	r3, [r1, #4]
 800b71c:	4638      	mov	r0, r7
 800b71e:	f104 060b 	add.w	r6, r4, #11
 800b722:	f000 fa6b 	bl	800bbfc <__malloc_unlock>
 800b726:	f026 0607 	bic.w	r6, r6, #7
 800b72a:	1d23      	adds	r3, r4, #4
 800b72c:	1af2      	subs	r2, r6, r3
 800b72e:	d0b6      	beq.n	800b69e <_malloc_r+0x22>
 800b730:	1b9b      	subs	r3, r3, r6
 800b732:	50a3      	str	r3, [r4, r2]
 800b734:	e7b3      	b.n	800b69e <_malloc_r+0x22>
 800b736:	6862      	ldr	r2, [r4, #4]
 800b738:	42a3      	cmp	r3, r4
 800b73a:	bf0c      	ite	eq
 800b73c:	6032      	streq	r2, [r6, #0]
 800b73e:	605a      	strne	r2, [r3, #4]
 800b740:	e7ec      	b.n	800b71c <_malloc_r+0xa0>
 800b742:	4623      	mov	r3, r4
 800b744:	6864      	ldr	r4, [r4, #4]
 800b746:	e7b2      	b.n	800b6ae <_malloc_r+0x32>
 800b748:	4634      	mov	r4, r6
 800b74a:	6876      	ldr	r6, [r6, #4]
 800b74c:	e7b9      	b.n	800b6c2 <_malloc_r+0x46>
 800b74e:	230c      	movs	r3, #12
 800b750:	603b      	str	r3, [r7, #0]
 800b752:	4638      	mov	r0, r7
 800b754:	f000 fa52 	bl	800bbfc <__malloc_unlock>
 800b758:	e7a1      	b.n	800b69e <_malloc_r+0x22>
 800b75a:	6025      	str	r5, [r4, #0]
 800b75c:	e7de      	b.n	800b71c <_malloc_r+0xa0>
 800b75e:	bf00      	nop
 800b760:	2000068c 	.word	0x2000068c

0800b764 <__sfputc_r>:
 800b764:	6893      	ldr	r3, [r2, #8]
 800b766:	3b01      	subs	r3, #1
 800b768:	2b00      	cmp	r3, #0
 800b76a:	b410      	push	{r4}
 800b76c:	6093      	str	r3, [r2, #8]
 800b76e:	da08      	bge.n	800b782 <__sfputc_r+0x1e>
 800b770:	6994      	ldr	r4, [r2, #24]
 800b772:	42a3      	cmp	r3, r4
 800b774:	db01      	blt.n	800b77a <__sfputc_r+0x16>
 800b776:	290a      	cmp	r1, #10
 800b778:	d103      	bne.n	800b782 <__sfputc_r+0x1e>
 800b77a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b77e:	f7fe ba01 	b.w	8009b84 <__swbuf_r>
 800b782:	6813      	ldr	r3, [r2, #0]
 800b784:	1c58      	adds	r0, r3, #1
 800b786:	6010      	str	r0, [r2, #0]
 800b788:	7019      	strb	r1, [r3, #0]
 800b78a:	4608      	mov	r0, r1
 800b78c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b790:	4770      	bx	lr

0800b792 <__sfputs_r>:
 800b792:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b794:	4606      	mov	r6, r0
 800b796:	460f      	mov	r7, r1
 800b798:	4614      	mov	r4, r2
 800b79a:	18d5      	adds	r5, r2, r3
 800b79c:	42ac      	cmp	r4, r5
 800b79e:	d101      	bne.n	800b7a4 <__sfputs_r+0x12>
 800b7a0:	2000      	movs	r0, #0
 800b7a2:	e007      	b.n	800b7b4 <__sfputs_r+0x22>
 800b7a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7a8:	463a      	mov	r2, r7
 800b7aa:	4630      	mov	r0, r6
 800b7ac:	f7ff ffda 	bl	800b764 <__sfputc_r>
 800b7b0:	1c43      	adds	r3, r0, #1
 800b7b2:	d1f3      	bne.n	800b79c <__sfputs_r+0xa>
 800b7b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b7b8 <_vfiprintf_r>:
 800b7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7bc:	460d      	mov	r5, r1
 800b7be:	b09d      	sub	sp, #116	; 0x74
 800b7c0:	4614      	mov	r4, r2
 800b7c2:	4698      	mov	r8, r3
 800b7c4:	4606      	mov	r6, r0
 800b7c6:	b118      	cbz	r0, 800b7d0 <_vfiprintf_r+0x18>
 800b7c8:	6983      	ldr	r3, [r0, #24]
 800b7ca:	b90b      	cbnz	r3, 800b7d0 <_vfiprintf_r+0x18>
 800b7cc:	f7ff fa30 	bl	800ac30 <__sinit>
 800b7d0:	4b89      	ldr	r3, [pc, #548]	; (800b9f8 <_vfiprintf_r+0x240>)
 800b7d2:	429d      	cmp	r5, r3
 800b7d4:	d11b      	bne.n	800b80e <_vfiprintf_r+0x56>
 800b7d6:	6875      	ldr	r5, [r6, #4]
 800b7d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b7da:	07d9      	lsls	r1, r3, #31
 800b7dc:	d405      	bmi.n	800b7ea <_vfiprintf_r+0x32>
 800b7de:	89ab      	ldrh	r3, [r5, #12]
 800b7e0:	059a      	lsls	r2, r3, #22
 800b7e2:	d402      	bmi.n	800b7ea <_vfiprintf_r+0x32>
 800b7e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b7e6:	f7ff fac6 	bl	800ad76 <__retarget_lock_acquire_recursive>
 800b7ea:	89ab      	ldrh	r3, [r5, #12]
 800b7ec:	071b      	lsls	r3, r3, #28
 800b7ee:	d501      	bpl.n	800b7f4 <_vfiprintf_r+0x3c>
 800b7f0:	692b      	ldr	r3, [r5, #16]
 800b7f2:	b9eb      	cbnz	r3, 800b830 <_vfiprintf_r+0x78>
 800b7f4:	4629      	mov	r1, r5
 800b7f6:	4630      	mov	r0, r6
 800b7f8:	f7fe fa16 	bl	8009c28 <__swsetup_r>
 800b7fc:	b1c0      	cbz	r0, 800b830 <_vfiprintf_r+0x78>
 800b7fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b800:	07dc      	lsls	r4, r3, #31
 800b802:	d50e      	bpl.n	800b822 <_vfiprintf_r+0x6a>
 800b804:	f04f 30ff 	mov.w	r0, #4294967295
 800b808:	b01d      	add	sp, #116	; 0x74
 800b80a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b80e:	4b7b      	ldr	r3, [pc, #492]	; (800b9fc <_vfiprintf_r+0x244>)
 800b810:	429d      	cmp	r5, r3
 800b812:	d101      	bne.n	800b818 <_vfiprintf_r+0x60>
 800b814:	68b5      	ldr	r5, [r6, #8]
 800b816:	e7df      	b.n	800b7d8 <_vfiprintf_r+0x20>
 800b818:	4b79      	ldr	r3, [pc, #484]	; (800ba00 <_vfiprintf_r+0x248>)
 800b81a:	429d      	cmp	r5, r3
 800b81c:	bf08      	it	eq
 800b81e:	68f5      	ldreq	r5, [r6, #12]
 800b820:	e7da      	b.n	800b7d8 <_vfiprintf_r+0x20>
 800b822:	89ab      	ldrh	r3, [r5, #12]
 800b824:	0598      	lsls	r0, r3, #22
 800b826:	d4ed      	bmi.n	800b804 <_vfiprintf_r+0x4c>
 800b828:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b82a:	f7ff faa5 	bl	800ad78 <__retarget_lock_release_recursive>
 800b82e:	e7e9      	b.n	800b804 <_vfiprintf_r+0x4c>
 800b830:	2300      	movs	r3, #0
 800b832:	9309      	str	r3, [sp, #36]	; 0x24
 800b834:	2320      	movs	r3, #32
 800b836:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b83a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b83e:	2330      	movs	r3, #48	; 0x30
 800b840:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ba04 <_vfiprintf_r+0x24c>
 800b844:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b848:	f04f 0901 	mov.w	r9, #1
 800b84c:	4623      	mov	r3, r4
 800b84e:	469a      	mov	sl, r3
 800b850:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b854:	b10a      	cbz	r2, 800b85a <_vfiprintf_r+0xa2>
 800b856:	2a25      	cmp	r2, #37	; 0x25
 800b858:	d1f9      	bne.n	800b84e <_vfiprintf_r+0x96>
 800b85a:	ebba 0b04 	subs.w	fp, sl, r4
 800b85e:	d00b      	beq.n	800b878 <_vfiprintf_r+0xc0>
 800b860:	465b      	mov	r3, fp
 800b862:	4622      	mov	r2, r4
 800b864:	4629      	mov	r1, r5
 800b866:	4630      	mov	r0, r6
 800b868:	f7ff ff93 	bl	800b792 <__sfputs_r>
 800b86c:	3001      	adds	r0, #1
 800b86e:	f000 80aa 	beq.w	800b9c6 <_vfiprintf_r+0x20e>
 800b872:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b874:	445a      	add	r2, fp
 800b876:	9209      	str	r2, [sp, #36]	; 0x24
 800b878:	f89a 3000 	ldrb.w	r3, [sl]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	f000 80a2 	beq.w	800b9c6 <_vfiprintf_r+0x20e>
 800b882:	2300      	movs	r3, #0
 800b884:	f04f 32ff 	mov.w	r2, #4294967295
 800b888:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b88c:	f10a 0a01 	add.w	sl, sl, #1
 800b890:	9304      	str	r3, [sp, #16]
 800b892:	9307      	str	r3, [sp, #28]
 800b894:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b898:	931a      	str	r3, [sp, #104]	; 0x68
 800b89a:	4654      	mov	r4, sl
 800b89c:	2205      	movs	r2, #5
 800b89e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8a2:	4858      	ldr	r0, [pc, #352]	; (800ba04 <_vfiprintf_r+0x24c>)
 800b8a4:	f7f4 fc9c 	bl	80001e0 <memchr>
 800b8a8:	9a04      	ldr	r2, [sp, #16]
 800b8aa:	b9d8      	cbnz	r0, 800b8e4 <_vfiprintf_r+0x12c>
 800b8ac:	06d1      	lsls	r1, r2, #27
 800b8ae:	bf44      	itt	mi
 800b8b0:	2320      	movmi	r3, #32
 800b8b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b8b6:	0713      	lsls	r3, r2, #28
 800b8b8:	bf44      	itt	mi
 800b8ba:	232b      	movmi	r3, #43	; 0x2b
 800b8bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b8c0:	f89a 3000 	ldrb.w	r3, [sl]
 800b8c4:	2b2a      	cmp	r3, #42	; 0x2a
 800b8c6:	d015      	beq.n	800b8f4 <_vfiprintf_r+0x13c>
 800b8c8:	9a07      	ldr	r2, [sp, #28]
 800b8ca:	4654      	mov	r4, sl
 800b8cc:	2000      	movs	r0, #0
 800b8ce:	f04f 0c0a 	mov.w	ip, #10
 800b8d2:	4621      	mov	r1, r4
 800b8d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b8d8:	3b30      	subs	r3, #48	; 0x30
 800b8da:	2b09      	cmp	r3, #9
 800b8dc:	d94e      	bls.n	800b97c <_vfiprintf_r+0x1c4>
 800b8de:	b1b0      	cbz	r0, 800b90e <_vfiprintf_r+0x156>
 800b8e0:	9207      	str	r2, [sp, #28]
 800b8e2:	e014      	b.n	800b90e <_vfiprintf_r+0x156>
 800b8e4:	eba0 0308 	sub.w	r3, r0, r8
 800b8e8:	fa09 f303 	lsl.w	r3, r9, r3
 800b8ec:	4313      	orrs	r3, r2
 800b8ee:	9304      	str	r3, [sp, #16]
 800b8f0:	46a2      	mov	sl, r4
 800b8f2:	e7d2      	b.n	800b89a <_vfiprintf_r+0xe2>
 800b8f4:	9b03      	ldr	r3, [sp, #12]
 800b8f6:	1d19      	adds	r1, r3, #4
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	9103      	str	r1, [sp, #12]
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	bfbb      	ittet	lt
 800b900:	425b      	neglt	r3, r3
 800b902:	f042 0202 	orrlt.w	r2, r2, #2
 800b906:	9307      	strge	r3, [sp, #28]
 800b908:	9307      	strlt	r3, [sp, #28]
 800b90a:	bfb8      	it	lt
 800b90c:	9204      	strlt	r2, [sp, #16]
 800b90e:	7823      	ldrb	r3, [r4, #0]
 800b910:	2b2e      	cmp	r3, #46	; 0x2e
 800b912:	d10c      	bne.n	800b92e <_vfiprintf_r+0x176>
 800b914:	7863      	ldrb	r3, [r4, #1]
 800b916:	2b2a      	cmp	r3, #42	; 0x2a
 800b918:	d135      	bne.n	800b986 <_vfiprintf_r+0x1ce>
 800b91a:	9b03      	ldr	r3, [sp, #12]
 800b91c:	1d1a      	adds	r2, r3, #4
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	9203      	str	r2, [sp, #12]
 800b922:	2b00      	cmp	r3, #0
 800b924:	bfb8      	it	lt
 800b926:	f04f 33ff 	movlt.w	r3, #4294967295
 800b92a:	3402      	adds	r4, #2
 800b92c:	9305      	str	r3, [sp, #20]
 800b92e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ba14 <_vfiprintf_r+0x25c>
 800b932:	7821      	ldrb	r1, [r4, #0]
 800b934:	2203      	movs	r2, #3
 800b936:	4650      	mov	r0, sl
 800b938:	f7f4 fc52 	bl	80001e0 <memchr>
 800b93c:	b140      	cbz	r0, 800b950 <_vfiprintf_r+0x198>
 800b93e:	2340      	movs	r3, #64	; 0x40
 800b940:	eba0 000a 	sub.w	r0, r0, sl
 800b944:	fa03 f000 	lsl.w	r0, r3, r0
 800b948:	9b04      	ldr	r3, [sp, #16]
 800b94a:	4303      	orrs	r3, r0
 800b94c:	3401      	adds	r4, #1
 800b94e:	9304      	str	r3, [sp, #16]
 800b950:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b954:	482c      	ldr	r0, [pc, #176]	; (800ba08 <_vfiprintf_r+0x250>)
 800b956:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b95a:	2206      	movs	r2, #6
 800b95c:	f7f4 fc40 	bl	80001e0 <memchr>
 800b960:	2800      	cmp	r0, #0
 800b962:	d03f      	beq.n	800b9e4 <_vfiprintf_r+0x22c>
 800b964:	4b29      	ldr	r3, [pc, #164]	; (800ba0c <_vfiprintf_r+0x254>)
 800b966:	bb1b      	cbnz	r3, 800b9b0 <_vfiprintf_r+0x1f8>
 800b968:	9b03      	ldr	r3, [sp, #12]
 800b96a:	3307      	adds	r3, #7
 800b96c:	f023 0307 	bic.w	r3, r3, #7
 800b970:	3308      	adds	r3, #8
 800b972:	9303      	str	r3, [sp, #12]
 800b974:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b976:	443b      	add	r3, r7
 800b978:	9309      	str	r3, [sp, #36]	; 0x24
 800b97a:	e767      	b.n	800b84c <_vfiprintf_r+0x94>
 800b97c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b980:	460c      	mov	r4, r1
 800b982:	2001      	movs	r0, #1
 800b984:	e7a5      	b.n	800b8d2 <_vfiprintf_r+0x11a>
 800b986:	2300      	movs	r3, #0
 800b988:	3401      	adds	r4, #1
 800b98a:	9305      	str	r3, [sp, #20]
 800b98c:	4619      	mov	r1, r3
 800b98e:	f04f 0c0a 	mov.w	ip, #10
 800b992:	4620      	mov	r0, r4
 800b994:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b998:	3a30      	subs	r2, #48	; 0x30
 800b99a:	2a09      	cmp	r2, #9
 800b99c:	d903      	bls.n	800b9a6 <_vfiprintf_r+0x1ee>
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d0c5      	beq.n	800b92e <_vfiprintf_r+0x176>
 800b9a2:	9105      	str	r1, [sp, #20]
 800b9a4:	e7c3      	b.n	800b92e <_vfiprintf_r+0x176>
 800b9a6:	fb0c 2101 	mla	r1, ip, r1, r2
 800b9aa:	4604      	mov	r4, r0
 800b9ac:	2301      	movs	r3, #1
 800b9ae:	e7f0      	b.n	800b992 <_vfiprintf_r+0x1da>
 800b9b0:	ab03      	add	r3, sp, #12
 800b9b2:	9300      	str	r3, [sp, #0]
 800b9b4:	462a      	mov	r2, r5
 800b9b6:	4b16      	ldr	r3, [pc, #88]	; (800ba10 <_vfiprintf_r+0x258>)
 800b9b8:	a904      	add	r1, sp, #16
 800b9ba:	4630      	mov	r0, r6
 800b9bc:	f7fd fbbc 	bl	8009138 <_printf_float>
 800b9c0:	4607      	mov	r7, r0
 800b9c2:	1c78      	adds	r0, r7, #1
 800b9c4:	d1d6      	bne.n	800b974 <_vfiprintf_r+0x1bc>
 800b9c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b9c8:	07d9      	lsls	r1, r3, #31
 800b9ca:	d405      	bmi.n	800b9d8 <_vfiprintf_r+0x220>
 800b9cc:	89ab      	ldrh	r3, [r5, #12]
 800b9ce:	059a      	lsls	r2, r3, #22
 800b9d0:	d402      	bmi.n	800b9d8 <_vfiprintf_r+0x220>
 800b9d2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b9d4:	f7ff f9d0 	bl	800ad78 <__retarget_lock_release_recursive>
 800b9d8:	89ab      	ldrh	r3, [r5, #12]
 800b9da:	065b      	lsls	r3, r3, #25
 800b9dc:	f53f af12 	bmi.w	800b804 <_vfiprintf_r+0x4c>
 800b9e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b9e2:	e711      	b.n	800b808 <_vfiprintf_r+0x50>
 800b9e4:	ab03      	add	r3, sp, #12
 800b9e6:	9300      	str	r3, [sp, #0]
 800b9e8:	462a      	mov	r2, r5
 800b9ea:	4b09      	ldr	r3, [pc, #36]	; (800ba10 <_vfiprintf_r+0x258>)
 800b9ec:	a904      	add	r1, sp, #16
 800b9ee:	4630      	mov	r0, r6
 800b9f0:	f7fd fe46 	bl	8009680 <_printf_i>
 800b9f4:	e7e4      	b.n	800b9c0 <_vfiprintf_r+0x208>
 800b9f6:	bf00      	nop
 800b9f8:	0800bfe0 	.word	0x0800bfe0
 800b9fc:	0800c000 	.word	0x0800c000
 800ba00:	0800bfc0 	.word	0x0800bfc0
 800ba04:	0800c17c 	.word	0x0800c17c
 800ba08:	0800c186 	.word	0x0800c186
 800ba0c:	08009139 	.word	0x08009139
 800ba10:	0800b793 	.word	0x0800b793
 800ba14:	0800c182 	.word	0x0800c182

0800ba18 <_sbrk_r>:
 800ba18:	b538      	push	{r3, r4, r5, lr}
 800ba1a:	4d06      	ldr	r5, [pc, #24]	; (800ba34 <_sbrk_r+0x1c>)
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	4604      	mov	r4, r0
 800ba20:	4608      	mov	r0, r1
 800ba22:	602b      	str	r3, [r5, #0]
 800ba24:	f7f6 fd3a 	bl	800249c <_sbrk>
 800ba28:	1c43      	adds	r3, r0, #1
 800ba2a:	d102      	bne.n	800ba32 <_sbrk_r+0x1a>
 800ba2c:	682b      	ldr	r3, [r5, #0]
 800ba2e:	b103      	cbz	r3, 800ba32 <_sbrk_r+0x1a>
 800ba30:	6023      	str	r3, [r4, #0]
 800ba32:	bd38      	pop	{r3, r4, r5, pc}
 800ba34:	20000694 	.word	0x20000694

0800ba38 <__sread>:
 800ba38:	b510      	push	{r4, lr}
 800ba3a:	460c      	mov	r4, r1
 800ba3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba40:	f000 f8e2 	bl	800bc08 <_read_r>
 800ba44:	2800      	cmp	r0, #0
 800ba46:	bfab      	itete	ge
 800ba48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ba4a:	89a3      	ldrhlt	r3, [r4, #12]
 800ba4c:	181b      	addge	r3, r3, r0
 800ba4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ba52:	bfac      	ite	ge
 800ba54:	6563      	strge	r3, [r4, #84]	; 0x54
 800ba56:	81a3      	strhlt	r3, [r4, #12]
 800ba58:	bd10      	pop	{r4, pc}

0800ba5a <__swrite>:
 800ba5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba5e:	461f      	mov	r7, r3
 800ba60:	898b      	ldrh	r3, [r1, #12]
 800ba62:	05db      	lsls	r3, r3, #23
 800ba64:	4605      	mov	r5, r0
 800ba66:	460c      	mov	r4, r1
 800ba68:	4616      	mov	r6, r2
 800ba6a:	d505      	bpl.n	800ba78 <__swrite+0x1e>
 800ba6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba70:	2302      	movs	r3, #2
 800ba72:	2200      	movs	r2, #0
 800ba74:	f000 f898 	bl	800bba8 <_lseek_r>
 800ba78:	89a3      	ldrh	r3, [r4, #12]
 800ba7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ba82:	81a3      	strh	r3, [r4, #12]
 800ba84:	4632      	mov	r2, r6
 800ba86:	463b      	mov	r3, r7
 800ba88:	4628      	mov	r0, r5
 800ba8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba8e:	f000 b817 	b.w	800bac0 <_write_r>

0800ba92 <__sseek>:
 800ba92:	b510      	push	{r4, lr}
 800ba94:	460c      	mov	r4, r1
 800ba96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba9a:	f000 f885 	bl	800bba8 <_lseek_r>
 800ba9e:	1c43      	adds	r3, r0, #1
 800baa0:	89a3      	ldrh	r3, [r4, #12]
 800baa2:	bf15      	itete	ne
 800baa4:	6560      	strne	r0, [r4, #84]	; 0x54
 800baa6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800baaa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800baae:	81a3      	strheq	r3, [r4, #12]
 800bab0:	bf18      	it	ne
 800bab2:	81a3      	strhne	r3, [r4, #12]
 800bab4:	bd10      	pop	{r4, pc}

0800bab6 <__sclose>:
 800bab6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800baba:	f000 b831 	b.w	800bb20 <_close_r>
	...

0800bac0 <_write_r>:
 800bac0:	b538      	push	{r3, r4, r5, lr}
 800bac2:	4d07      	ldr	r5, [pc, #28]	; (800bae0 <_write_r+0x20>)
 800bac4:	4604      	mov	r4, r0
 800bac6:	4608      	mov	r0, r1
 800bac8:	4611      	mov	r1, r2
 800baca:	2200      	movs	r2, #0
 800bacc:	602a      	str	r2, [r5, #0]
 800bace:	461a      	mov	r2, r3
 800bad0:	f7f5 fe14 	bl	80016fc <_write>
 800bad4:	1c43      	adds	r3, r0, #1
 800bad6:	d102      	bne.n	800bade <_write_r+0x1e>
 800bad8:	682b      	ldr	r3, [r5, #0]
 800bada:	b103      	cbz	r3, 800bade <_write_r+0x1e>
 800badc:	6023      	str	r3, [r4, #0]
 800bade:	bd38      	pop	{r3, r4, r5, pc}
 800bae0:	20000694 	.word	0x20000694

0800bae4 <__assert_func>:
 800bae4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bae6:	4614      	mov	r4, r2
 800bae8:	461a      	mov	r2, r3
 800baea:	4b09      	ldr	r3, [pc, #36]	; (800bb10 <__assert_func+0x2c>)
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	4605      	mov	r5, r0
 800baf0:	68d8      	ldr	r0, [r3, #12]
 800baf2:	b14c      	cbz	r4, 800bb08 <__assert_func+0x24>
 800baf4:	4b07      	ldr	r3, [pc, #28]	; (800bb14 <__assert_func+0x30>)
 800baf6:	9100      	str	r1, [sp, #0]
 800baf8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bafc:	4906      	ldr	r1, [pc, #24]	; (800bb18 <__assert_func+0x34>)
 800bafe:	462b      	mov	r3, r5
 800bb00:	f000 f81e 	bl	800bb40 <fiprintf>
 800bb04:	f000 f89f 	bl	800bc46 <abort>
 800bb08:	4b04      	ldr	r3, [pc, #16]	; (800bb1c <__assert_func+0x38>)
 800bb0a:	461c      	mov	r4, r3
 800bb0c:	e7f3      	b.n	800baf6 <__assert_func+0x12>
 800bb0e:	bf00      	nop
 800bb10:	2000000c 	.word	0x2000000c
 800bb14:	0800c18d 	.word	0x0800c18d
 800bb18:	0800c19a 	.word	0x0800c19a
 800bb1c:	0800c1c8 	.word	0x0800c1c8

0800bb20 <_close_r>:
 800bb20:	b538      	push	{r3, r4, r5, lr}
 800bb22:	4d06      	ldr	r5, [pc, #24]	; (800bb3c <_close_r+0x1c>)
 800bb24:	2300      	movs	r3, #0
 800bb26:	4604      	mov	r4, r0
 800bb28:	4608      	mov	r0, r1
 800bb2a:	602b      	str	r3, [r5, #0]
 800bb2c:	f7f6 fc81 	bl	8002432 <_close>
 800bb30:	1c43      	adds	r3, r0, #1
 800bb32:	d102      	bne.n	800bb3a <_close_r+0x1a>
 800bb34:	682b      	ldr	r3, [r5, #0]
 800bb36:	b103      	cbz	r3, 800bb3a <_close_r+0x1a>
 800bb38:	6023      	str	r3, [r4, #0]
 800bb3a:	bd38      	pop	{r3, r4, r5, pc}
 800bb3c:	20000694 	.word	0x20000694

0800bb40 <fiprintf>:
 800bb40:	b40e      	push	{r1, r2, r3}
 800bb42:	b503      	push	{r0, r1, lr}
 800bb44:	4601      	mov	r1, r0
 800bb46:	ab03      	add	r3, sp, #12
 800bb48:	4805      	ldr	r0, [pc, #20]	; (800bb60 <fiprintf+0x20>)
 800bb4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb4e:	6800      	ldr	r0, [r0, #0]
 800bb50:	9301      	str	r3, [sp, #4]
 800bb52:	f7ff fe31 	bl	800b7b8 <_vfiprintf_r>
 800bb56:	b002      	add	sp, #8
 800bb58:	f85d eb04 	ldr.w	lr, [sp], #4
 800bb5c:	b003      	add	sp, #12
 800bb5e:	4770      	bx	lr
 800bb60:	2000000c 	.word	0x2000000c

0800bb64 <_fstat_r>:
 800bb64:	b538      	push	{r3, r4, r5, lr}
 800bb66:	4d07      	ldr	r5, [pc, #28]	; (800bb84 <_fstat_r+0x20>)
 800bb68:	2300      	movs	r3, #0
 800bb6a:	4604      	mov	r4, r0
 800bb6c:	4608      	mov	r0, r1
 800bb6e:	4611      	mov	r1, r2
 800bb70:	602b      	str	r3, [r5, #0]
 800bb72:	f7f6 fc6a 	bl	800244a <_fstat>
 800bb76:	1c43      	adds	r3, r0, #1
 800bb78:	d102      	bne.n	800bb80 <_fstat_r+0x1c>
 800bb7a:	682b      	ldr	r3, [r5, #0]
 800bb7c:	b103      	cbz	r3, 800bb80 <_fstat_r+0x1c>
 800bb7e:	6023      	str	r3, [r4, #0]
 800bb80:	bd38      	pop	{r3, r4, r5, pc}
 800bb82:	bf00      	nop
 800bb84:	20000694 	.word	0x20000694

0800bb88 <_isatty_r>:
 800bb88:	b538      	push	{r3, r4, r5, lr}
 800bb8a:	4d06      	ldr	r5, [pc, #24]	; (800bba4 <_isatty_r+0x1c>)
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	4604      	mov	r4, r0
 800bb90:	4608      	mov	r0, r1
 800bb92:	602b      	str	r3, [r5, #0]
 800bb94:	f7f6 fc69 	bl	800246a <_isatty>
 800bb98:	1c43      	adds	r3, r0, #1
 800bb9a:	d102      	bne.n	800bba2 <_isatty_r+0x1a>
 800bb9c:	682b      	ldr	r3, [r5, #0]
 800bb9e:	b103      	cbz	r3, 800bba2 <_isatty_r+0x1a>
 800bba0:	6023      	str	r3, [r4, #0]
 800bba2:	bd38      	pop	{r3, r4, r5, pc}
 800bba4:	20000694 	.word	0x20000694

0800bba8 <_lseek_r>:
 800bba8:	b538      	push	{r3, r4, r5, lr}
 800bbaa:	4d07      	ldr	r5, [pc, #28]	; (800bbc8 <_lseek_r+0x20>)
 800bbac:	4604      	mov	r4, r0
 800bbae:	4608      	mov	r0, r1
 800bbb0:	4611      	mov	r1, r2
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	602a      	str	r2, [r5, #0]
 800bbb6:	461a      	mov	r2, r3
 800bbb8:	f7f6 fc62 	bl	8002480 <_lseek>
 800bbbc:	1c43      	adds	r3, r0, #1
 800bbbe:	d102      	bne.n	800bbc6 <_lseek_r+0x1e>
 800bbc0:	682b      	ldr	r3, [r5, #0]
 800bbc2:	b103      	cbz	r3, 800bbc6 <_lseek_r+0x1e>
 800bbc4:	6023      	str	r3, [r4, #0]
 800bbc6:	bd38      	pop	{r3, r4, r5, pc}
 800bbc8:	20000694 	.word	0x20000694

0800bbcc <__ascii_mbtowc>:
 800bbcc:	b082      	sub	sp, #8
 800bbce:	b901      	cbnz	r1, 800bbd2 <__ascii_mbtowc+0x6>
 800bbd0:	a901      	add	r1, sp, #4
 800bbd2:	b142      	cbz	r2, 800bbe6 <__ascii_mbtowc+0x1a>
 800bbd4:	b14b      	cbz	r3, 800bbea <__ascii_mbtowc+0x1e>
 800bbd6:	7813      	ldrb	r3, [r2, #0]
 800bbd8:	600b      	str	r3, [r1, #0]
 800bbda:	7812      	ldrb	r2, [r2, #0]
 800bbdc:	1e10      	subs	r0, r2, #0
 800bbde:	bf18      	it	ne
 800bbe0:	2001      	movne	r0, #1
 800bbe2:	b002      	add	sp, #8
 800bbe4:	4770      	bx	lr
 800bbe6:	4610      	mov	r0, r2
 800bbe8:	e7fb      	b.n	800bbe2 <__ascii_mbtowc+0x16>
 800bbea:	f06f 0001 	mvn.w	r0, #1
 800bbee:	e7f8      	b.n	800bbe2 <__ascii_mbtowc+0x16>

0800bbf0 <__malloc_lock>:
 800bbf0:	4801      	ldr	r0, [pc, #4]	; (800bbf8 <__malloc_lock+0x8>)
 800bbf2:	f7ff b8c0 	b.w	800ad76 <__retarget_lock_acquire_recursive>
 800bbf6:	bf00      	nop
 800bbf8:	20000688 	.word	0x20000688

0800bbfc <__malloc_unlock>:
 800bbfc:	4801      	ldr	r0, [pc, #4]	; (800bc04 <__malloc_unlock+0x8>)
 800bbfe:	f7ff b8bb 	b.w	800ad78 <__retarget_lock_release_recursive>
 800bc02:	bf00      	nop
 800bc04:	20000688 	.word	0x20000688

0800bc08 <_read_r>:
 800bc08:	b538      	push	{r3, r4, r5, lr}
 800bc0a:	4d07      	ldr	r5, [pc, #28]	; (800bc28 <_read_r+0x20>)
 800bc0c:	4604      	mov	r4, r0
 800bc0e:	4608      	mov	r0, r1
 800bc10:	4611      	mov	r1, r2
 800bc12:	2200      	movs	r2, #0
 800bc14:	602a      	str	r2, [r5, #0]
 800bc16:	461a      	mov	r2, r3
 800bc18:	f7f6 fbee 	bl	80023f8 <_read>
 800bc1c:	1c43      	adds	r3, r0, #1
 800bc1e:	d102      	bne.n	800bc26 <_read_r+0x1e>
 800bc20:	682b      	ldr	r3, [r5, #0]
 800bc22:	b103      	cbz	r3, 800bc26 <_read_r+0x1e>
 800bc24:	6023      	str	r3, [r4, #0]
 800bc26:	bd38      	pop	{r3, r4, r5, pc}
 800bc28:	20000694 	.word	0x20000694

0800bc2c <__ascii_wctomb>:
 800bc2c:	b149      	cbz	r1, 800bc42 <__ascii_wctomb+0x16>
 800bc2e:	2aff      	cmp	r2, #255	; 0xff
 800bc30:	bf85      	ittet	hi
 800bc32:	238a      	movhi	r3, #138	; 0x8a
 800bc34:	6003      	strhi	r3, [r0, #0]
 800bc36:	700a      	strbls	r2, [r1, #0]
 800bc38:	f04f 30ff 	movhi.w	r0, #4294967295
 800bc3c:	bf98      	it	ls
 800bc3e:	2001      	movls	r0, #1
 800bc40:	4770      	bx	lr
 800bc42:	4608      	mov	r0, r1
 800bc44:	4770      	bx	lr

0800bc46 <abort>:
 800bc46:	b508      	push	{r3, lr}
 800bc48:	2006      	movs	r0, #6
 800bc4a:	f000 f82b 	bl	800bca4 <raise>
 800bc4e:	2001      	movs	r0, #1
 800bc50:	f7f6 fbc8 	bl	80023e4 <_exit>

0800bc54 <_raise_r>:
 800bc54:	291f      	cmp	r1, #31
 800bc56:	b538      	push	{r3, r4, r5, lr}
 800bc58:	4604      	mov	r4, r0
 800bc5a:	460d      	mov	r5, r1
 800bc5c:	d904      	bls.n	800bc68 <_raise_r+0x14>
 800bc5e:	2316      	movs	r3, #22
 800bc60:	6003      	str	r3, [r0, #0]
 800bc62:	f04f 30ff 	mov.w	r0, #4294967295
 800bc66:	bd38      	pop	{r3, r4, r5, pc}
 800bc68:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bc6a:	b112      	cbz	r2, 800bc72 <_raise_r+0x1e>
 800bc6c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bc70:	b94b      	cbnz	r3, 800bc86 <_raise_r+0x32>
 800bc72:	4620      	mov	r0, r4
 800bc74:	f000 f830 	bl	800bcd8 <_getpid_r>
 800bc78:	462a      	mov	r2, r5
 800bc7a:	4601      	mov	r1, r0
 800bc7c:	4620      	mov	r0, r4
 800bc7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc82:	f000 b817 	b.w	800bcb4 <_kill_r>
 800bc86:	2b01      	cmp	r3, #1
 800bc88:	d00a      	beq.n	800bca0 <_raise_r+0x4c>
 800bc8a:	1c59      	adds	r1, r3, #1
 800bc8c:	d103      	bne.n	800bc96 <_raise_r+0x42>
 800bc8e:	2316      	movs	r3, #22
 800bc90:	6003      	str	r3, [r0, #0]
 800bc92:	2001      	movs	r0, #1
 800bc94:	e7e7      	b.n	800bc66 <_raise_r+0x12>
 800bc96:	2400      	movs	r4, #0
 800bc98:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bc9c:	4628      	mov	r0, r5
 800bc9e:	4798      	blx	r3
 800bca0:	2000      	movs	r0, #0
 800bca2:	e7e0      	b.n	800bc66 <_raise_r+0x12>

0800bca4 <raise>:
 800bca4:	4b02      	ldr	r3, [pc, #8]	; (800bcb0 <raise+0xc>)
 800bca6:	4601      	mov	r1, r0
 800bca8:	6818      	ldr	r0, [r3, #0]
 800bcaa:	f7ff bfd3 	b.w	800bc54 <_raise_r>
 800bcae:	bf00      	nop
 800bcb0:	2000000c 	.word	0x2000000c

0800bcb4 <_kill_r>:
 800bcb4:	b538      	push	{r3, r4, r5, lr}
 800bcb6:	4d07      	ldr	r5, [pc, #28]	; (800bcd4 <_kill_r+0x20>)
 800bcb8:	2300      	movs	r3, #0
 800bcba:	4604      	mov	r4, r0
 800bcbc:	4608      	mov	r0, r1
 800bcbe:	4611      	mov	r1, r2
 800bcc0:	602b      	str	r3, [r5, #0]
 800bcc2:	f7f6 fb7f 	bl	80023c4 <_kill>
 800bcc6:	1c43      	adds	r3, r0, #1
 800bcc8:	d102      	bne.n	800bcd0 <_kill_r+0x1c>
 800bcca:	682b      	ldr	r3, [r5, #0]
 800bccc:	b103      	cbz	r3, 800bcd0 <_kill_r+0x1c>
 800bcce:	6023      	str	r3, [r4, #0]
 800bcd0:	bd38      	pop	{r3, r4, r5, pc}
 800bcd2:	bf00      	nop
 800bcd4:	20000694 	.word	0x20000694

0800bcd8 <_getpid_r>:
 800bcd8:	f7f6 bb6c 	b.w	80023b4 <_getpid>

0800bcdc <_init>:
 800bcdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcde:	bf00      	nop
 800bce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bce2:	bc08      	pop	{r3}
 800bce4:	469e      	mov	lr, r3
 800bce6:	4770      	bx	lr

0800bce8 <_fini>:
 800bce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcea:	bf00      	nop
 800bcec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcee:	bc08      	pop	{r3}
 800bcf0:	469e      	mov	lr, r3
 800bcf2:	4770      	bx	lr
