Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 17 23:23:47 2021
| Host         : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.293        0.000                      0                 4153        0.022        0.000                      0                 4153        3.750        0.000                       0                  1695  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.293        0.000                      0                 4153        0.022        0.000                      0                 4153        3.750        0.000                       0                  1695  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 4.492ns (73.696%)  route 1.603ns (26.304%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.668     2.976    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X26Y36         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/Q
                         net (fo=2, routed)           1.601     5.033    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/a_i[10]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[0])
                                                      4.036     9.069 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product/PCOUT[0]
                         net (fo=1, routed)           0.002     9.071    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product_n_157
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.597    12.789    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/CLK
                         clock pessimism              0.130    12.919    
                         clock uncertainty           -0.154    12.765    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.365    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 4.492ns (73.696%)  route 1.603ns (26.304%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.668     2.976    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X26Y36         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/Q
                         net (fo=2, routed)           1.601     5.033    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/a_i[10]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[10])
                                                      4.036     9.069 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product/PCOUT[10]
                         net (fo=1, routed)           0.002     9.071    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product_n_147
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.597    12.789    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/CLK
                         clock pessimism              0.130    12.919    
                         clock uncertainty           -0.154    12.765    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.365    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 4.492ns (73.696%)  route 1.603ns (26.304%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.668     2.976    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X26Y36         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/Q
                         net (fo=2, routed)           1.601     5.033    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/a_i[10]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[11])
                                                      4.036     9.069 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product/PCOUT[11]
                         net (fo=1, routed)           0.002     9.071    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product_n_146
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.597    12.789    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/CLK
                         clock pessimism              0.130    12.919    
                         clock uncertainty           -0.154    12.765    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.365    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 4.492ns (73.696%)  route 1.603ns (26.304%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.668     2.976    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X26Y36         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/Q
                         net (fo=2, routed)           1.601     5.033    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/a_i[10]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[12])
                                                      4.036     9.069 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product/PCOUT[12]
                         net (fo=1, routed)           0.002     9.071    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product_n_145
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.597    12.789    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/CLK
                         clock pessimism              0.130    12.919    
                         clock uncertainty           -0.154    12.765    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.365    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 4.492ns (73.696%)  route 1.603ns (26.304%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.668     2.976    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X26Y36         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/Q
                         net (fo=2, routed)           1.601     5.033    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/a_i[10]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[13])
                                                      4.036     9.069 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product/PCOUT[13]
                         net (fo=1, routed)           0.002     9.071    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product_n_144
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.597    12.789    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/CLK
                         clock pessimism              0.130    12.919    
                         clock uncertainty           -0.154    12.765    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.365    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 4.492ns (73.696%)  route 1.603ns (26.304%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.668     2.976    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X26Y36         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/Q
                         net (fo=2, routed)           1.601     5.033    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/a_i[10]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[14])
                                                      4.036     9.069 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product/PCOUT[14]
                         net (fo=1, routed)           0.002     9.071    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product_n_143
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.597    12.789    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/CLK
                         clock pessimism              0.130    12.919    
                         clock uncertainty           -0.154    12.765    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.365    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 4.492ns (73.696%)  route 1.603ns (26.304%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.668     2.976    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X26Y36         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/Q
                         net (fo=2, routed)           1.601     5.033    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/a_i[10]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[15])
                                                      4.036     9.069 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product/PCOUT[15]
                         net (fo=1, routed)           0.002     9.071    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product_n_142
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.597    12.789    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/CLK
                         clock pessimism              0.130    12.919    
                         clock uncertainty           -0.154    12.765    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.365    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 4.492ns (73.696%)  route 1.603ns (26.304%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.668     2.976    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X26Y36         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/Q
                         net (fo=2, routed)           1.601     5.033    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/a_i[10]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[16])
                                                      4.036     9.069 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product/PCOUT[16]
                         net (fo=1, routed)           0.002     9.071    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product_n_141
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.597    12.789    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/CLK
                         clock pessimism              0.130    12.919    
                         clock uncertainty           -0.154    12.765    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.365    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 4.492ns (73.696%)  route 1.603ns (26.304%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.668     2.976    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X26Y36         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/Q
                         net (fo=2, routed)           1.601     5.033    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/a_i[10]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[17])
                                                      4.036     9.069 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product/PCOUT[17]
                         net (fo=1, routed)           0.002     9.071    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product_n_140
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.597    12.789    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/CLK
                         clock pessimism              0.130    12.919    
                         clock uncertainty           -0.154    12.765    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.365    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.095ns  (logic 4.492ns (73.696%)  route 1.603ns (26.304%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 12.789 - 10.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.668     2.976    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X26Y36         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.456     3.432 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/reg_446_reg[10]/Q
                         net (fo=2, routed)           1.601     5.033    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/a_i[10]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[18])
                                                      4.036     9.069 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product/PCOUT[18]
                         net (fo=1, routed)           0.002     9.071    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product_n_139
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        1.597    12.789    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/ap_clk
    DSP48_X0Y17          DSP48E1                                      r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg/CLK
                         clock pessimism              0.130    12.919    
                         clock uncertainty           -0.154    12.765    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.365    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  2.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.068%)  route 0.217ns (62.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.217     1.270    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X0Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/tmp_23_reg_1142_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer1_layer2_U/run_classificatiobkb_ram_U/ram_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.915%)  route 0.219ns (54.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.566     0.907    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X9Y46          FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/tmp_23_reg_1142_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/tmp_23_reg_1142_reg[29]/Q
                         net (fo=1, routed)           0.054     1.102    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer1_layer2_U/run_classificatiobkb_ram_U/tmp_23_reg_1142_reg[31]_0[29]
    SLICE_X8Y46          LUT4 (Prop_lut4_I0_O)        0.045     1.147 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer1_layer2_U/run_classificatiobkb_ram_U/ram_reg_i_15__0/O
                         net (fo=1, routed)           0.165     1.312    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer1_layer2_U/run_classificatiobkb_ram_U/ram_reg_i_15__0_n_4
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer1_layer2_U/run_classificatiobkb_ram_U/ram_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.876     1.246    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer1_layer2_U/run_classificatiobkb_ram_U/ap_clk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer1_layer2_U/run_classificatiobkb_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.262     0.984    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.296     1.280    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer1_layer2_U/run_classificatiobkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_reg_1012_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i1_reg_331_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.329%)  route 0.227ns (61.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.559     0.900    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X19Y35         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_reg_1012_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_reg_1012_reg[6]/Q
                         net (fo=1, routed)           0.227     1.267    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_reg_1012[6]
    SLICE_X22Y35         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i1_reg_331_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.823     1.193    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X22Y35         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i1_reg_331_reg[6]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.076     1.235    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i1_reg_331_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_reg_1012_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i1_reg_331_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.416%)  route 0.226ns (61.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.559     0.900    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X19Y35         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_reg_1012_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_reg_1012_reg[5]/Q
                         net (fo=1, routed)           0.226     1.267    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_reg_1012[5]
    SLICE_X22Y35         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i1_reg_331_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.823     1.193    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X22Y35         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i1_reg_331_reg[5]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.071     1.230    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i1_reg_331_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/rdata_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.563     0.904    design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/ap_clk
    SLICE_X7Y37          FDRE                                         r  design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/rdata_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/rdata_data_reg[9]/Q
                         net (fo=1, routed)           0.115     1.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.832     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer2_output_U/run_classificatiodEe_ram_U/q0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/max_1_reg_1255_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.327%)  route 0.237ns (62.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.562     0.903    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer2_output_U/run_classificatiodEe_ram_U/ap_clk
    SLICE_X19Y42         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer2_output_U/run_classificatiodEe_ram_U/q0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer2_output_U/run_classificatiodEe_ram_U/q0_reg[6]/Q
                         net (fo=5, routed)           0.237     1.280    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer2_output_U_n_65
    SLICE_X22Y42         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/max_1_reg_1255_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.827     1.197    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X22Y42         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/max_1_reg_1255_reg[6]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.071     1.234    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/max_1_reg_1255_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer2_output_U/run_classificatiodEe_ram_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/max_1_reg_1255_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.446%)  route 0.246ns (63.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.562     0.903    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer2_output_U/run_classificatiodEe_ram_U/ap_clk
    SLICE_X19Y42         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer2_output_U/run_classificatiodEe_ram_U/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer2_output_U/run_classificatiodEe_ram_U/q0_reg[1]/Q
                         net (fo=5, routed)           0.246     1.289    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer2_output_U_n_70
    SLICE_X24Y42         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/max_1_reg_1255_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.827     1.197    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X24Y42         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/max_1_reg_1255_reg[1]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X24Y42         FDRE (Hold_fdre_C_D)         0.063     1.226    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/max_1_reg_1255_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.223ns (50.292%)  route 0.220ns (49.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[5]/Q
                         net (fo=1, routed)           0.220     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[5]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.095     1.366 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.366    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[5]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i9_reg_364_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_CS_fsm_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.227ns (53.597%)  route 0.197ns (46.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.556     0.897    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X22Y36         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i9_reg_364_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.128     1.025 f  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i9_reg_364_reg[4]/Q
                         net (fo=8, routed)           0.197     1.221    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/p_shl9_fu_687_p3[6]
    SLICE_X21Y35         LUT6 (Prop_lut6_I2_O)        0.099     1.320 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_CS_fsm[17]_i_1/O
                         net (fo=11, routed)          0.000     1.320    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_NS_fsm[17]
    SLICE_X21Y35         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_CS_fsm_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.825     1.195    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X21Y35         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_CS_fsm_reg[17]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.091     1.252    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_CS_fsm_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i9_reg_364_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/tmp_24_reg_1112_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.291ns (61.979%)  route 0.179ns (38.021%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.556     0.897    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X22Y36         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i9_reg_364_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/number_0_i9_reg_364_reg[4]/Q
                         net (fo=8, routed)           0.179     1.203    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/p_shl9_fu_687_p3[6]
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.163     1.366 r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/tmp_24_fu_711_p2__0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.366    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/tmp_24_fu_711_p2[8]
    SLICE_X20Y35         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/tmp_24_reg_1112_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1695, routed)        0.825     1.195    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/ap_clk
    SLICE_X20Y35         FDRE                                         r  design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/tmp_24_reg_1112_reg[8]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.134     1.295    design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/tmp_24_reg_1112_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6     design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6     design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7     design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7     design_1_i/NeuralNetwork_0/U0/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7     design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_input_layer1_U/run_classificatiobkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7     design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_input_layer1_U/run_classificatiobkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer1_layer2_U/run_classificatiobkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     design_1_i/NeuralNetwork_0/U0/grp_run_classification_fu_178/result_layer1_layer2_U/run_classificatiobkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6     design_1_i/NeuralNetwork_0/U0/weights_s_U/NeuralNetwork_weig8j_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y30    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y30    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y30    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y30    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y28    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y29    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y28    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y29    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y28    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y29    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y31    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y31    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y31    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y31    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y28    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y28    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y28    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__6/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y28    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__8/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y31    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y30    design_1_i/NeuralNetwork_0/U0/bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg_0_15_0_0__0/SP/CLK



