You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU: 4090

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: Grid layout & parallelism.

Metrics:
- sm__throughput.avg.pct_of_peak_sustained_elapsed (>60%)
- launch__grid_size

Rules:
- 1D: (cdiv(N, BLOCK))
- 2D: (cdiv(M, BLOCK_M), cdiv(N, BLOCK_N))
- 3D: (batch, cdiv(M, BLOCK_M), cdiv(N, BLOCK_N))
- >3D: flatten ONLY independent dims
- Prefer batch / head / expert / group parallelism before shrinking BLOCK
- For grouped operations: ensure group dimension is in grid (e.g., program_id(2) for groups)
- Change grid only if SM utilization is clearly low

Safety:
- Max 3 grid dims, static rank
- grid=(G0,G1,G2) must match tl.program_id(0/1/2)
- For grouped ops: verify group indexing is correct
- If unsure about correctness, do NOT change grid

Autotune:
- Autotune either BLOCK_* OR (num_warps, num_stages)
- If autotuning BLOCK_*, use grid=lambda META: (...)
- Never redefine BLOCK_* in both kernel and launch
- Max 2-3 configs to reduce compilation time



[CURRENT CODE]
```python
import torch, torch.nn as nn, triton, triton.language as tl


@triton.jit
def conv2d_nchw_implicit_gemm_kernel(
    x_ptr,        # *f32, [N, C_in, H_in, W_in]
    w_ptr,        # *f32, [C_out, C_in, K, K]
    b_ptr,        # *f32, [C_out] (dummy if no bias)
    y_ptr,        # *f32, [N, C_out, H_out, W_out]
    N, C_in, H_in, W_in,
    C_out,
    K,
    stride_h, stride_w,
    pad_h, pad_w,
    dil_h, dil_w,
    H_out, W_out,
    has_bias: tl.constexpr,
    R: tl.constexpr,          # total reduction dim = C_in * K * K
    BLOCK_OC: tl.constexpr,
    BLOCK_OW: tl.constexpr,
    BLOCK_R: tl.constexpr,
):
    # -------------------------------------------------------------------------
    # Program IDs:
    #  axis 0: over N * H_out         (each program handles one (n, oh) row)
    #  axis 1: over W_out tiles       (BLOCK_OW-wide tile of output width)
    #  axis 2: over C_out tiles       (BLOCK_OC-wide tile of output channels)
    # -------------------------------------------------------------------------
    pid_nh = tl.program_id(axis=0)
    pid_ow = tl.program_id(axis=1)
    pid_oc = tl.program_id(axis=2)

    # map flattened pid_nh -> (n, oh)
    n = pid_nh // H_out
    oh = pid_nh - n * H_out

    # validity of (n, oh) index
    nh_valid = pid_nh < (N * H_out)

    # output channel and width indices for this block
    oc_offsets = pid_oc * BLOCK_OC + tl.arange(0, BLOCK_OC)
    ow_offsets = pid_ow * BLOCK_OW + tl.arange(0, BLOCK_OW)

    oc_mask = oc_offsets < C_out
    ow_mask = ow_offsets < W_out

    # combined output mask
    out_mask = nh_valid & oc_mask[:, None] & ow_mask[None, :]

    # accumulator for output tile [BLOCK_OC, BLOCK_OW]
    acc = tl.zeros((BLOCK_OC, BLOCK_OW), dtype=tl.float32)

    # optional bias addition
    if has_bias:
        bias_vals = tl.load(b_ptr + oc_offsets, mask=oc_mask, other=0.0)
        acc += bias_vals[:, None]

    # strides for NCHW layout
    x_n_stride = C_in * H_in * W_in
    x_c_stride = H_in * W_in
    x_h_stride = W_in

    # weight layout: [C_out, C_in, K, K]
    # flattened reduction dimension r = ci * (K*K) + kh * K + kw
    w_oc_stride = C_in * K * K  # == R

    K2 = K * K
    r_idx = tl.arange(0, BLOCK_R)

    # -------------------------------------------------------------------------
    # Implicit-GEMM over reduction dimension R = C_in * K * K
    # We process R in tiles of size BLOCK_R, and for each tile:
    #   X_tile: [BLOCK_R, BLOCK_OW]  (input patches)
    #   W_tile: [BLOCK_OC, BLOCK_R]  (weights)
    # then: acc += W_tile @ X_tile
    # -------------------------------------------------------------------------
    for r_start in range(0, R, BLOCK_R):
        r_offsets = r_start + r_idx  # [BLOCK_R]
        r_mask = r_offsets < R       # [BLOCK_R]

        # map reduction index -> (ci, kh, kw)
        ci = r_offsets // K2
        rem = r_offsets - ci * K2
        kh = rem // K
        kw = rem - kh * K

        # input height index for each reduction element (vector [BLOCK_R])
        ih = oh * stride_h + kh * dil_h - pad_h
        h_in_bounds = (ih >= 0) & (ih < H_in) & nh_valid  # [BLOCK_R]

        # base input offset for each reduction element (ignoring width) [BLOCK_R]
        base_in = n * x_n_stride + ci * x_c_stride + ih * x_h_stride

        # input width indices for this tile: [BLOCK_R, BLOCK_OW]
        ow = ow_offsets[None, :]  # [1, BLOCK_OW]
        iw = ow * stride_w + kw[:, None] * dil_w - pad_w  # [BLOCK_R, BLOCK_OW]

        # width bounds + global row/col masks
        w_in_bounds = (iw >= 0) & (iw < W_in) & ow_mask[None, :]  # [BLOCK_R, BLOCK_OW]

        # full input mask: valid n/oh, valid h, valid w, valid r
        in_mask = (h_in_bounds[:, None] & w_in_bounds) & r_mask[:, None]

        # input offsets: [BLOCK_R, BLOCK_OW]
        in_offsets = base_in[:, None] + iw

        # load input tile; OOB elements are zero
        x_tile = tl.load(x_ptr + in_offsets, mask=in_mask, other=0.0)

        # weight offsets for tile: [BLOCK_OC, BLOCK_R]
        w_offsets = oc_offsets[:, None] * w_oc_stride + r_offsets[None, :]
        w_mask = oc_mask[:, None] & r_mask[None, :]

        # load weight tile; OOB elements are zero
        w_tile = tl.load(w_ptr + w_offsets, mask=w_mask, other=0.0)

        # GEMM-like update: [BLOCK_OC, BLOCK_OW]
        acc += tl.dot(w_tile, x_tile, allow_tf32=True)

    # -------------------------------------------------------------------------
    # Store results: y[n, oc, oh, ow]
    # layout: NCHW contiguous
    # index = ((n*C_out + oc)*H_out + oh)*W_out + ow
    # -------------------------------------------------------------------------
    base_n = n * C_out
    oc_indices = base_n + oc_offsets             # [BLOCK_OC]
    row_indices = oc_indices * H_out + oh        # [BLOCK_OC]
    y_offsets = row_indices[:, None] * W_out + ow_offsets[None, :]  # [BLOCK_OC, BLOCK_OW]

    tl.store(y_ptr + y_offsets, acc, mask=out_mask)


def triton_conv2d_nchw(
    x: torch.Tensor,
    weight: torch.Tensor,
    bias: torch.Tensor,
    stride=(1, 1),
    padding=(0, 0),
    dilation=(1, 1),
    groups: int = 1,
) -> torch.Tensor:
    """
    High-performance Triton implementation of NCHW Conv2d for groups == 1.

    Uses an implicit-GEMM algorithm that tiles the reduction dimension
    R = C_in * K * K and performs block-level matrix multiplications.
    """
    assert x.is_cuda and weight.is_cuda, "Inputs must be CUDA tensors"
    assert x.dtype == torch.float32 and weight.dtype == torch.float32, "Only float32 supported"
    assert groups == 1, "Current Triton kernel supports groups == 1 only"

    x = x.contiguous()
    weight = weight.contiguous()
    N, C_in, H_in, W_in = x.shape
    C_out, C_per_group, K, K2 = weight.shape
    assert K == K2, "Kernel must be square"
    assert C_per_group * groups == C_in, "Inconsistent in_channels/groups"

    stride_h, stride_w = stride
    pad_h, pad_w = padding
    dil_h, dil_w = dilation

    # output spatial dimensions (PyTorch formula)
    H_out = (H_in + 2 * pad_h - dil_h * (K - 1) - 1) // stride_h + 1
    W_out = (W_in + 2 * pad_w - dil_w * (K - 1) - 1) // stride_w + 1

    y = torch.empty((N, C_out, H_out, W_out), device=x.device, dtype=x.dtype)

    # bias handling
    has_bias = bias is not None
    if has_bias:
        b = bias.contiguous()
    else:
        # dummy tensor to satisfy pointer requirements; won't be read
        b = torch.empty(1, device=x.device, dtype=x.dtype)

    # total reduction dimension: R = C_in * K * K
    R = C_in * K * K

    # Tile sizes (power-of-2); tuned for typical 64x3x3 -> 128 conv on 512x1024
    BLOCK_OC = 32
    BLOCK_OW = 64
    BLOCK_R = 32

    grid = (
        max(1, N * H_out),                    # pid_nh over N*H_out
        triton.cdiv(W_out, BLOCK_OW),         # pid_ow
        triton.cdiv(C_out, BLOCK_OC),         # pid_oc
    )

    conv2d_nchw_implicit_gemm_kernel[grid](
        x, weight, b, y,
        N, C_in, H_in, W_in,
        C_out,
        K,
        stride_h, stride_w,
        pad_h, pad_w,
        dil_h, dil_w,
        H_out, W_out,
        has_bias=has_bias,
        R=R,
        BLOCK_OC=BLOCK_OC,
        BLOCK_OW=BLOCK_OW,
        BLOCK_R=BLOCK_R,
    )

    return y


class ModelNew(nn.Module):
    """
    Triton-accelerated replacement for a standard 2D convolution (NCHW).

    Supports:
      - arbitrary stride, padding, dilation
      - square kernels
      - groups == 1 (grouped/depthwise conv not supported)
    """
    def __init__(
        self,
        in_channels: int,
        out_channels: int,
        kernel_size: int,
        stride: int = 1,
        padding: int = 0,
        dilation: int = 1,
        groups: int = 1,
        bias: bool = False,
    ):
        super().__init__()
        # use nn.Conv2d only as a container for weights/bias
        self.conv = nn.Conv2d(
            in_channels,
            out_channels,
            (kernel_size, kernel_size),
            stride=stride,
            padding=padding,
            dilation=dilation,
            groups=groups,
            bias=bias,
        )

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        w = self.conv.weight
        b = self.conv.bias
        stride_h, stride_w = self.conv.stride
        pad_h, pad_w = self.conv.padding
        dil_h, dil_w = self.conv.dilation
        groups = self.conv.groups

        return triton_conv2d_nchw(
            x,
            w,
            b,
            stride=(stride_h, stride_w),
            padding=(pad_h, pad_w),
            dilation=(dil_h, dil_w),
            groups=groups,
        )
```

[NCU PROFILING METRICS]
{
  "conv2d_nchw_implicit_gemm_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 83.17,
    "launch__grid_size": 261120,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 33.23,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 26.29,
    "lts__t_sector_hit_rate.pct": 87.1
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

## CRITICAL — Code MUST compile and run:
1. EVERY kernel function MUST have `@triton.jit` decorator
2. Grid size MUST be > 0: use `triton.cdiv(N, BLOCK)` or `max(1, N // BLOCK)`
3. BLOCK sizes MUST be power-of-2: 16, 32, 64, 128, 256
4. `tl.program_id(axis)` only supports axis = 0, 1, 2
5. No `continue`, `break`, `return` inside loops — use masking
6. No tensor indexing with loop vars: `x[:, i]` is INVALID
7. mask shape MUST match data shape in tl.load/tl.store

## Missing Triton Functions (implement manually):
- tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

## OUTPUT FORMAT (STRICT):
1. Imports: torch, torch.nn, triton, triton.language as tl
2. @triton.jit decorated kernel function(s)
3. Wrapper function(s) for grid calculation and kernel launch
4. class ModelNew(nn.Module) that calls your kernels

Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
