read -sv run_verilog_mid/adder_32b_8_81_298b9489665892699a0267d471b63515.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_81_298b9489665892699a0267d471b63515_yosys.v
