============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = C:/Anlogic/TD/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     xvhao
   Run Date =   Sun Nov  2 22:35:13 2025

   Run on =     XU
============================================================
RUN-1002 : start command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.180525s wall, 2.187500s user + 0.218750s system = 2.406250s CPU (110.4%)

PHY-1001 : Build lut bridge;  0.043998s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (142.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_frame_rw/write_clk_syn_4 will be merged with clock u_frame_rw/write_clk
PHY-1001 : clock net u_frame_rw/read_clk_syn_4 will be merged with clock u_frame_rw/read_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : clock net u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_video_pll/clk0_buf
PHY-1001 : net u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 262 feed throughs used by 207 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/xvhao/Desktop/final/key2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.434625s wall, 4.187500s user + 0.468750s system = 4.656250s CPU (105.0%)

RUN-1004 : used memory is 722 MB, reserved memory is 682 MB, peak memory is 796 MB
