Analysis & Synthesis report for DE1_SoC
Thu Dec 03 22:41:27 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Dec 03 22:41:27 2020           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; DE1_SoC                                     ;
; Top-level Entity Name       ; DE1_SoC                                     ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC            ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Dec 03 22:41:16 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file test_flag_33.sv
    Info (12023): Found entity 1: test_flag File: D:/jara/course/Lab 4/test_flag_33.sv Line: 2
    Info (12023): Found entity 2: tb_testFlag File: D:/jara/course/Lab 4/test_flag_33.sv Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file zeroex.sv
    Info (12023): Found entity 1: zeroEx File: D:/jara/course/Lab 4/zeroEx.sv Line: 2
    Info (12023): Found entity 2: zeroEx_tb File: D:/jara/course/Lab 4/zeroEx.sv Line: 10
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: D:/jara/course/Lab 4/math.sv Line: 3
    Info (12023): Found entity 2: shifter File: D:/jara/course/Lab 4/math.sv Line: 33
    Info (12023): Found entity 3: shifter_testbench File: D:/jara/course/Lab 4/math.sv Line: 48
    Info (12023): Found entity 4: mult_testbench File: D:/jara/course/Lab 4/math.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: D:/jara/course/Lab 4/instructmem.sv Line: 22
    Info (12023): Found entity 2: instructmem_testbench File: D:/jara/course/Lab 4/instructmem.sv Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file fa.sv
    Info (12023): Found entity 1: fulladder File: D:/jara/course/Lab 4/fa.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: D:/jara/course/Lab 4/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: D:/jara/course/Lab 4/datamem.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file bit_alu.sv
    Info (12023): Found entity 1: bit_ALU File: D:/jara/course/Lab 4/bit_ALU.sv Line: 2
    Info (12023): Found entity 2: tb_bit_ALU File: D:/jara/course/Lab 4/bit_ALU.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file alustim.sv
    Info (12023): Found entity 1: alustim File: D:/jara/course/Lab 4/alustim.sv Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: D:/jara/course/Lab 4/ALU.sv Line: 3
    Info (12023): Found entity 2: ALU File: D:/jara/course/Lab 4/ALU.sv Line: 10
    Info (12023): Found entity 3: tb_ALU File: D:/jara/course/Lab 4/ALU.sv Line: 31
Info (12021): Found 2 design units, including 2 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: D:/jara/course/Lab 4/regFile.sv Line: 3
    Info (12023): Found entity 2: regfile_testbench File: D:/jara/course/Lab 4/regFile.sv Line: 41
Info (12021): Found 3 design units, including 3 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: D:/jara/course/Lab 4/mux4_1.sv Line: 3
    Info (12023): Found entity 2: mux4to1_bit File: D:/jara/course/Lab 4/mux4_1.sv Line: 16
    Info (12023): Found entity 3: mux4_1_testbench File: D:/jara/course/Lab 4/mux4_1.sv Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file mux32_1.sv
    Info (12023): Found entity 1: mux32_1 File: D:/jara/course/Lab 4/mux32_1.sv Line: 4
    Info (12023): Found entity 2: mux32_1_testbench File: D:/jara/course/Lab 4/mux32_1.sv Line: 24
Info (12021): Found 5 design units, including 5 entities, in source file dff_64.sv
    Info (12023): Found entity 1: D_FF File: D:/jara/course/Lab 4/dff_64.sv Line: 3
    Info (12023): Found entity 2: DFF_en File: D:/jara/course/Lab 4/dff_64.sv Line: 13
    Info (12023): Found entity 3: D_FF64 File: D:/jara/course/Lab 4/dff_64.sv Line: 26
    Info (12023): Found entity 4: D_FF64_testbench File: D:/jara/course/Lab 4/dff_64.sv Line: 43
    Info (12023): Found entity 5: DFF_VAR File: D:/jara/course/Lab 4/dff_64.sv Line: 70
Info (12021): Found 2 design units, including 2 entities, in source file decoder5to32.sv
    Info (12023): Found entity 1: decoder5_32 File: D:/jara/course/Lab 4/decoder5to32.sv Line: 2
    Info (12023): Found entity 2: decoder_5to32_test File: D:/jara/course/Lab 4/decoder5to32.sv Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file decoder3to8.sv
    Info (12023): Found entity 1: decoder3_8 File: D:/jara/course/Lab 4/decoder3to8.sv Line: 2
    Info (12023): Found entity 2: decoder_3to8_test File: D:/jara/course/Lab 4/decoder3to8.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file decoder2to4.sv
    Info (12023): Found entity 1: decoder2_4 File: D:/jara/course/Lab 4/decoder2to4.sv Line: 2
    Info (12023): Found entity 2: decoder_2_4_test File: D:/jara/course/Lab 4/decoder2to4.sv Line: 20
Warning (12019): Can't analyze file -- file DE1_SoC.sv is missing
Info (12021): Found 5 design units, including 5 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: D:/jara/course/Lab 4/mux2_1.sv Line: 3
    Info (12023): Found entity 2: mux2to1_bit File: D:/jara/course/Lab 4/mux2_1.sv Line: 23
    Info (12023): Found entity 3: mux2to1_5bit File: D:/jara/course/Lab 4/mux2_1.sv Line: 37
    Info (12023): Found entity 4: mux2to1_VAR File: D:/jara/course/Lab 4/mux2_1.sv Line: 57
    Info (12023): Found entity 5: mux2_1_testbench File: D:/jara/course/Lab 4/mux2_1.sv Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file regstim.sv
    Info (12023): Found entity 1: regstim File: D:/jara/course/Lab 4/regstim.sv Line: 4
Info (12021): Found 2 design units, including 2 entities, in source file signex.sv
    Info (12023): Found entity 1: signEx File: D:/jara/course/Lab 4/signEx.sv Line: 2
    Info (12023): Found entity 2: signEx_tb File: D:/jara/course/Lab 4/signEx.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fetchinstru.sv
    Info (12023): Found entity 1: fetchInstru File: D:/jara/course/Lab 4/fetchInstru.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU File: D:/jara/course/Lab 4/CPU.sv Line: 2
    Info (12023): Found entity 2: CPU_tb File: D:/jara/course/Lab 4/CPU.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: control File: D:/jara/course/Lab 4/control.sv Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: D:/jara/course/Lab 4/datapath.sv Line: 2
    Info (12023): Found entity 2: ALUChoose File: D:/jara/course/Lab 4/datapath.sv Line: 248
    Info (12023): Found entity 3: tb_ALUChoose File: D:/jara/course/Lab 4/datapath.sv Line: 297
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.sv
    Info (12023): Found entity 1: forwardingUnit File: D:/jara/course/Lab 4/forwardingUnit.sv Line: 1
Error (12007): Top-level design entity "DE1_SoC" is undefined
Info (144001): Generated suppressed messages file D:/jara/course/Lab 4/output_files/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning
    Error: Peak virtual memory: 4779 megabytes
    Error: Processing ended: Thu Dec 03 22:41:27 2020
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/jara/course/Lab 4/output_files/DE1_SoC.map.smsg.


