
TIM_Capture_IR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b80  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08005d60  08005d60  00015d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e44  08005e44  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005e44  08005e44  00015e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e4c  08005e4c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e4c  08005e4c  00015e4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e50  08005e50  00015e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005e54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f8  20000070  08005ec4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08005ec4  00020268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000138eb  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026bf  00000000  00000000  0003398b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001130  00000000  00000000  00036050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001038  00000000  00000000  00037180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f3fe  00000000  00000000  000381b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013bd4  00000000  00000000  000575b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c78f9  00000000  00000000  0006b18a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00132a83  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005050  00000000  00000000  00132ad4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005d48 	.word	0x08005d48

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08005d48 	.word	0x08005d48

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d013      	beq.n	8000604 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005e0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005e4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d00b      	beq.n	8000604 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005ec:	e000      	b.n	80005f0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005ee:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005f0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d0f9      	beq.n	80005ee <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005fa:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005fe:	687a      	ldr	r2, [r7, #4]
 8000600:	b2d2      	uxtb	r2, r2
 8000602:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000604:	687b      	ldr	r3, [r7, #4]
}
 8000606:	4618      	mov	r0, r3
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr

08000612 <_write>:

extern UART_HandleTypeDef huart1;

#ifdef SWV_CONSOLE
	int _write(int file, char *ptr, int len)
	{
 8000612:	b580      	push	{r7, lr}
 8000614:	b086      	sub	sp, #24
 8000616:	af00      	add	r7, sp, #0
 8000618:	60f8      	str	r0, [r7, #12]
 800061a:	60b9      	str	r1, [r7, #8]
 800061c:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]
 8000622:	e009      	b.n	8000638 <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	1c5a      	adds	r2, r3, #1
 8000628:	60ba      	str	r2, [r7, #8]
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	4618      	mov	r0, r3
 800062e:	f7ff ffc9 	bl	80005c4 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	3301      	adds	r3, #1
 8000636:	617b      	str	r3, [r7, #20]
 8000638:	697a      	ldr	r2, [r7, #20]
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	429a      	cmp	r2, r3
 800063e:	dbf1      	blt.n	8000624 <_write+0x12>
		}
		return len;
 8000640:	687b      	ldr	r3, [r7, #4]
	}
 8000642:	4618      	mov	r0, r3
 8000644:	3718      	adds	r7, #24
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
	...

0800064c <DMA1_Channel1_IRQ>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void DMA1_Channel1_IRQ (DMA_HandleTypeDef *hdma) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b088      	sub	sp, #32
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = DMA1->ISR;
 8000654:	4b38      	ldr	r3, [pc, #224]	; (8000738 <DMA1_Channel1_IRQ+0xec>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	60fb      	str	r3, [r7, #12]
	uint32_t source_it = hdma->Instance->CCR;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	60bb      	str	r3, [r7, #8]
	uint8_t i, start_i = 0;
 8000662:	2300      	movs	r3, #0
 8000664:	77bb      	strb	r3, [r7, #30]
	uint32_t max_Value = 0;
 8000666:	2300      	movs	r3, #0
 8000668:	61bb      	str	r3, [r7, #24]
	uint8_t n = 0;
 800066a:	2300      	movs	r3, #0
 800066c:	75fb      	strb	r3, [r7, #23]
	uint32_t code = 0;
 800066e:	2300      	movs	r3, #0
 8000670:	613b      	str	r3, [r7, #16]


	if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000676:	f003 031c 	and.w	r3, r3, #28
 800067a:	2202      	movs	r2, #2
 800067c:	409a      	lsls	r2, r3
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	4013      	ands	r3, r2
 8000682:	2b00      	cmp	r3, #0
 8000684:	d053      	beq.n	800072e <DMA1_Channel1_IRQ+0xe2>
 8000686:	68bb      	ldr	r3, [r7, #8]
 8000688:	f003 0302 	and.w	r3, r3, #2
 800068c:	2b00      	cmp	r3, #0
 800068e:	d04e      	beq.n	800072e <DMA1_Channel1_IRQ+0xe2>
	  {
	    //  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
	    //  {

		 	 HAL_TIM_IC_Stop_DMA(&htim3, TIM_CHANNEL_1);
 8000690:	2100      	movs	r1, #0
 8000692:	482a      	ldr	r0, [pc, #168]	; (800073c <DMA1_Channel1_IRQ+0xf0>)
 8000694:	f002 fdee 	bl	8003274 <HAL_TIM_IC_Stop_DMA>
		 	 HAL_TIM_IC_Stop(&htim3, TIM_CHANNEL_2);
 8000698:	2104      	movs	r1, #4
 800069a:	4828      	ldr	r0, [pc, #160]	; (800073c <DMA1_Channel1_IRQ+0xf0>)
 800069c:	f002 fbb4 	bl	8002e08 <HAL_TIM_IC_Stop>


	    	  for (i=0; i<33; i++) {
 80006a0:	2300      	movs	r3, #0
 80006a2:	77fb      	strb	r3, [r7, #31]
 80006a4:	e010      	b.n	80006c8 <DMA1_Channel1_IRQ+0x7c>
	    		  //printf("i:%d = %ld\r\n", i, IR_Sig[i]);
	    		  if (IR_Sig[i] > max_Value) {
 80006a6:	7ffb      	ldrb	r3, [r7, #31]
 80006a8:	4a25      	ldr	r2, [pc, #148]	; (8000740 <DMA1_Channel1_IRQ+0xf4>)
 80006aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006ae:	69ba      	ldr	r2, [r7, #24]
 80006b0:	429a      	cmp	r2, r3
 80006b2:	d206      	bcs.n	80006c2 <DMA1_Channel1_IRQ+0x76>
	    			  max_Value = IR_Sig[i];
 80006b4:	7ffb      	ldrb	r3, [r7, #31]
 80006b6:	4a22      	ldr	r2, [pc, #136]	; (8000740 <DMA1_Channel1_IRQ+0xf4>)
 80006b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006bc:	61bb      	str	r3, [r7, #24]
	    			  start_i = i;
 80006be:	7ffb      	ldrb	r3, [r7, #31]
 80006c0:	77bb      	strb	r3, [r7, #30]
	    	  for (i=0; i<33; i++) {
 80006c2:	7ffb      	ldrb	r3, [r7, #31]
 80006c4:	3301      	adds	r3, #1
 80006c6:	77fb      	strb	r3, [r7, #31]
 80006c8:	7ffb      	ldrb	r3, [r7, #31]
 80006ca:	2b20      	cmp	r3, #32
 80006cc:	d9eb      	bls.n	80006a6 <DMA1_Channel1_IRQ+0x5a>
	    		  }
	    	  }

	    	  //printf("i: %d\r\n", start_i);

	    	  i = start_i+1;
 80006ce:	7fbb      	ldrb	r3, [r7, #30]
 80006d0:	3301      	adds	r3, #1
 80006d2:	77fb      	strb	r3, [r7, #31]
	    	  n = 0;
 80006d4:	2300      	movs	r3, #0
 80006d6:	75fb      	strb	r3, [r7, #23]
	    	  while (n < 32) {
 80006d8:	e018      	b.n	800070c <DMA1_Channel1_IRQ+0xc0>
	    		  if (i > 32) {
 80006da:	7ffb      	ldrb	r3, [r7, #31]
 80006dc:	2b20      	cmp	r3, #32
 80006de:	d901      	bls.n	80006e4 <DMA1_Channel1_IRQ+0x98>
	    			  i = 0;
 80006e0:	2300      	movs	r3, #0
 80006e2:	77fb      	strb	r3, [r7, #31]
	    		  }
	    		  code = code << 1;
 80006e4:	693b      	ldr	r3, [r7, #16]
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	613b      	str	r3, [r7, #16]

	    		  if (IR_Sig[i] > 2000) {
 80006ea:	7ffb      	ldrb	r3, [r7, #31]
 80006ec:	4a14      	ldr	r2, [pc, #80]	; (8000740 <DMA1_Channel1_IRQ+0xf4>)
 80006ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006f2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80006f6:	d903      	bls.n	8000700 <DMA1_Channel1_IRQ+0xb4>
	    			  code = code | 1;
 80006f8:	693b      	ldr	r3, [r7, #16]
 80006fa:	f043 0301 	orr.w	r3, r3, #1
 80006fe:	613b      	str	r3, [r7, #16]
	    		  }

	    		  i++;
 8000700:	7ffb      	ldrb	r3, [r7, #31]
 8000702:	3301      	adds	r3, #1
 8000704:	77fb      	strb	r3, [r7, #31]
	    		  n++;
 8000706:	7dfb      	ldrb	r3, [r7, #23]
 8000708:	3301      	adds	r3, #1
 800070a:	75fb      	strb	r3, [r7, #23]
	    	  while (n < 32) {
 800070c:	7dfb      	ldrb	r3, [r7, #23]
 800070e:	2b1f      	cmp	r3, #31
 8000710:	d9e3      	bls.n	80006da <DMA1_Channel1_IRQ+0x8e>
	    	  }

	    	  printf("Code: %ld\r\n", code);
 8000712:	6939      	ldr	r1, [r7, #16]
 8000714:	480b      	ldr	r0, [pc, #44]	; (8000744 <DMA1_Channel1_IRQ+0xf8>)
 8000716:	f004 fb89 	bl	8004e2c <iprintf>


	    	  HAL_TIM_IC_Start_DMA(&htim3, TIM_CHANNEL_1, IR_Sig, 33);
 800071a:	2321      	movs	r3, #33	; 0x21
 800071c:	4a08      	ldr	r2, [pc, #32]	; (8000740 <DMA1_Channel1_IRQ+0xf4>)
 800071e:	2100      	movs	r1, #0
 8000720:	4806      	ldr	r0, [pc, #24]	; (800073c <DMA1_Channel1_IRQ+0xf0>)
 8000722:	f002 fbe3 	bl	8002eec <HAL_TIM_IC_Start_DMA>
	    	  HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_2);
 8000726:	2104      	movs	r1, #4
 8000728:	4804      	ldr	r0, [pc, #16]	; (800073c <DMA1_Channel1_IRQ+0xf0>)
 800072a:	f002 fa77 	bl	8002c1c <HAL_TIM_IC_Start>
	    	  //TIM3->CNT = 0;

	    //  }
	  }
}
 800072e:	bf00      	nop
 8000730:	3720      	adds	r7, #32
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40020000 	.word	0x40020000
 800073c:	2000008c 	.word	0x2000008c
 8000740:	200001cc 	.word	0x200001cc
 8000744:	08005d60 	.word	0x08005d60

08000748 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800074c:	f000 fbe7 	bl	8000f1e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000750:	f000 f818 	bl	8000784 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000754:	f000 f974 	bl	8000a40 <MX_GPIO_Init>
  MX_DMA_Init();
 8000758:	f000 f948 	bl	80009ec <MX_DMA_Init>
  MX_TIM3_Init();
 800075c:	f000 f85c 	bl	8000818 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000760:	f000 f8f8 	bl	8000954 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start_DMA(&htim3, TIM_CHANNEL_1, IR_Sig, 33);
 8000764:	2321      	movs	r3, #33	; 0x21
 8000766:	4a05      	ldr	r2, [pc, #20]	; (800077c <main+0x34>)
 8000768:	2100      	movs	r1, #0
 800076a:	4805      	ldr	r0, [pc, #20]	; (8000780 <main+0x38>)
 800076c:	f002 fbbe 	bl	8002eec <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_2);
 8000770:	2104      	movs	r1, #4
 8000772:	4803      	ldr	r0, [pc, #12]	; (8000780 <main+0x38>)
 8000774:	f002 fa52 	bl	8002c1c <HAL_TIM_IC_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000778:	e7fe      	b.n	8000778 <main+0x30>
 800077a:	bf00      	nop
 800077c:	200001cc 	.word	0x200001cc
 8000780:	2000008c 	.word	0x2000008c

08000784 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b094      	sub	sp, #80	; 0x50
 8000788:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078a:	f107 0318 	add.w	r3, r7, #24
 800078e:	2238      	movs	r2, #56	; 0x38
 8000790:	2100      	movs	r1, #0
 8000792:	4618      	mov	r0, r3
 8000794:	f004 fb42 	bl	8004e1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000798:	1d3b      	adds	r3, r7, #4
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	605a      	str	r2, [r3, #4]
 80007a0:	609a      	str	r2, [r3, #8]
 80007a2:	60da      	str	r2, [r3, #12]
 80007a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80007a6:	2000      	movs	r0, #0
 80007a8:	f001 f9ae 	bl	8001b08 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007ac:	2301      	movs	r3, #1
 80007ae:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007b4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007b6:	2302      	movs	r3, #2
 80007b8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007ba:	2303      	movs	r3, #3
 80007bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80007be:	2302      	movs	r3, #2
 80007c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80007c2:	2355      	movs	r3, #85	; 0x55
 80007c4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007c6:	2302      	movs	r3, #2
 80007c8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007ca:	2302      	movs	r3, #2
 80007cc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007ce:	2302      	movs	r3, #2
 80007d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d2:	f107 0318 	add.w	r3, r7, #24
 80007d6:	4618      	mov	r0, r3
 80007d8:	f001 fa4a 	bl	8001c70 <HAL_RCC_OscConfig>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80007e2:	f000 f991 	bl	8000b08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e6:	230f      	movs	r3, #15
 80007e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ea:	2303      	movs	r3, #3
 80007ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ee:	2300      	movs	r3, #0
 80007f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007f2:	2300      	movs	r3, #0
 80007f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007f6:	2300      	movs	r3, #0
 80007f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	2104      	movs	r1, #4
 80007fe:	4618      	mov	r0, r3
 8000800:	f001 fd48 	bl	8002294 <HAL_RCC_ClockConfig>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800080a:	f000 f97d 	bl	8000b08 <Error_Handler>
  }
}
 800080e:	bf00      	nop
 8000810:	3750      	adds	r7, #80	; 0x50
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
	...

08000818 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b090      	sub	sp, #64	; 0x40
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800081e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	605a      	str	r2, [r3, #4]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800082c:	f107 031c 	add.w	r3, r7, #28
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
 8000834:	605a      	str	r2, [r3, #4]
 8000836:	609a      	str	r2, [r3, #8]
 8000838:	60da      	str	r2, [r3, #12]
 800083a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800083c:	f107 030c 	add.w	r3, r7, #12
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
 8000844:	605a      	str	r2, [r3, #4]
 8000846:	609a      	str	r2, [r3, #8]
 8000848:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800084a:	463b      	mov	r3, r7
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000854:	4b3d      	ldr	r3, [pc, #244]	; (800094c <MX_TIM3_Init+0x134>)
 8000856:	4a3e      	ldr	r2, [pc, #248]	; (8000950 <MX_TIM3_Init+0x138>)
 8000858:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 170-1;
 800085a:	4b3c      	ldr	r3, [pc, #240]	; (800094c <MX_TIM3_Init+0x134>)
 800085c:	22a9      	movs	r2, #169	; 0xa9
 800085e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000860:	4b3a      	ldr	r3, [pc, #232]	; (800094c <MX_TIM3_Init+0x134>)
 8000862:	2200      	movs	r2, #0
 8000864:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000866:	4b39      	ldr	r3, [pc, #228]	; (800094c <MX_TIM3_Init+0x134>)
 8000868:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800086c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800086e:	4b37      	ldr	r3, [pc, #220]	; (800094c <MX_TIM3_Init+0x134>)
 8000870:	2200      	movs	r2, #0
 8000872:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000874:	4b35      	ldr	r3, [pc, #212]	; (800094c <MX_TIM3_Init+0x134>)
 8000876:	2200      	movs	r2, #0
 8000878:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800087a:	4834      	ldr	r0, [pc, #208]	; (800094c <MX_TIM3_Init+0x134>)
 800087c:	f002 f916 	bl	8002aac <HAL_TIM_Base_Init>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8000886:	f000 f93f 	bl	8000b08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800088a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800088e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000890:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000894:	4619      	mov	r1, r3
 8000896:	482d      	ldr	r0, [pc, #180]	; (800094c <MX_TIM3_Init+0x134>)
 8000898:	f002 fe5a 	bl	8003550 <HAL_TIM_ConfigClockSource>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80008a2:	f000 f931 	bl	8000b08 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80008a6:	4829      	ldr	r0, [pc, #164]	; (800094c <MX_TIM3_Init+0x134>)
 80008a8:	f002 f957 	bl	8002b5a <HAL_TIM_IC_Init>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80008b2:	f000 f929 	bl	8000b08 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80008b6:	2304      	movs	r3, #4
 80008b8:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80008ba:	2350      	movs	r3, #80	; 0x50
 80008bc:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80008be:	2300      	movs	r3, #0
 80008c0:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80008c2:	2300      	movs	r3, #0
 80008c4:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 80008c6:	2300      	movs	r3, #0
 80008c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80008ca:	f107 031c 	add.w	r3, r7, #28
 80008ce:	4619      	mov	r1, r3
 80008d0:	481e      	ldr	r0, [pc, #120]	; (800094c <MX_TIM3_Init+0x134>)
 80008d2:	f002 ff37 	bl	8003744 <HAL_TIM_SlaveConfigSynchro>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 80008dc:	f000 f914 	bl	8000b08 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80008e0:	2300      	movs	r3, #0
 80008e2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80008e4:	2301      	movs	r3, #1
 80008e6:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80008e8:	2300      	movs	r3, #0
 80008ea:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80008f0:	f107 030c 	add.w	r3, r7, #12
 80008f4:	2200      	movs	r2, #0
 80008f6:	4619      	mov	r1, r3
 80008f8:	4814      	ldr	r0, [pc, #80]	; (800094c <MX_TIM3_Init+0x134>)
 80008fa:	f002 fd8d 	bl	8003418 <HAL_TIM_IC_ConfigChannel>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8000904:	f000 f900 	bl	8000b08 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000908:	2302      	movs	r3, #2
 800090a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800090c:	2302      	movs	r3, #2
 800090e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000910:	f107 030c 	add.w	r3, r7, #12
 8000914:	2204      	movs	r2, #4
 8000916:	4619      	mov	r1, r3
 8000918:	480c      	ldr	r0, [pc, #48]	; (800094c <MX_TIM3_Init+0x134>)
 800091a:	f002 fd7d 	bl	8003418 <HAL_TIM_IC_ConfigChannel>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_TIM3_Init+0x110>
  {
    Error_Handler();
 8000924:	f000 f8f0 	bl	8000b08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000928:	2300      	movs	r3, #0
 800092a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800092c:	2300      	movs	r3, #0
 800092e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000930:	463b      	mov	r3, r7
 8000932:	4619      	mov	r1, r3
 8000934:	4805      	ldr	r0, [pc, #20]	; (800094c <MX_TIM3_Init+0x134>)
 8000936:	f003 fb87 	bl	8004048 <HAL_TIMEx_MasterConfigSynchronization>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_TIM3_Init+0x12c>
  {
    Error_Handler();
 8000940:	f000 f8e2 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000944:	bf00      	nop
 8000946:	3740      	adds	r7, #64	; 0x40
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	2000008c 	.word	0x2000008c
 8000950:	40000400 	.word	0x40000400

08000954 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000958:	4b22      	ldr	r3, [pc, #136]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 800095a:	4a23      	ldr	r2, [pc, #140]	; (80009e8 <MX_USART1_UART_Init+0x94>)
 800095c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800095e:	4b21      	ldr	r3, [pc, #132]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 8000960:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000964:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000966:	4b1f      	ldr	r3, [pc, #124]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800096c:	4b1d      	ldr	r3, [pc, #116]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 800096e:	2200      	movs	r2, #0
 8000970:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000972:	4b1c      	ldr	r3, [pc, #112]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 8000974:	2200      	movs	r2, #0
 8000976:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000978:	4b1a      	ldr	r3, [pc, #104]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 800097a:	220c      	movs	r2, #12
 800097c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800097e:	4b19      	ldr	r3, [pc, #100]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 8000980:	2200      	movs	r2, #0
 8000982:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000984:	4b17      	ldr	r3, [pc, #92]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 8000986:	2200      	movs	r2, #0
 8000988:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800098a:	4b16      	ldr	r3, [pc, #88]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 800098c:	2200      	movs	r2, #0
 800098e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000990:	4b14      	ldr	r3, [pc, #80]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 8000992:	2200      	movs	r2, #0
 8000994:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000996:	4b13      	ldr	r3, [pc, #76]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 8000998:	2200      	movs	r2, #0
 800099a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800099c:	4811      	ldr	r0, [pc, #68]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 800099e:	f003 fbd5 	bl	800414c <HAL_UART_Init>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80009a8:	f000 f8ae 	bl	8000b08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ac:	2100      	movs	r1, #0
 80009ae:	480d      	ldr	r0, [pc, #52]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 80009b0:	f004 f940 	bl	8004c34 <HAL_UARTEx_SetTxFifoThreshold>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80009ba:	f000 f8a5 	bl	8000b08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009be:	2100      	movs	r1, #0
 80009c0:	4808      	ldr	r0, [pc, #32]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 80009c2:	f004 f975 	bl	8004cb0 <HAL_UARTEx_SetRxFifoThreshold>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80009cc:	f000 f89c 	bl	8000b08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80009d0:	4804      	ldr	r0, [pc, #16]	; (80009e4 <MX_USART1_UART_Init+0x90>)
 80009d2:	f004 f8f6 	bl	8004bc2 <HAL_UARTEx_DisableFifoMode>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80009dc:	f000 f894 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009e0:	bf00      	nop
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20000138 	.word	0x20000138
 80009e8:	40013800 	.word	0x40013800

080009ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80009f2:	4b12      	ldr	r3, [pc, #72]	; (8000a3c <MX_DMA_Init+0x50>)
 80009f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80009f6:	4a11      	ldr	r2, [pc, #68]	; (8000a3c <MX_DMA_Init+0x50>)
 80009f8:	f043 0304 	orr.w	r3, r3, #4
 80009fc:	6493      	str	r3, [r2, #72]	; 0x48
 80009fe:	4b0f      	ldr	r3, [pc, #60]	; (8000a3c <MX_DMA_Init+0x50>)
 8000a00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000a02:	f003 0304 	and.w	r3, r3, #4
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a0a:	4b0c      	ldr	r3, [pc, #48]	; (8000a3c <MX_DMA_Init+0x50>)
 8000a0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000a0e:	4a0b      	ldr	r2, [pc, #44]	; (8000a3c <MX_DMA_Init+0x50>)
 8000a10:	f043 0301 	orr.w	r3, r3, #1
 8000a14:	6493      	str	r3, [r2, #72]	; 0x48
 8000a16:	4b09      	ldr	r3, [pc, #36]	; (8000a3c <MX_DMA_Init+0x50>)
 8000a18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	603b      	str	r3, [r7, #0]
 8000a20:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a22:	2200      	movs	r2, #0
 8000a24:	2100      	movs	r1, #0
 8000a26:	200b      	movs	r0, #11
 8000a28:	f000 fbc5 	bl	80011b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000a2c:	200b      	movs	r0, #11
 8000a2e:	f000 fbdc 	bl	80011ea <HAL_NVIC_EnableIRQ>

}
 8000a32:	bf00      	nop
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	40021000 	.word	0x40021000

08000a40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b08a      	sub	sp, #40	; 0x28
 8000a44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a46:	f107 0314 	add.w	r3, r7, #20
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]
 8000a50:	609a      	str	r2, [r3, #8]
 8000a52:	60da      	str	r2, [r3, #12]
 8000a54:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a56:	4b2a      	ldr	r3, [pc, #168]	; (8000b00 <MX_GPIO_Init+0xc0>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a5a:	4a29      	ldr	r2, [pc, #164]	; (8000b00 <MX_GPIO_Init+0xc0>)
 8000a5c:	f043 0304 	orr.w	r3, r3, #4
 8000a60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a62:	4b27      	ldr	r3, [pc, #156]	; (8000b00 <MX_GPIO_Init+0xc0>)
 8000a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a66:	f003 0304 	and.w	r3, r3, #4
 8000a6a:	613b      	str	r3, [r7, #16]
 8000a6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a6e:	4b24      	ldr	r3, [pc, #144]	; (8000b00 <MX_GPIO_Init+0xc0>)
 8000a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a72:	4a23      	ldr	r2, [pc, #140]	; (8000b00 <MX_GPIO_Init+0xc0>)
 8000a74:	f043 0320 	orr.w	r3, r3, #32
 8000a78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a7a:	4b21      	ldr	r3, [pc, #132]	; (8000b00 <MX_GPIO_Init+0xc0>)
 8000a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a7e:	f003 0320 	and.w	r3, r3, #32
 8000a82:	60fb      	str	r3, [r7, #12]
 8000a84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a86:	4b1e      	ldr	r3, [pc, #120]	; (8000b00 <MX_GPIO_Init+0xc0>)
 8000a88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a8a:	4a1d      	ldr	r2, [pc, #116]	; (8000b00 <MX_GPIO_Init+0xc0>)
 8000a8c:	f043 0301 	orr.w	r3, r3, #1
 8000a90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a92:	4b1b      	ldr	r3, [pc, #108]	; (8000b00 <MX_GPIO_Init+0xc0>)
 8000a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a96:	f003 0301 	and.w	r3, r3, #1
 8000a9a:	60bb      	str	r3, [r7, #8]
 8000a9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a9e:	4b18      	ldr	r3, [pc, #96]	; (8000b00 <MX_GPIO_Init+0xc0>)
 8000aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa2:	4a17      	ldr	r2, [pc, #92]	; (8000b00 <MX_GPIO_Init+0xc0>)
 8000aa4:	f043 0302 	orr.w	r3, r3, #2
 8000aa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aaa:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <MX_GPIO_Init+0xc0>)
 8000aac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aae:	f003 0302 	and.w	r3, r3, #2
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2140      	movs	r1, #64	; 0x40
 8000aba:	4812      	ldr	r0, [pc, #72]	; (8000b04 <MX_GPIO_Init+0xc4>)
 8000abc:	f001 f80c 	bl	8001ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000ac0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000aca:	2302      	movs	r3, #2
 8000acc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000ace:	f107 0314 	add.w	r3, r7, #20
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	480b      	ldr	r0, [pc, #44]	; (8000b04 <MX_GPIO_Init+0xc4>)
 8000ad6:	f000 fe7d 	bl	80017d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000ada:	2340      	movs	r3, #64	; 0x40
 8000adc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000aea:	f107 0314 	add.w	r3, r7, #20
 8000aee:	4619      	mov	r1, r3
 8000af0:	4804      	ldr	r0, [pc, #16]	; (8000b04 <MX_GPIO_Init+0xc4>)
 8000af2:	f000 fe6f 	bl	80017d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000af6:	bf00      	nop
 8000af8:	3728      	adds	r7, #40	; 0x28
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40021000 	.word	0x40021000
 8000b04:	48000800 	.word	0x48000800

08000b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b0c:	b672      	cpsid	i
}
 8000b0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b10:	e7fe      	b.n	8000b10 <Error_Handler+0x8>
	...

08000b14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b1a:	4b0f      	ldr	r3, [pc, #60]	; (8000b58 <HAL_MspInit+0x44>)
 8000b1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b1e:	4a0e      	ldr	r2, [pc, #56]	; (8000b58 <HAL_MspInit+0x44>)
 8000b20:	f043 0301 	orr.w	r3, r3, #1
 8000b24:	6613      	str	r3, [r2, #96]	; 0x60
 8000b26:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <HAL_MspInit+0x44>)
 8000b28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b2a:	f003 0301 	and.w	r3, r3, #1
 8000b2e:	607b      	str	r3, [r7, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b32:	4b09      	ldr	r3, [pc, #36]	; (8000b58 <HAL_MspInit+0x44>)
 8000b34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b36:	4a08      	ldr	r2, [pc, #32]	; (8000b58 <HAL_MspInit+0x44>)
 8000b38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b3c:	6593      	str	r3, [r2, #88]	; 0x58
 8000b3e:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <HAL_MspInit+0x44>)
 8000b40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b46:	603b      	str	r3, [r7, #0]
 8000b48:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000b4a:	f001 f881 	bl	8001c50 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40021000 	.word	0x40021000

08000b5c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08a      	sub	sp, #40	; 0x28
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	f107 0314 	add.w	r3, r7, #20
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	605a      	str	r2, [r3, #4]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	60da      	str	r2, [r3, #12]
 8000b72:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a2d      	ldr	r2, [pc, #180]	; (8000c30 <HAL_TIM_Base_MspInit+0xd4>)
 8000b7a:	4293      	cmp	r3, r2
 8000b7c:	d153      	bne.n	8000c26 <HAL_TIM_Base_MspInit+0xca>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b7e:	4b2d      	ldr	r3, [pc, #180]	; (8000c34 <HAL_TIM_Base_MspInit+0xd8>)
 8000b80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b82:	4a2c      	ldr	r2, [pc, #176]	; (8000c34 <HAL_TIM_Base_MspInit+0xd8>)
 8000b84:	f043 0302 	orr.w	r3, r3, #2
 8000b88:	6593      	str	r3, [r2, #88]	; 0x58
 8000b8a:	4b2a      	ldr	r3, [pc, #168]	; (8000c34 <HAL_TIM_Base_MspInit+0xd8>)
 8000b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b8e:	f003 0302 	and.w	r3, r3, #2
 8000b92:	613b      	str	r3, [r7, #16]
 8000b94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b96:	4b27      	ldr	r3, [pc, #156]	; (8000c34 <HAL_TIM_Base_MspInit+0xd8>)
 8000b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b9a:	4a26      	ldr	r2, [pc, #152]	; (8000c34 <HAL_TIM_Base_MspInit+0xd8>)
 8000b9c:	f043 0301 	orr.w	r3, r3, #1
 8000ba0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ba2:	4b24      	ldr	r3, [pc, #144]	; (8000c34 <HAL_TIM_Base_MspInit+0xd8>)
 8000ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ba6:	f003 0301 	and.w	r3, r3, #1
 8000baa:	60fb      	str	r3, [r7, #12]
 8000bac:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = IR_INPUT_Pin;
 8000bae:	2340      	movs	r3, #64	; 0x40
 8000bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(IR_INPUT_GPIO_Port, &GPIO_InitStruct);
 8000bc2:	f107 0314 	add.w	r3, r7, #20
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bcc:	f000 fe02 	bl	80017d4 <HAL_GPIO_Init>

    /* TIM3 DMA Init */
    /* TIM3_CH1 Init */
    hdma_tim3_ch1.Instance = DMA1_Channel1;
 8000bd0:	4b19      	ldr	r3, [pc, #100]	; (8000c38 <HAL_TIM_Base_MspInit+0xdc>)
 8000bd2:	4a1a      	ldr	r2, [pc, #104]	; (8000c3c <HAL_TIM_Base_MspInit+0xe0>)
 8000bd4:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 8000bd6:	4b18      	ldr	r3, [pc, #96]	; (8000c38 <HAL_TIM_Base_MspInit+0xdc>)
 8000bd8:	223d      	movs	r2, #61	; 0x3d
 8000bda:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bdc:	4b16      	ldr	r3, [pc, #88]	; (8000c38 <HAL_TIM_Base_MspInit+0xdc>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000be2:	4b15      	ldr	r3, [pc, #84]	; (8000c38 <HAL_TIM_Base_MspInit+0xdc>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000be8:	4b13      	ldr	r3, [pc, #76]	; (8000c38 <HAL_TIM_Base_MspInit+0xdc>)
 8000bea:	2280      	movs	r2, #128	; 0x80
 8000bec:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000bee:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <HAL_TIM_Base_MspInit+0xdc>)
 8000bf0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bf4:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000bf6:	4b10      	ldr	r3, [pc, #64]	; (8000c38 <HAL_TIM_Base_MspInit+0xdc>)
 8000bf8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000bfc:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	; (8000c38 <HAL_TIM_Base_MspInit+0xdc>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000c04:	4b0c      	ldr	r3, [pc, #48]	; (8000c38 <HAL_TIM_Base_MspInit+0xdc>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 8000c0a:	480b      	ldr	r0, [pc, #44]	; (8000c38 <HAL_TIM_Base_MspInit+0xdc>)
 8000c0c:	f000 fb08 	bl	8001220 <HAL_DMA_Init>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <HAL_TIM_Base_MspInit+0xbe>
    {
      Error_Handler();
 8000c16:	f7ff ff77 	bl	8000b08 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4a06      	ldr	r2, [pc, #24]	; (8000c38 <HAL_TIM_Base_MspInit+0xdc>)
 8000c1e:	625a      	str	r2, [r3, #36]	; 0x24
 8000c20:	4a05      	ldr	r2, [pc, #20]	; (8000c38 <HAL_TIM_Base_MspInit+0xdc>)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6293      	str	r3, [r2, #40]	; 0x28

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000c26:	bf00      	nop
 8000c28:	3728      	adds	r7, #40	; 0x28
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	40000400 	.word	0x40000400
 8000c34:	40021000 	.word	0x40021000
 8000c38:	200000d8 	.word	0x200000d8
 8000c3c:	40020008 	.word	0x40020008

08000c40 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b09c      	sub	sp, #112	; 0x70
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c48:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c58:	f107 0318 	add.w	r3, r7, #24
 8000c5c:	2244      	movs	r2, #68	; 0x44
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4618      	mov	r0, r3
 8000c62:	f004 f8db 	bl	8004e1c <memset>
  if(huart->Instance==USART1)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a2d      	ldr	r2, [pc, #180]	; (8000d20 <HAL_UART_MspInit+0xe0>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d153      	bne.n	8000d18 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000c70:	2301      	movs	r3, #1
 8000c72:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000c74:	2300      	movs	r3, #0
 8000c76:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c78:	f107 0318 	add.w	r3, r7, #24
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f001 fd25 	bl	80026cc <HAL_RCCEx_PeriphCLKConfig>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c88:	f7ff ff3e 	bl	8000b08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c8c:	4b25      	ldr	r3, [pc, #148]	; (8000d24 <HAL_UART_MspInit+0xe4>)
 8000c8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c90:	4a24      	ldr	r2, [pc, #144]	; (8000d24 <HAL_UART_MspInit+0xe4>)
 8000c92:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c96:	6613      	str	r3, [r2, #96]	; 0x60
 8000c98:	4b22      	ldr	r3, [pc, #136]	; (8000d24 <HAL_UART_MspInit+0xe4>)
 8000c9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ca0:	617b      	str	r3, [r7, #20]
 8000ca2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca4:	4b1f      	ldr	r3, [pc, #124]	; (8000d24 <HAL_UART_MspInit+0xe4>)
 8000ca6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ca8:	4a1e      	ldr	r2, [pc, #120]	; (8000d24 <HAL_UART_MspInit+0xe4>)
 8000caa:	f043 0304 	orr.w	r3, r3, #4
 8000cae:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cb0:	4b1c      	ldr	r3, [pc, #112]	; (8000d24 <HAL_UART_MspInit+0xe4>)
 8000cb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cb4:	f003 0304 	and.w	r3, r3, #4
 8000cb8:	613b      	str	r3, [r7, #16]
 8000cba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cbc:	4b19      	ldr	r3, [pc, #100]	; (8000d24 <HAL_UART_MspInit+0xe4>)
 8000cbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cc0:	4a18      	ldr	r2, [pc, #96]	; (8000d24 <HAL_UART_MspInit+0xe4>)
 8000cc2:	f043 0301 	orr.w	r3, r3, #1
 8000cc6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cc8:	4b16      	ldr	r3, [pc, #88]	; (8000d24 <HAL_UART_MspInit+0xe4>)
 8000cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ccc:	f003 0301 	and.w	r3, r3, #1
 8000cd0:	60fb      	str	r3, [r7, #12]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000cd4:	2310      	movs	r3, #16
 8000cd6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ce4:	2307      	movs	r3, #7
 8000ce6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ce8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000cec:	4619      	mov	r1, r3
 8000cee:	480e      	ldr	r0, [pc, #56]	; (8000d28 <HAL_UART_MspInit+0xe8>)
 8000cf0:	f000 fd70 	bl	80017d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000cf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cf8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfa:	2302      	movs	r3, #2
 8000cfc:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d02:	2300      	movs	r3, #0
 8000d04:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d06:	2307      	movs	r3, #7
 8000d08:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000d0e:	4619      	mov	r1, r3
 8000d10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d14:	f000 fd5e 	bl	80017d4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000d18:	bf00      	nop
 8000d1a:	3770      	adds	r7, #112	; 0x70
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	40013800 	.word	0x40013800
 8000d24:	40021000 	.word	0x40021000
 8000d28:	48000800 	.word	0x48000800

08000d2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d30:	e7fe      	b.n	8000d30 <NMI_Handler+0x4>

08000d32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d32:	b480      	push	{r7}
 8000d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d36:	e7fe      	b.n	8000d36 <HardFault_Handler+0x4>

08000d38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d3c:	e7fe      	b.n	8000d3c <MemManage_Handler+0x4>

08000d3e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d3e:	b480      	push	{r7}
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d42:	e7fe      	b.n	8000d42 <BusFault_Handler+0x4>

08000d44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d48:	e7fe      	b.n	8000d48 <UsageFault_Handler+0x4>

08000d4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	46bd      	mov	sp, r7
 8000d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d56:	4770      	bx	lr

08000d58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr

08000d66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr

08000d74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d78:	f000 f924 	bl	8000fc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d7c:	bf00      	nop
 8000d7e:	bd80      	pop	{r7, pc}

08000d80 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

	DMA1_Channel1_IRQ(&hdma_tim3_ch1);
 8000d84:	4803      	ldr	r0, [pc, #12]	; (8000d94 <DMA1_Channel1_IRQHandler+0x14>)
 8000d86:	f7ff fc61 	bl	800064c <DMA1_Channel1_IRQ>

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 8000d8a:	4802      	ldr	r0, [pc, #8]	; (8000d94 <DMA1_Channel1_IRQHandler+0x14>)
 8000d8c:	f000 fbd2 	bl	8001534 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	200000d8 	.word	0x200000d8

08000d98 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	60f8      	str	r0, [r7, #12]
 8000da0:	60b9      	str	r1, [r7, #8]
 8000da2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000da4:	2300      	movs	r3, #0
 8000da6:	617b      	str	r3, [r7, #20]
 8000da8:	e00a      	b.n	8000dc0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000daa:	f3af 8000 	nop.w
 8000dae:	4601      	mov	r1, r0
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	1c5a      	adds	r2, r3, #1
 8000db4:	60ba      	str	r2, [r7, #8]
 8000db6:	b2ca      	uxtb	r2, r1
 8000db8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000dba:	697b      	ldr	r3, [r7, #20]
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	617b      	str	r3, [r7, #20]
 8000dc0:	697a      	ldr	r2, [r7, #20]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	429a      	cmp	r2, r3
 8000dc6:	dbf0      	blt.n	8000daa <_read+0x12>
  }

  return len;
 8000dc8:	687b      	ldr	r3, [r7, #4]
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3718      	adds	r7, #24
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000dd2:	b480      	push	{r7}
 8000dd4:	b083      	sub	sp, #12
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	370c      	adds	r7, #12
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr

08000dea <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dea:	b480      	push	{r7}
 8000dec:	b083      	sub	sp, #12
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
 8000df2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000dfa:	605a      	str	r2, [r3, #4]
  return 0;
 8000dfc:	2300      	movs	r3, #0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	370c      	adds	r7, #12
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr

08000e0a <_isatty>:

int _isatty(int file)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	b083      	sub	sp, #12
 8000e0e:	af00      	add	r7, sp, #0
 8000e10:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e12:	2301      	movs	r3, #1
}
 8000e14:	4618      	mov	r0, r3
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr

08000e20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e2c:	2300      	movs	r3, #0
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3714      	adds	r7, #20
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
	...

08000e3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b086      	sub	sp, #24
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e44:	4a14      	ldr	r2, [pc, #80]	; (8000e98 <_sbrk+0x5c>)
 8000e46:	4b15      	ldr	r3, [pc, #84]	; (8000e9c <_sbrk+0x60>)
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e4c:	697b      	ldr	r3, [r7, #20]
 8000e4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e50:	4b13      	ldr	r3, [pc, #76]	; (8000ea0 <_sbrk+0x64>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d102      	bne.n	8000e5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e58:	4b11      	ldr	r3, [pc, #68]	; (8000ea0 <_sbrk+0x64>)
 8000e5a:	4a12      	ldr	r2, [pc, #72]	; (8000ea4 <_sbrk+0x68>)
 8000e5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e5e:	4b10      	ldr	r3, [pc, #64]	; (8000ea0 <_sbrk+0x64>)
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4413      	add	r3, r2
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d207      	bcs.n	8000e7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e6c:	f003 ffac 	bl	8004dc8 <__errno>
 8000e70:	4603      	mov	r3, r0
 8000e72:	220c      	movs	r2, #12
 8000e74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e7a:	e009      	b.n	8000e90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e7c:	4b08      	ldr	r3, [pc, #32]	; (8000ea0 <_sbrk+0x64>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e82:	4b07      	ldr	r3, [pc, #28]	; (8000ea0 <_sbrk+0x64>)
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4413      	add	r3, r2
 8000e8a:	4a05      	ldr	r2, [pc, #20]	; (8000ea0 <_sbrk+0x64>)
 8000e8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e8e:	68fb      	ldr	r3, [r7, #12]
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	3718      	adds	r7, #24
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	20008000 	.word	0x20008000
 8000e9c:	00000400 	.word	0x00000400
 8000ea0:	20000250 	.word	0x20000250
 8000ea4:	20000268 	.word	0x20000268

08000ea8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000eac:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <SystemInit+0x20>)
 8000eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000eb2:	4a05      	ldr	r2, [pc, #20]	; (8000ec8 <SystemInit+0x20>)
 8000eb4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000eb8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ebc:	bf00      	nop
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	e000ed00 	.word	0xe000ed00

08000ecc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ecc:	480d      	ldr	r0, [pc, #52]	; (8000f04 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ece:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ed0:	f7ff ffea 	bl	8000ea8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ed4:	480c      	ldr	r0, [pc, #48]	; (8000f08 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ed6:	490d      	ldr	r1, [pc, #52]	; (8000f0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ed8:	4a0d      	ldr	r2, [pc, #52]	; (8000f10 <LoopForever+0xe>)
  movs r3, #0
 8000eda:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000edc:	e002      	b.n	8000ee4 <LoopCopyDataInit>

08000ede <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ede:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ee0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ee2:	3304      	adds	r3, #4

08000ee4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ee4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ee6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ee8:	d3f9      	bcc.n	8000ede <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eea:	4a0a      	ldr	r2, [pc, #40]	; (8000f14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000eec:	4c0a      	ldr	r4, [pc, #40]	; (8000f18 <LoopForever+0x16>)
  movs r3, #0
 8000eee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ef0:	e001      	b.n	8000ef6 <LoopFillZerobss>

08000ef2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ef2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ef4:	3204      	adds	r2, #4

08000ef6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ef6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ef8:	d3fb      	bcc.n	8000ef2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000efa:	f003 ff6b 	bl	8004dd4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000efe:	f7ff fc23 	bl	8000748 <main>

08000f02 <LoopForever>:

LoopForever:
    b LoopForever
 8000f02:	e7fe      	b.n	8000f02 <LoopForever>
  ldr   r0, =_estack
 8000f04:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000f08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f0c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000f10:	08005e54 	.word	0x08005e54
  ldr r2, =_sbss
 8000f14:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000f18:	20000268 	.word	0x20000268

08000f1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f1c:	e7fe      	b.n	8000f1c <ADC1_2_IRQHandler>

08000f1e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b082      	sub	sp, #8
 8000f22:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f24:	2300      	movs	r3, #0
 8000f26:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f28:	2003      	movs	r0, #3
 8000f2a:	f000 f939 	bl	80011a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f2e:	200f      	movs	r0, #15
 8000f30:	f000 f80e 	bl	8000f50 <HAL_InitTick>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d002      	beq.n	8000f40 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	71fb      	strb	r3, [r7, #7]
 8000f3e:	e001      	b.n	8000f44 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f40:	f7ff fde8 	bl	8000b14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f44:	79fb      	ldrb	r3, [r7, #7]

}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000f5c:	4b16      	ldr	r3, [pc, #88]	; (8000fb8 <HAL_InitTick+0x68>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d022      	beq.n	8000faa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000f64:	4b15      	ldr	r3, [pc, #84]	; (8000fbc <HAL_InitTick+0x6c>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	4b13      	ldr	r3, [pc, #76]	; (8000fb8 <HAL_InitTick+0x68>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f70:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f000 f944 	bl	8001206 <HAL_SYSTICK_Config>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d10f      	bne.n	8000fa4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2b0f      	cmp	r3, #15
 8000f88:	d809      	bhi.n	8000f9e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	6879      	ldr	r1, [r7, #4]
 8000f8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f92:	f000 f910 	bl	80011b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f96:	4a0a      	ldr	r2, [pc, #40]	; (8000fc0 <HAL_InitTick+0x70>)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6013      	str	r3, [r2, #0]
 8000f9c:	e007      	b.n	8000fae <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	73fb      	strb	r3, [r7, #15]
 8000fa2:	e004      	b.n	8000fae <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	73fb      	strb	r3, [r7, #15]
 8000fa8:	e001      	b.n	8000fae <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000faa:	2301      	movs	r3, #1
 8000fac:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3710      	adds	r7, #16
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	20000008 	.word	0x20000008
 8000fbc:	20000000 	.word	0x20000000
 8000fc0:	20000004 	.word	0x20000004

08000fc4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fc8:	4b05      	ldr	r3, [pc, #20]	; (8000fe0 <HAL_IncTick+0x1c>)
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <HAL_IncTick+0x20>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	4a03      	ldr	r2, [pc, #12]	; (8000fe0 <HAL_IncTick+0x1c>)
 8000fd4:	6013      	str	r3, [r2, #0]
}
 8000fd6:	bf00      	nop
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	20000254 	.word	0x20000254
 8000fe4:	20000008 	.word	0x20000008

08000fe8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0
  return uwTick;
 8000fec:	4b03      	ldr	r3, [pc, #12]	; (8000ffc <HAL_GetTick+0x14>)
 8000fee:	681b      	ldr	r3, [r3, #0]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	20000254 	.word	0x20000254

08001000 <__NVIC_SetPriorityGrouping>:
{
 8001000:	b480      	push	{r7}
 8001002:	b085      	sub	sp, #20
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	f003 0307 	and.w	r3, r3, #7
 800100e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001010:	4b0c      	ldr	r3, [pc, #48]	; (8001044 <__NVIC_SetPriorityGrouping+0x44>)
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001016:	68ba      	ldr	r2, [r7, #8]
 8001018:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800101c:	4013      	ands	r3, r2
 800101e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001028:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800102c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001030:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001032:	4a04      	ldr	r2, [pc, #16]	; (8001044 <__NVIC_SetPriorityGrouping+0x44>)
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	60d3      	str	r3, [r2, #12]
}
 8001038:	bf00      	nop
 800103a:	3714      	adds	r7, #20
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	e000ed00 	.word	0xe000ed00

08001048 <__NVIC_GetPriorityGrouping>:
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800104c:	4b04      	ldr	r3, [pc, #16]	; (8001060 <__NVIC_GetPriorityGrouping+0x18>)
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	0a1b      	lsrs	r3, r3, #8
 8001052:	f003 0307 	and.w	r3, r3, #7
}
 8001056:	4618      	mov	r0, r3
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	e000ed00 	.word	0xe000ed00

08001064 <__NVIC_EnableIRQ>:
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	4603      	mov	r3, r0
 800106c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800106e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001072:	2b00      	cmp	r3, #0
 8001074:	db0b      	blt.n	800108e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	f003 021f 	and.w	r2, r3, #31
 800107c:	4907      	ldr	r1, [pc, #28]	; (800109c <__NVIC_EnableIRQ+0x38>)
 800107e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001082:	095b      	lsrs	r3, r3, #5
 8001084:	2001      	movs	r0, #1
 8001086:	fa00 f202 	lsl.w	r2, r0, r2
 800108a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800108e:	bf00      	nop
 8001090:	370c      	adds	r7, #12
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	e000e100 	.word	0xe000e100

080010a0 <__NVIC_SetPriority>:
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	4603      	mov	r3, r0
 80010a8:	6039      	str	r1, [r7, #0]
 80010aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	db0a      	blt.n	80010ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	b2da      	uxtb	r2, r3
 80010b8:	490c      	ldr	r1, [pc, #48]	; (80010ec <__NVIC_SetPriority+0x4c>)
 80010ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010be:	0112      	lsls	r2, r2, #4
 80010c0:	b2d2      	uxtb	r2, r2
 80010c2:	440b      	add	r3, r1
 80010c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80010c8:	e00a      	b.n	80010e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	b2da      	uxtb	r2, r3
 80010ce:	4908      	ldr	r1, [pc, #32]	; (80010f0 <__NVIC_SetPriority+0x50>)
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	f003 030f 	and.w	r3, r3, #15
 80010d6:	3b04      	subs	r3, #4
 80010d8:	0112      	lsls	r2, r2, #4
 80010da:	b2d2      	uxtb	r2, r2
 80010dc:	440b      	add	r3, r1
 80010de:	761a      	strb	r2, [r3, #24]
}
 80010e0:	bf00      	nop
 80010e2:	370c      	adds	r7, #12
 80010e4:	46bd      	mov	sp, r7
 80010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ea:	4770      	bx	lr
 80010ec:	e000e100 	.word	0xe000e100
 80010f0:	e000ed00 	.word	0xe000ed00

080010f4 <NVIC_EncodePriority>:
{
 80010f4:	b480      	push	{r7}
 80010f6:	b089      	sub	sp, #36	; 0x24
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	60f8      	str	r0, [r7, #12]
 80010fc:	60b9      	str	r1, [r7, #8]
 80010fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	f003 0307 	and.w	r3, r3, #7
 8001106:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	f1c3 0307 	rsb	r3, r3, #7
 800110e:	2b04      	cmp	r3, #4
 8001110:	bf28      	it	cs
 8001112:	2304      	movcs	r3, #4
 8001114:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	3304      	adds	r3, #4
 800111a:	2b06      	cmp	r3, #6
 800111c:	d902      	bls.n	8001124 <NVIC_EncodePriority+0x30>
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	3b03      	subs	r3, #3
 8001122:	e000      	b.n	8001126 <NVIC_EncodePriority+0x32>
 8001124:	2300      	movs	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001128:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800112c:	69bb      	ldr	r3, [r7, #24]
 800112e:	fa02 f303 	lsl.w	r3, r2, r3
 8001132:	43da      	mvns	r2, r3
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	401a      	ands	r2, r3
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800113c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	fa01 f303 	lsl.w	r3, r1, r3
 8001146:	43d9      	mvns	r1, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800114c:	4313      	orrs	r3, r2
}
 800114e:	4618      	mov	r0, r3
 8001150:	3724      	adds	r7, #36	; 0x24
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
	...

0800115c <SysTick_Config>:
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	3b01      	subs	r3, #1
 8001168:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800116c:	d301      	bcc.n	8001172 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800116e:	2301      	movs	r3, #1
 8001170:	e00f      	b.n	8001192 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001172:	4a0a      	ldr	r2, [pc, #40]	; (800119c <SysTick_Config+0x40>)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	3b01      	subs	r3, #1
 8001178:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800117a:	210f      	movs	r1, #15
 800117c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001180:	f7ff ff8e 	bl	80010a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001184:	4b05      	ldr	r3, [pc, #20]	; (800119c <SysTick_Config+0x40>)
 8001186:	2200      	movs	r2, #0
 8001188:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800118a:	4b04      	ldr	r3, [pc, #16]	; (800119c <SysTick_Config+0x40>)
 800118c:	2207      	movs	r2, #7
 800118e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001190:	2300      	movs	r3, #0
}
 8001192:	4618      	mov	r0, r3
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	e000e010 	.word	0xe000e010

080011a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f7ff ff29 	bl	8001000 <__NVIC_SetPriorityGrouping>
}
 80011ae:	bf00      	nop
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b086      	sub	sp, #24
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	4603      	mov	r3, r0
 80011be:	60b9      	str	r1, [r7, #8]
 80011c0:	607a      	str	r2, [r7, #4]
 80011c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011c4:	f7ff ff40 	bl	8001048 <__NVIC_GetPriorityGrouping>
 80011c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	68b9      	ldr	r1, [r7, #8]
 80011ce:	6978      	ldr	r0, [r7, #20]
 80011d0:	f7ff ff90 	bl	80010f4 <NVIC_EncodePriority>
 80011d4:	4602      	mov	r2, r0
 80011d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011da:	4611      	mov	r1, r2
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff ff5f 	bl	80010a0 <__NVIC_SetPriority>
}
 80011e2:	bf00      	nop
 80011e4:	3718      	adds	r7, #24
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}

080011ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	4603      	mov	r3, r0
 80011f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff ff33 	bl	8001064 <__NVIC_EnableIRQ>
}
 80011fe:	bf00      	nop
 8001200:	3708      	adds	r7, #8
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	b082      	sub	sp, #8
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f7ff ffa4 	bl	800115c <SysTick_Config>
 8001214:	4603      	mov	r3, r0
}
 8001216:	4618      	mov	r0, r3
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
	...

08001220 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b084      	sub	sp, #16
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d101      	bne.n	8001232 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e08d      	b.n	800134e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	461a      	mov	r2, r3
 8001238:	4b47      	ldr	r3, [pc, #284]	; (8001358 <HAL_DMA_Init+0x138>)
 800123a:	429a      	cmp	r2, r3
 800123c:	d80f      	bhi.n	800125e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	461a      	mov	r2, r3
 8001244:	4b45      	ldr	r3, [pc, #276]	; (800135c <HAL_DMA_Init+0x13c>)
 8001246:	4413      	add	r3, r2
 8001248:	4a45      	ldr	r2, [pc, #276]	; (8001360 <HAL_DMA_Init+0x140>)
 800124a:	fba2 2303 	umull	r2, r3, r2, r3
 800124e:	091b      	lsrs	r3, r3, #4
 8001250:	009a      	lsls	r2, r3, #2
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4a42      	ldr	r2, [pc, #264]	; (8001364 <HAL_DMA_Init+0x144>)
 800125a:	641a      	str	r2, [r3, #64]	; 0x40
 800125c:	e00e      	b.n	800127c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	461a      	mov	r2, r3
 8001264:	4b40      	ldr	r3, [pc, #256]	; (8001368 <HAL_DMA_Init+0x148>)
 8001266:	4413      	add	r3, r2
 8001268:	4a3d      	ldr	r2, [pc, #244]	; (8001360 <HAL_DMA_Init+0x140>)
 800126a:	fba2 2303 	umull	r2, r3, r2, r3
 800126e:	091b      	lsrs	r3, r3, #4
 8001270:	009a      	lsls	r2, r3, #2
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a3c      	ldr	r2, [pc, #240]	; (800136c <HAL_DMA_Init+0x14c>)
 800127a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2202      	movs	r2, #2
 8001280:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001296:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80012a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	691b      	ldr	r3, [r3, #16]
 80012a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	699b      	ldr	r3, [r3, #24]
 80012b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012b8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6a1b      	ldr	r3, [r3, #32]
 80012be:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80012c0:	68fa      	ldr	r2, [r7, #12]
 80012c2:	4313      	orrs	r3, r2
 80012c4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	68fa      	ldr	r2, [r7, #12]
 80012cc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f000 fa1e 	bl	8001710 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80012dc:	d102      	bne.n	80012e4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2200      	movs	r2, #0
 80012e2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685a      	ldr	r2, [r3, #4]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012ec:	b2d2      	uxtb	r2, r2
 80012ee:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f4:	687a      	ldr	r2, [r7, #4]
 80012f6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80012f8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d010      	beq.n	8001324 <HAL_DMA_Init+0x104>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	2b04      	cmp	r3, #4
 8001308:	d80c      	bhi.n	8001324 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f000 fa3e 	bl	800178c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	e008      	b.n	8001336 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2200      	movs	r2, #0
 8001328:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2200      	movs	r2, #0
 800132e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2200      	movs	r2, #0
 8001334:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2200      	movs	r2, #0
 800133a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2201      	movs	r2, #1
 8001340:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2200      	movs	r2, #0
 8001348:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40020407 	.word	0x40020407
 800135c:	bffdfff8 	.word	0xbffdfff8
 8001360:	cccccccd 	.word	0xcccccccd
 8001364:	40020000 	.word	0x40020000
 8001368:	bffdfbf8 	.word	0xbffdfbf8
 800136c:	40020400 	.word	0x40020400

08001370 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	607a      	str	r2, [r7, #4]
 800137c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800137e:	2300      	movs	r3, #0
 8001380:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001388:	2b01      	cmp	r3, #1
 800138a:	d101      	bne.n	8001390 <HAL_DMA_Start_IT+0x20>
 800138c:	2302      	movs	r3, #2
 800138e:	e066      	b.n	800145e <HAL_DMA_Start_IT+0xee>
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2201      	movs	r2, #1
 8001394:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d155      	bne.n	8001450 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2202      	movs	r2, #2
 80013a8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	2200      	movs	r2, #0
 80013b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	681a      	ldr	r2, [r3, #0]
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f022 0201 	bic.w	r2, r2, #1
 80013c0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	68b9      	ldr	r1, [r7, #8]
 80013c8:	68f8      	ldr	r0, [r7, #12]
 80013ca:	f000 f962 	bl	8001692 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d008      	beq.n	80013e8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f042 020e 	orr.w	r2, r2, #14
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	e00f      	b.n	8001408 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f022 0204 	bic.w	r2, r2, #4
 80013f6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f042 020a 	orr.w	r2, r2, #10
 8001406:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d007      	beq.n	8001426 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001420:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001424:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800142a:	2b00      	cmp	r3, #0
 800142c:	d007      	beq.n	800143e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001432:	681a      	ldr	r2, [r3, #0]
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001438:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800143c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f042 0201 	orr.w	r2, r2, #1
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	e005      	b.n	800145c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2200      	movs	r2, #0
 8001454:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001458:	2302      	movs	r3, #2
 800145a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800145c:	7dfb      	ldrb	r3, [r7, #23]
}
 800145e:	4618      	mov	r0, r3
 8001460:	3718      	adds	r7, #24
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b084      	sub	sp, #16
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800146e:	2300      	movs	r3, #0
 8001470:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2b02      	cmp	r3, #2
 800147c:	d00d      	beq.n	800149a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2204      	movs	r2, #4
 8001482:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	2201      	movs	r2, #1
 8001488:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2200      	movs	r2, #0
 8001490:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	73fb      	strb	r3, [r7, #15]
 8001498:	e047      	b.n	800152a <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f022 020e 	bic.w	r2, r2, #14
 80014a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f022 0201 	bic.w	r2, r2, #1
 80014b8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ce:	f003 021f 	and.w	r2, r3, #31
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d6:	2101      	movs	r1, #1
 80014d8:	fa01 f202 	lsl.w	r2, r1, r2
 80014dc:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80014e6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d00c      	beq.n	800150a <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014fe:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001508:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2201      	movs	r2, #1
 800150e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2200      	movs	r2, #0
 8001516:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800151e:	2b00      	cmp	r3, #0
 8001520:	d003      	beq.n	800152a <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	4798      	blx	r3
    }
  }
  return status;
 800152a:	7bfb      	ldrb	r3, [r7, #15]
}
 800152c:	4618      	mov	r0, r3
 800152e:	3710      	adds	r7, #16
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}

08001534 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001550:	f003 031f 	and.w	r3, r3, #31
 8001554:	2204      	movs	r2, #4
 8001556:	409a      	lsls	r2, r3
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	4013      	ands	r3, r2
 800155c:	2b00      	cmp	r3, #0
 800155e:	d026      	beq.n	80015ae <HAL_DMA_IRQHandler+0x7a>
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	f003 0304 	and.w	r3, r3, #4
 8001566:	2b00      	cmp	r3, #0
 8001568:	d021      	beq.n	80015ae <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f003 0320 	and.w	r3, r3, #32
 8001574:	2b00      	cmp	r3, #0
 8001576:	d107      	bne.n	8001588 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f022 0204 	bic.w	r2, r2, #4
 8001586:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800158c:	f003 021f 	and.w	r2, r3, #31
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001594:	2104      	movs	r1, #4
 8001596:	fa01 f202 	lsl.w	r2, r1, r2
 800159a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d071      	beq.n	8001688 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80015ac:	e06c      	b.n	8001688 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015b2:	f003 031f 	and.w	r3, r3, #31
 80015b6:	2202      	movs	r2, #2
 80015b8:	409a      	lsls	r2, r3
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	4013      	ands	r3, r2
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d02e      	beq.n	8001620 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	f003 0302 	and.w	r3, r3, #2
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d029      	beq.n	8001620 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0320 	and.w	r3, r3, #32
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d10b      	bne.n	80015f2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f022 020a 	bic.w	r2, r2, #10
 80015e8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2201      	movs	r2, #1
 80015ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015f6:	f003 021f 	and.w	r2, r3, #31
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fe:	2102      	movs	r1, #2
 8001600:	fa01 f202 	lsl.w	r2, r1, r2
 8001604:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001612:	2b00      	cmp	r3, #0
 8001614:	d038      	beq.n	8001688 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800161e:	e033      	b.n	8001688 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001624:	f003 031f 	and.w	r3, r3, #31
 8001628:	2208      	movs	r2, #8
 800162a:	409a      	lsls	r2, r3
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	4013      	ands	r3, r2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d02a      	beq.n	800168a <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	f003 0308 	and.w	r3, r3, #8
 800163a:	2b00      	cmp	r3, #0
 800163c:	d025      	beq.n	800168a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f022 020e 	bic.w	r2, r2, #14
 800164c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001652:	f003 021f 	and.w	r2, r3, #31
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	2101      	movs	r1, #1
 800165c:	fa01 f202 	lsl.w	r2, r1, r2
 8001660:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2201      	movs	r2, #1
 8001666:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2201      	movs	r2, #1
 800166c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2200      	movs	r2, #0
 8001674:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800167c:	2b00      	cmp	r3, #0
 800167e:	d004      	beq.n	800168a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001688:	bf00      	nop
 800168a:	bf00      	nop
}
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001692:	b480      	push	{r7}
 8001694:	b085      	sub	sp, #20
 8001696:	af00      	add	r7, sp, #0
 8001698:	60f8      	str	r0, [r7, #12]
 800169a:	60b9      	str	r1, [r7, #8]
 800169c:	607a      	str	r2, [r7, #4]
 800169e:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016a4:	68fa      	ldr	r2, [r7, #12]
 80016a6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80016a8:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d004      	beq.n	80016bc <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80016ba:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c0:	f003 021f 	and.w	r2, r3, #31
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c8:	2101      	movs	r1, #1
 80016ca:	fa01 f202 	lsl.w	r2, r1, r2
 80016ce:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	683a      	ldr	r2, [r7, #0]
 80016d6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	2b10      	cmp	r3, #16
 80016de:	d108      	bne.n	80016f2 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	68ba      	ldr	r2, [r7, #8]
 80016ee:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80016f0:	e007      	b.n	8001702 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	68ba      	ldr	r2, [r7, #8]
 80016f8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	60da      	str	r2, [r3, #12]
}
 8001702:	bf00      	nop
 8001704:	3714      	adds	r7, #20
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
	...

08001710 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001710:	b480      	push	{r7}
 8001712:	b087      	sub	sp, #28
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	461a      	mov	r2, r3
 800171e:	4b16      	ldr	r3, [pc, #88]	; (8001778 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001720:	429a      	cmp	r2, r3
 8001722:	d802      	bhi.n	800172a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001724:	4b15      	ldr	r3, [pc, #84]	; (800177c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	e001      	b.n	800172e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800172a:	4b15      	ldr	r3, [pc, #84]	; (8001780 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800172c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	b2db      	uxtb	r3, r3
 8001738:	3b08      	subs	r3, #8
 800173a:	4a12      	ldr	r2, [pc, #72]	; (8001784 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800173c:	fba2 2303 	umull	r2, r3, r2, r3
 8001740:	091b      	lsrs	r3, r3, #4
 8001742:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001748:	089b      	lsrs	r3, r3, #2
 800174a:	009a      	lsls	r2, r3, #2
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	4413      	add	r3, r2
 8001750:	461a      	mov	r2, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a0b      	ldr	r2, [pc, #44]	; (8001788 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800175a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f003 031f 	and.w	r3, r3, #31
 8001762:	2201      	movs	r2, #1
 8001764:	409a      	lsls	r2, r3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	651a      	str	r2, [r3, #80]	; 0x50
}
 800176a:	bf00      	nop
 800176c:	371c      	adds	r7, #28
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	40020407 	.word	0x40020407
 800177c:	40020800 	.word	0x40020800
 8001780:	40020820 	.word	0x40020820
 8001784:	cccccccd 	.word	0xcccccccd
 8001788:	40020880 	.word	0x40020880

0800178c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800178c:	b480      	push	{r7}
 800178e:	b085      	sub	sp, #20
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	b2db      	uxtb	r3, r3
 800179a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800179c:	68fa      	ldr	r2, [r7, #12]
 800179e:	4b0b      	ldr	r3, [pc, #44]	; (80017cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80017a0:	4413      	add	r3, r2
 80017a2:	009b      	lsls	r3, r3, #2
 80017a4:	461a      	mov	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a08      	ldr	r2, [pc, #32]	; (80017d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80017ae:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	3b01      	subs	r3, #1
 80017b4:	f003 031f 	and.w	r3, r3, #31
 80017b8:	2201      	movs	r2, #1
 80017ba:	409a      	lsls	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80017c0:	bf00      	nop
 80017c2:	3714      	adds	r7, #20
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr
 80017cc:	1000823f 	.word	0x1000823f
 80017d0:	40020940 	.word	0x40020940

080017d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b087      	sub	sp, #28
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017de:	2300      	movs	r3, #0
 80017e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80017e2:	e15a      	b.n	8001a9a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	2101      	movs	r1, #1
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	fa01 f303 	lsl.w	r3, r1, r3
 80017f0:	4013      	ands	r3, r2
 80017f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	f000 814c 	beq.w	8001a94 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f003 0303 	and.w	r3, r3, #3
 8001804:	2b01      	cmp	r3, #1
 8001806:	d005      	beq.n	8001814 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001810:	2b02      	cmp	r3, #2
 8001812:	d130      	bne.n	8001876 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	005b      	lsls	r3, r3, #1
 800181e:	2203      	movs	r2, #3
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	43db      	mvns	r3, r3
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	4013      	ands	r3, r2
 800182a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	68da      	ldr	r2, [r3, #12]
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	4313      	orrs	r3, r2
 800183c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	693a      	ldr	r2, [r7, #16]
 8001842:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800184a:	2201      	movs	r2, #1
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	fa02 f303 	lsl.w	r3, r2, r3
 8001852:	43db      	mvns	r3, r3
 8001854:	693a      	ldr	r2, [r7, #16]
 8001856:	4013      	ands	r3, r2
 8001858:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	091b      	lsrs	r3, r3, #4
 8001860:	f003 0201 	and.w	r2, r3, #1
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	fa02 f303 	lsl.w	r3, r2, r3
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	4313      	orrs	r3, r2
 800186e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f003 0303 	and.w	r3, r3, #3
 800187e:	2b03      	cmp	r3, #3
 8001880:	d017      	beq.n	80018b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	2203      	movs	r2, #3
 800188e:	fa02 f303 	lsl.w	r3, r2, r3
 8001892:	43db      	mvns	r3, r3
 8001894:	693a      	ldr	r2, [r7, #16]
 8001896:	4013      	ands	r3, r2
 8001898:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	689a      	ldr	r2, [r3, #8]
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	693a      	ldr	r2, [r7, #16]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f003 0303 	and.w	r3, r3, #3
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d123      	bne.n	8001906 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	08da      	lsrs	r2, r3, #3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	3208      	adds	r2, #8
 80018c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	220f      	movs	r2, #15
 80018d6:	fa02 f303 	lsl.w	r3, r2, r3
 80018da:	43db      	mvns	r3, r3
 80018dc:	693a      	ldr	r2, [r7, #16]
 80018de:	4013      	ands	r3, r2
 80018e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	691a      	ldr	r2, [r3, #16]
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	f003 0307 	and.w	r3, r3, #7
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	fa02 f303 	lsl.w	r3, r2, r3
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	08da      	lsrs	r2, r3, #3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	3208      	adds	r2, #8
 8001900:	6939      	ldr	r1, [r7, #16]
 8001902:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	2203      	movs	r2, #3
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43db      	mvns	r3, r3
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	4013      	ands	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	f003 0203 	and.w	r2, r3, #3
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	4313      	orrs	r3, r2
 8001932:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001942:	2b00      	cmp	r3, #0
 8001944:	f000 80a6 	beq.w	8001a94 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001948:	4b5b      	ldr	r3, [pc, #364]	; (8001ab8 <HAL_GPIO_Init+0x2e4>)
 800194a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800194c:	4a5a      	ldr	r2, [pc, #360]	; (8001ab8 <HAL_GPIO_Init+0x2e4>)
 800194e:	f043 0301 	orr.w	r3, r3, #1
 8001952:	6613      	str	r3, [r2, #96]	; 0x60
 8001954:	4b58      	ldr	r3, [pc, #352]	; (8001ab8 <HAL_GPIO_Init+0x2e4>)
 8001956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	60bb      	str	r3, [r7, #8]
 800195e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001960:	4a56      	ldr	r2, [pc, #344]	; (8001abc <HAL_GPIO_Init+0x2e8>)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	089b      	lsrs	r3, r3, #2
 8001966:	3302      	adds	r3, #2
 8001968:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800196c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	f003 0303 	and.w	r3, r3, #3
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	220f      	movs	r2, #15
 8001978:	fa02 f303 	lsl.w	r3, r2, r3
 800197c:	43db      	mvns	r3, r3
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	4013      	ands	r3, r2
 8001982:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800198a:	d01f      	beq.n	80019cc <HAL_GPIO_Init+0x1f8>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4a4c      	ldr	r2, [pc, #304]	; (8001ac0 <HAL_GPIO_Init+0x2ec>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d019      	beq.n	80019c8 <HAL_GPIO_Init+0x1f4>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4a4b      	ldr	r2, [pc, #300]	; (8001ac4 <HAL_GPIO_Init+0x2f0>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d013      	beq.n	80019c4 <HAL_GPIO_Init+0x1f0>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	4a4a      	ldr	r2, [pc, #296]	; (8001ac8 <HAL_GPIO_Init+0x2f4>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d00d      	beq.n	80019c0 <HAL_GPIO_Init+0x1ec>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a49      	ldr	r2, [pc, #292]	; (8001acc <HAL_GPIO_Init+0x2f8>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d007      	beq.n	80019bc <HAL_GPIO_Init+0x1e8>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4a48      	ldr	r2, [pc, #288]	; (8001ad0 <HAL_GPIO_Init+0x2fc>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d101      	bne.n	80019b8 <HAL_GPIO_Init+0x1e4>
 80019b4:	2305      	movs	r3, #5
 80019b6:	e00a      	b.n	80019ce <HAL_GPIO_Init+0x1fa>
 80019b8:	2306      	movs	r3, #6
 80019ba:	e008      	b.n	80019ce <HAL_GPIO_Init+0x1fa>
 80019bc:	2304      	movs	r3, #4
 80019be:	e006      	b.n	80019ce <HAL_GPIO_Init+0x1fa>
 80019c0:	2303      	movs	r3, #3
 80019c2:	e004      	b.n	80019ce <HAL_GPIO_Init+0x1fa>
 80019c4:	2302      	movs	r3, #2
 80019c6:	e002      	b.n	80019ce <HAL_GPIO_Init+0x1fa>
 80019c8:	2301      	movs	r3, #1
 80019ca:	e000      	b.n	80019ce <HAL_GPIO_Init+0x1fa>
 80019cc:	2300      	movs	r3, #0
 80019ce:	697a      	ldr	r2, [r7, #20]
 80019d0:	f002 0203 	and.w	r2, r2, #3
 80019d4:	0092      	lsls	r2, r2, #2
 80019d6:	4093      	lsls	r3, r2
 80019d8:	693a      	ldr	r2, [r7, #16]
 80019da:	4313      	orrs	r3, r2
 80019dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019de:	4937      	ldr	r1, [pc, #220]	; (8001abc <HAL_GPIO_Init+0x2e8>)
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	089b      	lsrs	r3, r3, #2
 80019e4:	3302      	adds	r3, #2
 80019e6:	693a      	ldr	r2, [r7, #16]
 80019e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80019ec:	4b39      	ldr	r3, [pc, #228]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	43db      	mvns	r3, r3
 80019f6:	693a      	ldr	r2, [r7, #16]
 80019f8:	4013      	ands	r3, r2
 80019fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d003      	beq.n	8001a10 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001a10:	4a30      	ldr	r2, [pc, #192]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001a16:	4b2f      	ldr	r3, [pc, #188]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	4013      	ands	r3, r2
 8001a24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d003      	beq.n	8001a3a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	4313      	orrs	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001a3a:	4a26      	ldr	r2, [pc, #152]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001a40:	4b24      	ldr	r3, [pc, #144]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	43db      	mvns	r3, r3
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d003      	beq.n	8001a64 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001a5c:	693a      	ldr	r2, [r7, #16]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	4313      	orrs	r3, r2
 8001a62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001a64:	4a1b      	ldr	r2, [pc, #108]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001a6a:	4b1a      	ldr	r3, [pc, #104]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	43db      	mvns	r3, r3
 8001a74:	693a      	ldr	r2, [r7, #16]
 8001a76:	4013      	ands	r3, r2
 8001a78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d003      	beq.n	8001a8e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a8e:	4a11      	ldr	r2, [pc, #68]	; (8001ad4 <HAL_GPIO_Init+0x300>)
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	3301      	adds	r3, #1
 8001a98:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	f47f ae9d 	bne.w	80017e4 <HAL_GPIO_Init+0x10>
  }
}
 8001aaa:	bf00      	nop
 8001aac:	bf00      	nop
 8001aae:	371c      	adds	r7, #28
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40010000 	.word	0x40010000
 8001ac0:	48000400 	.word	0x48000400
 8001ac4:	48000800 	.word	0x48000800
 8001ac8:	48000c00 	.word	0x48000c00
 8001acc:	48001000 	.word	0x48001000
 8001ad0:	48001400 	.word	0x48001400
 8001ad4:	40010400 	.word	0x40010400

08001ad8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	807b      	strh	r3, [r7, #2]
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ae8:	787b      	ldrb	r3, [r7, #1]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d003      	beq.n	8001af6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001aee:	887a      	ldrh	r2, [r7, #2]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001af4:	e002      	b.n	8001afc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001af6:	887a      	ldrh	r2, [r7, #2]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001afc:	bf00      	nop
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d141      	bne.n	8001b9a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b16:	4b4b      	ldr	r3, [pc, #300]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001b1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b22:	d131      	bne.n	8001b88 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b24:	4b47      	ldr	r3, [pc, #284]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b2a:	4a46      	ldr	r2, [pc, #280]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b30:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b34:	4b43      	ldr	r3, [pc, #268]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001b3c:	4a41      	ldr	r2, [pc, #260]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b42:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001b44:	4b40      	ldr	r3, [pc, #256]	; (8001c48 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2232      	movs	r2, #50	; 0x32
 8001b4a:	fb02 f303 	mul.w	r3, r2, r3
 8001b4e:	4a3f      	ldr	r2, [pc, #252]	; (8001c4c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001b50:	fba2 2303 	umull	r2, r3, r2, r3
 8001b54:	0c9b      	lsrs	r3, r3, #18
 8001b56:	3301      	adds	r3, #1
 8001b58:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b5a:	e002      	b.n	8001b62 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	3b01      	subs	r3, #1
 8001b60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001b62:	4b38      	ldr	r3, [pc, #224]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b64:	695b      	ldr	r3, [r3, #20]
 8001b66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b6e:	d102      	bne.n	8001b76 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d1f2      	bne.n	8001b5c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b76:	4b33      	ldr	r3, [pc, #204]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b82:	d158      	bne.n	8001c36 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001b84:	2303      	movs	r3, #3
 8001b86:	e057      	b.n	8001c38 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001b88:	4b2e      	ldr	r3, [pc, #184]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b8e:	4a2d      	ldr	r2, [pc, #180]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001b90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001b94:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001b98:	e04d      	b.n	8001c36 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ba0:	d141      	bne.n	8001c26 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001ba2:	4b28      	ldr	r3, [pc, #160]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001baa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bae:	d131      	bne.n	8001c14 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001bb0:	4b24      	ldr	r3, [pc, #144]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001bb6:	4a23      	ldr	r2, [pc, #140]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bbc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bc0:	4b20      	ldr	r3, [pc, #128]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001bc8:	4a1e      	ldr	r2, [pc, #120]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001bd0:	4b1d      	ldr	r3, [pc, #116]	; (8001c48 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2232      	movs	r2, #50	; 0x32
 8001bd6:	fb02 f303 	mul.w	r3, r2, r3
 8001bda:	4a1c      	ldr	r2, [pc, #112]	; (8001c4c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8001be0:	0c9b      	lsrs	r3, r3, #18
 8001be2:	3301      	adds	r3, #1
 8001be4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001be6:	e002      	b.n	8001bee <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001bee:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bf0:	695b      	ldr	r3, [r3, #20]
 8001bf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bf6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bfa:	d102      	bne.n	8001c02 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1f2      	bne.n	8001be8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c02:	4b10      	ldr	r3, [pc, #64]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c04:	695b      	ldr	r3, [r3, #20]
 8001c06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c0e:	d112      	bne.n	8001c36 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e011      	b.n	8001c38 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c14:	4b0b      	ldr	r3, [pc, #44]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001c24:	e007      	b.n	8001c36 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c26:	4b07      	ldr	r3, [pc, #28]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001c2e:	4a05      	ldr	r2, [pc, #20]	; (8001c44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c30:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c34:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3714      	adds	r7, #20
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr
 8001c44:	40007000 	.word	0x40007000
 8001c48:	20000000 	.word	0x20000000
 8001c4c:	431bde83 	.word	0x431bde83

08001c50 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001c54:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	4a04      	ldr	r2, [pc, #16]	; (8001c6c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001c5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c5e:	6093      	str	r3, [r2, #8]
}
 8001c60:	bf00      	nop
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	40007000 	.word	0x40007000

08001c70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b088      	sub	sp, #32
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e2fe      	b.n	8002280 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d075      	beq.n	8001d7a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c8e:	4b97      	ldr	r3, [pc, #604]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f003 030c 	and.w	r3, r3, #12
 8001c96:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c98:	4b94      	ldr	r3, [pc, #592]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	f003 0303 	and.w	r3, r3, #3
 8001ca0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	2b0c      	cmp	r3, #12
 8001ca6:	d102      	bne.n	8001cae <HAL_RCC_OscConfig+0x3e>
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	2b03      	cmp	r3, #3
 8001cac:	d002      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x44>
 8001cae:	69bb      	ldr	r3, [r7, #24]
 8001cb0:	2b08      	cmp	r3, #8
 8001cb2:	d10b      	bne.n	8001ccc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cb4:	4b8d      	ldr	r3, [pc, #564]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d05b      	beq.n	8001d78 <HAL_RCC_OscConfig+0x108>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d157      	bne.n	8001d78 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e2d9      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cd4:	d106      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x74>
 8001cd6:	4b85      	ldr	r3, [pc, #532]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a84      	ldr	r2, [pc, #528]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001cdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ce0:	6013      	str	r3, [r2, #0]
 8001ce2:	e01d      	b.n	8001d20 <HAL_RCC_OscConfig+0xb0>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001cec:	d10c      	bne.n	8001d08 <HAL_RCC_OscConfig+0x98>
 8001cee:	4b7f      	ldr	r3, [pc, #508]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a7e      	ldr	r2, [pc, #504]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001cf4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cf8:	6013      	str	r3, [r2, #0]
 8001cfa:	4b7c      	ldr	r3, [pc, #496]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a7b      	ldr	r2, [pc, #492]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001d00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d04:	6013      	str	r3, [r2, #0]
 8001d06:	e00b      	b.n	8001d20 <HAL_RCC_OscConfig+0xb0>
 8001d08:	4b78      	ldr	r3, [pc, #480]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a77      	ldr	r2, [pc, #476]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001d0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d12:	6013      	str	r3, [r2, #0]
 8001d14:	4b75      	ldr	r3, [pc, #468]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a74      	ldr	r2, [pc, #464]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001d1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d013      	beq.n	8001d50 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d28:	f7ff f95e 	bl	8000fe8 <HAL_GetTick>
 8001d2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d2e:	e008      	b.n	8001d42 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d30:	f7ff f95a 	bl	8000fe8 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	2b64      	cmp	r3, #100	; 0x64
 8001d3c:	d901      	bls.n	8001d42 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e29e      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d42:	4b6a      	ldr	r3, [pc, #424]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d0f0      	beq.n	8001d30 <HAL_RCC_OscConfig+0xc0>
 8001d4e:	e014      	b.n	8001d7a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d50:	f7ff f94a 	bl	8000fe8 <HAL_GetTick>
 8001d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d56:	e008      	b.n	8001d6a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d58:	f7ff f946 	bl	8000fe8 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b64      	cmp	r3, #100	; 0x64
 8001d64:	d901      	bls.n	8001d6a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d66:	2303      	movs	r3, #3
 8001d68:	e28a      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d6a:	4b60      	ldr	r3, [pc, #384]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d1f0      	bne.n	8001d58 <HAL_RCC_OscConfig+0xe8>
 8001d76:	e000      	b.n	8001d7a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d075      	beq.n	8001e72 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d86:	4b59      	ldr	r3, [pc, #356]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 030c 	and.w	r3, r3, #12
 8001d8e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d90:	4b56      	ldr	r3, [pc, #344]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	f003 0303 	and.w	r3, r3, #3
 8001d98:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	2b0c      	cmp	r3, #12
 8001d9e:	d102      	bne.n	8001da6 <HAL_RCC_OscConfig+0x136>
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	2b02      	cmp	r3, #2
 8001da4:	d002      	beq.n	8001dac <HAL_RCC_OscConfig+0x13c>
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	2b04      	cmp	r3, #4
 8001daa:	d11f      	bne.n	8001dec <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001dac:	4b4f      	ldr	r3, [pc, #316]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d005      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x154>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d101      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	e25d      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dc4:	4b49      	ldr	r3, [pc, #292]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	061b      	lsls	r3, r3, #24
 8001dd2:	4946      	ldr	r1, [pc, #280]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001dd8:	4b45      	ldr	r3, [pc, #276]	; (8001ef0 <HAL_RCC_OscConfig+0x280>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff f8b7 	bl	8000f50 <HAL_InitTick>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d043      	beq.n	8001e70 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e249      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d023      	beq.n	8001e3c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001df4:	4b3d      	ldr	r3, [pc, #244]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a3c      	ldr	r2, [pc, #240]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001dfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e00:	f7ff f8f2 	bl	8000fe8 <HAL_GetTick>
 8001e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e08:	f7ff f8ee 	bl	8000fe8 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b02      	cmp	r3, #2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e232      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e1a:	4b34      	ldr	r3, [pc, #208]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d0f0      	beq.n	8001e08 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e26:	4b31      	ldr	r3, [pc, #196]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	061b      	lsls	r3, r3, #24
 8001e34:	492d      	ldr	r1, [pc, #180]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001e36:	4313      	orrs	r3, r2
 8001e38:	604b      	str	r3, [r1, #4]
 8001e3a:	e01a      	b.n	8001e72 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e3c:	4b2b      	ldr	r3, [pc, #172]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a2a      	ldr	r2, [pc, #168]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001e42:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e48:	f7ff f8ce 	bl	8000fe8 <HAL_GetTick>
 8001e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e4e:	e008      	b.n	8001e62 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e50:	f7ff f8ca 	bl	8000fe8 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e20e      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e62:	4b22      	ldr	r3, [pc, #136]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d1f0      	bne.n	8001e50 <HAL_RCC_OscConfig+0x1e0>
 8001e6e:	e000      	b.n	8001e72 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e70:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0308 	and.w	r3, r3, #8
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d041      	beq.n	8001f02 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d01c      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e86:	4b19      	ldr	r3, [pc, #100]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001e88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e8c:	4a17      	ldr	r2, [pc, #92]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001e8e:	f043 0301 	orr.w	r3, r3, #1
 8001e92:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e96:	f7ff f8a7 	bl	8000fe8 <HAL_GetTick>
 8001e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e9c:	e008      	b.n	8001eb0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e9e:	f7ff f8a3 	bl	8000fe8 <HAL_GetTick>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d901      	bls.n	8001eb0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001eac:	2303      	movs	r3, #3
 8001eae:	e1e7      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001eb0:	4b0e      	ldr	r3, [pc, #56]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0ef      	beq.n	8001e9e <HAL_RCC_OscConfig+0x22e>
 8001ebe:	e020      	b.n	8001f02 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ec0:	4b0a      	ldr	r3, [pc, #40]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001ec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ec6:	4a09      	ldr	r2, [pc, #36]	; (8001eec <HAL_RCC_OscConfig+0x27c>)
 8001ec8:	f023 0301 	bic.w	r3, r3, #1
 8001ecc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ed0:	f7ff f88a 	bl	8000fe8 <HAL_GetTick>
 8001ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ed6:	e00d      	b.n	8001ef4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ed8:	f7ff f886 	bl	8000fe8 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d906      	bls.n	8001ef4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e1ca      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
 8001eea:	bf00      	nop
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ef4:	4b8c      	ldr	r3, [pc, #560]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001ef6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1ea      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0304 	and.w	r3, r3, #4
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	f000 80a6 	beq.w	800205c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f10:	2300      	movs	r3, #0
 8001f12:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f14:	4b84      	ldr	r3, [pc, #528]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001f16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <HAL_RCC_OscConfig+0x2b4>
 8001f20:	2301      	movs	r3, #1
 8001f22:	e000      	b.n	8001f26 <HAL_RCC_OscConfig+0x2b6>
 8001f24:	2300      	movs	r3, #0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d00d      	beq.n	8001f46 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f2a:	4b7f      	ldr	r3, [pc, #508]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001f2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f2e:	4a7e      	ldr	r2, [pc, #504]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001f30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f34:	6593      	str	r3, [r2, #88]	; 0x58
 8001f36:	4b7c      	ldr	r3, [pc, #496]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001f42:	2301      	movs	r3, #1
 8001f44:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f46:	4b79      	ldr	r3, [pc, #484]	; (800212c <HAL_RCC_OscConfig+0x4bc>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d118      	bne.n	8001f84 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f52:	4b76      	ldr	r3, [pc, #472]	; (800212c <HAL_RCC_OscConfig+0x4bc>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a75      	ldr	r2, [pc, #468]	; (800212c <HAL_RCC_OscConfig+0x4bc>)
 8001f58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f5e:	f7ff f843 	bl	8000fe8 <HAL_GetTick>
 8001f62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f64:	e008      	b.n	8001f78 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f66:	f7ff f83f 	bl	8000fe8 <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d901      	bls.n	8001f78 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e183      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f78:	4b6c      	ldr	r3, [pc, #432]	; (800212c <HAL_RCC_OscConfig+0x4bc>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d0f0      	beq.n	8001f66 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d108      	bne.n	8001f9e <HAL_RCC_OscConfig+0x32e>
 8001f8c:	4b66      	ldr	r3, [pc, #408]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f92:	4a65      	ldr	r2, [pc, #404]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f9c:	e024      	b.n	8001fe8 <HAL_RCC_OscConfig+0x378>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	2b05      	cmp	r3, #5
 8001fa4:	d110      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x358>
 8001fa6:	4b60      	ldr	r3, [pc, #384]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fac:	4a5e      	ldr	r2, [pc, #376]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001fae:	f043 0304 	orr.w	r3, r3, #4
 8001fb2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fb6:	4b5c      	ldr	r3, [pc, #368]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fbc:	4a5a      	ldr	r2, [pc, #360]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001fbe:	f043 0301 	orr.w	r3, r3, #1
 8001fc2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fc6:	e00f      	b.n	8001fe8 <HAL_RCC_OscConfig+0x378>
 8001fc8:	4b57      	ldr	r3, [pc, #348]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fce:	4a56      	ldr	r2, [pc, #344]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001fd0:	f023 0301 	bic.w	r3, r3, #1
 8001fd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001fd8:	4b53      	ldr	r3, [pc, #332]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fde:	4a52      	ldr	r2, [pc, #328]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8001fe0:	f023 0304 	bic.w	r3, r3, #4
 8001fe4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d016      	beq.n	800201e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ff0:	f7fe fffa 	bl	8000fe8 <HAL_GetTick>
 8001ff4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ff6:	e00a      	b.n	800200e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ff8:	f7fe fff6 	bl	8000fe8 <HAL_GetTick>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	f241 3288 	movw	r2, #5000	; 0x1388
 8002006:	4293      	cmp	r3, r2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e138      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800200e:	4b46      	ldr	r3, [pc, #280]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8002010:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d0ed      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x388>
 800201c:	e015      	b.n	800204a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800201e:	f7fe ffe3 	bl	8000fe8 <HAL_GetTick>
 8002022:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002024:	e00a      	b.n	800203c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002026:	f7fe ffdf 	bl	8000fe8 <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	f241 3288 	movw	r2, #5000	; 0x1388
 8002034:	4293      	cmp	r3, r2
 8002036:	d901      	bls.n	800203c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e121      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800203c:	4b3a      	ldr	r3, [pc, #232]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 800203e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002042:	f003 0302 	and.w	r3, r3, #2
 8002046:	2b00      	cmp	r3, #0
 8002048:	d1ed      	bne.n	8002026 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800204a:	7ffb      	ldrb	r3, [r7, #31]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d105      	bne.n	800205c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002050:	4b35      	ldr	r3, [pc, #212]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8002052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002054:	4a34      	ldr	r2, [pc, #208]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8002056:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800205a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0320 	and.w	r3, r3, #32
 8002064:	2b00      	cmp	r3, #0
 8002066:	d03c      	beq.n	80020e2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	699b      	ldr	r3, [r3, #24]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d01c      	beq.n	80020aa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002070:	4b2d      	ldr	r3, [pc, #180]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8002072:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002076:	4a2c      	ldr	r2, [pc, #176]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8002078:	f043 0301 	orr.w	r3, r3, #1
 800207c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002080:	f7fe ffb2 	bl	8000fe8 <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002086:	e008      	b.n	800209a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002088:	f7fe ffae 	bl	8000fe8 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	2b02      	cmp	r3, #2
 8002094:	d901      	bls.n	800209a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002096:	2303      	movs	r3, #3
 8002098:	e0f2      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800209a:	4b23      	ldr	r3, [pc, #140]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 800209c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d0ef      	beq.n	8002088 <HAL_RCC_OscConfig+0x418>
 80020a8:	e01b      	b.n	80020e2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80020aa:	4b1f      	ldr	r3, [pc, #124]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 80020ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80020b0:	4a1d      	ldr	r2, [pc, #116]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 80020b2:	f023 0301 	bic.w	r3, r3, #1
 80020b6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020ba:	f7fe ff95 	bl	8000fe8 <HAL_GetTick>
 80020be:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80020c0:	e008      	b.n	80020d4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80020c2:	f7fe ff91 	bl	8000fe8 <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e0d5      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80020d4:	4b14      	ldr	r3, [pc, #80]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 80020d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d1ef      	bne.n	80020c2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	f000 80c9 	beq.w	800227e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020ec:	4b0e      	ldr	r3, [pc, #56]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	f003 030c 	and.w	r3, r3, #12
 80020f4:	2b0c      	cmp	r3, #12
 80020f6:	f000 8083 	beq.w	8002200 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d15e      	bne.n	80021c0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002102:	4b09      	ldr	r3, [pc, #36]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a08      	ldr	r2, [pc, #32]	; (8002128 <HAL_RCC_OscConfig+0x4b8>)
 8002108:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800210c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210e:	f7fe ff6b 	bl	8000fe8 <HAL_GetTick>
 8002112:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002114:	e00c      	b.n	8002130 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002116:	f7fe ff67 	bl	8000fe8 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b02      	cmp	r3, #2
 8002122:	d905      	bls.n	8002130 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e0ab      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
 8002128:	40021000 	.word	0x40021000
 800212c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002130:	4b55      	ldr	r3, [pc, #340]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d1ec      	bne.n	8002116 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800213c:	4b52      	ldr	r3, [pc, #328]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 800213e:	68da      	ldr	r2, [r3, #12]
 8002140:	4b52      	ldr	r3, [pc, #328]	; (800228c <HAL_RCC_OscConfig+0x61c>)
 8002142:	4013      	ands	r3, r2
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	6a11      	ldr	r1, [r2, #32]
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800214c:	3a01      	subs	r2, #1
 800214e:	0112      	lsls	r2, r2, #4
 8002150:	4311      	orrs	r1, r2
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002156:	0212      	lsls	r2, r2, #8
 8002158:	4311      	orrs	r1, r2
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800215e:	0852      	lsrs	r2, r2, #1
 8002160:	3a01      	subs	r2, #1
 8002162:	0552      	lsls	r2, r2, #21
 8002164:	4311      	orrs	r1, r2
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800216a:	0852      	lsrs	r2, r2, #1
 800216c:	3a01      	subs	r2, #1
 800216e:	0652      	lsls	r2, r2, #25
 8002170:	4311      	orrs	r1, r2
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002176:	06d2      	lsls	r2, r2, #27
 8002178:	430a      	orrs	r2, r1
 800217a:	4943      	ldr	r1, [pc, #268]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 800217c:	4313      	orrs	r3, r2
 800217e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002180:	4b41      	ldr	r3, [pc, #260]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a40      	ldr	r2, [pc, #256]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 8002186:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800218a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800218c:	4b3e      	ldr	r3, [pc, #248]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	4a3d      	ldr	r2, [pc, #244]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 8002192:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002196:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002198:	f7fe ff26 	bl	8000fe8 <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800219e:	e008      	b.n	80021b2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021a0:	f7fe ff22 	bl	8000fe8 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e066      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021b2:	4b35      	ldr	r3, [pc, #212]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d0f0      	beq.n	80021a0 <HAL_RCC_OscConfig+0x530>
 80021be:	e05e      	b.n	800227e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021c0:	4b31      	ldr	r3, [pc, #196]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a30      	ldr	r2, [pc, #192]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 80021c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80021ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021cc:	f7fe ff0c 	bl	8000fe8 <HAL_GetTick>
 80021d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021d2:	e008      	b.n	80021e6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021d4:	f7fe ff08 	bl	8000fe8 <HAL_GetTick>
 80021d8:	4602      	mov	r2, r0
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	2b02      	cmp	r3, #2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e04c      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80021e6:	4b28      	ldr	r3, [pc, #160]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d1f0      	bne.n	80021d4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80021f2:	4b25      	ldr	r3, [pc, #148]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 80021f4:	68da      	ldr	r2, [r3, #12]
 80021f6:	4924      	ldr	r1, [pc, #144]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 80021f8:	4b25      	ldr	r3, [pc, #148]	; (8002290 <HAL_RCC_OscConfig+0x620>)
 80021fa:	4013      	ands	r3, r2
 80021fc:	60cb      	str	r3, [r1, #12]
 80021fe:	e03e      	b.n	800227e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	69db      	ldr	r3, [r3, #28]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d101      	bne.n	800220c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e039      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800220c:	4b1e      	ldr	r3, [pc, #120]	; (8002288 <HAL_RCC_OscConfig+0x618>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	f003 0203 	and.w	r2, r3, #3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a1b      	ldr	r3, [r3, #32]
 800221c:	429a      	cmp	r2, r3
 800221e:	d12c      	bne.n	800227a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222a:	3b01      	subs	r3, #1
 800222c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800222e:	429a      	cmp	r2, r3
 8002230:	d123      	bne.n	800227a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800223c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800223e:	429a      	cmp	r2, r3
 8002240:	d11b      	bne.n	800227a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800224c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800224e:	429a      	cmp	r2, r3
 8002250:	d113      	bne.n	800227a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225c:	085b      	lsrs	r3, r3, #1
 800225e:	3b01      	subs	r3, #1
 8002260:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002262:	429a      	cmp	r2, r3
 8002264:	d109      	bne.n	800227a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002270:	085b      	lsrs	r3, r3, #1
 8002272:	3b01      	subs	r3, #1
 8002274:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002276:	429a      	cmp	r2, r3
 8002278:	d001      	beq.n	800227e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e000      	b.n	8002280 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	3720      	adds	r7, #32
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	40021000 	.word	0x40021000
 800228c:	019f800c 	.word	0x019f800c
 8002290:	feeefffc 	.word	0xfeeefffc

08002294 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b086      	sub	sp, #24
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800229e:	2300      	movs	r3, #0
 80022a0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d101      	bne.n	80022ac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e11e      	b.n	80024ea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022ac:	4b91      	ldr	r3, [pc, #580]	; (80024f4 <HAL_RCC_ClockConfig+0x260>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 030f 	and.w	r3, r3, #15
 80022b4:	683a      	ldr	r2, [r7, #0]
 80022b6:	429a      	cmp	r2, r3
 80022b8:	d910      	bls.n	80022dc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ba:	4b8e      	ldr	r3, [pc, #568]	; (80024f4 <HAL_RCC_ClockConfig+0x260>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f023 020f 	bic.w	r2, r3, #15
 80022c2:	498c      	ldr	r1, [pc, #560]	; (80024f4 <HAL_RCC_ClockConfig+0x260>)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ca:	4b8a      	ldr	r3, [pc, #552]	; (80024f4 <HAL_RCC_ClockConfig+0x260>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 030f 	and.w	r3, r3, #15
 80022d2:	683a      	ldr	r2, [r7, #0]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d001      	beq.n	80022dc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e106      	b.n	80024ea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0301 	and.w	r3, r3, #1
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d073      	beq.n	80023d0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	2b03      	cmp	r3, #3
 80022ee:	d129      	bne.n	8002344 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022f0:	4b81      	ldr	r3, [pc, #516]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d101      	bne.n	8002300 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e0f4      	b.n	80024ea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002300:	f000 f99e 	bl	8002640 <RCC_GetSysClockFreqFromPLLSource>
 8002304:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	4a7c      	ldr	r2, [pc, #496]	; (80024fc <HAL_RCC_ClockConfig+0x268>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d93f      	bls.n	800238e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800230e:	4b7a      	ldr	r3, [pc, #488]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d009      	beq.n	800232e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002322:	2b00      	cmp	r3, #0
 8002324:	d033      	beq.n	800238e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800232a:	2b00      	cmp	r3, #0
 800232c:	d12f      	bne.n	800238e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800232e:	4b72      	ldr	r3, [pc, #456]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002336:	4a70      	ldr	r2, [pc, #448]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 8002338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800233c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800233e:	2380      	movs	r3, #128	; 0x80
 8002340:	617b      	str	r3, [r7, #20]
 8002342:	e024      	b.n	800238e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	2b02      	cmp	r3, #2
 800234a:	d107      	bne.n	800235c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800234c:	4b6a      	ldr	r3, [pc, #424]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d109      	bne.n	800236c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e0c6      	b.n	80024ea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800235c:	4b66      	ldr	r3, [pc, #408]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002364:	2b00      	cmp	r3, #0
 8002366:	d101      	bne.n	800236c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e0be      	b.n	80024ea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800236c:	f000 f8ce 	bl	800250c <HAL_RCC_GetSysClockFreq>
 8002370:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	4a61      	ldr	r2, [pc, #388]	; (80024fc <HAL_RCC_ClockConfig+0x268>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d909      	bls.n	800238e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800237a:	4b5f      	ldr	r3, [pc, #380]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002382:	4a5d      	ldr	r2, [pc, #372]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 8002384:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002388:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800238a:	2380      	movs	r3, #128	; 0x80
 800238c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800238e:	4b5a      	ldr	r3, [pc, #360]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f023 0203 	bic.w	r2, r3, #3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	4957      	ldr	r1, [pc, #348]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 800239c:	4313      	orrs	r3, r2
 800239e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80023a0:	f7fe fe22 	bl	8000fe8 <HAL_GetTick>
 80023a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023a6:	e00a      	b.n	80023be <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023a8:	f7fe fe1e 	bl	8000fe8 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d901      	bls.n	80023be <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e095      	b.n	80024ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023be:	4b4e      	ldr	r3, [pc, #312]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	f003 020c 	and.w	r2, r3, #12
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d1eb      	bne.n	80023a8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d023      	beq.n	8002424 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0304 	and.w	r3, r3, #4
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d005      	beq.n	80023f4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023e8:	4b43      	ldr	r3, [pc, #268]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	4a42      	ldr	r2, [pc, #264]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 80023ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80023f2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0308 	and.w	r3, r3, #8
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d007      	beq.n	8002410 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002400:	4b3d      	ldr	r3, [pc, #244]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002408:	4a3b      	ldr	r2, [pc, #236]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 800240a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800240e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002410:	4b39      	ldr	r3, [pc, #228]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	4936      	ldr	r1, [pc, #216]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 800241e:	4313      	orrs	r3, r2
 8002420:	608b      	str	r3, [r1, #8]
 8002422:	e008      	b.n	8002436 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	2b80      	cmp	r3, #128	; 0x80
 8002428:	d105      	bne.n	8002436 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800242a:	4b33      	ldr	r3, [pc, #204]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	4a32      	ldr	r2, [pc, #200]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 8002430:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002434:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002436:	4b2f      	ldr	r3, [pc, #188]	; (80024f4 <HAL_RCC_ClockConfig+0x260>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f003 030f 	and.w	r3, r3, #15
 800243e:	683a      	ldr	r2, [r7, #0]
 8002440:	429a      	cmp	r2, r3
 8002442:	d21d      	bcs.n	8002480 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002444:	4b2b      	ldr	r3, [pc, #172]	; (80024f4 <HAL_RCC_ClockConfig+0x260>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f023 020f 	bic.w	r2, r3, #15
 800244c:	4929      	ldr	r1, [pc, #164]	; (80024f4 <HAL_RCC_ClockConfig+0x260>)
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	4313      	orrs	r3, r2
 8002452:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002454:	f7fe fdc8 	bl	8000fe8 <HAL_GetTick>
 8002458:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800245a:	e00a      	b.n	8002472 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800245c:	f7fe fdc4 	bl	8000fe8 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	f241 3288 	movw	r2, #5000	; 0x1388
 800246a:	4293      	cmp	r3, r2
 800246c:	d901      	bls.n	8002472 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e03b      	b.n	80024ea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002472:	4b20      	ldr	r3, [pc, #128]	; (80024f4 <HAL_RCC_ClockConfig+0x260>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 030f 	and.w	r3, r3, #15
 800247a:	683a      	ldr	r2, [r7, #0]
 800247c:	429a      	cmp	r2, r3
 800247e:	d1ed      	bne.n	800245c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0304 	and.w	r3, r3, #4
 8002488:	2b00      	cmp	r3, #0
 800248a:	d008      	beq.n	800249e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800248c:	4b1a      	ldr	r3, [pc, #104]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	4917      	ldr	r1, [pc, #92]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 800249a:	4313      	orrs	r3, r2
 800249c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0308 	and.w	r3, r3, #8
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d009      	beq.n	80024be <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024aa:	4b13      	ldr	r3, [pc, #76]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	691b      	ldr	r3, [r3, #16]
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	490f      	ldr	r1, [pc, #60]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024be:	f000 f825 	bl	800250c <HAL_RCC_GetSysClockFreq>
 80024c2:	4602      	mov	r2, r0
 80024c4:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <HAL_RCC_ClockConfig+0x264>)
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	091b      	lsrs	r3, r3, #4
 80024ca:	f003 030f 	and.w	r3, r3, #15
 80024ce:	490c      	ldr	r1, [pc, #48]	; (8002500 <HAL_RCC_ClockConfig+0x26c>)
 80024d0:	5ccb      	ldrb	r3, [r1, r3]
 80024d2:	f003 031f 	and.w	r3, r3, #31
 80024d6:	fa22 f303 	lsr.w	r3, r2, r3
 80024da:	4a0a      	ldr	r2, [pc, #40]	; (8002504 <HAL_RCC_ClockConfig+0x270>)
 80024dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80024de:	4b0a      	ldr	r3, [pc, #40]	; (8002508 <HAL_RCC_ClockConfig+0x274>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7fe fd34 	bl	8000f50 <HAL_InitTick>
 80024e8:	4603      	mov	r3, r0
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3718      	adds	r7, #24
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	40022000 	.word	0x40022000
 80024f8:	40021000 	.word	0x40021000
 80024fc:	04c4b400 	.word	0x04c4b400
 8002500:	08005d6c 	.word	0x08005d6c
 8002504:	20000000 	.word	0x20000000
 8002508:	20000004 	.word	0x20000004

0800250c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800250c:	b480      	push	{r7}
 800250e:	b087      	sub	sp, #28
 8002510:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002512:	4b2c      	ldr	r3, [pc, #176]	; (80025c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 030c 	and.w	r3, r3, #12
 800251a:	2b04      	cmp	r3, #4
 800251c:	d102      	bne.n	8002524 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800251e:	4b2a      	ldr	r3, [pc, #168]	; (80025c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002520:	613b      	str	r3, [r7, #16]
 8002522:	e047      	b.n	80025b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002524:	4b27      	ldr	r3, [pc, #156]	; (80025c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f003 030c 	and.w	r3, r3, #12
 800252c:	2b08      	cmp	r3, #8
 800252e:	d102      	bne.n	8002536 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002530:	4b26      	ldr	r3, [pc, #152]	; (80025cc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002532:	613b      	str	r3, [r7, #16]
 8002534:	e03e      	b.n	80025b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002536:	4b23      	ldr	r3, [pc, #140]	; (80025c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f003 030c 	and.w	r3, r3, #12
 800253e:	2b0c      	cmp	r3, #12
 8002540:	d136      	bne.n	80025b0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002542:	4b20      	ldr	r3, [pc, #128]	; (80025c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	f003 0303 	and.w	r3, r3, #3
 800254a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800254c:	4b1d      	ldr	r3, [pc, #116]	; (80025c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	091b      	lsrs	r3, r3, #4
 8002552:	f003 030f 	and.w	r3, r3, #15
 8002556:	3301      	adds	r3, #1
 8002558:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2b03      	cmp	r3, #3
 800255e:	d10c      	bne.n	800257a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002560:	4a1a      	ldr	r2, [pc, #104]	; (80025cc <HAL_RCC_GetSysClockFreq+0xc0>)
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	fbb2 f3f3 	udiv	r3, r2, r3
 8002568:	4a16      	ldr	r2, [pc, #88]	; (80025c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800256a:	68d2      	ldr	r2, [r2, #12]
 800256c:	0a12      	lsrs	r2, r2, #8
 800256e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002572:	fb02 f303 	mul.w	r3, r2, r3
 8002576:	617b      	str	r3, [r7, #20]
      break;
 8002578:	e00c      	b.n	8002594 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800257a:	4a13      	ldr	r2, [pc, #76]	; (80025c8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002582:	4a10      	ldr	r2, [pc, #64]	; (80025c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002584:	68d2      	ldr	r2, [r2, #12]
 8002586:	0a12      	lsrs	r2, r2, #8
 8002588:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800258c:	fb02 f303 	mul.w	r3, r2, r3
 8002590:	617b      	str	r3, [r7, #20]
      break;
 8002592:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002594:	4b0b      	ldr	r3, [pc, #44]	; (80025c4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	0e5b      	lsrs	r3, r3, #25
 800259a:	f003 0303 	and.w	r3, r3, #3
 800259e:	3301      	adds	r3, #1
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80025a4:	697a      	ldr	r2, [r7, #20]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ac:	613b      	str	r3, [r7, #16]
 80025ae:	e001      	b.n	80025b4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80025b0:	2300      	movs	r3, #0
 80025b2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80025b4:	693b      	ldr	r3, [r7, #16]
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	371c      	adds	r7, #28
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	40021000 	.word	0x40021000
 80025c8:	00f42400 	.word	0x00f42400
 80025cc:	007a1200 	.word	0x007a1200

080025d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025d4:	4b03      	ldr	r3, [pc, #12]	; (80025e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80025d6:	681b      	ldr	r3, [r3, #0]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	20000000 	.word	0x20000000

080025e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80025ec:	f7ff fff0 	bl	80025d0 <HAL_RCC_GetHCLKFreq>
 80025f0:	4602      	mov	r2, r0
 80025f2:	4b06      	ldr	r3, [pc, #24]	; (800260c <HAL_RCC_GetPCLK1Freq+0x24>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	0a1b      	lsrs	r3, r3, #8
 80025f8:	f003 0307 	and.w	r3, r3, #7
 80025fc:	4904      	ldr	r1, [pc, #16]	; (8002610 <HAL_RCC_GetPCLK1Freq+0x28>)
 80025fe:	5ccb      	ldrb	r3, [r1, r3]
 8002600:	f003 031f 	and.w	r3, r3, #31
 8002604:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002608:	4618      	mov	r0, r3
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40021000 	.word	0x40021000
 8002610:	08005d7c 	.word	0x08005d7c

08002614 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002618:	f7ff ffda 	bl	80025d0 <HAL_RCC_GetHCLKFreq>
 800261c:	4602      	mov	r2, r0
 800261e:	4b06      	ldr	r3, [pc, #24]	; (8002638 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	0adb      	lsrs	r3, r3, #11
 8002624:	f003 0307 	and.w	r3, r3, #7
 8002628:	4904      	ldr	r1, [pc, #16]	; (800263c <HAL_RCC_GetPCLK2Freq+0x28>)
 800262a:	5ccb      	ldrb	r3, [r1, r3]
 800262c:	f003 031f 	and.w	r3, r3, #31
 8002630:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002634:	4618      	mov	r0, r3
 8002636:	bd80      	pop	{r7, pc}
 8002638:	40021000 	.word	0x40021000
 800263c:	08005d7c 	.word	0x08005d7c

08002640 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002640:	b480      	push	{r7}
 8002642:	b087      	sub	sp, #28
 8002644:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002646:	4b1e      	ldr	r3, [pc, #120]	; (80026c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	f003 0303 	and.w	r3, r3, #3
 800264e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002650:	4b1b      	ldr	r3, [pc, #108]	; (80026c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	091b      	lsrs	r3, r3, #4
 8002656:	f003 030f 	and.w	r3, r3, #15
 800265a:	3301      	adds	r3, #1
 800265c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	2b03      	cmp	r3, #3
 8002662:	d10c      	bne.n	800267e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002664:	4a17      	ldr	r2, [pc, #92]	; (80026c4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	fbb2 f3f3 	udiv	r3, r2, r3
 800266c:	4a14      	ldr	r2, [pc, #80]	; (80026c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800266e:	68d2      	ldr	r2, [r2, #12]
 8002670:	0a12      	lsrs	r2, r2, #8
 8002672:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002676:	fb02 f303 	mul.w	r3, r2, r3
 800267a:	617b      	str	r3, [r7, #20]
    break;
 800267c:	e00c      	b.n	8002698 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800267e:	4a12      	ldr	r2, [pc, #72]	; (80026c8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	fbb2 f3f3 	udiv	r3, r2, r3
 8002686:	4a0e      	ldr	r2, [pc, #56]	; (80026c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002688:	68d2      	ldr	r2, [r2, #12]
 800268a:	0a12      	lsrs	r2, r2, #8
 800268c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002690:	fb02 f303 	mul.w	r3, r2, r3
 8002694:	617b      	str	r3, [r7, #20]
    break;
 8002696:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002698:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	0e5b      	lsrs	r3, r3, #25
 800269e:	f003 0303 	and.w	r3, r3, #3
 80026a2:	3301      	adds	r3, #1
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80026a8:	697a      	ldr	r2, [r7, #20]
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80026b0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80026b2:	687b      	ldr	r3, [r7, #4]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	371c      	adds	r7, #28
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	40021000 	.word	0x40021000
 80026c4:	007a1200 	.word	0x007a1200
 80026c8:	00f42400 	.word	0x00f42400

080026cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b086      	sub	sp, #24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80026d4:	2300      	movs	r3, #0
 80026d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026d8:	2300      	movs	r3, #0
 80026da:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	f000 8098 	beq.w	800281a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026ea:	2300      	movs	r3, #0
 80026ec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026ee:	4b43      	ldr	r3, [pc, #268]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d10d      	bne.n	8002716 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026fa:	4b40      	ldr	r3, [pc, #256]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80026fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026fe:	4a3f      	ldr	r2, [pc, #252]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002700:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002704:	6593      	str	r3, [r2, #88]	; 0x58
 8002706:	4b3d      	ldr	r3, [pc, #244]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002708:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800270a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800270e:	60bb      	str	r3, [r7, #8]
 8002710:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002712:	2301      	movs	r3, #1
 8002714:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002716:	4b3a      	ldr	r3, [pc, #232]	; (8002800 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a39      	ldr	r2, [pc, #228]	; (8002800 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800271c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002720:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002722:	f7fe fc61 	bl	8000fe8 <HAL_GetTick>
 8002726:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002728:	e009      	b.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800272a:	f7fe fc5d 	bl	8000fe8 <HAL_GetTick>
 800272e:	4602      	mov	r2, r0
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	1ad3      	subs	r3, r2, r3
 8002734:	2b02      	cmp	r3, #2
 8002736:	d902      	bls.n	800273e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	74fb      	strb	r3, [r7, #19]
        break;
 800273c:	e005      	b.n	800274a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800273e:	4b30      	ldr	r3, [pc, #192]	; (8002800 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002746:	2b00      	cmp	r3, #0
 8002748:	d0ef      	beq.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800274a:	7cfb      	ldrb	r3, [r7, #19]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d159      	bne.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002750:	4b2a      	ldr	r3, [pc, #168]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002752:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002756:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800275a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d01e      	beq.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002766:	697a      	ldr	r2, [r7, #20]
 8002768:	429a      	cmp	r2, r3
 800276a:	d019      	beq.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800276c:	4b23      	ldr	r3, [pc, #140]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800276e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002772:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002776:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002778:	4b20      	ldr	r3, [pc, #128]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800277a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800277e:	4a1f      	ldr	r2, [pc, #124]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002780:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002784:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002788:	4b1c      	ldr	r3, [pc, #112]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800278a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800278e:	4a1b      	ldr	r2, [pc, #108]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002790:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002794:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002798:	4a18      	ldr	r2, [pc, #96]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d016      	beq.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027aa:	f7fe fc1d 	bl	8000fe8 <HAL_GetTick>
 80027ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027b0:	e00b      	b.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b2:	f7fe fc19 	bl	8000fe8 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d902      	bls.n	80027ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	74fb      	strb	r3, [r7, #19]
            break;
 80027c8:	e006      	b.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027ca:	4b0c      	ldr	r3, [pc, #48]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d0ec      	beq.n	80027b2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80027d8:	7cfb      	ldrb	r3, [r7, #19]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10b      	bne.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027de:	4b07      	ldr	r3, [pc, #28]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ec:	4903      	ldr	r1, [pc, #12]	; (80027fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80027ee:	4313      	orrs	r3, r2
 80027f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80027f4:	e008      	b.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80027f6:	7cfb      	ldrb	r3, [r7, #19]
 80027f8:	74bb      	strb	r3, [r7, #18]
 80027fa:	e005      	b.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80027fc:	40021000 	.word	0x40021000
 8002800:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002804:	7cfb      	ldrb	r3, [r7, #19]
 8002806:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002808:	7c7b      	ldrb	r3, [r7, #17]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d105      	bne.n	800281a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800280e:	4ba6      	ldr	r3, [pc, #664]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002810:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002812:	4aa5      	ldr	r2, [pc, #660]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002814:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002818:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	2b00      	cmp	r3, #0
 8002824:	d00a      	beq.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002826:	4ba0      	ldr	r3, [pc, #640]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002828:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800282c:	f023 0203 	bic.w	r2, r3, #3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	499c      	ldr	r1, [pc, #624]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002836:	4313      	orrs	r3, r2
 8002838:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0302 	and.w	r3, r3, #2
 8002844:	2b00      	cmp	r3, #0
 8002846:	d00a      	beq.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002848:	4b97      	ldr	r3, [pc, #604]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800284a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800284e:	f023 020c 	bic.w	r2, r3, #12
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	4994      	ldr	r1, [pc, #592]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002858:	4313      	orrs	r3, r2
 800285a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0304 	and.w	r3, r3, #4
 8002866:	2b00      	cmp	r3, #0
 8002868:	d00a      	beq.n	8002880 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800286a:	4b8f      	ldr	r3, [pc, #572]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800286c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002870:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	498b      	ldr	r1, [pc, #556]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800287a:	4313      	orrs	r3, r2
 800287c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0308 	and.w	r3, r3, #8
 8002888:	2b00      	cmp	r3, #0
 800288a:	d00a      	beq.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800288c:	4b86      	ldr	r3, [pc, #536]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800288e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002892:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	691b      	ldr	r3, [r3, #16]
 800289a:	4983      	ldr	r1, [pc, #524]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800289c:	4313      	orrs	r3, r2
 800289e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f003 0320 	and.w	r3, r3, #32
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00a      	beq.n	80028c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80028ae:	4b7e      	ldr	r3, [pc, #504]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028b4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	497a      	ldr	r1, [pc, #488]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d00a      	beq.n	80028e6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028d0:	4b75      	ldr	r3, [pc, #468]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028d6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	4972      	ldr	r1, [pc, #456]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028e0:	4313      	orrs	r3, r2
 80028e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d00a      	beq.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80028f2:	4b6d      	ldr	r3, [pc, #436]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80028f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	69db      	ldr	r3, [r3, #28]
 8002900:	4969      	ldr	r1, [pc, #420]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002902:	4313      	orrs	r3, r2
 8002904:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002910:	2b00      	cmp	r3, #0
 8002912:	d00a      	beq.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002914:	4b64      	ldr	r3, [pc, #400]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800291a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a1b      	ldr	r3, [r3, #32]
 8002922:	4961      	ldr	r1, [pc, #388]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002924:	4313      	orrs	r3, r2
 8002926:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002932:	2b00      	cmp	r3, #0
 8002934:	d00a      	beq.n	800294c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002936:	4b5c      	ldr	r3, [pc, #368]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002938:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800293c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002944:	4958      	ldr	r1, [pc, #352]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002946:	4313      	orrs	r3, r2
 8002948:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002954:	2b00      	cmp	r3, #0
 8002956:	d015      	beq.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002958:	4b53      	ldr	r3, [pc, #332]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800295a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800295e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002966:	4950      	ldr	r1, [pc, #320]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002968:	4313      	orrs	r3, r2
 800296a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002972:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002976:	d105      	bne.n	8002984 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002978:	4b4b      	ldr	r3, [pc, #300]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	4a4a      	ldr	r2, [pc, #296]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800297e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002982:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800298c:	2b00      	cmp	r3, #0
 800298e:	d015      	beq.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002990:	4b45      	ldr	r3, [pc, #276]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002996:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800299e:	4942      	ldr	r1, [pc, #264]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029a0:	4313      	orrs	r3, r2
 80029a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029ae:	d105      	bne.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029b0:	4b3d      	ldr	r3, [pc, #244]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	4a3c      	ldr	r2, [pc, #240]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029ba:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d015      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80029c8:	4b37      	ldr	r3, [pc, #220]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d6:	4934      	ldr	r1, [pc, #208]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029e6:	d105      	bne.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029e8:	4b2f      	ldr	r3, [pc, #188]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	4a2e      	ldr	r2, [pc, #184]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80029ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029f2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d015      	beq.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a00:	4b29      	ldr	r3, [pc, #164]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a0e:	4926      	ldr	r1, [pc, #152]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a1e:	d105      	bne.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a20:	4b21      	ldr	r3, [pc, #132]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	4a20      	ldr	r2, [pc, #128]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a2a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d015      	beq.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002a38:	4b1b      	ldr	r3, [pc, #108]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a3e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a46:	4918      	ldr	r1, [pc, #96]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a56:	d105      	bne.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a58:	4b13      	ldr	r3, [pc, #76]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	4a12      	ldr	r2, [pc, #72]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a62:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d015      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002a70:	4b0d      	ldr	r3, [pc, #52]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a76:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a7e:	490a      	ldr	r1, [pc, #40]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a8a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002a8e:	d105      	bne.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002a90:	4b05      	ldr	r3, [pc, #20]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	4a04      	ldr	r2, [pc, #16]	; (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002a96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a9a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002a9c:	7cbb      	ldrb	r3, [r7, #18]
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3718      	adds	r7, #24
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40021000 	.word	0x40021000

08002aac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e049      	b.n	8002b52 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d106      	bne.n	8002ad8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f7fe f842 	bl	8000b5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2202      	movs	r2, #2
 8002adc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	3304      	adds	r3, #4
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4610      	mov	r0, r2
 8002aec:	f000 ff6c 	bl	80039c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b082      	sub	sp, #8
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d101      	bne.n	8002b6c <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e049      	b.n	8002c00 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d106      	bne.n	8002b86 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f000 f841 	bl	8002c08 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2202      	movs	r2, #2
 8002b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	3304      	adds	r3, #4
 8002b96:	4619      	mov	r1, r3
 8002b98:	4610      	mov	r0, r2
 8002b9a:	f000 ff15 	bl	80039c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2201      	movs	r2, #1
 8002bba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2201      	movs	r2, #1
 8002be2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d104      	bne.n	8002c36 <HAL_TIM_IC_Start+0x1a>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	e023      	b.n	8002c7e <HAL_TIM_IC_Start+0x62>
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	2b04      	cmp	r3, #4
 8002c3a:	d104      	bne.n	8002c46 <HAL_TIM_IC_Start+0x2a>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	e01b      	b.n	8002c7e <HAL_TIM_IC_Start+0x62>
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	2b08      	cmp	r3, #8
 8002c4a:	d104      	bne.n	8002c56 <HAL_TIM_IC_Start+0x3a>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	e013      	b.n	8002c7e <HAL_TIM_IC_Start+0x62>
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	2b0c      	cmp	r3, #12
 8002c5a:	d104      	bne.n	8002c66 <HAL_TIM_IC_Start+0x4a>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	e00b      	b.n	8002c7e <HAL_TIM_IC_Start+0x62>
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	2b10      	cmp	r3, #16
 8002c6a:	d104      	bne.n	8002c76 <HAL_TIM_IC_Start+0x5a>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	e003      	b.n	8002c7e <HAL_TIM_IC_Start+0x62>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002c7c:	b2db      	uxtb	r3, r3
 8002c7e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d104      	bne.n	8002c90 <HAL_TIM_IC_Start+0x74>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	e013      	b.n	8002cb8 <HAL_TIM_IC_Start+0x9c>
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	d104      	bne.n	8002ca0 <HAL_TIM_IC_Start+0x84>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	e00b      	b.n	8002cb8 <HAL_TIM_IC_Start+0x9c>
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	2b08      	cmp	r3, #8
 8002ca4:	d104      	bne.n	8002cb0 <HAL_TIM_IC_Start+0x94>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	e003      	b.n	8002cb8 <HAL_TIM_IC_Start+0x9c>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002cba:	7bfb      	ldrb	r3, [r7, #15]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d102      	bne.n	8002cc6 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002cc0:	7bbb      	ldrb	r3, [r7, #14]
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d001      	beq.n	8002cca <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e08d      	b.n	8002de6 <HAL_TIM_IC_Start+0x1ca>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d104      	bne.n	8002cda <HAL_TIM_IC_Start+0xbe>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2202      	movs	r2, #2
 8002cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cd8:	e023      	b.n	8002d22 <HAL_TIM_IC_Start+0x106>
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	2b04      	cmp	r3, #4
 8002cde:	d104      	bne.n	8002cea <HAL_TIM_IC_Start+0xce>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ce8:	e01b      	b.n	8002d22 <HAL_TIM_IC_Start+0x106>
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	d104      	bne.n	8002cfa <HAL_TIM_IC_Start+0xde>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2202      	movs	r2, #2
 8002cf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cf8:	e013      	b.n	8002d22 <HAL_TIM_IC_Start+0x106>
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	2b0c      	cmp	r3, #12
 8002cfe:	d104      	bne.n	8002d0a <HAL_TIM_IC_Start+0xee>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2202      	movs	r2, #2
 8002d04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002d08:	e00b      	b.n	8002d22 <HAL_TIM_IC_Start+0x106>
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	2b10      	cmp	r3, #16
 8002d0e:	d104      	bne.n	8002d1a <HAL_TIM_IC_Start+0xfe>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2202      	movs	r2, #2
 8002d14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d18:	e003      	b.n	8002d22 <HAL_TIM_IC_Start+0x106>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d104      	bne.n	8002d32 <HAL_TIM_IC_Start+0x116>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2202      	movs	r2, #2
 8002d2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d30:	e013      	b.n	8002d5a <HAL_TIM_IC_Start+0x13e>
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	2b04      	cmp	r3, #4
 8002d36:	d104      	bne.n	8002d42 <HAL_TIM_IC_Start+0x126>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2202      	movs	r2, #2
 8002d3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d40:	e00b      	b.n	8002d5a <HAL_TIM_IC_Start+0x13e>
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	d104      	bne.n	8002d52 <HAL_TIM_IC_Start+0x136>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2202      	movs	r2, #2
 8002d4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002d50:	e003      	b.n	8002d5a <HAL_TIM_IC_Start+0x13e>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2202      	movs	r2, #2
 8002d56:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	6839      	ldr	r1, [r7, #0]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f001 f94a 	bl	8003ffc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a20      	ldr	r2, [pc, #128]	; (8002df0 <HAL_TIM_IC_Start+0x1d4>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d018      	beq.n	8002da4 <HAL_TIM_IC_Start+0x188>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d7a:	d013      	beq.n	8002da4 <HAL_TIM_IC_Start+0x188>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a1c      	ldr	r2, [pc, #112]	; (8002df4 <HAL_TIM_IC_Start+0x1d8>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d00e      	beq.n	8002da4 <HAL_TIM_IC_Start+0x188>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a1b      	ldr	r2, [pc, #108]	; (8002df8 <HAL_TIM_IC_Start+0x1dc>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d009      	beq.n	8002da4 <HAL_TIM_IC_Start+0x188>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a19      	ldr	r2, [pc, #100]	; (8002dfc <HAL_TIM_IC_Start+0x1e0>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d004      	beq.n	8002da4 <HAL_TIM_IC_Start+0x188>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a18      	ldr	r2, [pc, #96]	; (8002e00 <HAL_TIM_IC_Start+0x1e4>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d115      	bne.n	8002dd0 <HAL_TIM_IC_Start+0x1b4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	689a      	ldr	r2, [r3, #8]
 8002daa:	4b16      	ldr	r3, [pc, #88]	; (8002e04 <HAL_TIM_IC_Start+0x1e8>)
 8002dac:	4013      	ands	r3, r2
 8002dae:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	2b06      	cmp	r3, #6
 8002db4:	d015      	beq.n	8002de2 <HAL_TIM_IC_Start+0x1c6>
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dbc:	d011      	beq.n	8002de2 <HAL_TIM_IC_Start+0x1c6>
    {
      __HAL_TIM_ENABLE(htim);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f042 0201 	orr.w	r2, r2, #1
 8002dcc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dce:	e008      	b.n	8002de2 <HAL_TIM_IC_Start+0x1c6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f042 0201 	orr.w	r2, r2, #1
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	e000      	b.n	8002de4 <HAL_TIM_IC_Start+0x1c8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002de2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40012c00 	.word	0x40012c00
 8002df4:	40000400 	.word	0x40000400
 8002df8:	40000800 	.word	0x40000800
 8002dfc:	40013400 	.word	0x40013400
 8002e00:	40014000 	.word	0x40014000
 8002e04:	00010007 	.word	0x00010007

08002e08 <HAL_TIM_IC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2200      	movs	r2, #0
 8002e18:	6839      	ldr	r1, [r7, #0]
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f001 f8ee 	bl	8003ffc <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6a1a      	ldr	r2, [r3, #32]
 8002e26:	f241 1311 	movw	r3, #4369	; 0x1111
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10f      	bne.n	8002e50 <HAL_TIM_IC_Stop+0x48>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	6a1a      	ldr	r2, [r3, #32]
 8002e36:	f244 4344 	movw	r3, #17476	; 0x4444
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d107      	bne.n	8002e50 <HAL_TIM_IC_Stop+0x48>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f022 0201 	bic.w	r2, r2, #1
 8002e4e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d104      	bne.n	8002e60 <HAL_TIM_IC_Stop+0x58>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e5e:	e023      	b.n	8002ea8 <HAL_TIM_IC_Stop+0xa0>
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	d104      	bne.n	8002e70 <HAL_TIM_IC_Stop+0x68>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e6e:	e01b      	b.n	8002ea8 <HAL_TIM_IC_Stop+0xa0>
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	2b08      	cmp	r3, #8
 8002e74:	d104      	bne.n	8002e80 <HAL_TIM_IC_Stop+0x78>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e7e:	e013      	b.n	8002ea8 <HAL_TIM_IC_Stop+0xa0>
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	2b0c      	cmp	r3, #12
 8002e84:	d104      	bne.n	8002e90 <HAL_TIM_IC_Stop+0x88>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002e8e:	e00b      	b.n	8002ea8 <HAL_TIM_IC_Stop+0xa0>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	2b10      	cmp	r3, #16
 8002e94:	d104      	bne.n	8002ea0 <HAL_TIM_IC_Stop+0x98>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e9e:	e003      	b.n	8002ea8 <HAL_TIM_IC_Stop+0xa0>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d104      	bne.n	8002eb8 <HAL_TIM_IC_Stop+0xb0>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002eb6:	e013      	b.n	8002ee0 <HAL_TIM_IC_Stop+0xd8>
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	2b04      	cmp	r3, #4
 8002ebc:	d104      	bne.n	8002ec8 <HAL_TIM_IC_Stop+0xc0>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ec6:	e00b      	b.n	8002ee0 <HAL_TIM_IC_Stop+0xd8>
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	2b08      	cmp	r3, #8
 8002ecc:	d104      	bne.n	8002ed8 <HAL_TIM_IC_Stop+0xd0>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002ed6:	e003      	b.n	8002ee0 <HAL_TIM_IC_Stop+0xd8>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
	...

08002eec <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	60f8      	str	r0, [r7, #12]
 8002ef4:	60b9      	str	r1, [r7, #8]
 8002ef6:	607a      	str	r2, [r7, #4]
 8002ef8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8002efa:	2300      	movs	r3, #0
 8002efc:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d104      	bne.n	8002f0e <HAL_TIM_IC_Start_DMA+0x22>
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	e023      	b.n	8002f56 <HAL_TIM_IC_Start_DMA+0x6a>
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d104      	bne.n	8002f1e <HAL_TIM_IC_Start_DMA+0x32>
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	e01b      	b.n	8002f56 <HAL_TIM_IC_Start_DMA+0x6a>
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	2b08      	cmp	r3, #8
 8002f22:	d104      	bne.n	8002f2e <HAL_TIM_IC_Start_DMA+0x42>
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	e013      	b.n	8002f56 <HAL_TIM_IC_Start_DMA+0x6a>
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	2b0c      	cmp	r3, #12
 8002f32:	d104      	bne.n	8002f3e <HAL_TIM_IC_Start_DMA+0x52>
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	e00b      	b.n	8002f56 <HAL_TIM_IC_Start_DMA+0x6a>
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	2b10      	cmp	r3, #16
 8002f42:	d104      	bne.n	8002f4e <HAL_TIM_IC_Start_DMA+0x62>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	e003      	b.n	8002f56 <HAL_TIM_IC_Start_DMA+0x6a>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d104      	bne.n	8002f68 <HAL_TIM_IC_Start_DMA+0x7c>
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	e013      	b.n	8002f90 <HAL_TIM_IC_Start_DMA+0xa4>
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2b04      	cmp	r3, #4
 8002f6c:	d104      	bne.n	8002f78 <HAL_TIM_IC_Start_DMA+0x8c>
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	e00b      	b.n	8002f90 <HAL_TIM_IC_Start_DMA+0xa4>
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	2b08      	cmp	r3, #8
 8002f7c:	d104      	bne.n	8002f88 <HAL_TIM_IC_Start_DMA+0x9c>
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	e003      	b.n	8002f90 <HAL_TIM_IC_Start_DMA+0xa4>
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8002f92:	7dbb      	ldrb	r3, [r7, #22]
 8002f94:	2b02      	cmp	r3, #2
 8002f96:	d002      	beq.n	8002f9e <HAL_TIM_IC_Start_DMA+0xb2>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8002f98:	7d7b      	ldrb	r3, [r7, #21]
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d101      	bne.n	8002fa2 <HAL_TIM_IC_Start_DMA+0xb6>
  {
    return HAL_BUSY;
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	e152      	b.n	8003248 <HAL_TIM_IC_Start_DMA+0x35c>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8002fa2:	7dbb      	ldrb	r3, [r7, #22]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d153      	bne.n	8003050 <HAL_TIM_IC_Start_DMA+0x164>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8002fa8:	7d7b      	ldrb	r3, [r7, #21]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d150      	bne.n	8003050 <HAL_TIM_IC_Start_DMA+0x164>
  {
    if ((pData == NULL) || (Length == 0U))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d002      	beq.n	8002fba <HAL_TIM_IC_Start_DMA+0xce>
 8002fb4:	887b      	ldrh	r3, [r7, #2]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d101      	bne.n	8002fbe <HAL_TIM_IC_Start_DMA+0xd2>
    {
      return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e144      	b.n	8003248 <HAL_TIM_IC_Start_DMA+0x35c>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d104      	bne.n	8002fce <HAL_TIM_IC_Start_DMA+0xe2>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2202      	movs	r2, #2
 8002fc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fcc:	e023      	b.n	8003016 <HAL_TIM_IC_Start_DMA+0x12a>
 8002fce:	68bb      	ldr	r3, [r7, #8]
 8002fd0:	2b04      	cmp	r3, #4
 8002fd2:	d104      	bne.n	8002fde <HAL_TIM_IC_Start_DMA+0xf2>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fdc:	e01b      	b.n	8003016 <HAL_TIM_IC_Start_DMA+0x12a>
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	2b08      	cmp	r3, #8
 8002fe2:	d104      	bne.n	8002fee <HAL_TIM_IC_Start_DMA+0x102>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2202      	movs	r2, #2
 8002fe8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fec:	e013      	b.n	8003016 <HAL_TIM_IC_Start_DMA+0x12a>
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	2b0c      	cmp	r3, #12
 8002ff2:	d104      	bne.n	8002ffe <HAL_TIM_IC_Start_DMA+0x112>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002ffc:	e00b      	b.n	8003016 <HAL_TIM_IC_Start_DMA+0x12a>
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	2b10      	cmp	r3, #16
 8003002:	d104      	bne.n	800300e <HAL_TIM_IC_Start_DMA+0x122>
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2202      	movs	r2, #2
 8003008:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800300c:	e003      	b.n	8003016 <HAL_TIM_IC_Start_DMA+0x12a>
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	2202      	movs	r2, #2
 8003012:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d104      	bne.n	8003026 <HAL_TIM_IC_Start_DMA+0x13a>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2202      	movs	r2, #2
 8003020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) || (Length == 0U))
 8003024:	e016      	b.n	8003054 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	2b04      	cmp	r3, #4
 800302a:	d104      	bne.n	8003036 <HAL_TIM_IC_Start_DMA+0x14a>
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2202      	movs	r2, #2
 8003030:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) || (Length == 0U))
 8003034:	e00e      	b.n	8003054 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	2b08      	cmp	r3, #8
 800303a:	d104      	bne.n	8003046 <HAL_TIM_IC_Start_DMA+0x15a>
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2202      	movs	r2, #2
 8003040:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
    if ((pData == NULL) || (Length == 0U))
 8003044:	e006      	b.n	8003054 <HAL_TIM_IC_Start_DMA+0x168>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2202      	movs	r2, #2
 800304a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
    if ((pData == NULL) || (Length == 0U))
 800304e:	e001      	b.n	8003054 <HAL_TIM_IC_Start_DMA+0x168>
    }
  }
  else
  {
    return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e0f9      	b.n	8003248 <HAL_TIM_IC_Start_DMA+0x35c>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	2201      	movs	r2, #1
 800305a:	68b9      	ldr	r1, [r7, #8]
 800305c:	4618      	mov	r0, r3
 800305e:	f000 ffcd 	bl	8003ffc <TIM_CCxChannelCmd>

  switch (Channel)
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	2b0c      	cmp	r3, #12
 8003066:	f200 80ad 	bhi.w	80031c4 <HAL_TIM_IC_Start_DMA+0x2d8>
 800306a:	a201      	add	r2, pc, #4	; (adr r2, 8003070 <HAL_TIM_IC_Start_DMA+0x184>)
 800306c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003070:	080030a5 	.word	0x080030a5
 8003074:	080031c5 	.word	0x080031c5
 8003078:	080031c5 	.word	0x080031c5
 800307c:	080031c5 	.word	0x080031c5
 8003080:	080030ed 	.word	0x080030ed
 8003084:	080031c5 	.word	0x080031c5
 8003088:	080031c5 	.word	0x080031c5
 800308c:	080031c5 	.word	0x080031c5
 8003090:	08003135 	.word	0x08003135
 8003094:	080031c5 	.word	0x080031c5
 8003098:	080031c5 	.word	0x080031c5
 800309c:	080031c5 	.word	0x080031c5
 80030a0:	0800317d 	.word	0x0800317d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a8:	4a69      	ldr	r2, [pc, #420]	; (8003250 <HAL_TIM_IC_Start_DMA+0x364>)
 80030aa:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b0:	4a68      	ldr	r2, [pc, #416]	; (8003254 <HAL_TIM_IC_Start_DMA+0x368>)
 80030b2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b8:	4a67      	ldr	r2, [pc, #412]	; (8003258 <HAL_TIM_IC_Start_DMA+0x36c>)
 80030ba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	3334      	adds	r3, #52	; 0x34
 80030c6:	4619      	mov	r1, r3
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	887b      	ldrh	r3, [r7, #2]
 80030cc:	f7fe f950 	bl	8001370 <HAL_DMA_Start_IT>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d001      	beq.n	80030da <HAL_TIM_IC_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e0b6      	b.n	8003248 <HAL_TIM_IC_Start_DMA+0x35c>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68da      	ldr	r2, [r3, #12]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030e8:	60da      	str	r2, [r3, #12]
      break;
 80030ea:	e06e      	b.n	80031ca <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f0:	4a57      	ldr	r2, [pc, #348]	; (8003250 <HAL_TIM_IC_Start_DMA+0x364>)
 80030f2:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f8:	4a56      	ldr	r2, [pc, #344]	; (8003254 <HAL_TIM_IC_Start_DMA+0x368>)
 80030fa:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003100:	4a55      	ldr	r2, [pc, #340]	; (8003258 <HAL_TIM_IC_Start_DMA+0x36c>)
 8003102:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	3338      	adds	r3, #56	; 0x38
 800310e:	4619      	mov	r1, r3
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	887b      	ldrh	r3, [r7, #2]
 8003114:	f7fe f92c 	bl	8001370 <HAL_DMA_Start_IT>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <HAL_TIM_IC_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e092      	b.n	8003248 <HAL_TIM_IC_Start_DMA+0x35c>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	68da      	ldr	r2, [r3, #12]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003130:	60da      	str	r2, [r3, #12]
      break;
 8003132:	e04a      	b.n	80031ca <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003138:	4a45      	ldr	r2, [pc, #276]	; (8003250 <HAL_TIM_IC_Start_DMA+0x364>)
 800313a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003140:	4a44      	ldr	r2, [pc, #272]	; (8003254 <HAL_TIM_IC_Start_DMA+0x368>)
 8003142:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003148:	4a43      	ldr	r2, [pc, #268]	; (8003258 <HAL_TIM_IC_Start_DMA+0x36c>)
 800314a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	333c      	adds	r3, #60	; 0x3c
 8003156:	4619      	mov	r1, r3
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	887b      	ldrh	r3, [r7, #2]
 800315c:	f7fe f908 	bl	8001370 <HAL_DMA_Start_IT>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <HAL_TIM_IC_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e06e      	b.n	8003248 <HAL_TIM_IC_Start_DMA+0x35c>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68da      	ldr	r2, [r3, #12]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003178:	60da      	str	r2, [r3, #12]
      break;
 800317a:	e026      	b.n	80031ca <HAL_TIM_IC_Start_DMA+0x2de>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003180:	4a33      	ldr	r2, [pc, #204]	; (8003250 <HAL_TIM_IC_Start_DMA+0x364>)
 8003182:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003188:	4a32      	ldr	r2, [pc, #200]	; (8003254 <HAL_TIM_IC_Start_DMA+0x368>)
 800318a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003190:	4a31      	ldr	r2, [pc, #196]	; (8003258 <HAL_TIM_IC_Start_DMA+0x36c>)
 8003192:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	3340      	adds	r3, #64	; 0x40
 800319e:	4619      	mov	r1, r3
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	887b      	ldrh	r3, [r7, #2]
 80031a4:	f7fe f8e4 	bl	8001370 <HAL_DMA_Start_IT>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <HAL_TIM_IC_Start_DMA+0x2c6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e04a      	b.n	8003248 <HAL_TIM_IC_Start_DMA+0x35c>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	68da      	ldr	r2, [r3, #12]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80031c0:	60da      	str	r2, [r3, #12]
      break;
 80031c2:	e002      	b.n	80031ca <HAL_TIM_IC_Start_DMA+0x2de>
    }

    default:
      status = HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	75fb      	strb	r3, [r7, #23]
      break;
 80031c8:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a23      	ldr	r2, [pc, #140]	; (800325c <HAL_TIM_IC_Start_DMA+0x370>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d018      	beq.n	8003206 <HAL_TIM_IC_Start_DMA+0x31a>
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031dc:	d013      	beq.n	8003206 <HAL_TIM_IC_Start_DMA+0x31a>
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a1f      	ldr	r2, [pc, #124]	; (8003260 <HAL_TIM_IC_Start_DMA+0x374>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d00e      	beq.n	8003206 <HAL_TIM_IC_Start_DMA+0x31a>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a1d      	ldr	r2, [pc, #116]	; (8003264 <HAL_TIM_IC_Start_DMA+0x378>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d009      	beq.n	8003206 <HAL_TIM_IC_Start_DMA+0x31a>
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a1c      	ldr	r2, [pc, #112]	; (8003268 <HAL_TIM_IC_Start_DMA+0x37c>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d004      	beq.n	8003206 <HAL_TIM_IC_Start_DMA+0x31a>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a1a      	ldr	r2, [pc, #104]	; (800326c <HAL_TIM_IC_Start_DMA+0x380>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d115      	bne.n	8003232 <HAL_TIM_IC_Start_DMA+0x346>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	689a      	ldr	r2, [r3, #8]
 800320c:	4b18      	ldr	r3, [pc, #96]	; (8003270 <HAL_TIM_IC_Start_DMA+0x384>)
 800320e:	4013      	ands	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	2b06      	cmp	r3, #6
 8003216:	d015      	beq.n	8003244 <HAL_TIM_IC_Start_DMA+0x358>
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800321e:	d011      	beq.n	8003244 <HAL_TIM_IC_Start_DMA+0x358>
    {
      __HAL_TIM_ENABLE(htim);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f042 0201 	orr.w	r2, r2, #1
 800322e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003230:	e008      	b.n	8003244 <HAL_TIM_IC_Start_DMA+0x358>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f042 0201 	orr.w	r2, r2, #1
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	e000      	b.n	8003246 <HAL_TIM_IC_Start_DMA+0x35a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003244:	bf00      	nop
  }

  /* Return function status */
  return status;
 8003246:	7dfb      	ldrb	r3, [r7, #23]
}
 8003248:	4618      	mov	r0, r3
 800324a:	3718      	adds	r7, #24
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	08003897 	.word	0x08003897
 8003254:	0800395f 	.word	0x0800395f
 8003258:	08003805 	.word	0x08003805
 800325c:	40012c00 	.word	0x40012c00
 8003260:	40000400 	.word	0x40000400
 8003264:	40000800 	.word	0x40000800
 8003268:	40013400 	.word	0x40013400
 800326c:	40014000 	.word	0x40014000
 8003270:	00010007 	.word	0x00010007

08003274 <HAL_TIM_IC_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800327e:	2300      	movs	r3, #0
 8003280:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2200      	movs	r2, #0
 8003288:	6839      	ldr	r1, [r7, #0]
 800328a:	4618      	mov	r0, r3
 800328c:	f000 feb6 	bl	8003ffc <TIM_CCxChannelCmd>

  switch (Channel)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	2b0c      	cmp	r3, #12
 8003294:	d854      	bhi.n	8003340 <HAL_TIM_IC_Stop_DMA+0xcc>
 8003296:	a201      	add	r2, pc, #4	; (adr r2, 800329c <HAL_TIM_IC_Stop_DMA+0x28>)
 8003298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800329c:	080032d1 	.word	0x080032d1
 80032a0:	08003341 	.word	0x08003341
 80032a4:	08003341 	.word	0x08003341
 80032a8:	08003341 	.word	0x08003341
 80032ac:	080032ed 	.word	0x080032ed
 80032b0:	08003341 	.word	0x08003341
 80032b4:	08003341 	.word	0x08003341
 80032b8:	08003341 	.word	0x08003341
 80032bc:	08003309 	.word	0x08003309
 80032c0:	08003341 	.word	0x08003341
 80032c4:	08003341 	.word	0x08003341
 80032c8:	08003341 	.word	0x08003341
 80032cc:	08003325 	.word	0x08003325
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	68da      	ldr	r2, [r3, #12]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80032de:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7fe f8be 	bl	8001466 <HAL_DMA_Abort_IT>
      break;
 80032ea:	e02c      	b.n	8003346 <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68da      	ldr	r2, [r3, #12]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032fa:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003300:	4618      	mov	r0, r3
 8003302:	f7fe f8b0 	bl	8001466 <HAL_DMA_Abort_IT>
      break;
 8003306:	e01e      	b.n	8003346 <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68da      	ldr	r2, [r3, #12]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003316:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800331c:	4618      	mov	r0, r3
 800331e:	f7fe f8a2 	bl	8001466 <HAL_DMA_Abort_IT>
      break;
 8003322:	e010      	b.n	8003346 <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68da      	ldr	r2, [r3, #12]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003332:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003338:	4618      	mov	r0, r3
 800333a:	f7fe f894 	bl	8001466 <HAL_DMA_Abort_IT>
      break;
 800333e:	e002      	b.n	8003346 <HAL_TIM_IC_Stop_DMA+0xd2>
    }

    default:
      status = HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	73fb      	strb	r3, [r7, #15]
      break;
 8003344:	bf00      	nop
  }

  if (status == HAL_OK)
 8003346:	7bfb      	ldrb	r3, [r7, #15]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d15f      	bne.n	800340c <HAL_TIM_IC_Stop_DMA+0x198>
  {
    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	6a1a      	ldr	r2, [r3, #32]
 8003352:	f241 1311 	movw	r3, #4369	; 0x1111
 8003356:	4013      	ands	r3, r2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d10f      	bne.n	800337c <HAL_TIM_IC_Stop_DMA+0x108>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6a1a      	ldr	r2, [r3, #32]
 8003362:	f244 4344 	movw	r3, #17476	; 0x4444
 8003366:	4013      	ands	r3, r2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d107      	bne.n	800337c <HAL_TIM_IC_Stop_DMA+0x108>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	681a      	ldr	r2, [r3, #0]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f022 0201 	bic.w	r2, r2, #1
 800337a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d104      	bne.n	800338c <HAL_TIM_IC_Stop_DMA+0x118>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2201      	movs	r2, #1
 8003386:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800338a:	e023      	b.n	80033d4 <HAL_TIM_IC_Stop_DMA+0x160>
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	2b04      	cmp	r3, #4
 8003390:	d104      	bne.n	800339c <HAL_TIM_IC_Stop_DMA+0x128>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800339a:	e01b      	b.n	80033d4 <HAL_TIM_IC_Stop_DMA+0x160>
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	2b08      	cmp	r3, #8
 80033a0:	d104      	bne.n	80033ac <HAL_TIM_IC_Stop_DMA+0x138>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2201      	movs	r2, #1
 80033a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033aa:	e013      	b.n	80033d4 <HAL_TIM_IC_Stop_DMA+0x160>
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	2b0c      	cmp	r3, #12
 80033b0:	d104      	bne.n	80033bc <HAL_TIM_IC_Stop_DMA+0x148>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80033ba:	e00b      	b.n	80033d4 <HAL_TIM_IC_Stop_DMA+0x160>
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	2b10      	cmp	r3, #16
 80033c0:	d104      	bne.n	80033cc <HAL_TIM_IC_Stop_DMA+0x158>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2201      	movs	r2, #1
 80033c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80033ca:	e003      	b.n	80033d4 <HAL_TIM_IC_Stop_DMA+0x160>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d104      	bne.n	80033e4 <HAL_TIM_IC_Stop_DMA+0x170>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2201      	movs	r2, #1
 80033de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033e2:	e013      	b.n	800340c <HAL_TIM_IC_Stop_DMA+0x198>
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	2b04      	cmp	r3, #4
 80033e8:	d104      	bne.n	80033f4 <HAL_TIM_IC_Stop_DMA+0x180>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80033f2:	e00b      	b.n	800340c <HAL_TIM_IC_Stop_DMA+0x198>
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	2b08      	cmp	r3, #8
 80033f8:	d104      	bne.n	8003404 <HAL_TIM_IC_Stop_DMA+0x190>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2201      	movs	r2, #1
 80033fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003402:	e003      	b.n	800340c <HAL_TIM_IC_Stop_DMA+0x198>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  }

  /* Return function status */
  return status;
 800340c:	7bfb      	ldrb	r3, [r7, #15]
}
 800340e:	4618      	mov	r0, r3
 8003410:	3710      	adds	r7, #16
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop

08003418 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003424:	2300      	movs	r3, #0
 8003426:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800342e:	2b01      	cmp	r3, #1
 8003430:	d101      	bne.n	8003436 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003432:	2302      	movs	r3, #2
 8003434:	e088      	b.n	8003548 <HAL_TIM_IC_ConfigChannel+0x130>
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d11b      	bne.n	800347c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6818      	ldr	r0, [r3, #0]
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	6819      	ldr	r1, [r3, #0]
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	f000 fc18 	bl	8003c88 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	699a      	ldr	r2, [r3, #24]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 020c 	bic.w	r2, r2, #12
 8003466:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	6999      	ldr	r1, [r3, #24]
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	689a      	ldr	r2, [r3, #8]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	430a      	orrs	r2, r1
 8003478:	619a      	str	r2, [r3, #24]
 800347a:	e060      	b.n	800353e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b04      	cmp	r3, #4
 8003480:	d11c      	bne.n	80034bc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6818      	ldr	r0, [r3, #0]
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	6819      	ldr	r1, [r3, #0]
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	685a      	ldr	r2, [r3, #4]
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	f000 fc90 	bl	8003db6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	699a      	ldr	r2, [r3, #24]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80034a4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	6999      	ldr	r1, [r3, #24]
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	021a      	lsls	r2, r3, #8
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	430a      	orrs	r2, r1
 80034b8:	619a      	str	r2, [r3, #24]
 80034ba:	e040      	b.n	800353e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b08      	cmp	r3, #8
 80034c0:	d11b      	bne.n	80034fa <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6818      	ldr	r0, [r3, #0]
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	6819      	ldr	r1, [r3, #0]
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	685a      	ldr	r2, [r3, #4]
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	f000 fcdd 	bl	8003e90 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	69da      	ldr	r2, [r3, #28]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 020c 	bic.w	r2, r2, #12
 80034e4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	69d9      	ldr	r1, [r3, #28]
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	689a      	ldr	r2, [r3, #8]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	430a      	orrs	r2, r1
 80034f6:	61da      	str	r2, [r3, #28]
 80034f8:	e021      	b.n	800353e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2b0c      	cmp	r3, #12
 80034fe:	d11c      	bne.n	800353a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6818      	ldr	r0, [r3, #0]
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	6819      	ldr	r1, [r3, #0]
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	f000 fcfa 	bl	8003f08 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	69da      	ldr	r2, [r3, #28]
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003522:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	69d9      	ldr	r1, [r3, #28]
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	021a      	lsls	r2, r3, #8
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	430a      	orrs	r2, r1
 8003536:	61da      	str	r2, [r3, #28]
 8003538:	e001      	b.n	800353e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	2200      	movs	r2, #0
 8003542:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003546:	7dfb      	ldrb	r3, [r7, #23]
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}

08003550 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b084      	sub	sp, #16
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800355a:	2300      	movs	r3, #0
 800355c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003564:	2b01      	cmp	r3, #1
 8003566:	d101      	bne.n	800356c <HAL_TIM_ConfigClockSource+0x1c>
 8003568:	2302      	movs	r3, #2
 800356a:	e0de      	b.n	800372a <HAL_TIM_ConfigClockSource+0x1da>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2202      	movs	r2, #2
 8003578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800358a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800358e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003596:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68ba      	ldr	r2, [r7, #8]
 800359e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a63      	ldr	r2, [pc, #396]	; (8003734 <HAL_TIM_ConfigClockSource+0x1e4>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	f000 80a9 	beq.w	80036fe <HAL_TIM_ConfigClockSource+0x1ae>
 80035ac:	4a61      	ldr	r2, [pc, #388]	; (8003734 <HAL_TIM_ConfigClockSource+0x1e4>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	f200 80ae 	bhi.w	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
 80035b4:	4a60      	ldr	r2, [pc, #384]	; (8003738 <HAL_TIM_ConfigClockSource+0x1e8>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	f000 80a1 	beq.w	80036fe <HAL_TIM_ConfigClockSource+0x1ae>
 80035bc:	4a5e      	ldr	r2, [pc, #376]	; (8003738 <HAL_TIM_ConfigClockSource+0x1e8>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	f200 80a6 	bhi.w	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
 80035c4:	4a5d      	ldr	r2, [pc, #372]	; (800373c <HAL_TIM_ConfigClockSource+0x1ec>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	f000 8099 	beq.w	80036fe <HAL_TIM_ConfigClockSource+0x1ae>
 80035cc:	4a5b      	ldr	r2, [pc, #364]	; (800373c <HAL_TIM_ConfigClockSource+0x1ec>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	f200 809e 	bhi.w	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
 80035d4:	4a5a      	ldr	r2, [pc, #360]	; (8003740 <HAL_TIM_ConfigClockSource+0x1f0>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	f000 8091 	beq.w	80036fe <HAL_TIM_ConfigClockSource+0x1ae>
 80035dc:	4a58      	ldr	r2, [pc, #352]	; (8003740 <HAL_TIM_ConfigClockSource+0x1f0>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	f200 8096 	bhi.w	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
 80035e4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80035e8:	f000 8089 	beq.w	80036fe <HAL_TIM_ConfigClockSource+0x1ae>
 80035ec:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80035f0:	f200 808e 	bhi.w	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
 80035f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035f8:	d03e      	beq.n	8003678 <HAL_TIM_ConfigClockSource+0x128>
 80035fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035fe:	f200 8087 	bhi.w	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
 8003602:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003606:	f000 8086 	beq.w	8003716 <HAL_TIM_ConfigClockSource+0x1c6>
 800360a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800360e:	d87f      	bhi.n	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
 8003610:	2b70      	cmp	r3, #112	; 0x70
 8003612:	d01a      	beq.n	800364a <HAL_TIM_ConfigClockSource+0xfa>
 8003614:	2b70      	cmp	r3, #112	; 0x70
 8003616:	d87b      	bhi.n	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
 8003618:	2b60      	cmp	r3, #96	; 0x60
 800361a:	d050      	beq.n	80036be <HAL_TIM_ConfigClockSource+0x16e>
 800361c:	2b60      	cmp	r3, #96	; 0x60
 800361e:	d877      	bhi.n	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
 8003620:	2b50      	cmp	r3, #80	; 0x50
 8003622:	d03c      	beq.n	800369e <HAL_TIM_ConfigClockSource+0x14e>
 8003624:	2b50      	cmp	r3, #80	; 0x50
 8003626:	d873      	bhi.n	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
 8003628:	2b40      	cmp	r3, #64	; 0x40
 800362a:	d058      	beq.n	80036de <HAL_TIM_ConfigClockSource+0x18e>
 800362c:	2b40      	cmp	r3, #64	; 0x40
 800362e:	d86f      	bhi.n	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
 8003630:	2b30      	cmp	r3, #48	; 0x30
 8003632:	d064      	beq.n	80036fe <HAL_TIM_ConfigClockSource+0x1ae>
 8003634:	2b30      	cmp	r3, #48	; 0x30
 8003636:	d86b      	bhi.n	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
 8003638:	2b20      	cmp	r3, #32
 800363a:	d060      	beq.n	80036fe <HAL_TIM_ConfigClockSource+0x1ae>
 800363c:	2b20      	cmp	r3, #32
 800363e:	d867      	bhi.n	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
 8003640:	2b00      	cmp	r3, #0
 8003642:	d05c      	beq.n	80036fe <HAL_TIM_ConfigClockSource+0x1ae>
 8003644:	2b10      	cmp	r3, #16
 8003646:	d05a      	beq.n	80036fe <HAL_TIM_ConfigClockSource+0x1ae>
 8003648:	e062      	b.n	8003710 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6818      	ldr	r0, [r3, #0]
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	6899      	ldr	r1, [r3, #8]
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685a      	ldr	r2, [r3, #4]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	f000 fcaf 	bl	8003fbc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800366c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68ba      	ldr	r2, [r7, #8]
 8003674:	609a      	str	r2, [r3, #8]
      break;
 8003676:	e04f      	b.n	8003718 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6818      	ldr	r0, [r3, #0]
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	6899      	ldr	r1, [r3, #8]
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685a      	ldr	r2, [r3, #4]
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	f000 fc98 	bl	8003fbc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689a      	ldr	r2, [r3, #8]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800369a:	609a      	str	r2, [r3, #8]
      break;
 800369c:	e03c      	b.n	8003718 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6818      	ldr	r0, [r3, #0]
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	6859      	ldr	r1, [r3, #4]
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	461a      	mov	r2, r3
 80036ac:	f000 fb54 	bl	8003d58 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2150      	movs	r1, #80	; 0x50
 80036b6:	4618      	mov	r0, r3
 80036b8:	f000 fc63 	bl	8003f82 <TIM_ITRx_SetConfig>
      break;
 80036bc:	e02c      	b.n	8003718 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6818      	ldr	r0, [r3, #0]
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	6859      	ldr	r1, [r3, #4]
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	461a      	mov	r2, r3
 80036cc:	f000 fbb0 	bl	8003e30 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2160      	movs	r1, #96	; 0x60
 80036d6:	4618      	mov	r0, r3
 80036d8:	f000 fc53 	bl	8003f82 <TIM_ITRx_SetConfig>
      break;
 80036dc:	e01c      	b.n	8003718 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6818      	ldr	r0, [r3, #0]
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	6859      	ldr	r1, [r3, #4]
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	68db      	ldr	r3, [r3, #12]
 80036ea:	461a      	mov	r2, r3
 80036ec:	f000 fb34 	bl	8003d58 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2140      	movs	r1, #64	; 0x40
 80036f6:	4618      	mov	r0, r3
 80036f8:	f000 fc43 	bl	8003f82 <TIM_ITRx_SetConfig>
      break;
 80036fc:	e00c      	b.n	8003718 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4619      	mov	r1, r3
 8003708:	4610      	mov	r0, r2
 800370a:	f000 fc3a 	bl	8003f82 <TIM_ITRx_SetConfig>
      break;
 800370e:	e003      	b.n	8003718 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	73fb      	strb	r3, [r7, #15]
      break;
 8003714:	e000      	b.n	8003718 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8003716:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003728:	7bfb      	ldrb	r3, [r7, #15]
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	00100070 	.word	0x00100070
 8003738:	00100040 	.word	0x00100040
 800373c:	00100030 	.word	0x00100030
 8003740:	00100020 	.word	0x00100020

08003744 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
 800374c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003754:	2b01      	cmp	r3, #1
 8003756:	d101      	bne.n	800375c <HAL_TIM_SlaveConfigSynchro+0x18>
 8003758:	2302      	movs	r3, #2
 800375a:	e031      	b.n	80037c0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2202      	movs	r2, #2
 8003768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800376c:	6839      	ldr	r1, [r7, #0]
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 f9c6 	bl	8003b00 <TIM_SlaveTimer_SetConfig>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d009      	beq.n	800378e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e018      	b.n	80037c0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68da      	ldr	r2, [r3, #12]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800379c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68da      	ldr	r2, [r3, #12]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80037ac:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2201      	movs	r2, #1
 80037b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037be:	2300      	movs	r3, #0
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3708      	adds	r7, #8
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80037e4:	bf00      	nop
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80037f8:	bf00      	nop
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003810:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	429a      	cmp	r2, r3
 800381a:	d107      	bne.n	800382c <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2201      	movs	r2, #1
 8003820:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2201      	movs	r2, #1
 8003826:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800382a:	e02a      	b.n	8003882 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	429a      	cmp	r2, r3
 8003834:	d107      	bne.n	8003846 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2202      	movs	r2, #2
 800383a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003844:	e01d      	b.n	8003882 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	429a      	cmp	r2, r3
 800384e:	d107      	bne.n	8003860 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2204      	movs	r2, #4
 8003854:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2201      	movs	r2, #1
 800385a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800385e:	e010      	b.n	8003882 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003864:	687a      	ldr	r2, [r7, #4]
 8003866:	429a      	cmp	r2, r3
 8003868:	d107      	bne.n	800387a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2208      	movs	r2, #8
 800386e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003878:	e003      	b.n	8003882 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2201      	movs	r2, #1
 800387e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f7ff ffb4 	bl	80037f0 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	771a      	strb	r2, [r3, #28]
}
 800388e:	bf00      	nop
 8003890:	3710      	adds	r7, #16
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}

08003896 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 8003896:	b580      	push	{r7, lr}
 8003898:	b084      	sub	sp, #16
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d10f      	bne.n	80038ce <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2201      	movs	r2, #1
 80038b2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	69db      	ldr	r3, [r3, #28]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d146      	bne.n	800394a <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038cc:	e03d      	b.n	800394a <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d10f      	bne.n	80038f8 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2202      	movs	r2, #2
 80038dc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	69db      	ldr	r3, [r3, #28]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d131      	bne.n	800394a <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2201      	movs	r2, #1
 80038ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80038f6:	e028      	b.n	800394a <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	429a      	cmp	r2, r3
 8003900:	d10f      	bne.n	8003922 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2204      	movs	r2, #4
 8003906:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	69db      	ldr	r3, [r3, #28]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d11c      	bne.n	800394a <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003920:	e013      	b.n	800394a <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	429a      	cmp	r2, r3
 800392a:	d10e      	bne.n	800394a <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2208      	movs	r2, #8
 8003930:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	69db      	ldr	r3, [r3, #28]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d107      	bne.n	800394a <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2201      	movs	r2, #1
 8003946:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f7ff ff3c 	bl	80037c8 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	771a      	strb	r2, [r3, #28]
}
 8003956:	bf00      	nop
 8003958:	3710      	adds	r7, #16
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}

0800395e <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 800395e:	b580      	push	{r7, lr}
 8003960:	b084      	sub	sp, #16
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800396a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	429a      	cmp	r2, r3
 8003974:	d103      	bne.n	800397e <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2201      	movs	r2, #1
 800397a:	771a      	strb	r2, [r3, #28]
 800397c:	e019      	b.n	80039b2 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	429a      	cmp	r2, r3
 8003986:	d103      	bne.n	8003990 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2202      	movs	r2, #2
 800398c:	771a      	strb	r2, [r3, #28]
 800398e:	e010      	b.n	80039b2 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003994:	687a      	ldr	r2, [r7, #4]
 8003996:	429a      	cmp	r2, r3
 8003998:	d103      	bne.n	80039a2 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2204      	movs	r2, #4
 800399e:	771a      	strb	r2, [r3, #28]
 80039a0:	e007      	b.n	80039b2 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a6:	687a      	ldr	r2, [r7, #4]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d102      	bne.n	80039b2 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2208      	movs	r2, #8
 80039b0:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 80039b2:	68f8      	ldr	r0, [r7, #12]
 80039b4:	f7ff ff12 	bl	80037dc <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2200      	movs	r2, #0
 80039bc:	771a      	strb	r2, [r3, #28]
}
 80039be:	bf00      	nop
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
	...

080039c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b085      	sub	sp, #20
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a42      	ldr	r2, [pc, #264]	; (8003ae4 <TIM_Base_SetConfig+0x11c>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d00f      	beq.n	8003a00 <TIM_Base_SetConfig+0x38>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039e6:	d00b      	beq.n	8003a00 <TIM_Base_SetConfig+0x38>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	4a3f      	ldr	r2, [pc, #252]	; (8003ae8 <TIM_Base_SetConfig+0x120>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d007      	beq.n	8003a00 <TIM_Base_SetConfig+0x38>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a3e      	ldr	r2, [pc, #248]	; (8003aec <TIM_Base_SetConfig+0x124>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d003      	beq.n	8003a00 <TIM_Base_SetConfig+0x38>
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	4a3d      	ldr	r2, [pc, #244]	; (8003af0 <TIM_Base_SetConfig+0x128>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d108      	bne.n	8003a12 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a33      	ldr	r2, [pc, #204]	; (8003ae4 <TIM_Base_SetConfig+0x11c>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d01b      	beq.n	8003a52 <TIM_Base_SetConfig+0x8a>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a20:	d017      	beq.n	8003a52 <TIM_Base_SetConfig+0x8a>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a30      	ldr	r2, [pc, #192]	; (8003ae8 <TIM_Base_SetConfig+0x120>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d013      	beq.n	8003a52 <TIM_Base_SetConfig+0x8a>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a2f      	ldr	r2, [pc, #188]	; (8003aec <TIM_Base_SetConfig+0x124>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d00f      	beq.n	8003a52 <TIM_Base_SetConfig+0x8a>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a2e      	ldr	r2, [pc, #184]	; (8003af0 <TIM_Base_SetConfig+0x128>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d00b      	beq.n	8003a52 <TIM_Base_SetConfig+0x8a>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a2d      	ldr	r2, [pc, #180]	; (8003af4 <TIM_Base_SetConfig+0x12c>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d007      	beq.n	8003a52 <TIM_Base_SetConfig+0x8a>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a2c      	ldr	r2, [pc, #176]	; (8003af8 <TIM_Base_SetConfig+0x130>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d003      	beq.n	8003a52 <TIM_Base_SetConfig+0x8a>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a2b      	ldr	r2, [pc, #172]	; (8003afc <TIM_Base_SetConfig+0x134>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d108      	bne.n	8003a64 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	68db      	ldr	r3, [r3, #12]
 8003a5e:	68fa      	ldr	r2, [r7, #12]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	68fa      	ldr	r2, [r7, #12]
 8003a76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4a16      	ldr	r2, [pc, #88]	; (8003ae4 <TIM_Base_SetConfig+0x11c>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d00f      	beq.n	8003ab0 <TIM_Base_SetConfig+0xe8>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a17      	ldr	r2, [pc, #92]	; (8003af0 <TIM_Base_SetConfig+0x128>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d00b      	beq.n	8003ab0 <TIM_Base_SetConfig+0xe8>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a16      	ldr	r2, [pc, #88]	; (8003af4 <TIM_Base_SetConfig+0x12c>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d007      	beq.n	8003ab0 <TIM_Base_SetConfig+0xe8>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	4a15      	ldr	r2, [pc, #84]	; (8003af8 <TIM_Base_SetConfig+0x130>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d003      	beq.n	8003ab0 <TIM_Base_SetConfig+0xe8>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	4a14      	ldr	r2, [pc, #80]	; (8003afc <TIM_Base_SetConfig+0x134>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d103      	bne.n	8003ab8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	691a      	ldr	r2, [r3, #16]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d105      	bne.n	8003ad6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	f023 0201 	bic.w	r2, r3, #1
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	611a      	str	r2, [r3, #16]
  }
}
 8003ad6:	bf00      	nop
 8003ad8:	3714      	adds	r7, #20
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	40012c00 	.word	0x40012c00
 8003ae8:	40000400 	.word	0x40000400
 8003aec:	40000800 	.word	0x40000800
 8003af0:	40013400 	.word	0x40013400
 8003af4:	40014000 	.word	0x40014000
 8003af8:	40014400 	.word	0x40014400
 8003afc:	40014800 	.word	0x40014800

08003b00 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003b1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b20:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	693a      	ldr	r2, [r7, #16]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b32:	f023 0307 	bic.w	r3, r3, #7
 8003b36:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	693a      	ldr	r2, [r7, #16]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	693a      	ldr	r2, [r7, #16]
 8003b48:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	4a4a      	ldr	r2, [pc, #296]	; (8003c78 <TIM_SlaveTimer_SetConfig+0x178>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	f000 808a 	beq.w	8003c6a <TIM_SlaveTimer_SetConfig+0x16a>
 8003b56:	4a48      	ldr	r2, [pc, #288]	; (8003c78 <TIM_SlaveTimer_SetConfig+0x178>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	f200 8083 	bhi.w	8003c64 <TIM_SlaveTimer_SetConfig+0x164>
 8003b5e:	4a47      	ldr	r2, [pc, #284]	; (8003c7c <TIM_SlaveTimer_SetConfig+0x17c>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	f000 8082 	beq.w	8003c6a <TIM_SlaveTimer_SetConfig+0x16a>
 8003b66:	4a45      	ldr	r2, [pc, #276]	; (8003c7c <TIM_SlaveTimer_SetConfig+0x17c>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d87b      	bhi.n	8003c64 <TIM_SlaveTimer_SetConfig+0x164>
 8003b6c:	4a44      	ldr	r2, [pc, #272]	; (8003c80 <TIM_SlaveTimer_SetConfig+0x180>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d07b      	beq.n	8003c6a <TIM_SlaveTimer_SetConfig+0x16a>
 8003b72:	4a43      	ldr	r2, [pc, #268]	; (8003c80 <TIM_SlaveTimer_SetConfig+0x180>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d875      	bhi.n	8003c64 <TIM_SlaveTimer_SetConfig+0x164>
 8003b78:	4a42      	ldr	r2, [pc, #264]	; (8003c84 <TIM_SlaveTimer_SetConfig+0x184>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d075      	beq.n	8003c6a <TIM_SlaveTimer_SetConfig+0x16a>
 8003b7e:	4a41      	ldr	r2, [pc, #260]	; (8003c84 <TIM_SlaveTimer_SetConfig+0x184>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d86f      	bhi.n	8003c64 <TIM_SlaveTimer_SetConfig+0x164>
 8003b84:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003b88:	d06f      	beq.n	8003c6a <TIM_SlaveTimer_SetConfig+0x16a>
 8003b8a:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003b8e:	d869      	bhi.n	8003c64 <TIM_SlaveTimer_SetConfig+0x164>
 8003b90:	2b70      	cmp	r3, #112	; 0x70
 8003b92:	d01a      	beq.n	8003bca <TIM_SlaveTimer_SetConfig+0xca>
 8003b94:	2b70      	cmp	r3, #112	; 0x70
 8003b96:	d865      	bhi.n	8003c64 <TIM_SlaveTimer_SetConfig+0x164>
 8003b98:	2b60      	cmp	r3, #96	; 0x60
 8003b9a:	d059      	beq.n	8003c50 <TIM_SlaveTimer_SetConfig+0x150>
 8003b9c:	2b60      	cmp	r3, #96	; 0x60
 8003b9e:	d861      	bhi.n	8003c64 <TIM_SlaveTimer_SetConfig+0x164>
 8003ba0:	2b50      	cmp	r3, #80	; 0x50
 8003ba2:	d04b      	beq.n	8003c3c <TIM_SlaveTimer_SetConfig+0x13c>
 8003ba4:	2b50      	cmp	r3, #80	; 0x50
 8003ba6:	d85d      	bhi.n	8003c64 <TIM_SlaveTimer_SetConfig+0x164>
 8003ba8:	2b40      	cmp	r3, #64	; 0x40
 8003baa:	d019      	beq.n	8003be0 <TIM_SlaveTimer_SetConfig+0xe0>
 8003bac:	2b40      	cmp	r3, #64	; 0x40
 8003bae:	d859      	bhi.n	8003c64 <TIM_SlaveTimer_SetConfig+0x164>
 8003bb0:	2b30      	cmp	r3, #48	; 0x30
 8003bb2:	d05a      	beq.n	8003c6a <TIM_SlaveTimer_SetConfig+0x16a>
 8003bb4:	2b30      	cmp	r3, #48	; 0x30
 8003bb6:	d855      	bhi.n	8003c64 <TIM_SlaveTimer_SetConfig+0x164>
 8003bb8:	2b20      	cmp	r3, #32
 8003bba:	d056      	beq.n	8003c6a <TIM_SlaveTimer_SetConfig+0x16a>
 8003bbc:	2b20      	cmp	r3, #32
 8003bbe:	d851      	bhi.n	8003c64 <TIM_SlaveTimer_SetConfig+0x164>
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d052      	beq.n	8003c6a <TIM_SlaveTimer_SetConfig+0x16a>
 8003bc4:	2b10      	cmp	r3, #16
 8003bc6:	d050      	beq.n	8003c6a <TIM_SlaveTimer_SetConfig+0x16a>
 8003bc8:	e04c      	b.n	8003c64 <TIM_SlaveTimer_SetConfig+0x164>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6818      	ldr	r0, [r3, #0]
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	68d9      	ldr	r1, [r3, #12]
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	689a      	ldr	r2, [r3, #8]
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	f000 f9ef 	bl	8003fbc <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8003bde:	e045      	b.n	8003c6c <TIM_SlaveTimer_SetConfig+0x16c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	2b05      	cmp	r3, #5
 8003be6:	d004      	beq.n	8003bf2 <TIM_SlaveTimer_SetConfig+0xf2>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8003bec:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8003bf0:	d101      	bne.n	8003bf6 <TIM_SlaveTimer_SetConfig+0xf6>
      {
        return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e03b      	b.n	8003c6e <TIM_SlaveTimer_SetConfig+0x16e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	6a1b      	ldr	r3, [r3, #32]
 8003bfc:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	6a1a      	ldr	r2, [r3, #32]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f022 0201 	bic.w	r2, r2, #1
 8003c0c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c1c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	011b      	lsls	r3, r3, #4
 8003c24:	68ba      	ldr	r2, [r7, #8]
 8003c26:	4313      	orrs	r3, r2
 8003c28:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68ba      	ldr	r2, [r7, #8]
 8003c30:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	621a      	str	r2, [r3, #32]
      break;
 8003c3a:	e017      	b.n	8003c6c <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6818      	ldr	r0, [r3, #0]
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	6899      	ldr	r1, [r3, #8]
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	461a      	mov	r2, r3
 8003c4a:	f000 f885 	bl	8003d58 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8003c4e:	e00d      	b.n	8003c6c <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6818      	ldr	r0, [r3, #0]
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	6899      	ldr	r1, [r3, #8]
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	691b      	ldr	r3, [r3, #16]
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	f000 f8e7 	bl	8003e30 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8003c62:	e003      	b.n	8003c6c <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	75fb      	strb	r3, [r7, #23]
      break;
 8003c68:	e000      	b.n	8003c6c <TIM_SlaveTimer_SetConfig+0x16c>
      break;
 8003c6a:	bf00      	nop
  }

  return status;
 8003c6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3718      	adds	r7, #24
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	00100070 	.word	0x00100070
 8003c7c:	00100040 	.word	0x00100040
 8003c80:	00100030 	.word	0x00100030
 8003c84:	00100020 	.word	0x00100020

08003c88 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b087      	sub	sp, #28
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	607a      	str	r2, [r7, #4]
 8003c94:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6a1b      	ldr	r3, [r3, #32]
 8003c9a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6a1b      	ldr	r3, [r3, #32]
 8003ca0:	f023 0201 	bic.w	r2, r3, #1
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	4a24      	ldr	r2, [pc, #144]	; (8003d44 <TIM_TI1_SetConfig+0xbc>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d013      	beq.n	8003cde <TIM_TI1_SetConfig+0x56>
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cbc:	d00f      	beq.n	8003cde <TIM_TI1_SetConfig+0x56>
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	4a21      	ldr	r2, [pc, #132]	; (8003d48 <TIM_TI1_SetConfig+0xc0>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d00b      	beq.n	8003cde <TIM_TI1_SetConfig+0x56>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	4a20      	ldr	r2, [pc, #128]	; (8003d4c <TIM_TI1_SetConfig+0xc4>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d007      	beq.n	8003cde <TIM_TI1_SetConfig+0x56>
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	4a1f      	ldr	r2, [pc, #124]	; (8003d50 <TIM_TI1_SetConfig+0xc8>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d003      	beq.n	8003cde <TIM_TI1_SetConfig+0x56>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	4a1e      	ldr	r2, [pc, #120]	; (8003d54 <TIM_TI1_SetConfig+0xcc>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d101      	bne.n	8003ce2 <TIM_TI1_SetConfig+0x5a>
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e000      	b.n	8003ce4 <TIM_TI1_SetConfig+0x5c>
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d008      	beq.n	8003cfa <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	f023 0303 	bic.w	r3, r3, #3
 8003cee:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003cf0:	697a      	ldr	r2, [r7, #20]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	617b      	str	r3, [r7, #20]
 8003cf8:	e003      	b.n	8003d02 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	f043 0301 	orr.w	r3, r3, #1
 8003d00:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d08:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	011b      	lsls	r3, r3, #4
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	697a      	ldr	r2, [r7, #20]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	f023 030a 	bic.w	r3, r3, #10
 8003d1c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	f003 030a 	and.w	r3, r3, #10
 8003d24:	693a      	ldr	r2, [r7, #16]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	697a      	ldr	r2, [r7, #20]
 8003d2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	693a      	ldr	r2, [r7, #16]
 8003d34:	621a      	str	r2, [r3, #32]
}
 8003d36:	bf00      	nop
 8003d38:	371c      	adds	r7, #28
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr
 8003d42:	bf00      	nop
 8003d44:	40012c00 	.word	0x40012c00
 8003d48:	40000400 	.word	0x40000400
 8003d4c:	40000800 	.word	0x40000800
 8003d50:	40013400 	.word	0x40013400
 8003d54:	40014000 	.word	0x40014000

08003d58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b087      	sub	sp, #28
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6a1b      	ldr	r3, [r3, #32]
 8003d68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
 8003d6e:	f023 0201 	bic.w	r2, r3, #1
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	699b      	ldr	r3, [r3, #24]
 8003d7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	011b      	lsls	r3, r3, #4
 8003d88:	693a      	ldr	r2, [r7, #16]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	f023 030a 	bic.w	r3, r3, #10
 8003d94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d96:	697a      	ldr	r2, [r7, #20]
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	621a      	str	r2, [r3, #32]
}
 8003daa:	bf00      	nop
 8003dac:	371c      	adds	r7, #28
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr

08003db6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003db6:	b480      	push	{r7}
 8003db8:	b087      	sub	sp, #28
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	60f8      	str	r0, [r7, #12]
 8003dbe:	60b9      	str	r1, [r7, #8]
 8003dc0:	607a      	str	r2, [r7, #4]
 8003dc2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6a1b      	ldr	r3, [r3, #32]
 8003dc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6a1b      	ldr	r3, [r3, #32]
 8003dce:	f023 0210 	bic.w	r2, r3, #16
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	699b      	ldr	r3, [r3, #24]
 8003dda:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003de2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	021b      	lsls	r3, r3, #8
 8003de8:	693a      	ldr	r2, [r7, #16]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003df4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	031b      	lsls	r3, r3, #12
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	693a      	ldr	r2, [r7, #16]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003e08:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	011b      	lsls	r3, r3, #4
 8003e0e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003e12:	697a      	ldr	r2, [r7, #20]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	693a      	ldr	r2, [r7, #16]
 8003e1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	621a      	str	r2, [r3, #32]
}
 8003e24:	bf00      	nop
 8003e26:	371c      	adds	r7, #28
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b087      	sub	sp, #28
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6a1b      	ldr	r3, [r3, #32]
 8003e40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6a1b      	ldr	r3, [r3, #32]
 8003e46:	f023 0210 	bic.w	r2, r3, #16
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003e5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	031b      	lsls	r3, r3, #12
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003e6c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	011b      	lsls	r3, r3, #4
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	621a      	str	r2, [r3, #32]
}
 8003e84:	bf00      	nop
 8003e86:	371c      	adds	r7, #28
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr

08003e90 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b087      	sub	sp, #28
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
 8003e9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6a1b      	ldr	r3, [r3, #32]
 8003ea2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6a1b      	ldr	r3, [r3, #32]
 8003ea8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	69db      	ldr	r3, [r3, #28]
 8003eb4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	f023 0303 	bic.w	r3, r3, #3
 8003ebc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ecc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	011b      	lsls	r3, r3, #4
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003ee0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	021b      	lsls	r3, r3, #8
 8003ee6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	693a      	ldr	r2, [r7, #16]
 8003ef4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	697a      	ldr	r2, [r7, #20]
 8003efa:	621a      	str	r2, [r3, #32]
}
 8003efc:	bf00      	nop
 8003efe:	371c      	adds	r7, #28
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b087      	sub	sp, #28
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	60b9      	str	r1, [r7, #8]
 8003f12:	607a      	str	r2, [r7, #4]
 8003f14:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6a1b      	ldr	r3, [r3, #32]
 8003f1a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6a1b      	ldr	r3, [r3, #32]
 8003f20:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	69db      	ldr	r3, [r3, #28]
 8003f2c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f34:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	021b      	lsls	r3, r3, #8
 8003f3a:	693a      	ldr	r2, [r7, #16]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003f46:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	031b      	lsls	r3, r3, #12
 8003f4c:	b29b      	uxth	r3, r3
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003f5a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	031b      	lsls	r3, r3, #12
 8003f60:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	697a      	ldr	r2, [r7, #20]
 8003f74:	621a      	str	r2, [r3, #32]
}
 8003f76:	bf00      	nop
 8003f78:	371c      	adds	r7, #28
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr

08003f82 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f82:	b480      	push	{r7}
 8003f84:	b085      	sub	sp, #20
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	6078      	str	r0, [r7, #4]
 8003f8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003f98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f9e:	683a      	ldr	r2, [r7, #0]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	f043 0307 	orr.w	r3, r3, #7
 8003fa8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	68fa      	ldr	r2, [r7, #12]
 8003fae:	609a      	str	r2, [r3, #8]
}
 8003fb0:	bf00      	nop
 8003fb2:	3714      	adds	r7, #20
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b087      	sub	sp, #28
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	607a      	str	r2, [r7, #4]
 8003fc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003fd6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	021a      	lsls	r2, r3, #8
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	431a      	orrs	r2, r3
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	697a      	ldr	r2, [r7, #20]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	609a      	str	r2, [r3, #8]
}
 8003ff0:	bf00      	nop
 8003ff2:	371c      	adds	r7, #28
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b087      	sub	sp, #28
 8004000:	af00      	add	r7, sp, #0
 8004002:	60f8      	str	r0, [r7, #12]
 8004004:	60b9      	str	r1, [r7, #8]
 8004006:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	f003 031f 	and.w	r3, r3, #31
 800400e:	2201      	movs	r2, #1
 8004010:	fa02 f303 	lsl.w	r3, r2, r3
 8004014:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6a1a      	ldr	r2, [r3, #32]
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	43db      	mvns	r3, r3
 800401e:	401a      	ands	r2, r3
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6a1a      	ldr	r2, [r3, #32]
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	f003 031f 	and.w	r3, r3, #31
 800402e:	6879      	ldr	r1, [r7, #4]
 8004030:	fa01 f303 	lsl.w	r3, r1, r3
 8004034:	431a      	orrs	r2, r3
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	621a      	str	r2, [r3, #32]
}
 800403a:	bf00      	nop
 800403c:	371c      	adds	r7, #28
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr
	...

08004048 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004048:	b480      	push	{r7}
 800404a:	b085      	sub	sp, #20
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004058:	2b01      	cmp	r3, #1
 800405a:	d101      	bne.n	8004060 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800405c:	2302      	movs	r3, #2
 800405e:	e065      	b.n	800412c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2202      	movs	r2, #2
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a2c      	ldr	r2, [pc, #176]	; (8004138 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d004      	beq.n	8004094 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a2b      	ldr	r2, [pc, #172]	; (800413c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d108      	bne.n	80040a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800409a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685b      	ldr	r3, [r3, #4]
 80040a0:	68fa      	ldr	r2, [r7, #12]
 80040a2:	4313      	orrs	r3, r2
 80040a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80040ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68fa      	ldr	r2, [r7, #12]
 80040c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a1b      	ldr	r2, [pc, #108]	; (8004138 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d018      	beq.n	8004100 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040d6:	d013      	beq.n	8004100 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a18      	ldr	r2, [pc, #96]	; (8004140 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d00e      	beq.n	8004100 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a17      	ldr	r2, [pc, #92]	; (8004144 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d009      	beq.n	8004100 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a12      	ldr	r2, [pc, #72]	; (800413c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d004      	beq.n	8004100 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a13      	ldr	r2, [pc, #76]	; (8004148 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d10c      	bne.n	800411a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004106:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	68ba      	ldr	r2, [r7, #8]
 800410e:	4313      	orrs	r3, r2
 8004110:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68ba      	ldr	r2, [r7, #8]
 8004118:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2201      	movs	r2, #1
 800411e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2200      	movs	r2, #0
 8004126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800412a:	2300      	movs	r3, #0
}
 800412c:	4618      	mov	r0, r3
 800412e:	3714      	adds	r7, #20
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr
 8004138:	40012c00 	.word	0x40012c00
 800413c:	40013400 	.word	0x40013400
 8004140:	40000400 	.word	0x40000400
 8004144:	40000800 	.word	0x40000800
 8004148:	40014000 	.word	0x40014000

0800414c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e042      	b.n	80041e4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004164:	2b00      	cmp	r3, #0
 8004166:	d106      	bne.n	8004176 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f7fc fd65 	bl	8000c40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2224      	movs	r2, #36	; 0x24
 800417a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681a      	ldr	r2, [r3, #0]
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f022 0201 	bic.w	r2, r2, #1
 800418c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004192:	2b00      	cmp	r3, #0
 8004194:	d002      	beq.n	800419c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f000 faf4 	bl	8004784 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 f825 	bl	80041ec <UART_SetConfig>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d101      	bne.n	80041ac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e01b      	b.n	80041e4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	685a      	ldr	r2, [r3, #4]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80041ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	689a      	ldr	r2, [r3, #8]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80041ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f042 0201 	orr.w	r2, r2, #1
 80041da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 fb73 	bl	80048c8 <UART_CheckIdleState>
 80041e2:	4603      	mov	r3, r0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3708      	adds	r7, #8
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041f0:	b08c      	sub	sp, #48	; 0x30
 80041f2:	af00      	add	r7, sp, #0
 80041f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80041f6:	2300      	movs	r3, #0
 80041f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	689a      	ldr	r2, [r3, #8]
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	691b      	ldr	r3, [r3, #16]
 8004204:	431a      	orrs	r2, r3
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	695b      	ldr	r3, [r3, #20]
 800420a:	431a      	orrs	r2, r3
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	69db      	ldr	r3, [r3, #28]
 8004210:	4313      	orrs	r3, r2
 8004212:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	4bab      	ldr	r3, [pc, #684]	; (80044c8 <UART_SetConfig+0x2dc>)
 800421c:	4013      	ands	r3, r2
 800421e:	697a      	ldr	r2, [r7, #20]
 8004220:	6812      	ldr	r2, [r2, #0]
 8004222:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004224:	430b      	orrs	r3, r1
 8004226:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	68da      	ldr	r2, [r3, #12]
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	430a      	orrs	r2, r1
 800423c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4aa0      	ldr	r2, [pc, #640]	; (80044cc <UART_SetConfig+0x2e0>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d004      	beq.n	8004258 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	6a1b      	ldr	r3, [r3, #32]
 8004252:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004254:	4313      	orrs	r3, r2
 8004256:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004262:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	6812      	ldr	r2, [r2, #0]
 800426a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800426c:	430b      	orrs	r3, r1
 800426e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004276:	f023 010f 	bic.w	r1, r3, #15
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800427e:	697b      	ldr	r3, [r7, #20]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	430a      	orrs	r2, r1
 8004284:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a91      	ldr	r2, [pc, #580]	; (80044d0 <UART_SetConfig+0x2e4>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d125      	bne.n	80042dc <UART_SetConfig+0xf0>
 8004290:	4b90      	ldr	r3, [pc, #576]	; (80044d4 <UART_SetConfig+0x2e8>)
 8004292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004296:	f003 0303 	and.w	r3, r3, #3
 800429a:	2b03      	cmp	r3, #3
 800429c:	d81a      	bhi.n	80042d4 <UART_SetConfig+0xe8>
 800429e:	a201      	add	r2, pc, #4	; (adr r2, 80042a4 <UART_SetConfig+0xb8>)
 80042a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a4:	080042b5 	.word	0x080042b5
 80042a8:	080042c5 	.word	0x080042c5
 80042ac:	080042bd 	.word	0x080042bd
 80042b0:	080042cd 	.word	0x080042cd
 80042b4:	2301      	movs	r3, #1
 80042b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80042ba:	e0d6      	b.n	800446a <UART_SetConfig+0x27e>
 80042bc:	2302      	movs	r3, #2
 80042be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80042c2:	e0d2      	b.n	800446a <UART_SetConfig+0x27e>
 80042c4:	2304      	movs	r3, #4
 80042c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80042ca:	e0ce      	b.n	800446a <UART_SetConfig+0x27e>
 80042cc:	2308      	movs	r3, #8
 80042ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80042d2:	e0ca      	b.n	800446a <UART_SetConfig+0x27e>
 80042d4:	2310      	movs	r3, #16
 80042d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80042da:	e0c6      	b.n	800446a <UART_SetConfig+0x27e>
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a7d      	ldr	r2, [pc, #500]	; (80044d8 <UART_SetConfig+0x2ec>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d138      	bne.n	8004358 <UART_SetConfig+0x16c>
 80042e6:	4b7b      	ldr	r3, [pc, #492]	; (80044d4 <UART_SetConfig+0x2e8>)
 80042e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ec:	f003 030c 	and.w	r3, r3, #12
 80042f0:	2b0c      	cmp	r3, #12
 80042f2:	d82d      	bhi.n	8004350 <UART_SetConfig+0x164>
 80042f4:	a201      	add	r2, pc, #4	; (adr r2, 80042fc <UART_SetConfig+0x110>)
 80042f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042fa:	bf00      	nop
 80042fc:	08004331 	.word	0x08004331
 8004300:	08004351 	.word	0x08004351
 8004304:	08004351 	.word	0x08004351
 8004308:	08004351 	.word	0x08004351
 800430c:	08004341 	.word	0x08004341
 8004310:	08004351 	.word	0x08004351
 8004314:	08004351 	.word	0x08004351
 8004318:	08004351 	.word	0x08004351
 800431c:	08004339 	.word	0x08004339
 8004320:	08004351 	.word	0x08004351
 8004324:	08004351 	.word	0x08004351
 8004328:	08004351 	.word	0x08004351
 800432c:	08004349 	.word	0x08004349
 8004330:	2300      	movs	r3, #0
 8004332:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004336:	e098      	b.n	800446a <UART_SetConfig+0x27e>
 8004338:	2302      	movs	r3, #2
 800433a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800433e:	e094      	b.n	800446a <UART_SetConfig+0x27e>
 8004340:	2304      	movs	r3, #4
 8004342:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004346:	e090      	b.n	800446a <UART_SetConfig+0x27e>
 8004348:	2308      	movs	r3, #8
 800434a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800434e:	e08c      	b.n	800446a <UART_SetConfig+0x27e>
 8004350:	2310      	movs	r3, #16
 8004352:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004356:	e088      	b.n	800446a <UART_SetConfig+0x27e>
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a5f      	ldr	r2, [pc, #380]	; (80044dc <UART_SetConfig+0x2f0>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d125      	bne.n	80043ae <UART_SetConfig+0x1c2>
 8004362:	4b5c      	ldr	r3, [pc, #368]	; (80044d4 <UART_SetConfig+0x2e8>)
 8004364:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004368:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800436c:	2b30      	cmp	r3, #48	; 0x30
 800436e:	d016      	beq.n	800439e <UART_SetConfig+0x1b2>
 8004370:	2b30      	cmp	r3, #48	; 0x30
 8004372:	d818      	bhi.n	80043a6 <UART_SetConfig+0x1ba>
 8004374:	2b20      	cmp	r3, #32
 8004376:	d00a      	beq.n	800438e <UART_SetConfig+0x1a2>
 8004378:	2b20      	cmp	r3, #32
 800437a:	d814      	bhi.n	80043a6 <UART_SetConfig+0x1ba>
 800437c:	2b00      	cmp	r3, #0
 800437e:	d002      	beq.n	8004386 <UART_SetConfig+0x19a>
 8004380:	2b10      	cmp	r3, #16
 8004382:	d008      	beq.n	8004396 <UART_SetConfig+0x1aa>
 8004384:	e00f      	b.n	80043a6 <UART_SetConfig+0x1ba>
 8004386:	2300      	movs	r3, #0
 8004388:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800438c:	e06d      	b.n	800446a <UART_SetConfig+0x27e>
 800438e:	2302      	movs	r3, #2
 8004390:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004394:	e069      	b.n	800446a <UART_SetConfig+0x27e>
 8004396:	2304      	movs	r3, #4
 8004398:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800439c:	e065      	b.n	800446a <UART_SetConfig+0x27e>
 800439e:	2308      	movs	r3, #8
 80043a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043a4:	e061      	b.n	800446a <UART_SetConfig+0x27e>
 80043a6:	2310      	movs	r3, #16
 80043a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043ac:	e05d      	b.n	800446a <UART_SetConfig+0x27e>
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a4b      	ldr	r2, [pc, #300]	; (80044e0 <UART_SetConfig+0x2f4>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d125      	bne.n	8004404 <UART_SetConfig+0x218>
 80043b8:	4b46      	ldr	r3, [pc, #280]	; (80044d4 <UART_SetConfig+0x2e8>)
 80043ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043be:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80043c2:	2bc0      	cmp	r3, #192	; 0xc0
 80043c4:	d016      	beq.n	80043f4 <UART_SetConfig+0x208>
 80043c6:	2bc0      	cmp	r3, #192	; 0xc0
 80043c8:	d818      	bhi.n	80043fc <UART_SetConfig+0x210>
 80043ca:	2b80      	cmp	r3, #128	; 0x80
 80043cc:	d00a      	beq.n	80043e4 <UART_SetConfig+0x1f8>
 80043ce:	2b80      	cmp	r3, #128	; 0x80
 80043d0:	d814      	bhi.n	80043fc <UART_SetConfig+0x210>
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d002      	beq.n	80043dc <UART_SetConfig+0x1f0>
 80043d6:	2b40      	cmp	r3, #64	; 0x40
 80043d8:	d008      	beq.n	80043ec <UART_SetConfig+0x200>
 80043da:	e00f      	b.n	80043fc <UART_SetConfig+0x210>
 80043dc:	2300      	movs	r3, #0
 80043de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043e2:	e042      	b.n	800446a <UART_SetConfig+0x27e>
 80043e4:	2302      	movs	r3, #2
 80043e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043ea:	e03e      	b.n	800446a <UART_SetConfig+0x27e>
 80043ec:	2304      	movs	r3, #4
 80043ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043f2:	e03a      	b.n	800446a <UART_SetConfig+0x27e>
 80043f4:	2308      	movs	r3, #8
 80043f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043fa:	e036      	b.n	800446a <UART_SetConfig+0x27e>
 80043fc:	2310      	movs	r3, #16
 80043fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004402:	e032      	b.n	800446a <UART_SetConfig+0x27e>
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a30      	ldr	r2, [pc, #192]	; (80044cc <UART_SetConfig+0x2e0>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d12a      	bne.n	8004464 <UART_SetConfig+0x278>
 800440e:	4b31      	ldr	r3, [pc, #196]	; (80044d4 <UART_SetConfig+0x2e8>)
 8004410:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004414:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004418:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800441c:	d01a      	beq.n	8004454 <UART_SetConfig+0x268>
 800441e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004422:	d81b      	bhi.n	800445c <UART_SetConfig+0x270>
 8004424:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004428:	d00c      	beq.n	8004444 <UART_SetConfig+0x258>
 800442a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800442e:	d815      	bhi.n	800445c <UART_SetConfig+0x270>
 8004430:	2b00      	cmp	r3, #0
 8004432:	d003      	beq.n	800443c <UART_SetConfig+0x250>
 8004434:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004438:	d008      	beq.n	800444c <UART_SetConfig+0x260>
 800443a:	e00f      	b.n	800445c <UART_SetConfig+0x270>
 800443c:	2300      	movs	r3, #0
 800443e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004442:	e012      	b.n	800446a <UART_SetConfig+0x27e>
 8004444:	2302      	movs	r3, #2
 8004446:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800444a:	e00e      	b.n	800446a <UART_SetConfig+0x27e>
 800444c:	2304      	movs	r3, #4
 800444e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004452:	e00a      	b.n	800446a <UART_SetConfig+0x27e>
 8004454:	2308      	movs	r3, #8
 8004456:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800445a:	e006      	b.n	800446a <UART_SetConfig+0x27e>
 800445c:	2310      	movs	r3, #16
 800445e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004462:	e002      	b.n	800446a <UART_SetConfig+0x27e>
 8004464:	2310      	movs	r3, #16
 8004466:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a17      	ldr	r2, [pc, #92]	; (80044cc <UART_SetConfig+0x2e0>)
 8004470:	4293      	cmp	r3, r2
 8004472:	f040 80a8 	bne.w	80045c6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004476:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800447a:	2b08      	cmp	r3, #8
 800447c:	d834      	bhi.n	80044e8 <UART_SetConfig+0x2fc>
 800447e:	a201      	add	r2, pc, #4	; (adr r2, 8004484 <UART_SetConfig+0x298>)
 8004480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004484:	080044a9 	.word	0x080044a9
 8004488:	080044e9 	.word	0x080044e9
 800448c:	080044b1 	.word	0x080044b1
 8004490:	080044e9 	.word	0x080044e9
 8004494:	080044b7 	.word	0x080044b7
 8004498:	080044e9 	.word	0x080044e9
 800449c:	080044e9 	.word	0x080044e9
 80044a0:	080044e9 	.word	0x080044e9
 80044a4:	080044bf 	.word	0x080044bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80044a8:	f7fe f89e 	bl	80025e8 <HAL_RCC_GetPCLK1Freq>
 80044ac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80044ae:	e021      	b.n	80044f4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044b0:	4b0c      	ldr	r3, [pc, #48]	; (80044e4 <UART_SetConfig+0x2f8>)
 80044b2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80044b4:	e01e      	b.n	80044f4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044b6:	f7fe f829 	bl	800250c <HAL_RCC_GetSysClockFreq>
 80044ba:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80044bc:	e01a      	b.n	80044f4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044c2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80044c4:	e016      	b.n	80044f4 <UART_SetConfig+0x308>
 80044c6:	bf00      	nop
 80044c8:	cfff69f3 	.word	0xcfff69f3
 80044cc:	40008000 	.word	0x40008000
 80044d0:	40013800 	.word	0x40013800
 80044d4:	40021000 	.word	0x40021000
 80044d8:	40004400 	.word	0x40004400
 80044dc:	40004800 	.word	0x40004800
 80044e0:	40004c00 	.word	0x40004c00
 80044e4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80044e8:	2300      	movs	r3, #0
 80044ea:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80044f2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80044f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	f000 812a 	beq.w	8004750 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004500:	4a9e      	ldr	r2, [pc, #632]	; (800477c <UART_SetConfig+0x590>)
 8004502:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004506:	461a      	mov	r2, r3
 8004508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450a:	fbb3 f3f2 	udiv	r3, r3, r2
 800450e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	685a      	ldr	r2, [r3, #4]
 8004514:	4613      	mov	r3, r2
 8004516:	005b      	lsls	r3, r3, #1
 8004518:	4413      	add	r3, r2
 800451a:	69ba      	ldr	r2, [r7, #24]
 800451c:	429a      	cmp	r2, r3
 800451e:	d305      	bcc.n	800452c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004526:	69ba      	ldr	r2, [r7, #24]
 8004528:	429a      	cmp	r2, r3
 800452a:	d903      	bls.n	8004534 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004532:	e10d      	b.n	8004750 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004536:	2200      	movs	r2, #0
 8004538:	60bb      	str	r3, [r7, #8]
 800453a:	60fa      	str	r2, [r7, #12]
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004540:	4a8e      	ldr	r2, [pc, #568]	; (800477c <UART_SetConfig+0x590>)
 8004542:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004546:	b29b      	uxth	r3, r3
 8004548:	2200      	movs	r2, #0
 800454a:	603b      	str	r3, [r7, #0]
 800454c:	607a      	str	r2, [r7, #4]
 800454e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004552:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004556:	f7fb feb3 	bl	80002c0 <__aeabi_uldivmod>
 800455a:	4602      	mov	r2, r0
 800455c:	460b      	mov	r3, r1
 800455e:	4610      	mov	r0, r2
 8004560:	4619      	mov	r1, r3
 8004562:	f04f 0200 	mov.w	r2, #0
 8004566:	f04f 0300 	mov.w	r3, #0
 800456a:	020b      	lsls	r3, r1, #8
 800456c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004570:	0202      	lsls	r2, r0, #8
 8004572:	6979      	ldr	r1, [r7, #20]
 8004574:	6849      	ldr	r1, [r1, #4]
 8004576:	0849      	lsrs	r1, r1, #1
 8004578:	2000      	movs	r0, #0
 800457a:	460c      	mov	r4, r1
 800457c:	4605      	mov	r5, r0
 800457e:	eb12 0804 	adds.w	r8, r2, r4
 8004582:	eb43 0905 	adc.w	r9, r3, r5
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	469a      	mov	sl, r3
 800458e:	4693      	mov	fp, r2
 8004590:	4652      	mov	r2, sl
 8004592:	465b      	mov	r3, fp
 8004594:	4640      	mov	r0, r8
 8004596:	4649      	mov	r1, r9
 8004598:	f7fb fe92 	bl	80002c0 <__aeabi_uldivmod>
 800459c:	4602      	mov	r2, r0
 800459e:	460b      	mov	r3, r1
 80045a0:	4613      	mov	r3, r2
 80045a2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80045a4:	6a3b      	ldr	r3, [r7, #32]
 80045a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80045aa:	d308      	bcc.n	80045be <UART_SetConfig+0x3d2>
 80045ac:	6a3b      	ldr	r3, [r7, #32]
 80045ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045b2:	d204      	bcs.n	80045be <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	6a3a      	ldr	r2, [r7, #32]
 80045ba:	60da      	str	r2, [r3, #12]
 80045bc:	e0c8      	b.n	8004750 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80045c4:	e0c4      	b.n	8004750 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045ce:	d167      	bne.n	80046a0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80045d0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80045d4:	2b08      	cmp	r3, #8
 80045d6:	d828      	bhi.n	800462a <UART_SetConfig+0x43e>
 80045d8:	a201      	add	r2, pc, #4	; (adr r2, 80045e0 <UART_SetConfig+0x3f4>)
 80045da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045de:	bf00      	nop
 80045e0:	08004605 	.word	0x08004605
 80045e4:	0800460d 	.word	0x0800460d
 80045e8:	08004615 	.word	0x08004615
 80045ec:	0800462b 	.word	0x0800462b
 80045f0:	0800461b 	.word	0x0800461b
 80045f4:	0800462b 	.word	0x0800462b
 80045f8:	0800462b 	.word	0x0800462b
 80045fc:	0800462b 	.word	0x0800462b
 8004600:	08004623 	.word	0x08004623
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004604:	f7fd fff0 	bl	80025e8 <HAL_RCC_GetPCLK1Freq>
 8004608:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800460a:	e014      	b.n	8004636 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800460c:	f7fe f802 	bl	8002614 <HAL_RCC_GetPCLK2Freq>
 8004610:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004612:	e010      	b.n	8004636 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004614:	4b5a      	ldr	r3, [pc, #360]	; (8004780 <UART_SetConfig+0x594>)
 8004616:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004618:	e00d      	b.n	8004636 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800461a:	f7fd ff77 	bl	800250c <HAL_RCC_GetSysClockFreq>
 800461e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004620:	e009      	b.n	8004636 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004622:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004626:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004628:	e005      	b.n	8004636 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800462a:	2300      	movs	r3, #0
 800462c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004634:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004638:	2b00      	cmp	r3, #0
 800463a:	f000 8089 	beq.w	8004750 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004642:	4a4e      	ldr	r2, [pc, #312]	; (800477c <UART_SetConfig+0x590>)
 8004644:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004648:	461a      	mov	r2, r3
 800464a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800464c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004650:	005a      	lsls	r2, r3, #1
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	085b      	lsrs	r3, r3, #1
 8004658:	441a      	add	r2, r3
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004662:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004664:	6a3b      	ldr	r3, [r7, #32]
 8004666:	2b0f      	cmp	r3, #15
 8004668:	d916      	bls.n	8004698 <UART_SetConfig+0x4ac>
 800466a:	6a3b      	ldr	r3, [r7, #32]
 800466c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004670:	d212      	bcs.n	8004698 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004672:	6a3b      	ldr	r3, [r7, #32]
 8004674:	b29b      	uxth	r3, r3
 8004676:	f023 030f 	bic.w	r3, r3, #15
 800467a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800467c:	6a3b      	ldr	r3, [r7, #32]
 800467e:	085b      	lsrs	r3, r3, #1
 8004680:	b29b      	uxth	r3, r3
 8004682:	f003 0307 	and.w	r3, r3, #7
 8004686:	b29a      	uxth	r2, r3
 8004688:	8bfb      	ldrh	r3, [r7, #30]
 800468a:	4313      	orrs	r3, r2
 800468c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	8bfa      	ldrh	r2, [r7, #30]
 8004694:	60da      	str	r2, [r3, #12]
 8004696:	e05b      	b.n	8004750 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800469e:	e057      	b.n	8004750 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046a0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80046a4:	2b08      	cmp	r3, #8
 80046a6:	d828      	bhi.n	80046fa <UART_SetConfig+0x50e>
 80046a8:	a201      	add	r2, pc, #4	; (adr r2, 80046b0 <UART_SetConfig+0x4c4>)
 80046aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ae:	bf00      	nop
 80046b0:	080046d5 	.word	0x080046d5
 80046b4:	080046dd 	.word	0x080046dd
 80046b8:	080046e5 	.word	0x080046e5
 80046bc:	080046fb 	.word	0x080046fb
 80046c0:	080046eb 	.word	0x080046eb
 80046c4:	080046fb 	.word	0x080046fb
 80046c8:	080046fb 	.word	0x080046fb
 80046cc:	080046fb 	.word	0x080046fb
 80046d0:	080046f3 	.word	0x080046f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046d4:	f7fd ff88 	bl	80025e8 <HAL_RCC_GetPCLK1Freq>
 80046d8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80046da:	e014      	b.n	8004706 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046dc:	f7fd ff9a 	bl	8002614 <HAL_RCC_GetPCLK2Freq>
 80046e0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80046e2:	e010      	b.n	8004706 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046e4:	4b26      	ldr	r3, [pc, #152]	; (8004780 <UART_SetConfig+0x594>)
 80046e6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80046e8:	e00d      	b.n	8004706 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046ea:	f7fd ff0f 	bl	800250c <HAL_RCC_GetSysClockFreq>
 80046ee:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80046f0:	e009      	b.n	8004706 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046f6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80046f8:	e005      	b.n	8004706 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80046fa:	2300      	movs	r3, #0
 80046fc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004704:	bf00      	nop
    }

    if (pclk != 0U)
 8004706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004708:	2b00      	cmp	r3, #0
 800470a:	d021      	beq.n	8004750 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004710:	4a1a      	ldr	r2, [pc, #104]	; (800477c <UART_SetConfig+0x590>)
 8004712:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004716:	461a      	mov	r2, r3
 8004718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800471a:	fbb3 f2f2 	udiv	r2, r3, r2
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	085b      	lsrs	r3, r3, #1
 8004724:	441a      	add	r2, r3
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	fbb2 f3f3 	udiv	r3, r2, r3
 800472e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004730:	6a3b      	ldr	r3, [r7, #32]
 8004732:	2b0f      	cmp	r3, #15
 8004734:	d909      	bls.n	800474a <UART_SetConfig+0x55e>
 8004736:	6a3b      	ldr	r3, [r7, #32]
 8004738:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800473c:	d205      	bcs.n	800474a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800473e:	6a3b      	ldr	r3, [r7, #32]
 8004740:	b29a      	uxth	r2, r3
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	60da      	str	r2, [r3, #12]
 8004748:	e002      	b.n	8004750 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	2201      	movs	r2, #1
 8004754:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	2201      	movs	r2, #1
 800475c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	2200      	movs	r2, #0
 8004764:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	2200      	movs	r2, #0
 800476a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800476c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004770:	4618      	mov	r0, r3
 8004772:	3730      	adds	r7, #48	; 0x30
 8004774:	46bd      	mov	sp, r7
 8004776:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800477a:	bf00      	nop
 800477c:	08005d84 	.word	0x08005d84
 8004780:	00f42400 	.word	0x00f42400

08004784 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004790:	f003 0308 	and.w	r3, r3, #8
 8004794:	2b00      	cmp	r3, #0
 8004796:	d00a      	beq.n	80047ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	430a      	orrs	r2, r1
 80047ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b2:	f003 0301 	and.w	r3, r3, #1
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d00a      	beq.n	80047d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	430a      	orrs	r2, r1
 80047ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047d4:	f003 0302 	and.w	r3, r3, #2
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d00a      	beq.n	80047f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	430a      	orrs	r2, r1
 80047f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047f6:	f003 0304 	and.w	r3, r3, #4
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00a      	beq.n	8004814 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	430a      	orrs	r2, r1
 8004812:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004818:	f003 0310 	and.w	r3, r3, #16
 800481c:	2b00      	cmp	r3, #0
 800481e:	d00a      	beq.n	8004836 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	430a      	orrs	r2, r1
 8004834:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800483a:	f003 0320 	and.w	r3, r3, #32
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00a      	beq.n	8004858 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	430a      	orrs	r2, r1
 8004856:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004860:	2b00      	cmp	r3, #0
 8004862:	d01a      	beq.n	800489a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	430a      	orrs	r2, r1
 8004878:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800487e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004882:	d10a      	bne.n	800489a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	430a      	orrs	r2, r1
 8004898:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800489e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00a      	beq.n	80048bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	430a      	orrs	r2, r1
 80048ba:	605a      	str	r2, [r3, #4]
  }
}
 80048bc:	bf00      	nop
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b098      	sub	sp, #96	; 0x60
 80048cc:	af02      	add	r7, sp, #8
 80048ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80048d8:	f7fc fb86 	bl	8000fe8 <HAL_GetTick>
 80048dc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0308 	and.w	r3, r3, #8
 80048e8:	2b08      	cmp	r3, #8
 80048ea:	d12f      	bne.n	800494c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80048f0:	9300      	str	r3, [sp, #0]
 80048f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048f4:	2200      	movs	r2, #0
 80048f6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 f88e 	bl	8004a1c <UART_WaitOnFlagUntilTimeout>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d022      	beq.n	800494c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800490c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800490e:	e853 3f00 	ldrex	r3, [r3]
 8004912:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004914:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004916:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800491a:	653b      	str	r3, [r7, #80]	; 0x50
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	461a      	mov	r2, r3
 8004922:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004924:	647b      	str	r3, [r7, #68]	; 0x44
 8004926:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004928:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800492a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800492c:	e841 2300 	strex	r3, r2, [r1]
 8004930:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004932:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004934:	2b00      	cmp	r3, #0
 8004936:	d1e6      	bne.n	8004906 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2220      	movs	r2, #32
 800493c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004948:	2303      	movs	r3, #3
 800494a:	e063      	b.n	8004a14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0304 	and.w	r3, r3, #4
 8004956:	2b04      	cmp	r3, #4
 8004958:	d149      	bne.n	80049ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800495a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800495e:	9300      	str	r3, [sp, #0]
 8004960:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004962:	2200      	movs	r2, #0
 8004964:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f000 f857 	bl	8004a1c <UART_WaitOnFlagUntilTimeout>
 800496e:	4603      	mov	r3, r0
 8004970:	2b00      	cmp	r3, #0
 8004972:	d03c      	beq.n	80049ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800497a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497c:	e853 3f00 	ldrex	r3, [r3]
 8004980:	623b      	str	r3, [r7, #32]
   return(result);
 8004982:	6a3b      	ldr	r3, [r7, #32]
 8004984:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004988:	64fb      	str	r3, [r7, #76]	; 0x4c
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	461a      	mov	r2, r3
 8004990:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004992:	633b      	str	r3, [r7, #48]	; 0x30
 8004994:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004996:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004998:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800499a:	e841 2300 	strex	r3, r2, [r1]
 800499e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80049a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d1e6      	bne.n	8004974 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	3308      	adds	r3, #8
 80049ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	e853 3f00 	ldrex	r3, [r3]
 80049b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	f023 0301 	bic.w	r3, r3, #1
 80049bc:	64bb      	str	r3, [r7, #72]	; 0x48
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	3308      	adds	r3, #8
 80049c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049c6:	61fa      	str	r2, [r7, #28]
 80049c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ca:	69b9      	ldr	r1, [r7, #24]
 80049cc:	69fa      	ldr	r2, [r7, #28]
 80049ce:	e841 2300 	strex	r3, r2, [r1]
 80049d2:	617b      	str	r3, [r7, #20]
   return(result);
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1e5      	bne.n	80049a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2220      	movs	r2, #32
 80049de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049ea:	2303      	movs	r3, #3
 80049ec:	e012      	b.n	8004a14 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2220      	movs	r2, #32
 80049f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2220      	movs	r2, #32
 80049fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004a12:	2300      	movs	r3, #0
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3758      	adds	r7, #88	; 0x58
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	603b      	str	r3, [r7, #0]
 8004a28:	4613      	mov	r3, r2
 8004a2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a2c:	e04f      	b.n	8004ace <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a34:	d04b      	beq.n	8004ace <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a36:	f7fc fad7 	bl	8000fe8 <HAL_GetTick>
 8004a3a:	4602      	mov	r2, r0
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	69ba      	ldr	r2, [r7, #24]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d302      	bcc.n	8004a4c <UART_WaitOnFlagUntilTimeout+0x30>
 8004a46:	69bb      	ldr	r3, [r7, #24]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d101      	bne.n	8004a50 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	e04e      	b.n	8004aee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0304 	and.w	r3, r3, #4
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d037      	beq.n	8004ace <UART_WaitOnFlagUntilTimeout+0xb2>
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	2b80      	cmp	r3, #128	; 0x80
 8004a62:	d034      	beq.n	8004ace <UART_WaitOnFlagUntilTimeout+0xb2>
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	2b40      	cmp	r3, #64	; 0x40
 8004a68:	d031      	beq.n	8004ace <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	69db      	ldr	r3, [r3, #28]
 8004a70:	f003 0308 	and.w	r3, r3, #8
 8004a74:	2b08      	cmp	r3, #8
 8004a76:	d110      	bne.n	8004a9a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2208      	movs	r2, #8
 8004a7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a80:	68f8      	ldr	r0, [r7, #12]
 8004a82:	f000 f838 	bl	8004af6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2208      	movs	r2, #8
 8004a8a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e029      	b.n	8004aee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	69db      	ldr	r3, [r3, #28]
 8004aa0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004aa4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004aa8:	d111      	bne.n	8004ace <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ab2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ab4:	68f8      	ldr	r0, [r7, #12]
 8004ab6:	f000 f81e 	bl	8004af6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2220      	movs	r2, #32
 8004abe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e00f      	b.n	8004aee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	69da      	ldr	r2, [r3, #28]
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	68ba      	ldr	r2, [r7, #8]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	bf0c      	ite	eq
 8004ade:	2301      	moveq	r3, #1
 8004ae0:	2300      	movne	r3, #0
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	79fb      	ldrb	r3, [r7, #7]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d0a0      	beq.n	8004a2e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}

08004af6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004af6:	b480      	push	{r7}
 8004af8:	b095      	sub	sp, #84	; 0x54
 8004afa:	af00      	add	r7, sp, #0
 8004afc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b06:	e853 3f00 	ldrex	r3, [r3]
 8004b0a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	461a      	mov	r2, r3
 8004b1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b1c:	643b      	str	r3, [r7, #64]	; 0x40
 8004b1e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b20:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b22:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b24:	e841 2300 	strex	r3, r2, [r1]
 8004b28:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d1e6      	bne.n	8004afe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	3308      	adds	r3, #8
 8004b36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b38:	6a3b      	ldr	r3, [r7, #32]
 8004b3a:	e853 3f00 	ldrex	r3, [r3]
 8004b3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b46:	f023 0301 	bic.w	r3, r3, #1
 8004b4a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	3308      	adds	r3, #8
 8004b52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b54:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b5c:	e841 2300 	strex	r3, r2, [r1]
 8004b60:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d1e3      	bne.n	8004b30 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d118      	bne.n	8004ba2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	e853 3f00 	ldrex	r3, [r3]
 8004b7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	f023 0310 	bic.w	r3, r3, #16
 8004b84:	647b      	str	r3, [r7, #68]	; 0x44
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b8e:	61bb      	str	r3, [r7, #24]
 8004b90:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b92:	6979      	ldr	r1, [r7, #20]
 8004b94:	69ba      	ldr	r2, [r7, #24]
 8004b96:	e841 2300 	strex	r3, r2, [r1]
 8004b9a:	613b      	str	r3, [r7, #16]
   return(result);
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1e6      	bne.n	8004b70 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004bb6:	bf00      	nop
 8004bb8:	3754      	adds	r7, #84	; 0x54
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr

08004bc2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004bc2:	b480      	push	{r7}
 8004bc4:	b085      	sub	sp, #20
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d101      	bne.n	8004bd8 <HAL_UARTEx_DisableFifoMode+0x16>
 8004bd4:	2302      	movs	r3, #2
 8004bd6:	e027      	b.n	8004c28 <HAL_UARTEx_DisableFifoMode+0x66>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2224      	movs	r2, #36	; 0x24
 8004be4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f022 0201 	bic.w	r2, r2, #1
 8004bfe:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004c06:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68fa      	ldr	r2, [r7, #12]
 8004c14:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2220      	movs	r2, #32
 8004c1a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004c26:	2300      	movs	r3, #0
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	3714      	adds	r7, #20
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d101      	bne.n	8004c4c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004c48:	2302      	movs	r3, #2
 8004c4a:	e02d      	b.n	8004ca8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2224      	movs	r2, #36	; 0x24
 8004c58:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f022 0201 	bic.w	r2, r2, #1
 8004c72:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	683a      	ldr	r2, [r7, #0]
 8004c84:	430a      	orrs	r2, r1
 8004c86:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004c88:	6878      	ldr	r0, [r7, #4]
 8004c8a:	f000 f84f 	bl	8004d2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2220      	movs	r2, #32
 8004c9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004ca6:	2300      	movs	r3, #0
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3710      	adds	r7, #16
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}

08004cb0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d101      	bne.n	8004cc8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004cc4:	2302      	movs	r3, #2
 8004cc6:	e02d      	b.n	8004d24 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2224      	movs	r2, #36	; 0x24
 8004cd4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f022 0201 	bic.w	r2, r2, #1
 8004cee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	683a      	ldr	r2, [r7, #0]
 8004d00:	430a      	orrs	r2, r1
 8004d02:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f000 f811 	bl	8004d2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2220      	movs	r2, #32
 8004d16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004d22:	2300      	movs	r3, #0
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b085      	sub	sp, #20
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d108      	bne.n	8004d4e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2201      	movs	r2, #1
 8004d40:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004d4c:	e031      	b.n	8004db2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004d4e:	2308      	movs	r3, #8
 8004d50:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004d52:	2308      	movs	r3, #8
 8004d54:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	0e5b      	lsrs	r3, r3, #25
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	f003 0307 	and.w	r3, r3, #7
 8004d64:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	0f5b      	lsrs	r3, r3, #29
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	f003 0307 	and.w	r3, r3, #7
 8004d74:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004d76:	7bbb      	ldrb	r3, [r7, #14]
 8004d78:	7b3a      	ldrb	r2, [r7, #12]
 8004d7a:	4911      	ldr	r1, [pc, #68]	; (8004dc0 <UARTEx_SetNbDataToProcess+0x94>)
 8004d7c:	5c8a      	ldrb	r2, [r1, r2]
 8004d7e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004d82:	7b3a      	ldrb	r2, [r7, #12]
 8004d84:	490f      	ldr	r1, [pc, #60]	; (8004dc4 <UARTEx_SetNbDataToProcess+0x98>)
 8004d86:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004d88:	fb93 f3f2 	sdiv	r3, r3, r2
 8004d8c:	b29a      	uxth	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004d94:	7bfb      	ldrb	r3, [r7, #15]
 8004d96:	7b7a      	ldrb	r2, [r7, #13]
 8004d98:	4909      	ldr	r1, [pc, #36]	; (8004dc0 <UARTEx_SetNbDataToProcess+0x94>)
 8004d9a:	5c8a      	ldrb	r2, [r1, r2]
 8004d9c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004da0:	7b7a      	ldrb	r2, [r7, #13]
 8004da2:	4908      	ldr	r1, [pc, #32]	; (8004dc4 <UARTEx_SetNbDataToProcess+0x98>)
 8004da4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004da6:	fb93 f3f2 	sdiv	r3, r3, r2
 8004daa:	b29a      	uxth	r2, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004db2:	bf00      	nop
 8004db4:	3714      	adds	r7, #20
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	08005d9c 	.word	0x08005d9c
 8004dc4:	08005da4 	.word	0x08005da4

08004dc8 <__errno>:
 8004dc8:	4b01      	ldr	r3, [pc, #4]	; (8004dd0 <__errno+0x8>)
 8004dca:	6818      	ldr	r0, [r3, #0]
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	2000000c 	.word	0x2000000c

08004dd4 <__libc_init_array>:
 8004dd4:	b570      	push	{r4, r5, r6, lr}
 8004dd6:	4d0d      	ldr	r5, [pc, #52]	; (8004e0c <__libc_init_array+0x38>)
 8004dd8:	4c0d      	ldr	r4, [pc, #52]	; (8004e10 <__libc_init_array+0x3c>)
 8004dda:	1b64      	subs	r4, r4, r5
 8004ddc:	10a4      	asrs	r4, r4, #2
 8004dde:	2600      	movs	r6, #0
 8004de0:	42a6      	cmp	r6, r4
 8004de2:	d109      	bne.n	8004df8 <__libc_init_array+0x24>
 8004de4:	4d0b      	ldr	r5, [pc, #44]	; (8004e14 <__libc_init_array+0x40>)
 8004de6:	4c0c      	ldr	r4, [pc, #48]	; (8004e18 <__libc_init_array+0x44>)
 8004de8:	f000 ffae 	bl	8005d48 <_init>
 8004dec:	1b64      	subs	r4, r4, r5
 8004dee:	10a4      	asrs	r4, r4, #2
 8004df0:	2600      	movs	r6, #0
 8004df2:	42a6      	cmp	r6, r4
 8004df4:	d105      	bne.n	8004e02 <__libc_init_array+0x2e>
 8004df6:	bd70      	pop	{r4, r5, r6, pc}
 8004df8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dfc:	4798      	blx	r3
 8004dfe:	3601      	adds	r6, #1
 8004e00:	e7ee      	b.n	8004de0 <__libc_init_array+0xc>
 8004e02:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e06:	4798      	blx	r3
 8004e08:	3601      	adds	r6, #1
 8004e0a:	e7f2      	b.n	8004df2 <__libc_init_array+0x1e>
 8004e0c:	08005e4c 	.word	0x08005e4c
 8004e10:	08005e4c 	.word	0x08005e4c
 8004e14:	08005e4c 	.word	0x08005e4c
 8004e18:	08005e50 	.word	0x08005e50

08004e1c <memset>:
 8004e1c:	4402      	add	r2, r0
 8004e1e:	4603      	mov	r3, r0
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d100      	bne.n	8004e26 <memset+0xa>
 8004e24:	4770      	bx	lr
 8004e26:	f803 1b01 	strb.w	r1, [r3], #1
 8004e2a:	e7f9      	b.n	8004e20 <memset+0x4>

08004e2c <iprintf>:
 8004e2c:	b40f      	push	{r0, r1, r2, r3}
 8004e2e:	4b0a      	ldr	r3, [pc, #40]	; (8004e58 <iprintf+0x2c>)
 8004e30:	b513      	push	{r0, r1, r4, lr}
 8004e32:	681c      	ldr	r4, [r3, #0]
 8004e34:	b124      	cbz	r4, 8004e40 <iprintf+0x14>
 8004e36:	69a3      	ldr	r3, [r4, #24]
 8004e38:	b913      	cbnz	r3, 8004e40 <iprintf+0x14>
 8004e3a:	4620      	mov	r0, r4
 8004e3c:	f000 f866 	bl	8004f0c <__sinit>
 8004e40:	ab05      	add	r3, sp, #20
 8004e42:	9a04      	ldr	r2, [sp, #16]
 8004e44:	68a1      	ldr	r1, [r4, #8]
 8004e46:	9301      	str	r3, [sp, #4]
 8004e48:	4620      	mov	r0, r4
 8004e4a:	f000 f9bd 	bl	80051c8 <_vfiprintf_r>
 8004e4e:	b002      	add	sp, #8
 8004e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e54:	b004      	add	sp, #16
 8004e56:	4770      	bx	lr
 8004e58:	2000000c 	.word	0x2000000c

08004e5c <std>:
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	b510      	push	{r4, lr}
 8004e60:	4604      	mov	r4, r0
 8004e62:	e9c0 3300 	strd	r3, r3, [r0]
 8004e66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e6a:	6083      	str	r3, [r0, #8]
 8004e6c:	8181      	strh	r1, [r0, #12]
 8004e6e:	6643      	str	r3, [r0, #100]	; 0x64
 8004e70:	81c2      	strh	r2, [r0, #14]
 8004e72:	6183      	str	r3, [r0, #24]
 8004e74:	4619      	mov	r1, r3
 8004e76:	2208      	movs	r2, #8
 8004e78:	305c      	adds	r0, #92	; 0x5c
 8004e7a:	f7ff ffcf 	bl	8004e1c <memset>
 8004e7e:	4b05      	ldr	r3, [pc, #20]	; (8004e94 <std+0x38>)
 8004e80:	6263      	str	r3, [r4, #36]	; 0x24
 8004e82:	4b05      	ldr	r3, [pc, #20]	; (8004e98 <std+0x3c>)
 8004e84:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e86:	4b05      	ldr	r3, [pc, #20]	; (8004e9c <std+0x40>)
 8004e88:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e8a:	4b05      	ldr	r3, [pc, #20]	; (8004ea0 <std+0x44>)
 8004e8c:	6224      	str	r4, [r4, #32]
 8004e8e:	6323      	str	r3, [r4, #48]	; 0x30
 8004e90:	bd10      	pop	{r4, pc}
 8004e92:	bf00      	nop
 8004e94:	08005771 	.word	0x08005771
 8004e98:	08005793 	.word	0x08005793
 8004e9c:	080057cb 	.word	0x080057cb
 8004ea0:	080057ef 	.word	0x080057ef

08004ea4 <_cleanup_r>:
 8004ea4:	4901      	ldr	r1, [pc, #4]	; (8004eac <_cleanup_r+0x8>)
 8004ea6:	f000 b8af 	b.w	8005008 <_fwalk_reent>
 8004eaa:	bf00      	nop
 8004eac:	08005ac9 	.word	0x08005ac9

08004eb0 <__sfmoreglue>:
 8004eb0:	b570      	push	{r4, r5, r6, lr}
 8004eb2:	2268      	movs	r2, #104	; 0x68
 8004eb4:	1e4d      	subs	r5, r1, #1
 8004eb6:	4355      	muls	r5, r2
 8004eb8:	460e      	mov	r6, r1
 8004eba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004ebe:	f000 f8e5 	bl	800508c <_malloc_r>
 8004ec2:	4604      	mov	r4, r0
 8004ec4:	b140      	cbz	r0, 8004ed8 <__sfmoreglue+0x28>
 8004ec6:	2100      	movs	r1, #0
 8004ec8:	e9c0 1600 	strd	r1, r6, [r0]
 8004ecc:	300c      	adds	r0, #12
 8004ece:	60a0      	str	r0, [r4, #8]
 8004ed0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004ed4:	f7ff ffa2 	bl	8004e1c <memset>
 8004ed8:	4620      	mov	r0, r4
 8004eda:	bd70      	pop	{r4, r5, r6, pc}

08004edc <__sfp_lock_acquire>:
 8004edc:	4801      	ldr	r0, [pc, #4]	; (8004ee4 <__sfp_lock_acquire+0x8>)
 8004ede:	f000 b8b3 	b.w	8005048 <__retarget_lock_acquire_recursive>
 8004ee2:	bf00      	nop
 8004ee4:	20000259 	.word	0x20000259

08004ee8 <__sfp_lock_release>:
 8004ee8:	4801      	ldr	r0, [pc, #4]	; (8004ef0 <__sfp_lock_release+0x8>)
 8004eea:	f000 b8ae 	b.w	800504a <__retarget_lock_release_recursive>
 8004eee:	bf00      	nop
 8004ef0:	20000259 	.word	0x20000259

08004ef4 <__sinit_lock_acquire>:
 8004ef4:	4801      	ldr	r0, [pc, #4]	; (8004efc <__sinit_lock_acquire+0x8>)
 8004ef6:	f000 b8a7 	b.w	8005048 <__retarget_lock_acquire_recursive>
 8004efa:	bf00      	nop
 8004efc:	2000025a 	.word	0x2000025a

08004f00 <__sinit_lock_release>:
 8004f00:	4801      	ldr	r0, [pc, #4]	; (8004f08 <__sinit_lock_release+0x8>)
 8004f02:	f000 b8a2 	b.w	800504a <__retarget_lock_release_recursive>
 8004f06:	bf00      	nop
 8004f08:	2000025a 	.word	0x2000025a

08004f0c <__sinit>:
 8004f0c:	b510      	push	{r4, lr}
 8004f0e:	4604      	mov	r4, r0
 8004f10:	f7ff fff0 	bl	8004ef4 <__sinit_lock_acquire>
 8004f14:	69a3      	ldr	r3, [r4, #24]
 8004f16:	b11b      	cbz	r3, 8004f20 <__sinit+0x14>
 8004f18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f1c:	f7ff bff0 	b.w	8004f00 <__sinit_lock_release>
 8004f20:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004f24:	6523      	str	r3, [r4, #80]	; 0x50
 8004f26:	4b13      	ldr	r3, [pc, #76]	; (8004f74 <__sinit+0x68>)
 8004f28:	4a13      	ldr	r2, [pc, #76]	; (8004f78 <__sinit+0x6c>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	62a2      	str	r2, [r4, #40]	; 0x28
 8004f2e:	42a3      	cmp	r3, r4
 8004f30:	bf04      	itt	eq
 8004f32:	2301      	moveq	r3, #1
 8004f34:	61a3      	streq	r3, [r4, #24]
 8004f36:	4620      	mov	r0, r4
 8004f38:	f000 f820 	bl	8004f7c <__sfp>
 8004f3c:	6060      	str	r0, [r4, #4]
 8004f3e:	4620      	mov	r0, r4
 8004f40:	f000 f81c 	bl	8004f7c <__sfp>
 8004f44:	60a0      	str	r0, [r4, #8]
 8004f46:	4620      	mov	r0, r4
 8004f48:	f000 f818 	bl	8004f7c <__sfp>
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	60e0      	str	r0, [r4, #12]
 8004f50:	2104      	movs	r1, #4
 8004f52:	6860      	ldr	r0, [r4, #4]
 8004f54:	f7ff ff82 	bl	8004e5c <std>
 8004f58:	68a0      	ldr	r0, [r4, #8]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	2109      	movs	r1, #9
 8004f5e:	f7ff ff7d 	bl	8004e5c <std>
 8004f62:	68e0      	ldr	r0, [r4, #12]
 8004f64:	2202      	movs	r2, #2
 8004f66:	2112      	movs	r1, #18
 8004f68:	f7ff ff78 	bl	8004e5c <std>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	61a3      	str	r3, [r4, #24]
 8004f70:	e7d2      	b.n	8004f18 <__sinit+0xc>
 8004f72:	bf00      	nop
 8004f74:	08005dac 	.word	0x08005dac
 8004f78:	08004ea5 	.word	0x08004ea5

08004f7c <__sfp>:
 8004f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f7e:	4607      	mov	r7, r0
 8004f80:	f7ff ffac 	bl	8004edc <__sfp_lock_acquire>
 8004f84:	4b1e      	ldr	r3, [pc, #120]	; (8005000 <__sfp+0x84>)
 8004f86:	681e      	ldr	r6, [r3, #0]
 8004f88:	69b3      	ldr	r3, [r6, #24]
 8004f8a:	b913      	cbnz	r3, 8004f92 <__sfp+0x16>
 8004f8c:	4630      	mov	r0, r6
 8004f8e:	f7ff ffbd 	bl	8004f0c <__sinit>
 8004f92:	3648      	adds	r6, #72	; 0x48
 8004f94:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004f98:	3b01      	subs	r3, #1
 8004f9a:	d503      	bpl.n	8004fa4 <__sfp+0x28>
 8004f9c:	6833      	ldr	r3, [r6, #0]
 8004f9e:	b30b      	cbz	r3, 8004fe4 <__sfp+0x68>
 8004fa0:	6836      	ldr	r6, [r6, #0]
 8004fa2:	e7f7      	b.n	8004f94 <__sfp+0x18>
 8004fa4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004fa8:	b9d5      	cbnz	r5, 8004fe0 <__sfp+0x64>
 8004faa:	4b16      	ldr	r3, [pc, #88]	; (8005004 <__sfp+0x88>)
 8004fac:	60e3      	str	r3, [r4, #12]
 8004fae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004fb2:	6665      	str	r5, [r4, #100]	; 0x64
 8004fb4:	f000 f847 	bl	8005046 <__retarget_lock_init_recursive>
 8004fb8:	f7ff ff96 	bl	8004ee8 <__sfp_lock_release>
 8004fbc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004fc0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004fc4:	6025      	str	r5, [r4, #0]
 8004fc6:	61a5      	str	r5, [r4, #24]
 8004fc8:	2208      	movs	r2, #8
 8004fca:	4629      	mov	r1, r5
 8004fcc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004fd0:	f7ff ff24 	bl	8004e1c <memset>
 8004fd4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004fd8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004fdc:	4620      	mov	r0, r4
 8004fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fe0:	3468      	adds	r4, #104	; 0x68
 8004fe2:	e7d9      	b.n	8004f98 <__sfp+0x1c>
 8004fe4:	2104      	movs	r1, #4
 8004fe6:	4638      	mov	r0, r7
 8004fe8:	f7ff ff62 	bl	8004eb0 <__sfmoreglue>
 8004fec:	4604      	mov	r4, r0
 8004fee:	6030      	str	r0, [r6, #0]
 8004ff0:	2800      	cmp	r0, #0
 8004ff2:	d1d5      	bne.n	8004fa0 <__sfp+0x24>
 8004ff4:	f7ff ff78 	bl	8004ee8 <__sfp_lock_release>
 8004ff8:	230c      	movs	r3, #12
 8004ffa:	603b      	str	r3, [r7, #0]
 8004ffc:	e7ee      	b.n	8004fdc <__sfp+0x60>
 8004ffe:	bf00      	nop
 8005000:	08005dac 	.word	0x08005dac
 8005004:	ffff0001 	.word	0xffff0001

08005008 <_fwalk_reent>:
 8005008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800500c:	4606      	mov	r6, r0
 800500e:	4688      	mov	r8, r1
 8005010:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005014:	2700      	movs	r7, #0
 8005016:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800501a:	f1b9 0901 	subs.w	r9, r9, #1
 800501e:	d505      	bpl.n	800502c <_fwalk_reent+0x24>
 8005020:	6824      	ldr	r4, [r4, #0]
 8005022:	2c00      	cmp	r4, #0
 8005024:	d1f7      	bne.n	8005016 <_fwalk_reent+0xe>
 8005026:	4638      	mov	r0, r7
 8005028:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800502c:	89ab      	ldrh	r3, [r5, #12]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d907      	bls.n	8005042 <_fwalk_reent+0x3a>
 8005032:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005036:	3301      	adds	r3, #1
 8005038:	d003      	beq.n	8005042 <_fwalk_reent+0x3a>
 800503a:	4629      	mov	r1, r5
 800503c:	4630      	mov	r0, r6
 800503e:	47c0      	blx	r8
 8005040:	4307      	orrs	r7, r0
 8005042:	3568      	adds	r5, #104	; 0x68
 8005044:	e7e9      	b.n	800501a <_fwalk_reent+0x12>

08005046 <__retarget_lock_init_recursive>:
 8005046:	4770      	bx	lr

08005048 <__retarget_lock_acquire_recursive>:
 8005048:	4770      	bx	lr

0800504a <__retarget_lock_release_recursive>:
 800504a:	4770      	bx	lr

0800504c <sbrk_aligned>:
 800504c:	b570      	push	{r4, r5, r6, lr}
 800504e:	4e0e      	ldr	r6, [pc, #56]	; (8005088 <sbrk_aligned+0x3c>)
 8005050:	460c      	mov	r4, r1
 8005052:	6831      	ldr	r1, [r6, #0]
 8005054:	4605      	mov	r5, r0
 8005056:	b911      	cbnz	r1, 800505e <sbrk_aligned+0x12>
 8005058:	f000 fb7a 	bl	8005750 <_sbrk_r>
 800505c:	6030      	str	r0, [r6, #0]
 800505e:	4621      	mov	r1, r4
 8005060:	4628      	mov	r0, r5
 8005062:	f000 fb75 	bl	8005750 <_sbrk_r>
 8005066:	1c43      	adds	r3, r0, #1
 8005068:	d00a      	beq.n	8005080 <sbrk_aligned+0x34>
 800506a:	1cc4      	adds	r4, r0, #3
 800506c:	f024 0403 	bic.w	r4, r4, #3
 8005070:	42a0      	cmp	r0, r4
 8005072:	d007      	beq.n	8005084 <sbrk_aligned+0x38>
 8005074:	1a21      	subs	r1, r4, r0
 8005076:	4628      	mov	r0, r5
 8005078:	f000 fb6a 	bl	8005750 <_sbrk_r>
 800507c:	3001      	adds	r0, #1
 800507e:	d101      	bne.n	8005084 <sbrk_aligned+0x38>
 8005080:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005084:	4620      	mov	r0, r4
 8005086:	bd70      	pop	{r4, r5, r6, pc}
 8005088:	20000260 	.word	0x20000260

0800508c <_malloc_r>:
 800508c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005090:	1ccd      	adds	r5, r1, #3
 8005092:	f025 0503 	bic.w	r5, r5, #3
 8005096:	3508      	adds	r5, #8
 8005098:	2d0c      	cmp	r5, #12
 800509a:	bf38      	it	cc
 800509c:	250c      	movcc	r5, #12
 800509e:	2d00      	cmp	r5, #0
 80050a0:	4607      	mov	r7, r0
 80050a2:	db01      	blt.n	80050a8 <_malloc_r+0x1c>
 80050a4:	42a9      	cmp	r1, r5
 80050a6:	d905      	bls.n	80050b4 <_malloc_r+0x28>
 80050a8:	230c      	movs	r3, #12
 80050aa:	603b      	str	r3, [r7, #0]
 80050ac:	2600      	movs	r6, #0
 80050ae:	4630      	mov	r0, r6
 80050b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050b4:	4e2e      	ldr	r6, [pc, #184]	; (8005170 <_malloc_r+0xe4>)
 80050b6:	f000 fdbb 	bl	8005c30 <__malloc_lock>
 80050ba:	6833      	ldr	r3, [r6, #0]
 80050bc:	461c      	mov	r4, r3
 80050be:	bb34      	cbnz	r4, 800510e <_malloc_r+0x82>
 80050c0:	4629      	mov	r1, r5
 80050c2:	4638      	mov	r0, r7
 80050c4:	f7ff ffc2 	bl	800504c <sbrk_aligned>
 80050c8:	1c43      	adds	r3, r0, #1
 80050ca:	4604      	mov	r4, r0
 80050cc:	d14d      	bne.n	800516a <_malloc_r+0xde>
 80050ce:	6834      	ldr	r4, [r6, #0]
 80050d0:	4626      	mov	r6, r4
 80050d2:	2e00      	cmp	r6, #0
 80050d4:	d140      	bne.n	8005158 <_malloc_r+0xcc>
 80050d6:	6823      	ldr	r3, [r4, #0]
 80050d8:	4631      	mov	r1, r6
 80050da:	4638      	mov	r0, r7
 80050dc:	eb04 0803 	add.w	r8, r4, r3
 80050e0:	f000 fb36 	bl	8005750 <_sbrk_r>
 80050e4:	4580      	cmp	r8, r0
 80050e6:	d13a      	bne.n	800515e <_malloc_r+0xd2>
 80050e8:	6821      	ldr	r1, [r4, #0]
 80050ea:	3503      	adds	r5, #3
 80050ec:	1a6d      	subs	r5, r5, r1
 80050ee:	f025 0503 	bic.w	r5, r5, #3
 80050f2:	3508      	adds	r5, #8
 80050f4:	2d0c      	cmp	r5, #12
 80050f6:	bf38      	it	cc
 80050f8:	250c      	movcc	r5, #12
 80050fa:	4629      	mov	r1, r5
 80050fc:	4638      	mov	r0, r7
 80050fe:	f7ff ffa5 	bl	800504c <sbrk_aligned>
 8005102:	3001      	adds	r0, #1
 8005104:	d02b      	beq.n	800515e <_malloc_r+0xd2>
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	442b      	add	r3, r5
 800510a:	6023      	str	r3, [r4, #0]
 800510c:	e00e      	b.n	800512c <_malloc_r+0xa0>
 800510e:	6822      	ldr	r2, [r4, #0]
 8005110:	1b52      	subs	r2, r2, r5
 8005112:	d41e      	bmi.n	8005152 <_malloc_r+0xc6>
 8005114:	2a0b      	cmp	r2, #11
 8005116:	d916      	bls.n	8005146 <_malloc_r+0xba>
 8005118:	1961      	adds	r1, r4, r5
 800511a:	42a3      	cmp	r3, r4
 800511c:	6025      	str	r5, [r4, #0]
 800511e:	bf18      	it	ne
 8005120:	6059      	strne	r1, [r3, #4]
 8005122:	6863      	ldr	r3, [r4, #4]
 8005124:	bf08      	it	eq
 8005126:	6031      	streq	r1, [r6, #0]
 8005128:	5162      	str	r2, [r4, r5]
 800512a:	604b      	str	r3, [r1, #4]
 800512c:	4638      	mov	r0, r7
 800512e:	f104 060b 	add.w	r6, r4, #11
 8005132:	f000 fd83 	bl	8005c3c <__malloc_unlock>
 8005136:	f026 0607 	bic.w	r6, r6, #7
 800513a:	1d23      	adds	r3, r4, #4
 800513c:	1af2      	subs	r2, r6, r3
 800513e:	d0b6      	beq.n	80050ae <_malloc_r+0x22>
 8005140:	1b9b      	subs	r3, r3, r6
 8005142:	50a3      	str	r3, [r4, r2]
 8005144:	e7b3      	b.n	80050ae <_malloc_r+0x22>
 8005146:	6862      	ldr	r2, [r4, #4]
 8005148:	42a3      	cmp	r3, r4
 800514a:	bf0c      	ite	eq
 800514c:	6032      	streq	r2, [r6, #0]
 800514e:	605a      	strne	r2, [r3, #4]
 8005150:	e7ec      	b.n	800512c <_malloc_r+0xa0>
 8005152:	4623      	mov	r3, r4
 8005154:	6864      	ldr	r4, [r4, #4]
 8005156:	e7b2      	b.n	80050be <_malloc_r+0x32>
 8005158:	4634      	mov	r4, r6
 800515a:	6876      	ldr	r6, [r6, #4]
 800515c:	e7b9      	b.n	80050d2 <_malloc_r+0x46>
 800515e:	230c      	movs	r3, #12
 8005160:	603b      	str	r3, [r7, #0]
 8005162:	4638      	mov	r0, r7
 8005164:	f000 fd6a 	bl	8005c3c <__malloc_unlock>
 8005168:	e7a1      	b.n	80050ae <_malloc_r+0x22>
 800516a:	6025      	str	r5, [r4, #0]
 800516c:	e7de      	b.n	800512c <_malloc_r+0xa0>
 800516e:	bf00      	nop
 8005170:	2000025c 	.word	0x2000025c

08005174 <__sfputc_r>:
 8005174:	6893      	ldr	r3, [r2, #8]
 8005176:	3b01      	subs	r3, #1
 8005178:	2b00      	cmp	r3, #0
 800517a:	b410      	push	{r4}
 800517c:	6093      	str	r3, [r2, #8]
 800517e:	da08      	bge.n	8005192 <__sfputc_r+0x1e>
 8005180:	6994      	ldr	r4, [r2, #24]
 8005182:	42a3      	cmp	r3, r4
 8005184:	db01      	blt.n	800518a <__sfputc_r+0x16>
 8005186:	290a      	cmp	r1, #10
 8005188:	d103      	bne.n	8005192 <__sfputc_r+0x1e>
 800518a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800518e:	f000 bb33 	b.w	80057f8 <__swbuf_r>
 8005192:	6813      	ldr	r3, [r2, #0]
 8005194:	1c58      	adds	r0, r3, #1
 8005196:	6010      	str	r0, [r2, #0]
 8005198:	7019      	strb	r1, [r3, #0]
 800519a:	4608      	mov	r0, r1
 800519c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051a0:	4770      	bx	lr

080051a2 <__sfputs_r>:
 80051a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051a4:	4606      	mov	r6, r0
 80051a6:	460f      	mov	r7, r1
 80051a8:	4614      	mov	r4, r2
 80051aa:	18d5      	adds	r5, r2, r3
 80051ac:	42ac      	cmp	r4, r5
 80051ae:	d101      	bne.n	80051b4 <__sfputs_r+0x12>
 80051b0:	2000      	movs	r0, #0
 80051b2:	e007      	b.n	80051c4 <__sfputs_r+0x22>
 80051b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051b8:	463a      	mov	r2, r7
 80051ba:	4630      	mov	r0, r6
 80051bc:	f7ff ffda 	bl	8005174 <__sfputc_r>
 80051c0:	1c43      	adds	r3, r0, #1
 80051c2:	d1f3      	bne.n	80051ac <__sfputs_r+0xa>
 80051c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080051c8 <_vfiprintf_r>:
 80051c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051cc:	460d      	mov	r5, r1
 80051ce:	b09d      	sub	sp, #116	; 0x74
 80051d0:	4614      	mov	r4, r2
 80051d2:	4698      	mov	r8, r3
 80051d4:	4606      	mov	r6, r0
 80051d6:	b118      	cbz	r0, 80051e0 <_vfiprintf_r+0x18>
 80051d8:	6983      	ldr	r3, [r0, #24]
 80051da:	b90b      	cbnz	r3, 80051e0 <_vfiprintf_r+0x18>
 80051dc:	f7ff fe96 	bl	8004f0c <__sinit>
 80051e0:	4b89      	ldr	r3, [pc, #548]	; (8005408 <_vfiprintf_r+0x240>)
 80051e2:	429d      	cmp	r5, r3
 80051e4:	d11b      	bne.n	800521e <_vfiprintf_r+0x56>
 80051e6:	6875      	ldr	r5, [r6, #4]
 80051e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80051ea:	07d9      	lsls	r1, r3, #31
 80051ec:	d405      	bmi.n	80051fa <_vfiprintf_r+0x32>
 80051ee:	89ab      	ldrh	r3, [r5, #12]
 80051f0:	059a      	lsls	r2, r3, #22
 80051f2:	d402      	bmi.n	80051fa <_vfiprintf_r+0x32>
 80051f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80051f6:	f7ff ff27 	bl	8005048 <__retarget_lock_acquire_recursive>
 80051fa:	89ab      	ldrh	r3, [r5, #12]
 80051fc:	071b      	lsls	r3, r3, #28
 80051fe:	d501      	bpl.n	8005204 <_vfiprintf_r+0x3c>
 8005200:	692b      	ldr	r3, [r5, #16]
 8005202:	b9eb      	cbnz	r3, 8005240 <_vfiprintf_r+0x78>
 8005204:	4629      	mov	r1, r5
 8005206:	4630      	mov	r0, r6
 8005208:	f000 fb5a 	bl	80058c0 <__swsetup_r>
 800520c:	b1c0      	cbz	r0, 8005240 <_vfiprintf_r+0x78>
 800520e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005210:	07dc      	lsls	r4, r3, #31
 8005212:	d50e      	bpl.n	8005232 <_vfiprintf_r+0x6a>
 8005214:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005218:	b01d      	add	sp, #116	; 0x74
 800521a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800521e:	4b7b      	ldr	r3, [pc, #492]	; (800540c <_vfiprintf_r+0x244>)
 8005220:	429d      	cmp	r5, r3
 8005222:	d101      	bne.n	8005228 <_vfiprintf_r+0x60>
 8005224:	68b5      	ldr	r5, [r6, #8]
 8005226:	e7df      	b.n	80051e8 <_vfiprintf_r+0x20>
 8005228:	4b79      	ldr	r3, [pc, #484]	; (8005410 <_vfiprintf_r+0x248>)
 800522a:	429d      	cmp	r5, r3
 800522c:	bf08      	it	eq
 800522e:	68f5      	ldreq	r5, [r6, #12]
 8005230:	e7da      	b.n	80051e8 <_vfiprintf_r+0x20>
 8005232:	89ab      	ldrh	r3, [r5, #12]
 8005234:	0598      	lsls	r0, r3, #22
 8005236:	d4ed      	bmi.n	8005214 <_vfiprintf_r+0x4c>
 8005238:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800523a:	f7ff ff06 	bl	800504a <__retarget_lock_release_recursive>
 800523e:	e7e9      	b.n	8005214 <_vfiprintf_r+0x4c>
 8005240:	2300      	movs	r3, #0
 8005242:	9309      	str	r3, [sp, #36]	; 0x24
 8005244:	2320      	movs	r3, #32
 8005246:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800524a:	f8cd 800c 	str.w	r8, [sp, #12]
 800524e:	2330      	movs	r3, #48	; 0x30
 8005250:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005414 <_vfiprintf_r+0x24c>
 8005254:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005258:	f04f 0901 	mov.w	r9, #1
 800525c:	4623      	mov	r3, r4
 800525e:	469a      	mov	sl, r3
 8005260:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005264:	b10a      	cbz	r2, 800526a <_vfiprintf_r+0xa2>
 8005266:	2a25      	cmp	r2, #37	; 0x25
 8005268:	d1f9      	bne.n	800525e <_vfiprintf_r+0x96>
 800526a:	ebba 0b04 	subs.w	fp, sl, r4
 800526e:	d00b      	beq.n	8005288 <_vfiprintf_r+0xc0>
 8005270:	465b      	mov	r3, fp
 8005272:	4622      	mov	r2, r4
 8005274:	4629      	mov	r1, r5
 8005276:	4630      	mov	r0, r6
 8005278:	f7ff ff93 	bl	80051a2 <__sfputs_r>
 800527c:	3001      	adds	r0, #1
 800527e:	f000 80aa 	beq.w	80053d6 <_vfiprintf_r+0x20e>
 8005282:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005284:	445a      	add	r2, fp
 8005286:	9209      	str	r2, [sp, #36]	; 0x24
 8005288:	f89a 3000 	ldrb.w	r3, [sl]
 800528c:	2b00      	cmp	r3, #0
 800528e:	f000 80a2 	beq.w	80053d6 <_vfiprintf_r+0x20e>
 8005292:	2300      	movs	r3, #0
 8005294:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005298:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800529c:	f10a 0a01 	add.w	sl, sl, #1
 80052a0:	9304      	str	r3, [sp, #16]
 80052a2:	9307      	str	r3, [sp, #28]
 80052a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80052a8:	931a      	str	r3, [sp, #104]	; 0x68
 80052aa:	4654      	mov	r4, sl
 80052ac:	2205      	movs	r2, #5
 80052ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052b2:	4858      	ldr	r0, [pc, #352]	; (8005414 <_vfiprintf_r+0x24c>)
 80052b4:	f7fa ffb4 	bl	8000220 <memchr>
 80052b8:	9a04      	ldr	r2, [sp, #16]
 80052ba:	b9d8      	cbnz	r0, 80052f4 <_vfiprintf_r+0x12c>
 80052bc:	06d1      	lsls	r1, r2, #27
 80052be:	bf44      	itt	mi
 80052c0:	2320      	movmi	r3, #32
 80052c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052c6:	0713      	lsls	r3, r2, #28
 80052c8:	bf44      	itt	mi
 80052ca:	232b      	movmi	r3, #43	; 0x2b
 80052cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80052d0:	f89a 3000 	ldrb.w	r3, [sl]
 80052d4:	2b2a      	cmp	r3, #42	; 0x2a
 80052d6:	d015      	beq.n	8005304 <_vfiprintf_r+0x13c>
 80052d8:	9a07      	ldr	r2, [sp, #28]
 80052da:	4654      	mov	r4, sl
 80052dc:	2000      	movs	r0, #0
 80052de:	f04f 0c0a 	mov.w	ip, #10
 80052e2:	4621      	mov	r1, r4
 80052e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80052e8:	3b30      	subs	r3, #48	; 0x30
 80052ea:	2b09      	cmp	r3, #9
 80052ec:	d94e      	bls.n	800538c <_vfiprintf_r+0x1c4>
 80052ee:	b1b0      	cbz	r0, 800531e <_vfiprintf_r+0x156>
 80052f0:	9207      	str	r2, [sp, #28]
 80052f2:	e014      	b.n	800531e <_vfiprintf_r+0x156>
 80052f4:	eba0 0308 	sub.w	r3, r0, r8
 80052f8:	fa09 f303 	lsl.w	r3, r9, r3
 80052fc:	4313      	orrs	r3, r2
 80052fe:	9304      	str	r3, [sp, #16]
 8005300:	46a2      	mov	sl, r4
 8005302:	e7d2      	b.n	80052aa <_vfiprintf_r+0xe2>
 8005304:	9b03      	ldr	r3, [sp, #12]
 8005306:	1d19      	adds	r1, r3, #4
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	9103      	str	r1, [sp, #12]
 800530c:	2b00      	cmp	r3, #0
 800530e:	bfbb      	ittet	lt
 8005310:	425b      	neglt	r3, r3
 8005312:	f042 0202 	orrlt.w	r2, r2, #2
 8005316:	9307      	strge	r3, [sp, #28]
 8005318:	9307      	strlt	r3, [sp, #28]
 800531a:	bfb8      	it	lt
 800531c:	9204      	strlt	r2, [sp, #16]
 800531e:	7823      	ldrb	r3, [r4, #0]
 8005320:	2b2e      	cmp	r3, #46	; 0x2e
 8005322:	d10c      	bne.n	800533e <_vfiprintf_r+0x176>
 8005324:	7863      	ldrb	r3, [r4, #1]
 8005326:	2b2a      	cmp	r3, #42	; 0x2a
 8005328:	d135      	bne.n	8005396 <_vfiprintf_r+0x1ce>
 800532a:	9b03      	ldr	r3, [sp, #12]
 800532c:	1d1a      	adds	r2, r3, #4
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	9203      	str	r2, [sp, #12]
 8005332:	2b00      	cmp	r3, #0
 8005334:	bfb8      	it	lt
 8005336:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800533a:	3402      	adds	r4, #2
 800533c:	9305      	str	r3, [sp, #20]
 800533e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005424 <_vfiprintf_r+0x25c>
 8005342:	7821      	ldrb	r1, [r4, #0]
 8005344:	2203      	movs	r2, #3
 8005346:	4650      	mov	r0, sl
 8005348:	f7fa ff6a 	bl	8000220 <memchr>
 800534c:	b140      	cbz	r0, 8005360 <_vfiprintf_r+0x198>
 800534e:	2340      	movs	r3, #64	; 0x40
 8005350:	eba0 000a 	sub.w	r0, r0, sl
 8005354:	fa03 f000 	lsl.w	r0, r3, r0
 8005358:	9b04      	ldr	r3, [sp, #16]
 800535a:	4303      	orrs	r3, r0
 800535c:	3401      	adds	r4, #1
 800535e:	9304      	str	r3, [sp, #16]
 8005360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005364:	482c      	ldr	r0, [pc, #176]	; (8005418 <_vfiprintf_r+0x250>)
 8005366:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800536a:	2206      	movs	r2, #6
 800536c:	f7fa ff58 	bl	8000220 <memchr>
 8005370:	2800      	cmp	r0, #0
 8005372:	d03f      	beq.n	80053f4 <_vfiprintf_r+0x22c>
 8005374:	4b29      	ldr	r3, [pc, #164]	; (800541c <_vfiprintf_r+0x254>)
 8005376:	bb1b      	cbnz	r3, 80053c0 <_vfiprintf_r+0x1f8>
 8005378:	9b03      	ldr	r3, [sp, #12]
 800537a:	3307      	adds	r3, #7
 800537c:	f023 0307 	bic.w	r3, r3, #7
 8005380:	3308      	adds	r3, #8
 8005382:	9303      	str	r3, [sp, #12]
 8005384:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005386:	443b      	add	r3, r7
 8005388:	9309      	str	r3, [sp, #36]	; 0x24
 800538a:	e767      	b.n	800525c <_vfiprintf_r+0x94>
 800538c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005390:	460c      	mov	r4, r1
 8005392:	2001      	movs	r0, #1
 8005394:	e7a5      	b.n	80052e2 <_vfiprintf_r+0x11a>
 8005396:	2300      	movs	r3, #0
 8005398:	3401      	adds	r4, #1
 800539a:	9305      	str	r3, [sp, #20]
 800539c:	4619      	mov	r1, r3
 800539e:	f04f 0c0a 	mov.w	ip, #10
 80053a2:	4620      	mov	r0, r4
 80053a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053a8:	3a30      	subs	r2, #48	; 0x30
 80053aa:	2a09      	cmp	r2, #9
 80053ac:	d903      	bls.n	80053b6 <_vfiprintf_r+0x1ee>
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d0c5      	beq.n	800533e <_vfiprintf_r+0x176>
 80053b2:	9105      	str	r1, [sp, #20]
 80053b4:	e7c3      	b.n	800533e <_vfiprintf_r+0x176>
 80053b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80053ba:	4604      	mov	r4, r0
 80053bc:	2301      	movs	r3, #1
 80053be:	e7f0      	b.n	80053a2 <_vfiprintf_r+0x1da>
 80053c0:	ab03      	add	r3, sp, #12
 80053c2:	9300      	str	r3, [sp, #0]
 80053c4:	462a      	mov	r2, r5
 80053c6:	4b16      	ldr	r3, [pc, #88]	; (8005420 <_vfiprintf_r+0x258>)
 80053c8:	a904      	add	r1, sp, #16
 80053ca:	4630      	mov	r0, r6
 80053cc:	f3af 8000 	nop.w
 80053d0:	4607      	mov	r7, r0
 80053d2:	1c78      	adds	r0, r7, #1
 80053d4:	d1d6      	bne.n	8005384 <_vfiprintf_r+0x1bc>
 80053d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053d8:	07d9      	lsls	r1, r3, #31
 80053da:	d405      	bmi.n	80053e8 <_vfiprintf_r+0x220>
 80053dc:	89ab      	ldrh	r3, [r5, #12]
 80053de:	059a      	lsls	r2, r3, #22
 80053e0:	d402      	bmi.n	80053e8 <_vfiprintf_r+0x220>
 80053e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053e4:	f7ff fe31 	bl	800504a <__retarget_lock_release_recursive>
 80053e8:	89ab      	ldrh	r3, [r5, #12]
 80053ea:	065b      	lsls	r3, r3, #25
 80053ec:	f53f af12 	bmi.w	8005214 <_vfiprintf_r+0x4c>
 80053f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80053f2:	e711      	b.n	8005218 <_vfiprintf_r+0x50>
 80053f4:	ab03      	add	r3, sp, #12
 80053f6:	9300      	str	r3, [sp, #0]
 80053f8:	462a      	mov	r2, r5
 80053fa:	4b09      	ldr	r3, [pc, #36]	; (8005420 <_vfiprintf_r+0x258>)
 80053fc:	a904      	add	r1, sp, #16
 80053fe:	4630      	mov	r0, r6
 8005400:	f000 f880 	bl	8005504 <_printf_i>
 8005404:	e7e4      	b.n	80053d0 <_vfiprintf_r+0x208>
 8005406:	bf00      	nop
 8005408:	08005dd0 	.word	0x08005dd0
 800540c:	08005df0 	.word	0x08005df0
 8005410:	08005db0 	.word	0x08005db0
 8005414:	08005e10 	.word	0x08005e10
 8005418:	08005e1a 	.word	0x08005e1a
 800541c:	00000000 	.word	0x00000000
 8005420:	080051a3 	.word	0x080051a3
 8005424:	08005e16 	.word	0x08005e16

08005428 <_printf_common>:
 8005428:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800542c:	4616      	mov	r6, r2
 800542e:	4699      	mov	r9, r3
 8005430:	688a      	ldr	r2, [r1, #8]
 8005432:	690b      	ldr	r3, [r1, #16]
 8005434:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005438:	4293      	cmp	r3, r2
 800543a:	bfb8      	it	lt
 800543c:	4613      	movlt	r3, r2
 800543e:	6033      	str	r3, [r6, #0]
 8005440:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005444:	4607      	mov	r7, r0
 8005446:	460c      	mov	r4, r1
 8005448:	b10a      	cbz	r2, 800544e <_printf_common+0x26>
 800544a:	3301      	adds	r3, #1
 800544c:	6033      	str	r3, [r6, #0]
 800544e:	6823      	ldr	r3, [r4, #0]
 8005450:	0699      	lsls	r1, r3, #26
 8005452:	bf42      	ittt	mi
 8005454:	6833      	ldrmi	r3, [r6, #0]
 8005456:	3302      	addmi	r3, #2
 8005458:	6033      	strmi	r3, [r6, #0]
 800545a:	6825      	ldr	r5, [r4, #0]
 800545c:	f015 0506 	ands.w	r5, r5, #6
 8005460:	d106      	bne.n	8005470 <_printf_common+0x48>
 8005462:	f104 0a19 	add.w	sl, r4, #25
 8005466:	68e3      	ldr	r3, [r4, #12]
 8005468:	6832      	ldr	r2, [r6, #0]
 800546a:	1a9b      	subs	r3, r3, r2
 800546c:	42ab      	cmp	r3, r5
 800546e:	dc26      	bgt.n	80054be <_printf_common+0x96>
 8005470:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005474:	1e13      	subs	r3, r2, #0
 8005476:	6822      	ldr	r2, [r4, #0]
 8005478:	bf18      	it	ne
 800547a:	2301      	movne	r3, #1
 800547c:	0692      	lsls	r2, r2, #26
 800547e:	d42b      	bmi.n	80054d8 <_printf_common+0xb0>
 8005480:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005484:	4649      	mov	r1, r9
 8005486:	4638      	mov	r0, r7
 8005488:	47c0      	blx	r8
 800548a:	3001      	adds	r0, #1
 800548c:	d01e      	beq.n	80054cc <_printf_common+0xa4>
 800548e:	6823      	ldr	r3, [r4, #0]
 8005490:	68e5      	ldr	r5, [r4, #12]
 8005492:	6832      	ldr	r2, [r6, #0]
 8005494:	f003 0306 	and.w	r3, r3, #6
 8005498:	2b04      	cmp	r3, #4
 800549a:	bf08      	it	eq
 800549c:	1aad      	subeq	r5, r5, r2
 800549e:	68a3      	ldr	r3, [r4, #8]
 80054a0:	6922      	ldr	r2, [r4, #16]
 80054a2:	bf0c      	ite	eq
 80054a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80054a8:	2500      	movne	r5, #0
 80054aa:	4293      	cmp	r3, r2
 80054ac:	bfc4      	itt	gt
 80054ae:	1a9b      	subgt	r3, r3, r2
 80054b0:	18ed      	addgt	r5, r5, r3
 80054b2:	2600      	movs	r6, #0
 80054b4:	341a      	adds	r4, #26
 80054b6:	42b5      	cmp	r5, r6
 80054b8:	d11a      	bne.n	80054f0 <_printf_common+0xc8>
 80054ba:	2000      	movs	r0, #0
 80054bc:	e008      	b.n	80054d0 <_printf_common+0xa8>
 80054be:	2301      	movs	r3, #1
 80054c0:	4652      	mov	r2, sl
 80054c2:	4649      	mov	r1, r9
 80054c4:	4638      	mov	r0, r7
 80054c6:	47c0      	blx	r8
 80054c8:	3001      	adds	r0, #1
 80054ca:	d103      	bne.n	80054d4 <_printf_common+0xac>
 80054cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054d4:	3501      	adds	r5, #1
 80054d6:	e7c6      	b.n	8005466 <_printf_common+0x3e>
 80054d8:	18e1      	adds	r1, r4, r3
 80054da:	1c5a      	adds	r2, r3, #1
 80054dc:	2030      	movs	r0, #48	; 0x30
 80054de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80054e2:	4422      	add	r2, r4
 80054e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80054e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80054ec:	3302      	adds	r3, #2
 80054ee:	e7c7      	b.n	8005480 <_printf_common+0x58>
 80054f0:	2301      	movs	r3, #1
 80054f2:	4622      	mov	r2, r4
 80054f4:	4649      	mov	r1, r9
 80054f6:	4638      	mov	r0, r7
 80054f8:	47c0      	blx	r8
 80054fa:	3001      	adds	r0, #1
 80054fc:	d0e6      	beq.n	80054cc <_printf_common+0xa4>
 80054fe:	3601      	adds	r6, #1
 8005500:	e7d9      	b.n	80054b6 <_printf_common+0x8e>
	...

08005504 <_printf_i>:
 8005504:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005508:	7e0f      	ldrb	r7, [r1, #24]
 800550a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800550c:	2f78      	cmp	r7, #120	; 0x78
 800550e:	4691      	mov	r9, r2
 8005510:	4680      	mov	r8, r0
 8005512:	460c      	mov	r4, r1
 8005514:	469a      	mov	sl, r3
 8005516:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800551a:	d807      	bhi.n	800552c <_printf_i+0x28>
 800551c:	2f62      	cmp	r7, #98	; 0x62
 800551e:	d80a      	bhi.n	8005536 <_printf_i+0x32>
 8005520:	2f00      	cmp	r7, #0
 8005522:	f000 80d8 	beq.w	80056d6 <_printf_i+0x1d2>
 8005526:	2f58      	cmp	r7, #88	; 0x58
 8005528:	f000 80a3 	beq.w	8005672 <_printf_i+0x16e>
 800552c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005530:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005534:	e03a      	b.n	80055ac <_printf_i+0xa8>
 8005536:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800553a:	2b15      	cmp	r3, #21
 800553c:	d8f6      	bhi.n	800552c <_printf_i+0x28>
 800553e:	a101      	add	r1, pc, #4	; (adr r1, 8005544 <_printf_i+0x40>)
 8005540:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005544:	0800559d 	.word	0x0800559d
 8005548:	080055b1 	.word	0x080055b1
 800554c:	0800552d 	.word	0x0800552d
 8005550:	0800552d 	.word	0x0800552d
 8005554:	0800552d 	.word	0x0800552d
 8005558:	0800552d 	.word	0x0800552d
 800555c:	080055b1 	.word	0x080055b1
 8005560:	0800552d 	.word	0x0800552d
 8005564:	0800552d 	.word	0x0800552d
 8005568:	0800552d 	.word	0x0800552d
 800556c:	0800552d 	.word	0x0800552d
 8005570:	080056bd 	.word	0x080056bd
 8005574:	080055e1 	.word	0x080055e1
 8005578:	0800569f 	.word	0x0800569f
 800557c:	0800552d 	.word	0x0800552d
 8005580:	0800552d 	.word	0x0800552d
 8005584:	080056df 	.word	0x080056df
 8005588:	0800552d 	.word	0x0800552d
 800558c:	080055e1 	.word	0x080055e1
 8005590:	0800552d 	.word	0x0800552d
 8005594:	0800552d 	.word	0x0800552d
 8005598:	080056a7 	.word	0x080056a7
 800559c:	682b      	ldr	r3, [r5, #0]
 800559e:	1d1a      	adds	r2, r3, #4
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	602a      	str	r2, [r5, #0]
 80055a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80055ac:	2301      	movs	r3, #1
 80055ae:	e0a3      	b.n	80056f8 <_printf_i+0x1f4>
 80055b0:	6820      	ldr	r0, [r4, #0]
 80055b2:	6829      	ldr	r1, [r5, #0]
 80055b4:	0606      	lsls	r6, r0, #24
 80055b6:	f101 0304 	add.w	r3, r1, #4
 80055ba:	d50a      	bpl.n	80055d2 <_printf_i+0xce>
 80055bc:	680e      	ldr	r6, [r1, #0]
 80055be:	602b      	str	r3, [r5, #0]
 80055c0:	2e00      	cmp	r6, #0
 80055c2:	da03      	bge.n	80055cc <_printf_i+0xc8>
 80055c4:	232d      	movs	r3, #45	; 0x2d
 80055c6:	4276      	negs	r6, r6
 80055c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055cc:	485e      	ldr	r0, [pc, #376]	; (8005748 <_printf_i+0x244>)
 80055ce:	230a      	movs	r3, #10
 80055d0:	e019      	b.n	8005606 <_printf_i+0x102>
 80055d2:	680e      	ldr	r6, [r1, #0]
 80055d4:	602b      	str	r3, [r5, #0]
 80055d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80055da:	bf18      	it	ne
 80055dc:	b236      	sxthne	r6, r6
 80055de:	e7ef      	b.n	80055c0 <_printf_i+0xbc>
 80055e0:	682b      	ldr	r3, [r5, #0]
 80055e2:	6820      	ldr	r0, [r4, #0]
 80055e4:	1d19      	adds	r1, r3, #4
 80055e6:	6029      	str	r1, [r5, #0]
 80055e8:	0601      	lsls	r1, r0, #24
 80055ea:	d501      	bpl.n	80055f0 <_printf_i+0xec>
 80055ec:	681e      	ldr	r6, [r3, #0]
 80055ee:	e002      	b.n	80055f6 <_printf_i+0xf2>
 80055f0:	0646      	lsls	r6, r0, #25
 80055f2:	d5fb      	bpl.n	80055ec <_printf_i+0xe8>
 80055f4:	881e      	ldrh	r6, [r3, #0]
 80055f6:	4854      	ldr	r0, [pc, #336]	; (8005748 <_printf_i+0x244>)
 80055f8:	2f6f      	cmp	r7, #111	; 0x6f
 80055fa:	bf0c      	ite	eq
 80055fc:	2308      	moveq	r3, #8
 80055fe:	230a      	movne	r3, #10
 8005600:	2100      	movs	r1, #0
 8005602:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005606:	6865      	ldr	r5, [r4, #4]
 8005608:	60a5      	str	r5, [r4, #8]
 800560a:	2d00      	cmp	r5, #0
 800560c:	bfa2      	ittt	ge
 800560e:	6821      	ldrge	r1, [r4, #0]
 8005610:	f021 0104 	bicge.w	r1, r1, #4
 8005614:	6021      	strge	r1, [r4, #0]
 8005616:	b90e      	cbnz	r6, 800561c <_printf_i+0x118>
 8005618:	2d00      	cmp	r5, #0
 800561a:	d04d      	beq.n	80056b8 <_printf_i+0x1b4>
 800561c:	4615      	mov	r5, r2
 800561e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005622:	fb03 6711 	mls	r7, r3, r1, r6
 8005626:	5dc7      	ldrb	r7, [r0, r7]
 8005628:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800562c:	4637      	mov	r7, r6
 800562e:	42bb      	cmp	r3, r7
 8005630:	460e      	mov	r6, r1
 8005632:	d9f4      	bls.n	800561e <_printf_i+0x11a>
 8005634:	2b08      	cmp	r3, #8
 8005636:	d10b      	bne.n	8005650 <_printf_i+0x14c>
 8005638:	6823      	ldr	r3, [r4, #0]
 800563a:	07de      	lsls	r6, r3, #31
 800563c:	d508      	bpl.n	8005650 <_printf_i+0x14c>
 800563e:	6923      	ldr	r3, [r4, #16]
 8005640:	6861      	ldr	r1, [r4, #4]
 8005642:	4299      	cmp	r1, r3
 8005644:	bfde      	ittt	le
 8005646:	2330      	movle	r3, #48	; 0x30
 8005648:	f805 3c01 	strble.w	r3, [r5, #-1]
 800564c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005650:	1b52      	subs	r2, r2, r5
 8005652:	6122      	str	r2, [r4, #16]
 8005654:	f8cd a000 	str.w	sl, [sp]
 8005658:	464b      	mov	r3, r9
 800565a:	aa03      	add	r2, sp, #12
 800565c:	4621      	mov	r1, r4
 800565e:	4640      	mov	r0, r8
 8005660:	f7ff fee2 	bl	8005428 <_printf_common>
 8005664:	3001      	adds	r0, #1
 8005666:	d14c      	bne.n	8005702 <_printf_i+0x1fe>
 8005668:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800566c:	b004      	add	sp, #16
 800566e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005672:	4835      	ldr	r0, [pc, #212]	; (8005748 <_printf_i+0x244>)
 8005674:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005678:	6829      	ldr	r1, [r5, #0]
 800567a:	6823      	ldr	r3, [r4, #0]
 800567c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005680:	6029      	str	r1, [r5, #0]
 8005682:	061d      	lsls	r5, r3, #24
 8005684:	d514      	bpl.n	80056b0 <_printf_i+0x1ac>
 8005686:	07df      	lsls	r7, r3, #31
 8005688:	bf44      	itt	mi
 800568a:	f043 0320 	orrmi.w	r3, r3, #32
 800568e:	6023      	strmi	r3, [r4, #0]
 8005690:	b91e      	cbnz	r6, 800569a <_printf_i+0x196>
 8005692:	6823      	ldr	r3, [r4, #0]
 8005694:	f023 0320 	bic.w	r3, r3, #32
 8005698:	6023      	str	r3, [r4, #0]
 800569a:	2310      	movs	r3, #16
 800569c:	e7b0      	b.n	8005600 <_printf_i+0xfc>
 800569e:	6823      	ldr	r3, [r4, #0]
 80056a0:	f043 0320 	orr.w	r3, r3, #32
 80056a4:	6023      	str	r3, [r4, #0]
 80056a6:	2378      	movs	r3, #120	; 0x78
 80056a8:	4828      	ldr	r0, [pc, #160]	; (800574c <_printf_i+0x248>)
 80056aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80056ae:	e7e3      	b.n	8005678 <_printf_i+0x174>
 80056b0:	0659      	lsls	r1, r3, #25
 80056b2:	bf48      	it	mi
 80056b4:	b2b6      	uxthmi	r6, r6
 80056b6:	e7e6      	b.n	8005686 <_printf_i+0x182>
 80056b8:	4615      	mov	r5, r2
 80056ba:	e7bb      	b.n	8005634 <_printf_i+0x130>
 80056bc:	682b      	ldr	r3, [r5, #0]
 80056be:	6826      	ldr	r6, [r4, #0]
 80056c0:	6961      	ldr	r1, [r4, #20]
 80056c2:	1d18      	adds	r0, r3, #4
 80056c4:	6028      	str	r0, [r5, #0]
 80056c6:	0635      	lsls	r5, r6, #24
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	d501      	bpl.n	80056d0 <_printf_i+0x1cc>
 80056cc:	6019      	str	r1, [r3, #0]
 80056ce:	e002      	b.n	80056d6 <_printf_i+0x1d2>
 80056d0:	0670      	lsls	r0, r6, #25
 80056d2:	d5fb      	bpl.n	80056cc <_printf_i+0x1c8>
 80056d4:	8019      	strh	r1, [r3, #0]
 80056d6:	2300      	movs	r3, #0
 80056d8:	6123      	str	r3, [r4, #16]
 80056da:	4615      	mov	r5, r2
 80056dc:	e7ba      	b.n	8005654 <_printf_i+0x150>
 80056de:	682b      	ldr	r3, [r5, #0]
 80056e0:	1d1a      	adds	r2, r3, #4
 80056e2:	602a      	str	r2, [r5, #0]
 80056e4:	681d      	ldr	r5, [r3, #0]
 80056e6:	6862      	ldr	r2, [r4, #4]
 80056e8:	2100      	movs	r1, #0
 80056ea:	4628      	mov	r0, r5
 80056ec:	f7fa fd98 	bl	8000220 <memchr>
 80056f0:	b108      	cbz	r0, 80056f6 <_printf_i+0x1f2>
 80056f2:	1b40      	subs	r0, r0, r5
 80056f4:	6060      	str	r0, [r4, #4]
 80056f6:	6863      	ldr	r3, [r4, #4]
 80056f8:	6123      	str	r3, [r4, #16]
 80056fa:	2300      	movs	r3, #0
 80056fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005700:	e7a8      	b.n	8005654 <_printf_i+0x150>
 8005702:	6923      	ldr	r3, [r4, #16]
 8005704:	462a      	mov	r2, r5
 8005706:	4649      	mov	r1, r9
 8005708:	4640      	mov	r0, r8
 800570a:	47d0      	blx	sl
 800570c:	3001      	adds	r0, #1
 800570e:	d0ab      	beq.n	8005668 <_printf_i+0x164>
 8005710:	6823      	ldr	r3, [r4, #0]
 8005712:	079b      	lsls	r3, r3, #30
 8005714:	d413      	bmi.n	800573e <_printf_i+0x23a>
 8005716:	68e0      	ldr	r0, [r4, #12]
 8005718:	9b03      	ldr	r3, [sp, #12]
 800571a:	4298      	cmp	r0, r3
 800571c:	bfb8      	it	lt
 800571e:	4618      	movlt	r0, r3
 8005720:	e7a4      	b.n	800566c <_printf_i+0x168>
 8005722:	2301      	movs	r3, #1
 8005724:	4632      	mov	r2, r6
 8005726:	4649      	mov	r1, r9
 8005728:	4640      	mov	r0, r8
 800572a:	47d0      	blx	sl
 800572c:	3001      	adds	r0, #1
 800572e:	d09b      	beq.n	8005668 <_printf_i+0x164>
 8005730:	3501      	adds	r5, #1
 8005732:	68e3      	ldr	r3, [r4, #12]
 8005734:	9903      	ldr	r1, [sp, #12]
 8005736:	1a5b      	subs	r3, r3, r1
 8005738:	42ab      	cmp	r3, r5
 800573a:	dcf2      	bgt.n	8005722 <_printf_i+0x21e>
 800573c:	e7eb      	b.n	8005716 <_printf_i+0x212>
 800573e:	2500      	movs	r5, #0
 8005740:	f104 0619 	add.w	r6, r4, #25
 8005744:	e7f5      	b.n	8005732 <_printf_i+0x22e>
 8005746:	bf00      	nop
 8005748:	08005e21 	.word	0x08005e21
 800574c:	08005e32 	.word	0x08005e32

08005750 <_sbrk_r>:
 8005750:	b538      	push	{r3, r4, r5, lr}
 8005752:	4d06      	ldr	r5, [pc, #24]	; (800576c <_sbrk_r+0x1c>)
 8005754:	2300      	movs	r3, #0
 8005756:	4604      	mov	r4, r0
 8005758:	4608      	mov	r0, r1
 800575a:	602b      	str	r3, [r5, #0]
 800575c:	f7fb fb6e 	bl	8000e3c <_sbrk>
 8005760:	1c43      	adds	r3, r0, #1
 8005762:	d102      	bne.n	800576a <_sbrk_r+0x1a>
 8005764:	682b      	ldr	r3, [r5, #0]
 8005766:	b103      	cbz	r3, 800576a <_sbrk_r+0x1a>
 8005768:	6023      	str	r3, [r4, #0]
 800576a:	bd38      	pop	{r3, r4, r5, pc}
 800576c:	20000264 	.word	0x20000264

08005770 <__sread>:
 8005770:	b510      	push	{r4, lr}
 8005772:	460c      	mov	r4, r1
 8005774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005778:	f000 fab2 	bl	8005ce0 <_read_r>
 800577c:	2800      	cmp	r0, #0
 800577e:	bfab      	itete	ge
 8005780:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005782:	89a3      	ldrhlt	r3, [r4, #12]
 8005784:	181b      	addge	r3, r3, r0
 8005786:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800578a:	bfac      	ite	ge
 800578c:	6563      	strge	r3, [r4, #84]	; 0x54
 800578e:	81a3      	strhlt	r3, [r4, #12]
 8005790:	bd10      	pop	{r4, pc}

08005792 <__swrite>:
 8005792:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005796:	461f      	mov	r7, r3
 8005798:	898b      	ldrh	r3, [r1, #12]
 800579a:	05db      	lsls	r3, r3, #23
 800579c:	4605      	mov	r5, r0
 800579e:	460c      	mov	r4, r1
 80057a0:	4616      	mov	r6, r2
 80057a2:	d505      	bpl.n	80057b0 <__swrite+0x1e>
 80057a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057a8:	2302      	movs	r3, #2
 80057aa:	2200      	movs	r2, #0
 80057ac:	f000 f9c8 	bl	8005b40 <_lseek_r>
 80057b0:	89a3      	ldrh	r3, [r4, #12]
 80057b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057ba:	81a3      	strh	r3, [r4, #12]
 80057bc:	4632      	mov	r2, r6
 80057be:	463b      	mov	r3, r7
 80057c0:	4628      	mov	r0, r5
 80057c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057c6:	f000 b869 	b.w	800589c <_write_r>

080057ca <__sseek>:
 80057ca:	b510      	push	{r4, lr}
 80057cc:	460c      	mov	r4, r1
 80057ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057d2:	f000 f9b5 	bl	8005b40 <_lseek_r>
 80057d6:	1c43      	adds	r3, r0, #1
 80057d8:	89a3      	ldrh	r3, [r4, #12]
 80057da:	bf15      	itete	ne
 80057dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80057de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80057e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80057e6:	81a3      	strheq	r3, [r4, #12]
 80057e8:	bf18      	it	ne
 80057ea:	81a3      	strhne	r3, [r4, #12]
 80057ec:	bd10      	pop	{r4, pc}

080057ee <__sclose>:
 80057ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057f2:	f000 b8d3 	b.w	800599c <_close_r>
	...

080057f8 <__swbuf_r>:
 80057f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057fa:	460e      	mov	r6, r1
 80057fc:	4614      	mov	r4, r2
 80057fe:	4605      	mov	r5, r0
 8005800:	b118      	cbz	r0, 800580a <__swbuf_r+0x12>
 8005802:	6983      	ldr	r3, [r0, #24]
 8005804:	b90b      	cbnz	r3, 800580a <__swbuf_r+0x12>
 8005806:	f7ff fb81 	bl	8004f0c <__sinit>
 800580a:	4b21      	ldr	r3, [pc, #132]	; (8005890 <__swbuf_r+0x98>)
 800580c:	429c      	cmp	r4, r3
 800580e:	d12b      	bne.n	8005868 <__swbuf_r+0x70>
 8005810:	686c      	ldr	r4, [r5, #4]
 8005812:	69a3      	ldr	r3, [r4, #24]
 8005814:	60a3      	str	r3, [r4, #8]
 8005816:	89a3      	ldrh	r3, [r4, #12]
 8005818:	071a      	lsls	r2, r3, #28
 800581a:	d52f      	bpl.n	800587c <__swbuf_r+0x84>
 800581c:	6923      	ldr	r3, [r4, #16]
 800581e:	b36b      	cbz	r3, 800587c <__swbuf_r+0x84>
 8005820:	6923      	ldr	r3, [r4, #16]
 8005822:	6820      	ldr	r0, [r4, #0]
 8005824:	1ac0      	subs	r0, r0, r3
 8005826:	6963      	ldr	r3, [r4, #20]
 8005828:	b2f6      	uxtb	r6, r6
 800582a:	4283      	cmp	r3, r0
 800582c:	4637      	mov	r7, r6
 800582e:	dc04      	bgt.n	800583a <__swbuf_r+0x42>
 8005830:	4621      	mov	r1, r4
 8005832:	4628      	mov	r0, r5
 8005834:	f000 f948 	bl	8005ac8 <_fflush_r>
 8005838:	bb30      	cbnz	r0, 8005888 <__swbuf_r+0x90>
 800583a:	68a3      	ldr	r3, [r4, #8]
 800583c:	3b01      	subs	r3, #1
 800583e:	60a3      	str	r3, [r4, #8]
 8005840:	6823      	ldr	r3, [r4, #0]
 8005842:	1c5a      	adds	r2, r3, #1
 8005844:	6022      	str	r2, [r4, #0]
 8005846:	701e      	strb	r6, [r3, #0]
 8005848:	6963      	ldr	r3, [r4, #20]
 800584a:	3001      	adds	r0, #1
 800584c:	4283      	cmp	r3, r0
 800584e:	d004      	beq.n	800585a <__swbuf_r+0x62>
 8005850:	89a3      	ldrh	r3, [r4, #12]
 8005852:	07db      	lsls	r3, r3, #31
 8005854:	d506      	bpl.n	8005864 <__swbuf_r+0x6c>
 8005856:	2e0a      	cmp	r6, #10
 8005858:	d104      	bne.n	8005864 <__swbuf_r+0x6c>
 800585a:	4621      	mov	r1, r4
 800585c:	4628      	mov	r0, r5
 800585e:	f000 f933 	bl	8005ac8 <_fflush_r>
 8005862:	b988      	cbnz	r0, 8005888 <__swbuf_r+0x90>
 8005864:	4638      	mov	r0, r7
 8005866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005868:	4b0a      	ldr	r3, [pc, #40]	; (8005894 <__swbuf_r+0x9c>)
 800586a:	429c      	cmp	r4, r3
 800586c:	d101      	bne.n	8005872 <__swbuf_r+0x7a>
 800586e:	68ac      	ldr	r4, [r5, #8]
 8005870:	e7cf      	b.n	8005812 <__swbuf_r+0x1a>
 8005872:	4b09      	ldr	r3, [pc, #36]	; (8005898 <__swbuf_r+0xa0>)
 8005874:	429c      	cmp	r4, r3
 8005876:	bf08      	it	eq
 8005878:	68ec      	ldreq	r4, [r5, #12]
 800587a:	e7ca      	b.n	8005812 <__swbuf_r+0x1a>
 800587c:	4621      	mov	r1, r4
 800587e:	4628      	mov	r0, r5
 8005880:	f000 f81e 	bl	80058c0 <__swsetup_r>
 8005884:	2800      	cmp	r0, #0
 8005886:	d0cb      	beq.n	8005820 <__swbuf_r+0x28>
 8005888:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800588c:	e7ea      	b.n	8005864 <__swbuf_r+0x6c>
 800588e:	bf00      	nop
 8005890:	08005dd0 	.word	0x08005dd0
 8005894:	08005df0 	.word	0x08005df0
 8005898:	08005db0 	.word	0x08005db0

0800589c <_write_r>:
 800589c:	b538      	push	{r3, r4, r5, lr}
 800589e:	4d07      	ldr	r5, [pc, #28]	; (80058bc <_write_r+0x20>)
 80058a0:	4604      	mov	r4, r0
 80058a2:	4608      	mov	r0, r1
 80058a4:	4611      	mov	r1, r2
 80058a6:	2200      	movs	r2, #0
 80058a8:	602a      	str	r2, [r5, #0]
 80058aa:	461a      	mov	r2, r3
 80058ac:	f7fa feb1 	bl	8000612 <_write>
 80058b0:	1c43      	adds	r3, r0, #1
 80058b2:	d102      	bne.n	80058ba <_write_r+0x1e>
 80058b4:	682b      	ldr	r3, [r5, #0]
 80058b6:	b103      	cbz	r3, 80058ba <_write_r+0x1e>
 80058b8:	6023      	str	r3, [r4, #0]
 80058ba:	bd38      	pop	{r3, r4, r5, pc}
 80058bc:	20000264 	.word	0x20000264

080058c0 <__swsetup_r>:
 80058c0:	4b32      	ldr	r3, [pc, #200]	; (800598c <__swsetup_r+0xcc>)
 80058c2:	b570      	push	{r4, r5, r6, lr}
 80058c4:	681d      	ldr	r5, [r3, #0]
 80058c6:	4606      	mov	r6, r0
 80058c8:	460c      	mov	r4, r1
 80058ca:	b125      	cbz	r5, 80058d6 <__swsetup_r+0x16>
 80058cc:	69ab      	ldr	r3, [r5, #24]
 80058ce:	b913      	cbnz	r3, 80058d6 <__swsetup_r+0x16>
 80058d0:	4628      	mov	r0, r5
 80058d2:	f7ff fb1b 	bl	8004f0c <__sinit>
 80058d6:	4b2e      	ldr	r3, [pc, #184]	; (8005990 <__swsetup_r+0xd0>)
 80058d8:	429c      	cmp	r4, r3
 80058da:	d10f      	bne.n	80058fc <__swsetup_r+0x3c>
 80058dc:	686c      	ldr	r4, [r5, #4]
 80058de:	89a3      	ldrh	r3, [r4, #12]
 80058e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80058e4:	0719      	lsls	r1, r3, #28
 80058e6:	d42c      	bmi.n	8005942 <__swsetup_r+0x82>
 80058e8:	06dd      	lsls	r5, r3, #27
 80058ea:	d411      	bmi.n	8005910 <__swsetup_r+0x50>
 80058ec:	2309      	movs	r3, #9
 80058ee:	6033      	str	r3, [r6, #0]
 80058f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80058f4:	81a3      	strh	r3, [r4, #12]
 80058f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058fa:	e03e      	b.n	800597a <__swsetup_r+0xba>
 80058fc:	4b25      	ldr	r3, [pc, #148]	; (8005994 <__swsetup_r+0xd4>)
 80058fe:	429c      	cmp	r4, r3
 8005900:	d101      	bne.n	8005906 <__swsetup_r+0x46>
 8005902:	68ac      	ldr	r4, [r5, #8]
 8005904:	e7eb      	b.n	80058de <__swsetup_r+0x1e>
 8005906:	4b24      	ldr	r3, [pc, #144]	; (8005998 <__swsetup_r+0xd8>)
 8005908:	429c      	cmp	r4, r3
 800590a:	bf08      	it	eq
 800590c:	68ec      	ldreq	r4, [r5, #12]
 800590e:	e7e6      	b.n	80058de <__swsetup_r+0x1e>
 8005910:	0758      	lsls	r0, r3, #29
 8005912:	d512      	bpl.n	800593a <__swsetup_r+0x7a>
 8005914:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005916:	b141      	cbz	r1, 800592a <__swsetup_r+0x6a>
 8005918:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800591c:	4299      	cmp	r1, r3
 800591e:	d002      	beq.n	8005926 <__swsetup_r+0x66>
 8005920:	4630      	mov	r0, r6
 8005922:	f000 f991 	bl	8005c48 <_free_r>
 8005926:	2300      	movs	r3, #0
 8005928:	6363      	str	r3, [r4, #52]	; 0x34
 800592a:	89a3      	ldrh	r3, [r4, #12]
 800592c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005930:	81a3      	strh	r3, [r4, #12]
 8005932:	2300      	movs	r3, #0
 8005934:	6063      	str	r3, [r4, #4]
 8005936:	6923      	ldr	r3, [r4, #16]
 8005938:	6023      	str	r3, [r4, #0]
 800593a:	89a3      	ldrh	r3, [r4, #12]
 800593c:	f043 0308 	orr.w	r3, r3, #8
 8005940:	81a3      	strh	r3, [r4, #12]
 8005942:	6923      	ldr	r3, [r4, #16]
 8005944:	b94b      	cbnz	r3, 800595a <__swsetup_r+0x9a>
 8005946:	89a3      	ldrh	r3, [r4, #12]
 8005948:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800594c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005950:	d003      	beq.n	800595a <__swsetup_r+0x9a>
 8005952:	4621      	mov	r1, r4
 8005954:	4630      	mov	r0, r6
 8005956:	f000 f92b 	bl	8005bb0 <__smakebuf_r>
 800595a:	89a0      	ldrh	r0, [r4, #12]
 800595c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005960:	f010 0301 	ands.w	r3, r0, #1
 8005964:	d00a      	beq.n	800597c <__swsetup_r+0xbc>
 8005966:	2300      	movs	r3, #0
 8005968:	60a3      	str	r3, [r4, #8]
 800596a:	6963      	ldr	r3, [r4, #20]
 800596c:	425b      	negs	r3, r3
 800596e:	61a3      	str	r3, [r4, #24]
 8005970:	6923      	ldr	r3, [r4, #16]
 8005972:	b943      	cbnz	r3, 8005986 <__swsetup_r+0xc6>
 8005974:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005978:	d1ba      	bne.n	80058f0 <__swsetup_r+0x30>
 800597a:	bd70      	pop	{r4, r5, r6, pc}
 800597c:	0781      	lsls	r1, r0, #30
 800597e:	bf58      	it	pl
 8005980:	6963      	ldrpl	r3, [r4, #20]
 8005982:	60a3      	str	r3, [r4, #8]
 8005984:	e7f4      	b.n	8005970 <__swsetup_r+0xb0>
 8005986:	2000      	movs	r0, #0
 8005988:	e7f7      	b.n	800597a <__swsetup_r+0xba>
 800598a:	bf00      	nop
 800598c:	2000000c 	.word	0x2000000c
 8005990:	08005dd0 	.word	0x08005dd0
 8005994:	08005df0 	.word	0x08005df0
 8005998:	08005db0 	.word	0x08005db0

0800599c <_close_r>:
 800599c:	b538      	push	{r3, r4, r5, lr}
 800599e:	4d06      	ldr	r5, [pc, #24]	; (80059b8 <_close_r+0x1c>)
 80059a0:	2300      	movs	r3, #0
 80059a2:	4604      	mov	r4, r0
 80059a4:	4608      	mov	r0, r1
 80059a6:	602b      	str	r3, [r5, #0]
 80059a8:	f7fb fa13 	bl	8000dd2 <_close>
 80059ac:	1c43      	adds	r3, r0, #1
 80059ae:	d102      	bne.n	80059b6 <_close_r+0x1a>
 80059b0:	682b      	ldr	r3, [r5, #0]
 80059b2:	b103      	cbz	r3, 80059b6 <_close_r+0x1a>
 80059b4:	6023      	str	r3, [r4, #0]
 80059b6:	bd38      	pop	{r3, r4, r5, pc}
 80059b8:	20000264 	.word	0x20000264

080059bc <__sflush_r>:
 80059bc:	898a      	ldrh	r2, [r1, #12]
 80059be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059c2:	4605      	mov	r5, r0
 80059c4:	0710      	lsls	r0, r2, #28
 80059c6:	460c      	mov	r4, r1
 80059c8:	d458      	bmi.n	8005a7c <__sflush_r+0xc0>
 80059ca:	684b      	ldr	r3, [r1, #4]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	dc05      	bgt.n	80059dc <__sflush_r+0x20>
 80059d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	dc02      	bgt.n	80059dc <__sflush_r+0x20>
 80059d6:	2000      	movs	r0, #0
 80059d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80059de:	2e00      	cmp	r6, #0
 80059e0:	d0f9      	beq.n	80059d6 <__sflush_r+0x1a>
 80059e2:	2300      	movs	r3, #0
 80059e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80059e8:	682f      	ldr	r7, [r5, #0]
 80059ea:	602b      	str	r3, [r5, #0]
 80059ec:	d032      	beq.n	8005a54 <__sflush_r+0x98>
 80059ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80059f0:	89a3      	ldrh	r3, [r4, #12]
 80059f2:	075a      	lsls	r2, r3, #29
 80059f4:	d505      	bpl.n	8005a02 <__sflush_r+0x46>
 80059f6:	6863      	ldr	r3, [r4, #4]
 80059f8:	1ac0      	subs	r0, r0, r3
 80059fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80059fc:	b10b      	cbz	r3, 8005a02 <__sflush_r+0x46>
 80059fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a00:	1ac0      	subs	r0, r0, r3
 8005a02:	2300      	movs	r3, #0
 8005a04:	4602      	mov	r2, r0
 8005a06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a08:	6a21      	ldr	r1, [r4, #32]
 8005a0a:	4628      	mov	r0, r5
 8005a0c:	47b0      	blx	r6
 8005a0e:	1c43      	adds	r3, r0, #1
 8005a10:	89a3      	ldrh	r3, [r4, #12]
 8005a12:	d106      	bne.n	8005a22 <__sflush_r+0x66>
 8005a14:	6829      	ldr	r1, [r5, #0]
 8005a16:	291d      	cmp	r1, #29
 8005a18:	d82c      	bhi.n	8005a74 <__sflush_r+0xb8>
 8005a1a:	4a2a      	ldr	r2, [pc, #168]	; (8005ac4 <__sflush_r+0x108>)
 8005a1c:	40ca      	lsrs	r2, r1
 8005a1e:	07d6      	lsls	r6, r2, #31
 8005a20:	d528      	bpl.n	8005a74 <__sflush_r+0xb8>
 8005a22:	2200      	movs	r2, #0
 8005a24:	6062      	str	r2, [r4, #4]
 8005a26:	04d9      	lsls	r1, r3, #19
 8005a28:	6922      	ldr	r2, [r4, #16]
 8005a2a:	6022      	str	r2, [r4, #0]
 8005a2c:	d504      	bpl.n	8005a38 <__sflush_r+0x7c>
 8005a2e:	1c42      	adds	r2, r0, #1
 8005a30:	d101      	bne.n	8005a36 <__sflush_r+0x7a>
 8005a32:	682b      	ldr	r3, [r5, #0]
 8005a34:	b903      	cbnz	r3, 8005a38 <__sflush_r+0x7c>
 8005a36:	6560      	str	r0, [r4, #84]	; 0x54
 8005a38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a3a:	602f      	str	r7, [r5, #0]
 8005a3c:	2900      	cmp	r1, #0
 8005a3e:	d0ca      	beq.n	80059d6 <__sflush_r+0x1a>
 8005a40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a44:	4299      	cmp	r1, r3
 8005a46:	d002      	beq.n	8005a4e <__sflush_r+0x92>
 8005a48:	4628      	mov	r0, r5
 8005a4a:	f000 f8fd 	bl	8005c48 <_free_r>
 8005a4e:	2000      	movs	r0, #0
 8005a50:	6360      	str	r0, [r4, #52]	; 0x34
 8005a52:	e7c1      	b.n	80059d8 <__sflush_r+0x1c>
 8005a54:	6a21      	ldr	r1, [r4, #32]
 8005a56:	2301      	movs	r3, #1
 8005a58:	4628      	mov	r0, r5
 8005a5a:	47b0      	blx	r6
 8005a5c:	1c41      	adds	r1, r0, #1
 8005a5e:	d1c7      	bne.n	80059f0 <__sflush_r+0x34>
 8005a60:	682b      	ldr	r3, [r5, #0]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d0c4      	beq.n	80059f0 <__sflush_r+0x34>
 8005a66:	2b1d      	cmp	r3, #29
 8005a68:	d001      	beq.n	8005a6e <__sflush_r+0xb2>
 8005a6a:	2b16      	cmp	r3, #22
 8005a6c:	d101      	bne.n	8005a72 <__sflush_r+0xb6>
 8005a6e:	602f      	str	r7, [r5, #0]
 8005a70:	e7b1      	b.n	80059d6 <__sflush_r+0x1a>
 8005a72:	89a3      	ldrh	r3, [r4, #12]
 8005a74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a78:	81a3      	strh	r3, [r4, #12]
 8005a7a:	e7ad      	b.n	80059d8 <__sflush_r+0x1c>
 8005a7c:	690f      	ldr	r7, [r1, #16]
 8005a7e:	2f00      	cmp	r7, #0
 8005a80:	d0a9      	beq.n	80059d6 <__sflush_r+0x1a>
 8005a82:	0793      	lsls	r3, r2, #30
 8005a84:	680e      	ldr	r6, [r1, #0]
 8005a86:	bf08      	it	eq
 8005a88:	694b      	ldreq	r3, [r1, #20]
 8005a8a:	600f      	str	r7, [r1, #0]
 8005a8c:	bf18      	it	ne
 8005a8e:	2300      	movne	r3, #0
 8005a90:	eba6 0807 	sub.w	r8, r6, r7
 8005a94:	608b      	str	r3, [r1, #8]
 8005a96:	f1b8 0f00 	cmp.w	r8, #0
 8005a9a:	dd9c      	ble.n	80059d6 <__sflush_r+0x1a>
 8005a9c:	6a21      	ldr	r1, [r4, #32]
 8005a9e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005aa0:	4643      	mov	r3, r8
 8005aa2:	463a      	mov	r2, r7
 8005aa4:	4628      	mov	r0, r5
 8005aa6:	47b0      	blx	r6
 8005aa8:	2800      	cmp	r0, #0
 8005aaa:	dc06      	bgt.n	8005aba <__sflush_r+0xfe>
 8005aac:	89a3      	ldrh	r3, [r4, #12]
 8005aae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ab2:	81a3      	strh	r3, [r4, #12]
 8005ab4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ab8:	e78e      	b.n	80059d8 <__sflush_r+0x1c>
 8005aba:	4407      	add	r7, r0
 8005abc:	eba8 0800 	sub.w	r8, r8, r0
 8005ac0:	e7e9      	b.n	8005a96 <__sflush_r+0xda>
 8005ac2:	bf00      	nop
 8005ac4:	20400001 	.word	0x20400001

08005ac8 <_fflush_r>:
 8005ac8:	b538      	push	{r3, r4, r5, lr}
 8005aca:	690b      	ldr	r3, [r1, #16]
 8005acc:	4605      	mov	r5, r0
 8005ace:	460c      	mov	r4, r1
 8005ad0:	b913      	cbnz	r3, 8005ad8 <_fflush_r+0x10>
 8005ad2:	2500      	movs	r5, #0
 8005ad4:	4628      	mov	r0, r5
 8005ad6:	bd38      	pop	{r3, r4, r5, pc}
 8005ad8:	b118      	cbz	r0, 8005ae2 <_fflush_r+0x1a>
 8005ada:	6983      	ldr	r3, [r0, #24]
 8005adc:	b90b      	cbnz	r3, 8005ae2 <_fflush_r+0x1a>
 8005ade:	f7ff fa15 	bl	8004f0c <__sinit>
 8005ae2:	4b14      	ldr	r3, [pc, #80]	; (8005b34 <_fflush_r+0x6c>)
 8005ae4:	429c      	cmp	r4, r3
 8005ae6:	d11b      	bne.n	8005b20 <_fflush_r+0x58>
 8005ae8:	686c      	ldr	r4, [r5, #4]
 8005aea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d0ef      	beq.n	8005ad2 <_fflush_r+0xa>
 8005af2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005af4:	07d0      	lsls	r0, r2, #31
 8005af6:	d404      	bmi.n	8005b02 <_fflush_r+0x3a>
 8005af8:	0599      	lsls	r1, r3, #22
 8005afa:	d402      	bmi.n	8005b02 <_fflush_r+0x3a>
 8005afc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005afe:	f7ff faa3 	bl	8005048 <__retarget_lock_acquire_recursive>
 8005b02:	4628      	mov	r0, r5
 8005b04:	4621      	mov	r1, r4
 8005b06:	f7ff ff59 	bl	80059bc <__sflush_r>
 8005b0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b0c:	07da      	lsls	r2, r3, #31
 8005b0e:	4605      	mov	r5, r0
 8005b10:	d4e0      	bmi.n	8005ad4 <_fflush_r+0xc>
 8005b12:	89a3      	ldrh	r3, [r4, #12]
 8005b14:	059b      	lsls	r3, r3, #22
 8005b16:	d4dd      	bmi.n	8005ad4 <_fflush_r+0xc>
 8005b18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b1a:	f7ff fa96 	bl	800504a <__retarget_lock_release_recursive>
 8005b1e:	e7d9      	b.n	8005ad4 <_fflush_r+0xc>
 8005b20:	4b05      	ldr	r3, [pc, #20]	; (8005b38 <_fflush_r+0x70>)
 8005b22:	429c      	cmp	r4, r3
 8005b24:	d101      	bne.n	8005b2a <_fflush_r+0x62>
 8005b26:	68ac      	ldr	r4, [r5, #8]
 8005b28:	e7df      	b.n	8005aea <_fflush_r+0x22>
 8005b2a:	4b04      	ldr	r3, [pc, #16]	; (8005b3c <_fflush_r+0x74>)
 8005b2c:	429c      	cmp	r4, r3
 8005b2e:	bf08      	it	eq
 8005b30:	68ec      	ldreq	r4, [r5, #12]
 8005b32:	e7da      	b.n	8005aea <_fflush_r+0x22>
 8005b34:	08005dd0 	.word	0x08005dd0
 8005b38:	08005df0 	.word	0x08005df0
 8005b3c:	08005db0 	.word	0x08005db0

08005b40 <_lseek_r>:
 8005b40:	b538      	push	{r3, r4, r5, lr}
 8005b42:	4d07      	ldr	r5, [pc, #28]	; (8005b60 <_lseek_r+0x20>)
 8005b44:	4604      	mov	r4, r0
 8005b46:	4608      	mov	r0, r1
 8005b48:	4611      	mov	r1, r2
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	602a      	str	r2, [r5, #0]
 8005b4e:	461a      	mov	r2, r3
 8005b50:	f7fb f966 	bl	8000e20 <_lseek>
 8005b54:	1c43      	adds	r3, r0, #1
 8005b56:	d102      	bne.n	8005b5e <_lseek_r+0x1e>
 8005b58:	682b      	ldr	r3, [r5, #0]
 8005b5a:	b103      	cbz	r3, 8005b5e <_lseek_r+0x1e>
 8005b5c:	6023      	str	r3, [r4, #0]
 8005b5e:	bd38      	pop	{r3, r4, r5, pc}
 8005b60:	20000264 	.word	0x20000264

08005b64 <__swhatbuf_r>:
 8005b64:	b570      	push	{r4, r5, r6, lr}
 8005b66:	460e      	mov	r6, r1
 8005b68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b6c:	2900      	cmp	r1, #0
 8005b6e:	b096      	sub	sp, #88	; 0x58
 8005b70:	4614      	mov	r4, r2
 8005b72:	461d      	mov	r5, r3
 8005b74:	da08      	bge.n	8005b88 <__swhatbuf_r+0x24>
 8005b76:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	602a      	str	r2, [r5, #0]
 8005b7e:	061a      	lsls	r2, r3, #24
 8005b80:	d410      	bmi.n	8005ba4 <__swhatbuf_r+0x40>
 8005b82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b86:	e00e      	b.n	8005ba6 <__swhatbuf_r+0x42>
 8005b88:	466a      	mov	r2, sp
 8005b8a:	f000 f8bb 	bl	8005d04 <_fstat_r>
 8005b8e:	2800      	cmp	r0, #0
 8005b90:	dbf1      	blt.n	8005b76 <__swhatbuf_r+0x12>
 8005b92:	9a01      	ldr	r2, [sp, #4]
 8005b94:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005b98:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005b9c:	425a      	negs	r2, r3
 8005b9e:	415a      	adcs	r2, r3
 8005ba0:	602a      	str	r2, [r5, #0]
 8005ba2:	e7ee      	b.n	8005b82 <__swhatbuf_r+0x1e>
 8005ba4:	2340      	movs	r3, #64	; 0x40
 8005ba6:	2000      	movs	r0, #0
 8005ba8:	6023      	str	r3, [r4, #0]
 8005baa:	b016      	add	sp, #88	; 0x58
 8005bac:	bd70      	pop	{r4, r5, r6, pc}
	...

08005bb0 <__smakebuf_r>:
 8005bb0:	898b      	ldrh	r3, [r1, #12]
 8005bb2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005bb4:	079d      	lsls	r5, r3, #30
 8005bb6:	4606      	mov	r6, r0
 8005bb8:	460c      	mov	r4, r1
 8005bba:	d507      	bpl.n	8005bcc <__smakebuf_r+0x1c>
 8005bbc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005bc0:	6023      	str	r3, [r4, #0]
 8005bc2:	6123      	str	r3, [r4, #16]
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	6163      	str	r3, [r4, #20]
 8005bc8:	b002      	add	sp, #8
 8005bca:	bd70      	pop	{r4, r5, r6, pc}
 8005bcc:	ab01      	add	r3, sp, #4
 8005bce:	466a      	mov	r2, sp
 8005bd0:	f7ff ffc8 	bl	8005b64 <__swhatbuf_r>
 8005bd4:	9900      	ldr	r1, [sp, #0]
 8005bd6:	4605      	mov	r5, r0
 8005bd8:	4630      	mov	r0, r6
 8005bda:	f7ff fa57 	bl	800508c <_malloc_r>
 8005bde:	b948      	cbnz	r0, 8005bf4 <__smakebuf_r+0x44>
 8005be0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005be4:	059a      	lsls	r2, r3, #22
 8005be6:	d4ef      	bmi.n	8005bc8 <__smakebuf_r+0x18>
 8005be8:	f023 0303 	bic.w	r3, r3, #3
 8005bec:	f043 0302 	orr.w	r3, r3, #2
 8005bf0:	81a3      	strh	r3, [r4, #12]
 8005bf2:	e7e3      	b.n	8005bbc <__smakebuf_r+0xc>
 8005bf4:	4b0d      	ldr	r3, [pc, #52]	; (8005c2c <__smakebuf_r+0x7c>)
 8005bf6:	62b3      	str	r3, [r6, #40]	; 0x28
 8005bf8:	89a3      	ldrh	r3, [r4, #12]
 8005bfa:	6020      	str	r0, [r4, #0]
 8005bfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c00:	81a3      	strh	r3, [r4, #12]
 8005c02:	9b00      	ldr	r3, [sp, #0]
 8005c04:	6163      	str	r3, [r4, #20]
 8005c06:	9b01      	ldr	r3, [sp, #4]
 8005c08:	6120      	str	r0, [r4, #16]
 8005c0a:	b15b      	cbz	r3, 8005c24 <__smakebuf_r+0x74>
 8005c0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c10:	4630      	mov	r0, r6
 8005c12:	f000 f889 	bl	8005d28 <_isatty_r>
 8005c16:	b128      	cbz	r0, 8005c24 <__smakebuf_r+0x74>
 8005c18:	89a3      	ldrh	r3, [r4, #12]
 8005c1a:	f023 0303 	bic.w	r3, r3, #3
 8005c1e:	f043 0301 	orr.w	r3, r3, #1
 8005c22:	81a3      	strh	r3, [r4, #12]
 8005c24:	89a0      	ldrh	r0, [r4, #12]
 8005c26:	4305      	orrs	r5, r0
 8005c28:	81a5      	strh	r5, [r4, #12]
 8005c2a:	e7cd      	b.n	8005bc8 <__smakebuf_r+0x18>
 8005c2c:	08004ea5 	.word	0x08004ea5

08005c30 <__malloc_lock>:
 8005c30:	4801      	ldr	r0, [pc, #4]	; (8005c38 <__malloc_lock+0x8>)
 8005c32:	f7ff ba09 	b.w	8005048 <__retarget_lock_acquire_recursive>
 8005c36:	bf00      	nop
 8005c38:	20000258 	.word	0x20000258

08005c3c <__malloc_unlock>:
 8005c3c:	4801      	ldr	r0, [pc, #4]	; (8005c44 <__malloc_unlock+0x8>)
 8005c3e:	f7ff ba04 	b.w	800504a <__retarget_lock_release_recursive>
 8005c42:	bf00      	nop
 8005c44:	20000258 	.word	0x20000258

08005c48 <_free_r>:
 8005c48:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c4a:	2900      	cmp	r1, #0
 8005c4c:	d044      	beq.n	8005cd8 <_free_r+0x90>
 8005c4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c52:	9001      	str	r0, [sp, #4]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	f1a1 0404 	sub.w	r4, r1, #4
 8005c5a:	bfb8      	it	lt
 8005c5c:	18e4      	addlt	r4, r4, r3
 8005c5e:	f7ff ffe7 	bl	8005c30 <__malloc_lock>
 8005c62:	4a1e      	ldr	r2, [pc, #120]	; (8005cdc <_free_r+0x94>)
 8005c64:	9801      	ldr	r0, [sp, #4]
 8005c66:	6813      	ldr	r3, [r2, #0]
 8005c68:	b933      	cbnz	r3, 8005c78 <_free_r+0x30>
 8005c6a:	6063      	str	r3, [r4, #4]
 8005c6c:	6014      	str	r4, [r2, #0]
 8005c6e:	b003      	add	sp, #12
 8005c70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c74:	f7ff bfe2 	b.w	8005c3c <__malloc_unlock>
 8005c78:	42a3      	cmp	r3, r4
 8005c7a:	d908      	bls.n	8005c8e <_free_r+0x46>
 8005c7c:	6825      	ldr	r5, [r4, #0]
 8005c7e:	1961      	adds	r1, r4, r5
 8005c80:	428b      	cmp	r3, r1
 8005c82:	bf01      	itttt	eq
 8005c84:	6819      	ldreq	r1, [r3, #0]
 8005c86:	685b      	ldreq	r3, [r3, #4]
 8005c88:	1949      	addeq	r1, r1, r5
 8005c8a:	6021      	streq	r1, [r4, #0]
 8005c8c:	e7ed      	b.n	8005c6a <_free_r+0x22>
 8005c8e:	461a      	mov	r2, r3
 8005c90:	685b      	ldr	r3, [r3, #4]
 8005c92:	b10b      	cbz	r3, 8005c98 <_free_r+0x50>
 8005c94:	42a3      	cmp	r3, r4
 8005c96:	d9fa      	bls.n	8005c8e <_free_r+0x46>
 8005c98:	6811      	ldr	r1, [r2, #0]
 8005c9a:	1855      	adds	r5, r2, r1
 8005c9c:	42a5      	cmp	r5, r4
 8005c9e:	d10b      	bne.n	8005cb8 <_free_r+0x70>
 8005ca0:	6824      	ldr	r4, [r4, #0]
 8005ca2:	4421      	add	r1, r4
 8005ca4:	1854      	adds	r4, r2, r1
 8005ca6:	42a3      	cmp	r3, r4
 8005ca8:	6011      	str	r1, [r2, #0]
 8005caa:	d1e0      	bne.n	8005c6e <_free_r+0x26>
 8005cac:	681c      	ldr	r4, [r3, #0]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	6053      	str	r3, [r2, #4]
 8005cb2:	4421      	add	r1, r4
 8005cb4:	6011      	str	r1, [r2, #0]
 8005cb6:	e7da      	b.n	8005c6e <_free_r+0x26>
 8005cb8:	d902      	bls.n	8005cc0 <_free_r+0x78>
 8005cba:	230c      	movs	r3, #12
 8005cbc:	6003      	str	r3, [r0, #0]
 8005cbe:	e7d6      	b.n	8005c6e <_free_r+0x26>
 8005cc0:	6825      	ldr	r5, [r4, #0]
 8005cc2:	1961      	adds	r1, r4, r5
 8005cc4:	428b      	cmp	r3, r1
 8005cc6:	bf04      	itt	eq
 8005cc8:	6819      	ldreq	r1, [r3, #0]
 8005cca:	685b      	ldreq	r3, [r3, #4]
 8005ccc:	6063      	str	r3, [r4, #4]
 8005cce:	bf04      	itt	eq
 8005cd0:	1949      	addeq	r1, r1, r5
 8005cd2:	6021      	streq	r1, [r4, #0]
 8005cd4:	6054      	str	r4, [r2, #4]
 8005cd6:	e7ca      	b.n	8005c6e <_free_r+0x26>
 8005cd8:	b003      	add	sp, #12
 8005cda:	bd30      	pop	{r4, r5, pc}
 8005cdc:	2000025c 	.word	0x2000025c

08005ce0 <_read_r>:
 8005ce0:	b538      	push	{r3, r4, r5, lr}
 8005ce2:	4d07      	ldr	r5, [pc, #28]	; (8005d00 <_read_r+0x20>)
 8005ce4:	4604      	mov	r4, r0
 8005ce6:	4608      	mov	r0, r1
 8005ce8:	4611      	mov	r1, r2
 8005cea:	2200      	movs	r2, #0
 8005cec:	602a      	str	r2, [r5, #0]
 8005cee:	461a      	mov	r2, r3
 8005cf0:	f7fb f852 	bl	8000d98 <_read>
 8005cf4:	1c43      	adds	r3, r0, #1
 8005cf6:	d102      	bne.n	8005cfe <_read_r+0x1e>
 8005cf8:	682b      	ldr	r3, [r5, #0]
 8005cfa:	b103      	cbz	r3, 8005cfe <_read_r+0x1e>
 8005cfc:	6023      	str	r3, [r4, #0]
 8005cfe:	bd38      	pop	{r3, r4, r5, pc}
 8005d00:	20000264 	.word	0x20000264

08005d04 <_fstat_r>:
 8005d04:	b538      	push	{r3, r4, r5, lr}
 8005d06:	4d07      	ldr	r5, [pc, #28]	; (8005d24 <_fstat_r+0x20>)
 8005d08:	2300      	movs	r3, #0
 8005d0a:	4604      	mov	r4, r0
 8005d0c:	4608      	mov	r0, r1
 8005d0e:	4611      	mov	r1, r2
 8005d10:	602b      	str	r3, [r5, #0]
 8005d12:	f7fb f86a 	bl	8000dea <_fstat>
 8005d16:	1c43      	adds	r3, r0, #1
 8005d18:	d102      	bne.n	8005d20 <_fstat_r+0x1c>
 8005d1a:	682b      	ldr	r3, [r5, #0]
 8005d1c:	b103      	cbz	r3, 8005d20 <_fstat_r+0x1c>
 8005d1e:	6023      	str	r3, [r4, #0]
 8005d20:	bd38      	pop	{r3, r4, r5, pc}
 8005d22:	bf00      	nop
 8005d24:	20000264 	.word	0x20000264

08005d28 <_isatty_r>:
 8005d28:	b538      	push	{r3, r4, r5, lr}
 8005d2a:	4d06      	ldr	r5, [pc, #24]	; (8005d44 <_isatty_r+0x1c>)
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	4604      	mov	r4, r0
 8005d30:	4608      	mov	r0, r1
 8005d32:	602b      	str	r3, [r5, #0]
 8005d34:	f7fb f869 	bl	8000e0a <_isatty>
 8005d38:	1c43      	adds	r3, r0, #1
 8005d3a:	d102      	bne.n	8005d42 <_isatty_r+0x1a>
 8005d3c:	682b      	ldr	r3, [r5, #0]
 8005d3e:	b103      	cbz	r3, 8005d42 <_isatty_r+0x1a>
 8005d40:	6023      	str	r3, [r4, #0]
 8005d42:	bd38      	pop	{r3, r4, r5, pc}
 8005d44:	20000264 	.word	0x20000264

08005d48 <_init>:
 8005d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d4a:	bf00      	nop
 8005d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d4e:	bc08      	pop	{r3}
 8005d50:	469e      	mov	lr, r3
 8005d52:	4770      	bx	lr

08005d54 <_fini>:
 8005d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d56:	bf00      	nop
 8005d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d5a:	bc08      	pop	{r3}
 8005d5c:	469e      	mov	lr, r3
 8005d5e:	4770      	bx	lr
