<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z010clg400-1" LaunchTime="1751604897">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BITSTR-SYSDEF" Name="top.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="top.ltx"/>
  <File Type="BG-BGN" Name="top.bgn"/>
  <File Type="RNPI_FILE" Name="top.rnpi"/>
  <File Type="BG-DRC" Name="top.drc"/>
  <File Type="CFI_FILE" Name="top.cfi"/>
  <File Type="RCFI_FILE" Name="top.rcfi"/>
  <File Type="BITSTR-MMI" Name="top.mmi"/>
  <File Type="BITSTR-BMM" Name="top_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="top.nky"/>
  <File Type="BITSTR-RBT" Name="top.rbt"/>
  <File Type="RBD_FILE" Name="top.rbd"/>
  <File Type="BITSTR-MSK" Name="top.msk"/>
  <File Type="NPI_FILE" Name="top.npi"/>
  <File Type="BG-BIN" Name="top.bin"/>
  <File Type="PDI-FILE" Name="top.pdi"/>
  <File Type="BG-BIT" Name="top.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="top_bus_skew_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="top_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="top_bus_skew_postroute_physopted.rpt"/>
  <File Type="RDI-RDI" Name="top.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="top_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="top_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="top_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="top_postroute_physopt.dcp"/>
  <File Type="ROUTE-BUS-SKEW" Name="top_bus_skew_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="top_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="top_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="top_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="top_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="top_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="top_power_summary_routed.pb"/>
  <File Type="PLACE-UTIL" Name="top_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="top_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="top_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="top_placed.dcp"/>
  <File Type="PWROPT-DCP" Name="top_pwropt.dcp"/>
  <File Type="OPT-TIMING" Name="top_timing_summary_opted.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="top_incremental_reuse_pre_placed.rpt"/>
  <File Type="OPT-HWDEF" Name="top.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="top_methodology_drc_opted.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="top_bus_skew_routed.pb"/>
  <File Type="PA-TCL" Name="top.tcl"/>
  <File Type="PWROPT-DRC" Name="top_drc_pwropted.rpt"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="top_bus_skew_routed.rpx"/>
  <File Type="REPORTS-TCL" Name="top_reports.tcl"/>
  <File Type="INIT-TIMING" Name="top_timing_summary_init.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="top_incremental_reuse_placed.rpt"/>
  <File Type="PWROPT-TIMING" Name="top_timing_summary_pwropted.rpt"/>
  <File Type="ROUTE-DRC" Name="top_drc_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="top_timing_summary_postroute_physopted.rpx"/>
  <File Type="PA-DCP" Name="top.dcp"/>
  <File Type="PHYSOPT-DRC" Name="top_drc_physopted.rpt"/>
  <File Type="OPT-DCP" Name="top_opt.dcp"/>
  <File Type="OPT-DRC" Name="top_drc_opted.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="top_control_sets_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="top_timing_summary_placed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="top_drc_routed.pb"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="top_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="top_timing_summary_postplace_pwropted.rpt"/>
  <File Type="ROUTE-PWR" Name="top_power_routed.rpt"/>
  <File Type="PHYSOPT-DCP" Name="top_physopt.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="top_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="top_routed_error.dcp"/>
  <File Type="ROUTE-DRC-RPX" Name="top_drc_routed.rpx"/>
  <File Type="ROUTE-DCP" Name="top_routed.dcp"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="top_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="top_routed_bb.dcp"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="top_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="top_methodology_drc_routed.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/red_pitaya_bd/red_pitaya_bd.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/infrastructure/red_pitaya.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../mlib_devel/jasper_library/hdl_sources/infrastructure/red_pitaya.v"/>
        <Attr Name="ImportTime" Val="1749036116"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/red_pitaya_adc/red_pitaya_adc.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../mlib_devel/jasper_library/hdl_sources/red_pitaya_adc/red_pitaya_adc.v"/>
        <Attr Name="ImportTime" Val="1749036116"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sys_block/sys_block_counter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../mlib_devel/jasper_library/hdl_sources/sys_block/sys_block_counter.v"/>
        <Attr Name="ImportTime" Val="1749036118"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/asym_bram_tdp.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/asym_bram_tdp.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/axi4_lite/axi4lite_pkg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1749036114"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_pkg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/axi4_lite/axi4lite_slave_logic.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd"/>
        <Attr Name="ImportTime" Val="1749036114"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../../mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_muxdemux.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram_muxdemux.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/ipb_accum0_snap_ss_bram_dp_ram.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/ipb_accum0_snap_ss_bram_dp_ram.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_accum0_snap_ss_bram.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_pkg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_muxdemux.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram_muxdemux.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/ipb_accum1_snap_ss_bram_dp_ram.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/ipb_accum1_snap_ss_bram_dp_ram.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_accum1_snap_ss_bram.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_pkg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_muxdemux.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram_muxdemux.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/ipb_accumdat_snap_ss_bram_dp_ram.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/ipb_accumdat_snap_ss_bram_dp_ram.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_accumdat_snap_ss_bram.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_pkg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_muxdemux.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram_muxdemux.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/ipb_adc_voltage_snap_ss_bram_dp_ram.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/ipb_adc_voltage_snap_ss_bram_dp_ram.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_adc_voltage_snap_ss_bram.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_pkg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_sys_pkg.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_sw_reg.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_sys_muxdemux.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/xml2vhdl_hdl_output/axi4lite_sys.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../xml2vhdl_hdl_output/axi4lite_sys.vhd"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/test_spec/axi4lite_ic_wrapper.vhdl">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../axi4lite_ic_wrapper.vhdl"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/utils/cdc_synchroniser.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd"/>
        <Attr Name="ImportTime" Val="1749036118"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/test_spec/top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../top.v"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/wb_register_simulink2ppc/wb_register_simulink2ppc.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc/wb_register_simulink2ppc.v"/>
        <Attr Name="ImportTime" Val="1749036118"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/wb_register_ppc2simulink/wb_register_ppc2simulink.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink/wb_register_ppc2simulink.v"/>
        <Attr Name="ImportTime" Val="1749036118"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sys_block/sys_block.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../mlib_devel/jasper_library/hdl_sources/sys_block/sys_block.v"/>
        <Attr Name="ImportTime" Val="1749036118"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/red_pitaya_bd/hdl/red_pitaya_bd_wrapper.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/test_spec/user_const.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../user_const.xdc"/>
        <Attr Name="ImportTime" Val="1751604581"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021">
      <Desc>Default settings for Implementation.</Desc>
    </StratHandle>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design" EnableStepBool="1"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design" EnableStepBool="1"/>
    <Step Id="write_bitstream">
      <Option Id="BinFile">1</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="red_pitaya_bd_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="red_pitaya_bd_axi_protocol_convert_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="red_pitaya_bd_rst_ps7_0_50M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="test_spec_ip"/>
  <BlockFileSet Type="BlockSrcs" Name="adc_data_fifo"/>
</GenRun>
