$date
  Mon Oct  2 11:48:58 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux_nx1_1bit_tb $end
$var reg 4 ! x_tb[3:0] $end
$var reg 2 " sel_tb[1:0] $end
$var reg 1 # y_tb $end
$scope module dut $end
$var reg 4 $ x_i[3:0] $end
$var reg 2 % sel_i[1:0] $end
$var reg 1 & y_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0101 !
b00 "
1#
b0101 $
b00 %
1&
#200000000
b01 "
0#
b01 %
0&
#400000000
b10 "
1#
b10 %
1&
#600000000
b11 "
0#
b11 %
0&
#800000000
b00 "
1#
b00 %
1&
