{
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"/clk_wiz_0_clk_26mhz:true|/clk_wiz_0_clk_50mhz:true|/rst_clk_wiz_0_100M_bus_struct_reset:true|/mdm_1_Debug_SYS_Rst:true|/clk_100MHz_1:true|/rst_clk_wiz_0_100M_peripheral_reset:true|/clk_wiz_0_clk_10mhz:true|/reset_rtl_0_1:true|/rst_clk_wiz_0_100M_peripheral_aresetn:true|/rst_clk_wiz_0_100M_mb_reset:true|",
   "Default View_ScaleFactor":"1.01828",
   "Default View_TopLeft":"-290,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/clk_wiz_0_clk_26mhz:false|/clk_wiz_0_clk_50mhz:false|/rst_clk_wiz_0_100M_bus_struct_reset:false|/mdm_1_Debug_SYS_Rst:false|/clk_100MHz_1:false|/rst_clk_wiz_0_100M_peripheral_reset:false|/clk_wiz_0_clk_10mhz:false|/reset_rtl_0_1:false|/rst_clk_wiz_0_100M_peripheral_aresetn:false|/rst_clk_wiz_0_100M_mb_reset:false|",
   "Interfaces View_ScaleFactor":"0.553218",
   "Interfaces View_TopLeft":"0,-859",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port uart_rs232 -pg 1 -lvl 5 -x 1570 -y 680 -defaultsOSRD
preplace port spi_0 -pg 1 -lvl 5 -x 1570 -y 820 -defaultsOSRD
preplace port SET_PROCESS -pg 1 -lvl 5 -x 1570 -y 240 -defaultsOSRD
preplace port PhaseRef -pg 1 -lvl 5 -x 1570 -y 50 -defaultsOSRD
preplace port Phase1 -pg 1 -lvl 5 -x 1570 -y 80 -defaultsOSRD
preplace port Phase2 -pg 1 -lvl 5 -x 1570 -y 110 -defaultsOSRD
preplace port Phase3 -pg 1 -lvl 5 -x 1570 -y 140 -defaultsOSRD
preplace port DATA_READY -pg 1 -lvl 5 -x 1570 -y 270 -defaultsOSRD
preplace port Signal_Threshold -pg 1 -lvl 5 -x 1570 -y 380 -defaultsOSRD
preplace port SNR_Threshold -pg 1 -lvl 5 -x 1570 -y 410 -defaultsOSRD
preplace port UART_Buffer -pg 1 -lvl 5 -x 1570 -y 210 -defaultsOSRD
preplace port Gain_PGA -pg 1 -lvl 5 -x 1570 -y 350 -defaultsOSRD
preplace port clk -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port Reset -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port clk_25mhz -pg 1 -lvl 5 -x 1570 -y 500 -defaultsOSRD
preplace port clk_10mhz -pg 1 -lvl 5 -x 1570 -y 610 -defaultsOSRD
preplace port clk_50mhz -pg 1 -lvl 5 -x 1570 -y 580 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 3 -x 1090 -y 240 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 4 -x 1420 -y 840 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 4 -x 1420 -y 690 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 3 -x 1090 -y 430 -defaultsOSRD
preplace inst iomodule_0 -pg 1 -lvl 4 -x 1420 -y 240 -defaultsOSRD
preplace inst iomodule_1 -pg 1 -lvl 4 -x 1420 -y 380 -defaultsOSRD
preplace inst iomodule_2 -pg 1 -lvl 4 -x 1420 -y 90 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 1 -x 210 -y 410 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 2 -x 660 -y 230 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 3 -x 1090 -y 680 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 1 -x 210 -y 160 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 4 -x 1420 -y 510 -defaultsOSRD
preplace netloc microblaze_0_Clk 1 0 4 30 260 390 330 920 330 1260
preplace netloc clk_wiz_1_locked 1 0 4 40 320 NJ 320 NJ 320 1230
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 1 1 400 120n
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 1 2 420J 130 930
preplace netloc mdm_1_debug_sys_rst 1 0 4 20 330 380 340 NJ 340 1270J
preplace netloc clk_1 1 0 3 NJ 60 NJ 60 910J
preplace netloc Reset_1 1 0 3 20 50 NJ 50 940J
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 1 3 430 140 890 820 1280
preplace netloc clk_wiz_1_clk_out2 1 3 2 1240 580 NJ
preplace netloc rst_clk_wiz_1_100M_peripheral_reset 1 1 3 410 120 NJ 120 1280
preplace netloc clk_wiz_1_clk_out3 1 3 2 1250J 610 NJ
preplace netloc clk_wiz_0_clk_out1 1 4 1 NJ 500
preplace netloc microblaze_0_M_AXI_DP 1 2 1 900 250n
preplace netloc axi_quad_spi_0_SPI_0 1 4 1 NJ 820
preplace netloc iomodule_2_GPIO3 1 4 1 1550J 100n
preplace netloc dlmb_v10_iomodule_2 1 3 1 1230 70n
preplace netloc iomodule_0_GPIO1 1 4 1 1550J 210n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 3 1 1230 690n
preplace netloc iomodule_2_GPIO1 1 4 1 1550J 50n
preplace netloc iomodule_1_GPIO3 1 4 1 1550J 400n
preplace netloc iomodule_1_GPIO1 1 4 1 1550J 350n
preplace netloc microblaze_0_debug 1 1 1 420 220n
preplace netloc iomodule_0_GPIO2 1 4 1 NJ 240
preplace netloc iomodule_1_GPIO2 1 4 1 NJ 380
preplace netloc dlmb_v10_iomodule_0 1 3 1 N 220
preplace netloc axi_uartlite_0_UART 1 4 1 NJ 680
preplace netloc dlmb_v10_iomodule_1 1 3 1 1240 240n
preplace netloc microblaze_0_axi_periph_M00_AXI 1 3 1 N 670
preplace netloc iomodule_2_GPIO2 1 4 1 NJ 80
preplace netloc iomodule_0_GPIO3 1 4 1 1550J 260n
preplace netloc microblaze_0_ilmb_1 1 2 1 N 230
preplace netloc microblaze_0_dlmb_1 1 2 1 N 210
preplace netloc iomodule_2_GPIO4 1 4 1 1550J 120n
levelinfo -pg 1 0 210 660 1090 1420 1570
pagesize -pg 1 -db -bbox -sgen -90 0 1740 930
"
}
{
   "da_axi4_cnt":"20",
   "da_board_cnt":"30",
   "da_bram_cntlr_cnt":"11",
   "da_clkrst_cnt":"96",
   "da_iomodule_cnt":"6",
   "da_mb_cnt":"3"
}
