Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df86eb32c0ba486fb7f84ca4bba9451d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot datapath_tb_func_impl xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.Mux32Bit3To1__1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.InstructionMemory
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.ProgramCounter
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.PCAdder
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.RegisterFile
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.ALU32Bit
Compiling module unisims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.controller
Compiling module unisims_ver.LDCP(IS_CLR_INVERTED=1'b1)
Compiling module unisims_ver.RAM256X1S
Compiling module xil_defaultlib.DataMemory
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.EXMEMReg
Compiling module unisims_ver.latchsre_ldpe
Compiling module unisims_ver.LDPE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.hitolowregister
Compiling module xil_defaultlib.IDEXReg
Compiling module xil_defaultlib.IFIDReg
Compiling module xil_defaultlib.Mux32Bit2To1__9
Compiling module xil_defaultlib.Mux32Bit2To1_0
Compiling module xil_defaultlib.Mux32Bit2To1_1
Compiling module xil_defaultlib.Mux32Bit2To1_2
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.MEMWBReg
Compiling module xil_defaultlib.StoreMux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_tb_func_impl
