<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="fifo_1927/sim/ff_32i_32o_32kd_sc_fifo_1927_gfx37rq.v"
   type="VERILOG"
   library="fifo_1927" />
 <file
   path="sim/ff_32i_32o_32kd_sc.v"
   type="VERILOG"
   library="ff_32i_32o_32kd_sc"
   hasInlineConfiguration="true" />
 <topLevel name="ff_32i_32o_32kd_sc.ff_32i_32o_32kd_sc" />
 <deviceFamily name="agilex7" />
 <device name="AGFB027R24C2E2VR2" />
</simPackage>
