0.6
2018.2
Oct  1 2018
20:13:33
D:/FPGA_Projects/UART_module/UART_module.sim/sim_1/behav/xsim/glbl.v,1539355402,verilog,,,,glbl,,,,,,,,
D:/FPGA_Projects/UART_module/UART_module.srcs/sources_1/new/UART_TX_ctrl.v,1539355402,verilog,,,,UART_Tx_ctrl,,,,,,,,
