TimeQuest Timing Analyzer report for procesador_2
Mon Mar 27 11:33:21 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 13. Slow 1200mV 85C Model Setup: 'divisor_reloj:cp2|clkout'
 14. Slow 1200mV 85C Model Setup: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'clk'
 16. Slow 1200mV 85C Model Hold: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 17. Slow 1200mV 85C Model Hold: 'divisor_reloj:cp2|clkout'
 18. Slow 1200mV 85C Model Hold: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clk'
 20. Slow 1200mV 85C Model Recovery: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 21. Slow 1200mV 85C Model Removal: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_reloj:cp2|clkout'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 85C Model Metastability Report
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 38. Slow 1200mV 0C Model Setup: 'divisor_reloj:cp2|clkout'
 39. Slow 1200mV 0C Model Setup: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'clk'
 41. Slow 1200mV 0C Model Hold: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 43. Slow 1200mV 0C Model Hold: 'divisor_reloj:cp2|clkout'
 44. Slow 1200mV 0C Model Hold: 'clk'
 45. Slow 1200mV 0C Model Recovery: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 46. Slow 1200mV 0C Model Removal: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_reloj:cp2|clkout'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Slow 1200mV 0C Model Metastability Report
 56. Fast 1200mV 0C Model Setup Summary
 57. Fast 1200mV 0C Model Hold Summary
 58. Fast 1200mV 0C Model Recovery Summary
 59. Fast 1200mV 0C Model Removal Summary
 60. Fast 1200mV 0C Model Minimum Pulse Width Summary
 61. Fast 1200mV 0C Model Setup: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 62. Fast 1200mV 0C Model Setup: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Setup: 'divisor_reloj:cp2|clkout'
 64. Fast 1200mV 0C Model Setup: 'clk'
 65. Fast 1200mV 0C Model Hold: 'divisor_reloj:cp2|clkout'
 66. Fast 1200mV 0C Model Hold: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 67. Fast 1200mV 0C Model Hold: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Hold: 'clk'
 69. Fast 1200mV 0C Model Recovery: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 70. Fast 1200mV 0C Model Removal: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_dac:cp3|divisor_reloj:cp2|clkout'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_reloj:cp2|clkout'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Fast 1200mV 0C Model Metastability Report
 80. Multicorner Timing Analysis Summary
 81. Setup Times
 82. Hold Times
 83. Clock to Output Times
 84. Minimum Clock to Output Times
 85. Board Trace Model Assignments
 86. Input Transition Times
 87. Slow Corner Signal Integrity Metrics
 88. Fast Corner Signal Integrity Metrics
 89. Setup Transfers
 90. Hold Transfers
 91. Recovery Transfers
 92. Removal Transfers
 93. Report TCCS
 94. Report RSKM
 95. Unconstrained Paths
 96. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; procesador_2                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; clk                                                    ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { clk }                                                    ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk    ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0] ; { cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] } ;
; divisor_reloj:cp2|clkout                               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { divisor_reloj:cp2|clkout }                               ;
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { spi_dac:cp3|divisor_reloj:cp2|clkout }                   ;
+--------------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 278.55 MHz ; 278.55 MHz      ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;                                                               ;
; 285.23 MHz ; 285.23 MHz      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 336.36 MHz ; 250.0 MHz       ; clk                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 358.68 MHz ; 315.06 MHz      ; divisor_reloj:cp2|clkout                               ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -1.994 ; -28.410       ;
; divisor_reloj:cp2|clkout                               ; -1.788 ; -24.187       ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -1.158 ; -21.562       ;
; clk                                                    ; 17.027 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -0.130 ; -0.205        ;
; divisor_reloj:cp2|clkout                               ; -0.130 ; -0.130        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.024  ; 0.000         ;
; clk                                                    ; 0.359  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; -1.034 ; -4.150        ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                        ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.331 ; 0.000         ;
+--------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; divisor_reloj:cp2|clkout                               ; -2.174  ; -33.262       ;
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -1.000  ; -24.000       ;
; clk                                                    ; 9.670   ; 0.000         ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 499.755 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.994 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[2]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.154     ; 1.335      ;
; -1.980 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1 ; spi_dac:cp3|reg_des:cp1|Q[10]         ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.154     ; 1.321      ;
; -1.877 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[3]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.154     ; 1.218      ;
; -1.734 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[8]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.154     ; 1.075      ;
; -1.727 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[9]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.154     ; 1.068      ;
; -1.576 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[6]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.154     ; 0.917      ;
; -1.552 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[5]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.154     ; 0.893      ;
; -1.549 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0 ; spi_dac:cp3|reg_des:cp1|Q[11]         ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.154     ; 0.890      ;
; -1.547 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[7]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.154     ; 0.888      ;
; -1.544 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[4]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.154     ; 0.885      ;
; -1.295 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.778      ;
; -1.295 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.778      ;
; -1.295 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.778      ;
; -1.295 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.778      ;
; -1.295 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.778      ;
; -1.295 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.778      ;
; -1.295 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.778      ;
; -1.295 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.778      ;
; -1.295 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.778      ;
; -1.295 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.778      ;
; -1.295 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.778      ;
; -1.295 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.778      ;
; -1.295 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.778      ;
; -1.134 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.617      ;
; -1.134 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.617      ;
; -1.134 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.617      ;
; -1.134 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.617      ;
; -1.134 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.617      ;
; -1.134 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.617      ;
; -1.134 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.617      ;
; -1.134 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.617      ;
; -1.134 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.617      ;
; -1.134 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.617      ;
; -1.134 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.617      ;
; -1.134 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.617      ;
; -1.134 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.617      ;
; -0.937 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.420      ;
; -0.925 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.112     ; 1.308      ;
; -0.922 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.112     ; 1.305      ;
; -0.918 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.112     ; 1.301      ;
; -0.915 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.112     ; 1.298      ;
; -0.880 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.112     ; 1.263      ;
; -0.877 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.112     ; 1.260      ;
; -0.777 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.011     ; 1.261      ;
; -0.777 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.011     ; 1.261      ;
; -0.777 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.011     ; 1.261      ;
; -0.777 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.011     ; 1.261      ;
; -0.712 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.646      ;
; -0.659 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.112     ; 1.042      ;
; -0.656 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.112     ; 1.039      ;
; -0.616 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.550      ;
; -0.608 ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.112     ; 0.991      ;
; -0.596 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.530      ;
; -0.578 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.512      ;
; -0.572 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.506      ;
; -0.568 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.502      ;
; -0.567 ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.112     ; 0.950      ;
; -0.499 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.433      ;
; -0.455 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.389      ;
; -0.452 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.386      ;
; -0.395 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 0.878      ;
; -0.393 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 0.876      ;
; -0.388 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.322      ;
; -0.319 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.253      ;
; -0.233 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.167      ;
; -0.216 ; spi_dac:cp3|uc_spi_out:cp5|est.e0                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.150      ;
; -0.184 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.118      ;
; -0.181 ; spi_dac:cp3|impulso_ini:cp3|estado.e0                                                                         ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.115      ;
; -0.169 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.103      ;
; -0.069 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 1.003      ;
; -0.062 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 0.996      ;
; -0.059 ; spi_dac:cp3|uc_spi_out:cp5|est.e1                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 0.993      ;
; -0.059 ; spi_dac:cp3|reg_des:cp1|Q[12]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.992      ;
; -0.053 ; spi_dac:cp3|reg_des:cp1|Q[11]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.986      ;
; -0.052 ; spi_dac:cp3|reg_des:cp1|Q[14]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.985      ;
; -0.052 ; spi_dac:cp3|reg_des:cp1|Q[13]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.985      ;
; -0.042 ; spi_dac:cp3|reg_des:cp1|Q[2]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.975      ;
; -0.042 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 0.976      ;
; -0.041 ; spi_dac:cp3|reg_des:cp1|Q[4]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.974      ;
; -0.039 ; spi_dac:cp3|reg_des:cp1|Q[10]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.972      ;
; -0.039 ; spi_dac:cp3|reg_des:cp1|Q[6]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.972      ;
; -0.036 ; spi_dac:cp3|reg_des:cp1|Q[9]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.969      ;
; -0.036 ; spi_dac:cp3|reg_des:cp1|Q[3]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.969      ;
; -0.034 ; spi_dac:cp3|reg_des:cp1|Q[7]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.967      ;
; -0.033 ; spi_dac:cp3|reg_des:cp1|Q[5]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.966      ;
; 0.181  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 2.078      ; 2.591      ;
; 0.192  ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 0.742      ;
; 0.203  ; spi_dac:cp3|uc_spi_out:cp5|est.e0                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 0.731      ;
; 0.227  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 2.078      ; 2.545      ;
; 0.246  ; spi_dac:cp3|reg_des:cp1|Q[8]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.687      ;
; 0.274  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.659      ;
; 0.296  ; spi_dac:cp3|reg_des:cp1|Q[2]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 0.637      ;
; 0.297  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.061     ; 0.637      ;
; 0.692  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; 2.078      ; 2.580      ;
; 0.748  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; 2.078      ; 2.524      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_reloj:cp2|clkout'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.067     ; 2.650      ;
; -1.216 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 2.149      ;
; -1.215 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 2.148      ;
; -1.194 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 2.127      ;
; -1.193 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 2.126      ;
; -1.193 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 2.126      ;
; -1.180 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 2.113      ;
; -1.180 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 2.113      ;
; -1.160 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 2.093      ;
; -1.159 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 2.092      ;
; -1.158 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 2.091      ;
; -1.073 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 2.006      ;
; -1.072 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 2.005      ;
; -1.062 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.995      ;
; -1.062 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.995      ;
; -1.051 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.984      ;
; -1.050 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.983      ;
; -1.050 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.983      ;
; -1.042 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.975      ;
; -1.041 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.974      ;
; -1.040 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.973      ;
; -0.956 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.889      ;
; -0.955 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.888      ;
; -0.934 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.867      ;
; -0.933 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.866      ;
; -0.933 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.062     ; 1.866      ;
; -0.296 ; spi_adc:cp1|\datoin:dato[7]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.880      ; 4.124      ;
; -0.258 ; spi_adc:cp1|\datoin:dato[8]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.880      ; 4.086      ;
; -0.212 ; spi_adc:cp1|\datoin:dato[5]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.880      ; 4.040      ;
; -0.175 ; spi_adc:cp1|\datoin:dato[1]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.880      ; 4.003      ;
; -0.113 ; spi_adc:cp1|\datoin:dato[2]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.880      ; 3.941      ;
; -0.097 ; spi_adc:cp1|\datoin:dato[3]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.880      ; 3.925      ;
; -0.089 ; spi_adc:cp1|\datoin:dato[4]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.880      ; 3.917      ;
; -0.079 ; spi_adc:cp1|\datoin:dato[6]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.880      ; 3.907      ;
; -0.076 ; spi_adc:cp1|\datoin:dato[9]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.880      ; 3.904      ;
; 0.004  ; spi_adc:cp1|\datoin:dato[0]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.880      ; 3.824      ;
; 0.188  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.252      ; 1.092      ;
; 0.189  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.253      ; 1.092      ;
; 0.200  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.252      ; 1.080      ;
; 0.200  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.252      ; 1.080      ;
; 0.201  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.253      ; 1.080      ;
; 0.201  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.253      ; 1.080      ;
; 0.225  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.252      ; 1.055      ;
; 0.226  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.253      ; 1.055      ;
; 0.255  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.252      ; 1.025      ;
; 0.256  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.253      ; 1.025      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                      ; To Node                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.158  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.695      ;
; -1.158  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.695      ;
; -1.158  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.695      ;
; -1.158  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.695      ;
; -1.158  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.695      ;
; -1.158  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.695      ;
; -1.158  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.695      ;
; -1.158  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.695      ;
; -1.158  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.695      ;
; -1.158  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.695      ;
; -1.120  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.095     ; 1.659      ;
; -1.103  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.095     ; 1.642      ;
; -1.103  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.095     ; 1.642      ;
; -1.103  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.095     ; 1.642      ;
; -1.103  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.095     ; 1.642      ;
; -1.082  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.619      ;
; -1.009  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.095     ; 1.548      ;
; -1.006  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.095     ; 1.545      ;
; -0.815  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.352      ;
; -0.610  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.097     ; 1.647      ;
; -0.610  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.097     ; 1.647      ;
; -0.610  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.097     ; 1.647      ;
; -0.610  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.097     ; 1.647      ;
; -0.610  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.097     ; 1.647      ;
; -0.610  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.097     ; 1.647      ;
; -0.610  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.097     ; 1.647      ;
; -0.610  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.097     ; 1.647      ;
; -0.610  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.097     ; 1.647      ;
; -0.610  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.097     ; 1.647      ;
; -0.550  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.589      ;
; -0.545  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.097     ; 1.582      ;
; -0.538  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.097     ; 1.075      ;
; -0.536  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.575      ;
; -0.536  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.575      ;
; -0.536  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.575      ;
; -0.536  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.575      ;
; -0.441  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.480      ;
; -0.438  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.477      ;
; -0.279  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.097     ; 1.316      ;
; 0.012   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.097     ; 1.025      ;
; 498.247 ; spi_adc:cp1|sc_prev            ; spi_adc:cp1|cs                 ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.086     ; 1.662      ;
; 996.863 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.071      ;
; 996.878 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 3.056      ;
; 997.018 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.916      ;
; 997.021 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.913      ;
; 997.033 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.901      ;
; 997.036 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.898      ;
; 997.146 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.786      ;
; 997.146 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.788      ;
; 997.147 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.785      ;
; 997.150 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.782      ;
; 997.150 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.782      ;
; 997.153 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.779      ;
; 997.155 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.777      ;
; 997.155 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.777      ;
; 997.158 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.774      ;
; 997.191 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 2.744      ;
; 997.289 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.643      ;
; 997.290 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.642      ;
; 997.293 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.641      ;
; 997.293 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.639      ;
; 997.293 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.639      ;
; 997.296 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.636      ;
; 997.298 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.634      ;
; 997.298 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.634      ;
; 997.301 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.633      ;
; 997.301 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.631      ;
; 997.304 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.630      ;
; 997.315 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.619      ;
; 997.335 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.597      ;
; 997.336 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.596      ;
; 997.339 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.593      ;
; 997.339 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.593      ;
; 997.342 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.590      ;
; 997.344 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.588      ;
; 997.344 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.588      ;
; 997.347 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.585      ;
; 997.358 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 2.577      ;
; 997.361 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 2.574      ;
; 997.409 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.525      ;
; 997.425 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.507      ;
; 997.429 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[0]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.503      ;
; 997.448 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.486      ;
; 997.451 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.483      ;
; 997.470 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.464      ;
; 997.473 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.061     ; 2.461      ;
; 997.482 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.450      ;
; 997.483 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.449      ;
; 997.486 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.446      ;
; 997.486 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.446      ;
; 997.489 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.443      ;
; 997.491 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.441      ;
; 997.491 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.441      ;
; 997.494 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.438      ;
; 997.504 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.428      ;
; 997.505 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.427      ;
; 997.508 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.424      ;
; 997.508 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.424      ;
; 997.511 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.421      ;
; 997.513 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.063     ; 2.419      ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                             ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 17.027 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.428     ; 2.540      ;
; 17.043 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.891      ;
; 17.072 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.862      ;
; 17.083 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.847      ;
; 17.173 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.761      ;
; 17.195 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.739      ;
; 17.197 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.076     ; 2.722      ;
; 17.209 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.432     ; 2.354      ;
; 17.215 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.715      ;
; 17.215 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.715      ;
; 17.222 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.708      ;
; 17.225 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.709      ;
; 17.239 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.291      ; 3.047      ;
; 17.254 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.676      ;
; 17.257 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.677      ;
; 17.265 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.432     ; 2.298      ;
; 17.273 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.661      ;
; 17.278 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.432     ; 2.285      ;
; 17.283 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.291      ; 3.003      ;
; 17.297 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.637      ;
; 17.299 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.635      ;
; 17.300 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.432     ; 2.263      ;
; 17.304 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.630      ;
; 17.320 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.610      ;
; 17.324 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.432     ; 2.239      ;
; 17.339 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.291      ; 2.947      ;
; 17.342 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.588      ;
; 17.343 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.591      ;
; 17.348 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.586      ;
; 17.350 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.580      ;
; 17.350 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.580      ;
; 17.369 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.561      ;
; 17.372 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.558      ;
; 17.389 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.545      ;
; 17.389 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.545      ;
; 17.396 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.538      ;
; 17.397 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.432     ; 2.166      ;
; 17.397 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.432     ; 2.166      ;
; 17.404 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.432     ; 2.159      ;
; 17.407 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.523      ;
; 17.413 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.291      ; 2.873      ;
; 17.420 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.510      ;
; 17.421 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.061     ; 2.513      ;
; 17.438 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.496      ;
; 17.442 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.488      ;
; 17.448 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.291      ; 2.838      ;
; 17.450 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.480      ;
; 17.458 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.476      ;
; 17.461 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.473      ;
; 17.463 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.471      ;
; 17.464 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.470      ;
; 17.465 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.465      ;
; 17.474 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.428     ; 2.093      ;
; 17.478 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.291      ; 2.808      ;
; 17.484 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.291      ; 2.802      ;
; 17.485 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.453      ;
; 17.494 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.436      ;
; 17.516 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.414      ;
; 17.522 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.408      ;
; 17.533 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.401      ;
; 17.548 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.291      ; 2.738      ;
; 17.565 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.065     ; 2.365      ;
; 17.570 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.364      ;
; 17.570 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.364      ;
; 17.574 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.360      ;
; 17.577 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.357      ;
; 17.622 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.291      ; 2.664      ;
; 17.632 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.306      ;
; 17.635 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.303      ;
; 17.637 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.301      ;
; 17.638 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.300      ;
; 17.640 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.428     ; 1.927      ;
; 17.643 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.428     ; 1.924      ;
; 17.645 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.428     ; 1.922      ;
; 17.645 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.428     ; 1.922      ;
; 17.653 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.061     ; 2.281      ;
; 17.665 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.269      ;
; 17.665 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.269      ;
; 17.666 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.272      ;
; 17.670 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.291      ; 2.616      ;
; 17.671 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.263      ;
; 17.672 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.262      ;
; 17.719 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.076     ; 2.200      ;
; 17.761 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.177      ;
; 17.768 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.061     ; 2.166      ;
; 17.783 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.151      ;
; 17.802 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.132      ;
; 17.802 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.057     ; 2.136      ;
; 17.803 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.131      ;
; 17.803 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.131      ;
; 17.806 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.128      ;
; 17.810 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.061     ; 2.124      ;
; 17.813 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.125      ;
; 17.816 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.122      ;
; 17.818 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.120      ;
; 17.819 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.119      ;
; 17.847 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.076     ; 2.072      ;
; 17.850 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.295      ; 2.440      ;
; 17.868 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.061     ; 2.066      ;
; 17.888 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.050      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.130 ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 2.184      ; 2.430      ;
; -0.075 ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 2.184      ; 2.485      ;
; 0.358  ; spi_dac:cp3|reg_des:cp1|Q[2]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.577      ;
; 0.359  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.577      ;
; 0.374  ; spi_dac:cp3|reg_des:cp1|Q[8]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.593      ;
; 0.391  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.184      ; 2.451      ;
; 0.405  ; spi_dac:cp3|uc_spi_out:cp5|est.e0                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.623      ;
; 0.409  ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.627      ;
; 0.435  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 2.184      ; 2.495      ;
; 0.554  ; spi_dac:cp3|uc_spi_out:cp5|est.e1                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.772      ;
; 0.562  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.780      ;
; 0.563  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.781      ;
; 0.565  ; spi_dac:cp3|reg_des:cp1|Q[7]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.784      ;
; 0.565  ; spi_dac:cp3|reg_des:cp1|Q[5]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.784      ;
; 0.566  ; spi_dac:cp3|reg_des:cp1|Q[10]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.785      ;
; 0.566  ; spi_dac:cp3|reg_des:cp1|Q[6]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.785      ;
; 0.566  ; spi_dac:cp3|reg_des:cp1|Q[3]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.785      ;
; 0.567  ; spi_dac:cp3|reg_des:cp1|Q[9]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.786      ;
; 0.567  ; spi_dac:cp3|reg_des:cp1|Q[4]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.786      ;
; 0.568  ; spi_dac:cp3|reg_des:cp1|Q[2]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.787      ;
; 0.574  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.792      ;
; 0.590  ; spi_dac:cp3|reg_des:cp1|Q[12]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.809      ;
; 0.591  ; spi_dac:cp3|reg_des:cp1|Q[14]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.810      ;
; 0.591  ; spi_dac:cp3|reg_des:cp1|Q[13]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.810      ;
; 0.592  ; spi_dac:cp3|reg_des:cp1|Q[11]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.811      ;
; 0.707  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.926      ;
; 0.764  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.982      ;
; 0.770  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 0.988      ;
; 0.799  ; spi_dac:cp3|impulso_ini:cp3|estado.e0                                                                         ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.017      ;
; 0.807  ; spi_dac:cp3|uc_spi_out:cp5|est.e0                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.025      ;
; 0.836  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.054      ;
; 0.848  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.066      ;
; 0.850  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.068      ;
; 0.850  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.068      ;
; 0.912  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.130      ;
; 0.946  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.164      ;
; 0.960  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.178      ;
; 0.979  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 0.768      ;
; 0.980  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 0.769      ;
; 0.984  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.061      ; 1.202      ;
; 0.985  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.204      ;
; 0.987  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.206      ;
; 1.061  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 0.850      ;
; 1.068  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 0.857      ;
; 1.070  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 0.859      ;
; 1.070  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 0.859      ;
; 1.097  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.316      ;
; 1.145  ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.011      ; 0.833      ;
; 1.163  ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.011      ; 0.851      ;
; 1.257  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.011      ; 0.945      ;
; 1.261  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.050      ;
; 1.263  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.011      ; 0.951      ;
; 1.265  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.054      ;
; 1.268  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.057      ;
; 1.270  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.059      ;
; 1.287  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.076      ;
; 1.440  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.229      ;
; 1.444  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.233      ;
; 1.444  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.233      ;
; 1.446  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.235      ;
; 1.446  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.235      ;
; 1.492  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.012      ; 1.181      ;
; 1.498  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.012      ; 1.187      ;
; 1.504  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.293      ;
; 1.504  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.293      ;
; 1.504  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.293      ;
; 1.504  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.293      ;
; 1.520  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.011      ; 1.208      ;
; 1.520  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.011      ; 1.208      ;
; 1.526  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.011      ; 1.214      ;
; 1.526  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.011      ; 1.214      ;
; 1.827  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.616      ;
; 1.827  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.616      ;
; 1.827  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.616      ;
; 1.827  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.616      ;
; 1.827  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.616      ;
; 1.827  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.616      ;
; 1.827  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.616      ;
; 1.827  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.616      ;
; 1.827  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.616      ;
; 1.827  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.616      ;
; 1.827  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.616      ;
; 1.827  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.616      ;
; 1.827  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.616      ;
; 2.073  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0 ; spi_dac:cp3|reg_des:cp1|Q[11]         ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.912     ; 0.838      ;
; 2.073  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[7]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.912     ; 0.838      ;
; 2.073  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[4]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.912     ; 0.838      ;
; 2.076  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[5]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.912     ; 0.841      ;
; 2.098  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[6]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.912     ; 0.863      ;
; 2.218  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[9]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.912     ; 0.983      ;
; 2.250  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[8]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.912     ; 1.015      ;
; 2.370  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[3]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.912     ; 1.135      ;
; 2.491  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1 ; spi_dac:cp3|reg_des:cp1|Q[10]         ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.912     ; 1.256      ;
; 2.498  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[2]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.912     ; 1.263      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_reloj:cp2|clkout'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; -0.130 ; spi_adc:cp1|\datoin:dato[0]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.414      ; 3.551      ;
; -0.105 ; spi_adc:cp1|\datoin:dato[9]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.414      ; 3.576      ;
; -0.100 ; spi_adc:cp1|\datoin:dato[3]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.414      ; 3.581      ;
; -0.092 ; spi_adc:cp1|\datoin:dato[4]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.414      ; 3.589      ;
; -0.092 ; spi_adc:cp1|\datoin:dato[2]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.414      ; 3.589      ;
; -0.065 ; spi_adc:cp1|\datoin:dato[1]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.414      ; 3.616      ;
; -0.016 ; spi_adc:cp1|\datoin:dato[6]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.414      ; 3.665      ;
; 0.020  ; spi_adc:cp1|\datoin:dato[8]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.414      ; 3.701      ;
; 0.042  ; spi_adc:cp1|\datoin:dato[5]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.414      ; 3.723      ;
; 0.074  ; spi_adc:cp1|\datoin:dato[7]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 3.414      ; 3.755      ;
; 0.358  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.577      ;
; 0.361  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.374      ; 0.922      ;
; 0.362  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.374      ; 0.923      ;
; 0.388  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.374      ; 0.949      ;
; 0.389  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.374      ; 0.950      ;
; 0.413  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.374      ; 0.974      ;
; 0.413  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.374      ; 0.974      ;
; 0.414  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.374      ; 0.975      ;
; 0.414  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.374      ; 0.975      ;
; 0.420  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.374      ; 0.981      ;
; 0.421  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.374      ; 0.982      ;
; 0.604  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.823      ;
; 0.605  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.824      ;
; 0.606  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.825      ;
; 0.641  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 0.860      ;
; 0.869  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.088      ;
; 0.873  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.092      ;
; 0.874  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.093      ;
; 0.939  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.158      ;
; 0.943  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.162      ;
; 0.972  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.191      ;
; 0.977  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.196      ;
; 1.075  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.294      ;
; 1.080  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.299      ;
; 1.114  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.333      ;
; 1.117  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.336      ;
; 1.120  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.339      ;
; 1.121  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.340      ;
; 1.121  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.340      ;
; 1.122  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.341      ;
; 1.126  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.345      ;
; 1.151  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.370      ;
; 1.240  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.459      ;
; 1.304  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.523      ;
; 1.305  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.062      ; 1.524      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
; 2.390  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.004      ; 2.553      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.024 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 0.783      ;
; 0.212 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 0.970      ;
; 0.329 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.088      ;
; 0.358 ; spi_adc:cp1|sc_prev            ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc:cp1|\datoin:dato[9]    ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc:cp1|\datoin:dato[8]    ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc:cp1|\datoin:dato[7]    ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc:cp1|\datoin:dato[6]    ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc:cp1|\datoin:dato[5]    ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc:cp1|\datoin:dato[4]    ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc:cp1|\datoin:dato[3]    ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc:cp1|\datoin:dato[2]    ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc:cp1|\datoin:dato[1]    ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc:cp1|\datoin:dato[0]    ; spi_adc:cp1|\datoin:dato[0]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.393 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.611      ;
; 0.400 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.413 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.172      ;
; 0.426 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 1.184      ;
; 0.542 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.301      ;
; 0.567 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.326      ;
; 0.568 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.327      ;
; 0.590 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.349      ;
; 0.596 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.303      ; 0.855      ;
; 0.618 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.836      ;
; 0.627 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.845      ;
; 0.691 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.909      ;
; 0.703 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 1.461      ;
; 0.748 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.966      ;
; 0.770 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.302      ; 1.028      ;
; 0.779 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.997      ;
; 0.858 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.076      ;
; 0.860 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.912 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.303      ; 1.171      ;
; 0.939 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 1.697      ;
; 0.939 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 1.697      ;
; 0.939 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 1.697      ;
; 0.939 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 1.697      ;
; 0.939 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 1.697      ;
; 0.939 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 1.697      ;
; 0.939 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 1.697      ;
; 0.939 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 1.697      ;
; 0.939 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 1.697      ;
; 0.939 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.302      ; 1.697      ;
; 0.961 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.181      ;
; 0.962 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.182      ;
; 0.963 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.303      ; 1.222      ;
; 0.983 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.302      ; 1.241      ;
; 1.024 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.244      ;
; 1.089 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.303      ; 1.348      ;
; 1.099 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.303      ; 1.358      ;
; 1.104 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.322      ;
; 1.105 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.323      ;
; 1.107 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.325      ;
; 1.119 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.303      ; 1.378      ;
; 1.128 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.345      ;
; 1.137 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.354      ;
; 1.146 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.365      ;
; 1.157 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.303      ; 1.416      ;
; 1.164 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.383      ;
; 1.164 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.384      ;
; 1.167 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.386      ;
; 1.167 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.386      ;
; 1.170 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.389      ;
; 1.177 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.396      ;
; 1.188 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.407      ;
; 1.195 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.412      ;
; 1.196 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.414      ;
; 1.197 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.415      ;
; 1.199 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.417      ;
; 1.211 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.428      ;
; 1.216 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.433      ;
; 1.222 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.439      ;
; 1.223 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.440      ;
; 1.227 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.444      ;
; 1.237 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.454      ;
; 1.256 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.475      ;
; 1.272 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.490      ;
; 1.273 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.491      ;
; 1.275 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.493      ;
; 1.277 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.495      ;
; 1.278 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.496      ;
; 1.278 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.302      ; 1.536      ;
; 1.280 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.498      ;
; 1.281 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.499      ;
; 1.345 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.563      ;
; 1.348 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.565      ;
; 1.362 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.581      ;
; 1.399 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.618      ;
; 1.399 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[0]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.618      ;
; 1.402 ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.622      ;
; 1.424 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.641      ;
; 1.424 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.641      ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                   ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.359 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.580      ;
; 0.385 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.061      ; 0.603      ;
; 0.386 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.604      ;
; 0.386 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.604      ;
; 0.387 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.605      ;
; 0.484 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.061      ; 0.702      ;
; 0.581 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.799      ;
; 0.606 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.061      ; 0.824      ;
; 0.607 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.061      ; 0.825      ;
; 0.851 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.069      ;
; 0.852 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.070      ;
; 0.869 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.087      ;
; 0.960 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.178      ;
; 1.010 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.076      ; 1.243      ;
; 1.077 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; -0.291     ; 0.943      ;
; 1.087 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.076      ; 1.320      ;
; 1.090 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.432      ; 1.679      ;
; 1.121 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.432      ; 1.710      ;
; 1.127 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.345      ;
; 1.143 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.361      ;
; 1.144 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; -0.291     ; 1.010      ;
; 1.145 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.363      ;
; 1.156 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.374      ;
; 1.202 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.432      ; 1.791      ;
; 1.220 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.432      ; 1.809      ;
; 1.237 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.455      ;
; 1.255 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.473      ;
; 1.279 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.432      ; 1.868      ;
; 1.335 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.065      ; 1.557      ;
; 1.370 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; -0.291     ; 1.236      ;
; 1.371 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; -0.291     ; 1.237      ;
; 1.373 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; -0.291     ; 1.239      ;
; 1.373 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; -0.291     ; 1.239      ;
; 1.382 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.432      ; 1.971      ;
; 1.388 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.076      ; 1.621      ;
; 1.438 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.065      ; 1.660      ;
; 1.460 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; -0.291     ; 1.326      ;
; 1.460 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.432      ; 2.049      ;
; 1.516 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.065      ; 1.738      ;
; 1.532 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.750      ;
; 1.562 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.784      ;
; 1.563 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.785      ;
; 1.565 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.787      ;
; 1.565 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.787      ;
; 1.588 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; -0.295     ; 1.450      ;
; 1.594 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; -0.295     ; 1.456      ;
; 1.594 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; -0.295     ; 1.456      ;
; 1.608 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.826      ;
; 1.616 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.076      ; 1.849      ;
; 1.646 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.432      ; 2.235      ;
; 1.652 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.874      ;
; 1.655 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.869      ;
; 1.660 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.874      ;
; 1.663 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.877      ;
; 1.664 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; -0.295     ; 1.526      ;
; 1.665 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.887      ;
; 1.666 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.888      ;
; 1.668 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.890      ;
; 1.668 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.890      ;
; 1.670 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.428      ; 2.255      ;
; 1.675 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.893      ;
; 1.694 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.912      ;
; 1.696 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.914      ;
; 1.696 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.914      ;
; 1.701 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.428      ; 2.286      ;
; 1.702 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.065      ; 1.924      ;
; 1.738 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.428      ; 2.323      ;
; 1.743 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.965      ;
; 1.744 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.966      ;
; 1.746 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.968      ;
; 1.746 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.968      ;
; 1.755 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.065      ; 1.977      ;
; 1.766 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.428      ; 2.351      ;
; 1.770 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.988      ;
; 1.772 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.986      ;
; 1.780 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.061      ; 1.998      ;
; 1.786 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.061      ; 2.004      ;
; 1.794 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.057      ; 2.008      ;
; 1.800 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.057      ; 2.014      ;
; 1.802 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.057      ; 2.016      ;
; 1.819 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.061      ; 2.037      ;
; 1.825 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.057      ; 2.039      ;
; 1.831 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.057      ; 2.045      ;
; 1.833 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.065      ; 2.055      ;
; 1.833 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.057      ; 2.047      ;
; 1.850 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.428      ; 2.435      ;
; 1.853 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.428      ; 2.438      ;
; 1.856 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.061      ; 2.074      ;
; 1.872 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.061      ; 2.090      ;
; 1.877 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.428      ; 2.462      ;
; 1.878 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.057      ; 2.092      ;
; 1.890 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.057      ; 2.104      ;
; 1.896 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.057      ; 2.110      ;
; 1.898 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.057      ; 2.112      ;
; 1.899 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; -0.291     ; 1.765      ;
; 1.900 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; -0.291     ; 1.766      ;
; 1.902 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; -0.291     ; 1.768      ;
; 1.902 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; -0.291     ; 1.768      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.034 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.012     ; 1.517      ;
; -0.779 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.011     ; 1.263      ;
; -0.779 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.011     ; 1.263      ;
; -0.779 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[3] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.011     ; 1.263      ;
; -0.779 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[4] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.011     ; 1.263      ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.331 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.120      ;
; 1.331 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.120      ;
; 1.331 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[3] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.120      ;
; 1.331 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[4] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.120      ;
; 1.560 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.112      ; 1.349      ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_reloj:cp2|clkout'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.204  ; 0.434        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.206  ; 0.436        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.206  ; 0.436        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; 0.210  ; 0.440        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.313  ; 0.497        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; 0.313  ; 0.497        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; 0.313  ; 0.497        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; 0.313  ; 0.497        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; 0.313  ; 0.497        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.315  ; 0.545        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; 0.315  ; 0.545        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; 0.315  ; 0.545        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; 0.315  ; 0.545        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; 0.315  ; 0.545        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; 0.315  ; 0.545        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; 0.315  ; 0.545        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; 0.315  ; 0.545        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; 0.315  ; 0.545        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; 0.315  ; 0.545        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; 0.317  ; 0.547        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.319  ; 0.549        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.319  ; 0.549        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|altsyncram2|ram_block3a0|clk0                                                                     ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|clk                                                                      ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[1]|clk                                                                      ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[2]|clk                                                                      ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[3]|clk                                                                      ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[4]|clk                                                                      ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|inclk[0]                                                                                                      ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|outclk                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout|q                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout|q                                                                                                                     ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|inclk[0]                                                                                                      ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|outclk                                                                                                        ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|altsyncram2|ram_block3a0|clk0                                                                     ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|clk                                                                      ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[1]|clk                                                                      ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[2]|clk                                                                      ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[3]|clk                                                                      ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[4]|clk                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; 0.245  ; 0.461        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; 0.246  ; 0.462        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; 0.293  ; 0.477        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; 0.305  ; 0.521        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; 0.352  ; 0.536        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; 0.353  ; 0.537        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[10]|clk                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[11]|clk                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[12]|clk                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[13]|clk                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[14]|clk                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[15]|clk                     ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[2]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[3]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[4]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[5]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[6]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[7]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[8]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[9]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[0]|clk                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp3|estado.e0|clk                 ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp3|estado.e1|clk                 ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[1]|clk                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[2]|clk                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[3]|clk                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[4]|clk                      ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e0|clk                    ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e1|clk                    ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e2|clk                    ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout~clkctrl|inclk[0]       ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout|q                      ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.670  ; 9.854        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 9.670  ; 9.854        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 9.688  ; 9.872        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 9.689  ; 9.873        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[10]|clk                                             ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[4]|clk                                              ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[6]|clk                                              ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[7]|clk                                              ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[8]|clk                                              ;
; 9.849  ; 9.849        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[9]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|clkout|clk                                                   ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[0]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[1]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[2]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[3]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[5]|clk                                              ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|clkout|clk                                               ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[0]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[1]|clk                                          ;
; 9.850  ; 9.850        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[2]|clk                                          ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 9.910  ; 10.126       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 9.911  ; 10.127       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 9.928  ; 10.144       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 9.928  ; 10.144       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.143 ; 10.143       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|clkout|clk                                                   ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[0]|clk                                              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[1]|clk                                              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[2]|clk                                              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[3]|clk                                              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[5]|clk                                              ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|clkout|clk                                               ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[0]|clk                                          ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[1]|clk                                          ;
; 10.149 ; 10.149       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[2]|clk                                          ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[6]|clk                                              ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[7]|clk                                              ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[8]|clk                                              ;
; 10.150 ; 10.150       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[9]|clk                                              ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.168 ; 10.168       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[10]|clk                                             ;
; 10.168 ; 10.168       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[4]|clk                                              ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                             ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[8]                                                  ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[9]                                                  ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[0]                                                ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[1]                                                ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[2]                                                ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[3]                                                ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:scint                                                    ;
; 499.755 ; 499.971      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|sc_prev                                                          ;
; 499.794 ; 500.010      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; spi_adc:cp1|cs                                                               ;
; 499.802 ; 499.986      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; spi_adc:cp1|cs                                                               ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[8]                                                  ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[9]                                                  ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[0]                                                ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[1]                                                ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[2]                                                ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[3]                                                ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:scint                                                    ;
; 499.844 ; 500.028      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|sc_prev                                                          ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[0]|clk                                                   ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[1]|clk                                                   ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[2]|clk                                                   ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[3]|clk                                                   ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[0]|clk                                                      ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[1]|clk                                                      ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[2]|clk                                                      ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[3]|clk                                                      ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[4]|clk                                                      ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[5]|clk                                                      ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[6]|clk                                                      ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[7]|clk                                                      ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[8]|clk                                                      ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[9]|clk                                                      ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[0]|clk                                                    ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[1]|clk                                                    ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[2]|clk                                                    ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[3]|clk                                                    ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:scint|clk                                                        ;
; 499.994 ; 499.994      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|sc_prev|clk                                                              ;
; 499.995 ; 499.995      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|cs|clk                                                                   ;
; 500.004 ; 500.004      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|cs|clk                                                                   ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[0]|clk                                                   ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[1]|clk                                                   ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[2]|clk                                                   ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[3]|clk                                                   ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[0]|clk                                                      ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[1]|clk                                                      ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[2]|clk                                                      ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[3]|clk                                                      ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[4]|clk                                                      ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[5]|clk                                                      ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[6]|clk                                                      ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[7]|clk                                                      ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[8]|clk                                                      ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[9]|clk                                                      ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[0]|clk                                                    ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[1]|clk                                                    ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[2]|clk                                                    ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[3]|clk                                                    ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:scint|clk                                                        ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|sc_prev|clk                                                              ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; reset     ; clk        ; 5.065 ; 5.503 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; 5.572 ; 6.105 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; reset     ; clk        ; -4.458 ; -4.882 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; -3.742 ; -4.249 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 2.136 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 4.147 ; 4.222 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 2.084 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.297 ; 7.398 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.403 ; 7.512 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.620 ; 6.733 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.833 ; 7.844 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.978 ; 6.965 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.901 ; 7.954 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.906 ; 7.025 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 1.764 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 3.685 ; 3.755 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 1.713 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.020 ; 6.976 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.472 ; 7.224 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.428 ; 6.534 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.800 ; 6.864 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.968 ; 6.026 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.929 ; 5.568 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.702 ; 6.814 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                     ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 305.44 MHz ; 305.44 MHz      ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;                                                               ;
; 310.95 MHz ; 310.95 MHz      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 370.92 MHz ; 250.0 MHz       ; clk                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 398.25 MHz ; 315.06 MHz      ; divisor_reloj:cp2|clkout                               ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -1.813 ; -24.962       ;
; divisor_reloj:cp2|clkout                               ; -1.511 ; -20.102       ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.888 ; -16.189       ;
; clk                                                    ; 17.304 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.091 ; -0.091        ;
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -0.078 ; -0.102        ;
; divisor_reloj:cp2|clkout                               ; 0.030  ; 0.000         ;
; clk                                                    ; 0.312  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.892 ; -3.572        ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.262 ; 0.000         ;
+--------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; divisor_reloj:cp2|clkout                               ; -2.174  ; -33.262       ;
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -1.000  ; -24.000       ;
; clk                                                    ; 9.680   ; 0.000         ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 499.750 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -1.813 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1 ; spi_dac:cp3|reg_des:cp1|Q[10]         ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.102     ; 1.206      ;
; -1.811 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[2]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.102     ; 1.204      ;
; -1.696 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[3]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.102     ; 1.089      ;
; -1.582 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[8]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.102     ; 0.975      ;
; -1.558 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[9]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.102     ; 0.951      ;
; -1.427 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[6]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.102     ; 0.820      ;
; -1.409 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[4]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.102     ; 0.802      ;
; -1.408 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[5]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.102     ; 0.801      ;
; -1.405 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0 ; spi_dac:cp3|reg_des:cp1|Q[11]         ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.102     ; 0.798      ;
; -1.404 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[7]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -1.102     ; 0.797      ;
; -1.137 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.599      ;
; -1.137 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.599      ;
; -1.137 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.599      ;
; -1.137 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.599      ;
; -1.137 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.599      ;
; -1.137 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.599      ;
; -1.137 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.599      ;
; -1.137 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.599      ;
; -1.137 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.599      ;
; -1.137 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.599      ;
; -1.137 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.599      ;
; -1.137 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.599      ;
; -1.137 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.599      ;
; -0.989 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.451      ;
; -0.989 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.451      ;
; -0.989 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.451      ;
; -0.989 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.451      ;
; -0.989 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.451      ;
; -0.989 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.451      ;
; -0.989 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.451      ;
; -0.989 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.451      ;
; -0.989 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.451      ;
; -0.989 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.451      ;
; -0.989 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.451      ;
; -0.989 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.451      ;
; -0.989 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.451      ;
; -0.815 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.277      ;
; -0.749 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.076     ; 1.168      ;
; -0.745 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.076     ; 1.164      ;
; -0.742 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.076     ; 1.161      ;
; -0.738 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.076     ; 1.157      ;
; -0.716 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.076     ; 1.135      ;
; -0.712 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.076     ; 1.131      ;
; -0.675 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.137      ;
; -0.675 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.137      ;
; -0.675 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.137      ;
; -0.675 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.137      ;
; -0.534 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.475      ;
; -0.515 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.076     ; 0.934      ;
; -0.511 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.076     ; 0.930      ;
; -0.463 ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.076     ; 0.882      ;
; -0.438 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.379      ;
; -0.434 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.375      ;
; -0.431 ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.076     ; 0.850      ;
; -0.401 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.342      ;
; -0.394 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.335      ;
; -0.383 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.324      ;
; -0.338 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.279      ;
; -0.318 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 0.780      ;
; -0.318 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 0.780      ;
; -0.297 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.238      ;
; -0.294 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.235      ;
; -0.240 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.181      ;
; -0.184 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.125      ;
; -0.091 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.032      ;
; -0.086 ; spi_dac:cp3|uc_spi_out:cp5|est.e0                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.027      ;
; -0.058 ; spi_dac:cp3|impulso_ini:cp3|estado.e0                                                                         ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.999      ;
; -0.050 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.991      ;
; -0.039 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.980      ;
; 0.050  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.891      ;
; 0.058  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.883      ;
; 0.060  ; spi_dac:cp3|uc_spi_out:cp5|est.e1                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.881      ;
; 0.062  ; spi_dac:cp3|reg_des:cp1|Q[12]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.879      ;
; 0.067  ; spi_dac:cp3|reg_des:cp1|Q[11]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.874      ;
; 0.067  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.874      ;
; 0.068  ; spi_dac:cp3|reg_des:cp1|Q[14]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.873      ;
; 0.068  ; spi_dac:cp3|reg_des:cp1|Q[13]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.873      ;
; 0.077  ; spi_dac:cp3|reg_des:cp1|Q[2]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.864      ;
; 0.078  ; spi_dac:cp3|reg_des:cp1|Q[4]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.863      ;
; 0.079  ; spi_dac:cp3|reg_des:cp1|Q[10]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.862      ;
; 0.080  ; spi_dac:cp3|reg_des:cp1|Q[6]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.861      ;
; 0.081  ; spi_dac:cp3|reg_des:cp1|Q[9]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.860      ;
; 0.082  ; spi_dac:cp3|reg_des:cp1|Q[3]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.859      ;
; 0.083  ; spi_dac:cp3|reg_des:cp1|Q[7]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.858      ;
; 0.084  ; spi_dac:cp3|reg_des:cp1|Q[5]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.857      ;
; 0.215  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 1.860      ; 2.320      ;
; 0.249  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 1.860      ; 2.286      ;
; 0.275  ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.666      ;
; 0.285  ; spi_dac:cp3|uc_spi_out:cp5|est.e0                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.656      ;
; 0.332  ; spi_dac:cp3|reg_des:cp1|Q[8]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.609      ;
; 0.358  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.583      ;
; 0.379  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.562      ;
; 0.379  ; spi_dac:cp3|reg_des:cp1|Q[2]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 0.562      ;
; 0.673  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; 1.860      ; 2.362      ;
; 0.729  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; 1.860      ; 2.306      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_reloj:cp2|clkout'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.068     ; 2.381      ;
; -0.967 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.908      ;
; -0.966 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.907      ;
; -0.937 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.878      ;
; -0.936 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.877      ;
; -0.936 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.877      ;
; -0.926 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.867      ;
; -0.926 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.867      ;
; -0.913 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.854      ;
; -0.912 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.853      ;
; -0.912 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.853      ;
; -0.848 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.789      ;
; -0.847 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.788      ;
; -0.822 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.763      ;
; -0.822 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.763      ;
; -0.818 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.759      ;
; -0.817 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.758      ;
; -0.817 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.758      ;
; -0.809 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.750      ;
; -0.808 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.749      ;
; -0.808 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.749      ;
; -0.749 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.690      ;
; -0.748 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.689      ;
; -0.719 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.660      ;
; -0.718 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.659      ;
; -0.718 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.054     ; 1.659      ;
; -0.250 ; spi_adc:cp1|\datoin:dato[7]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.505      ; 3.695      ;
; -0.225 ; spi_adc:cp1|\datoin:dato[8]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.505      ; 3.670      ;
; -0.170 ; spi_adc:cp1|\datoin:dato[5]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.505      ; 3.615      ;
; -0.107 ; spi_adc:cp1|\datoin:dato[1]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.505      ; 3.552      ;
; -0.084 ; spi_adc:cp1|\datoin:dato[9]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.505      ; 3.529      ;
; -0.084 ; spi_adc:cp1|\datoin:dato[2]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.505      ; 3.529      ;
; -0.073 ; spi_adc:cp1|\datoin:dato[6]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.505      ; 3.518      ;
; -0.053 ; spi_adc:cp1|\datoin:dato[3]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.505      ; 3.498      ;
; -0.033 ; spi_adc:cp1|\datoin:dato[4]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.505      ; 3.478      ;
; 0.038  ; spi_adc:cp1|\datoin:dato[0]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 2.505      ; 3.407      ;
; 0.254  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.220      ; 0.986      ;
; 0.254  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.221      ; 0.987      ;
; 0.263  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.220      ; 0.977      ;
; 0.263  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.220      ; 0.977      ;
; 0.263  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.221      ; 0.978      ;
; 0.263  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.221      ; 0.978      ;
; 0.288  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.220      ; 0.952      ;
; 0.288  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.221      ; 0.953      ;
; 0.315  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.220      ; 0.925      ;
; 0.315  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.221      ; 0.926      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                      ; To Node                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.888  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.531      ;
; -0.888  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.531      ;
; -0.888  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.531      ;
; -0.888  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.531      ;
; -0.888  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.531      ;
; -0.888  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.531      ;
; -0.888  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.531      ;
; -0.888  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.531      ;
; -0.888  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.531      ;
; -0.888  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.531      ;
; -0.843  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.487      ;
; -0.830  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.474      ;
; -0.830  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.474      ;
; -0.830  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.474      ;
; -0.830  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.474      ;
; -0.787  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.430      ;
; -0.742  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.386      ;
; -0.740  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.029      ; 1.384      ;
; -0.562  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 1.205      ;
; -0.359  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.502      ;
; -0.359  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.502      ;
; -0.359  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.502      ;
; -0.359  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.502      ;
; -0.359  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.502      ;
; -0.359  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.502      ;
; -0.359  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.502      ;
; -0.359  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.502      ;
; -0.359  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.502      ;
; -0.359  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.502      ;
; -0.315  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.028      ; 0.958      ;
; -0.308  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.452      ;
; -0.298  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.442      ;
; -0.298  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.442      ;
; -0.298  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.442      ;
; -0.298  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.442      ;
; -0.291  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.434      ;
; -0.200  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.344      ;
; -0.196  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.340      ;
; -0.053  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 1.196      ;
; 0.215   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.028      ; 0.928      ;
; 498.392 ; spi_adc:cp1|sc_prev            ; spi_adc:cp1|cs                 ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.089     ; 1.514      ;
; 997.159 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.782      ;
; 997.172 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.769      ;
; 997.319 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.622      ;
; 997.322 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.619      ;
; 997.332 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.609      ;
; 997.335 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.606      ;
; 997.414 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.527      ;
; 997.461 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.481      ;
; 997.462 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.478      ;
; 997.463 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.477      ;
; 997.465 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.475      ;
; 997.466 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.474      ;
; 997.469 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.471      ;
; 997.471 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.469      ;
; 997.472 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.468      ;
; 997.474 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.466      ;
; 997.562 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.379      ;
; 997.574 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.367      ;
; 997.577 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.364      ;
; 997.579 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.361      ;
; 997.580 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.360      ;
; 997.582 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.358      ;
; 997.583 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.357      ;
; 997.583 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.358      ;
; 997.586 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.354      ;
; 997.588 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.352      ;
; 997.589 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.351      ;
; 997.591 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.349      ;
; 997.621 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.321      ;
; 997.623 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.317      ;
; 997.624 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.053     ; 2.318      ;
; 997.624 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.316      ;
; 997.626 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.314      ;
; 997.627 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.313      ;
; 997.630 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.310      ;
; 997.632 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.308      ;
; 997.633 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.307      ;
; 997.635 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.305      ;
; 997.661 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.280      ;
; 997.699 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.241      ;
; 997.706 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[0]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.234      ;
; 997.722 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.219      ;
; 997.725 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.216      ;
; 997.743 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.198      ;
; 997.746 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.195      ;
; 997.764 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.176      ;
; 997.765 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.175      ;
; 997.767 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.173      ;
; 997.768 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.172      ;
; 997.770 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.170      ;
; 997.771 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.169      ;
; 997.771 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.169      ;
; 997.772 ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.054     ; 2.169      ;
; 997.773 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.167      ;
; 997.773 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.167      ;
; 997.774 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.166      ;
; 997.774 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.166      ;
; 997.775 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.165      ;
; 997.776 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.164      ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 17.304 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.388     ; 2.303      ;
; 17.369 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.572      ;
; 17.375 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.563      ;
; 17.380 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.561      ;
; 17.483 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.458      ;
; 17.486 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.455      ;
; 17.490 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.068     ; 2.437      ;
; 17.494 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.444      ;
; 17.494 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.444      ;
; 17.497 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.391     ; 2.107      ;
; 17.500 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.438      ;
; 17.504 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.437      ;
; 17.535 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.391     ; 2.069      ;
; 17.535 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.406      ;
; 17.547 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.266      ; 2.714      ;
; 17.561 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.380      ;
; 17.573 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.365      ;
; 17.576 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.391     ; 2.028      ;
; 17.577 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.364      ;
; 17.586 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.355      ;
; 17.589 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.352      ;
; 17.590 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.391     ; 2.014      ;
; 17.597 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.391     ; 2.007      ;
; 17.610 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.331      ;
; 17.619 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.266      ; 2.642      ;
; 17.629 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.266      ; 2.632      ;
; 17.633 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.305      ;
; 17.647 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.291      ;
; 17.649 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.292      ;
; 17.654 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.391     ; 1.950      ;
; 17.654 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.287      ;
; 17.654 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.391     ; 1.950      ;
; 17.654 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.287      ;
; 17.660 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.391     ; 1.944      ;
; 17.660 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.281      ;
; 17.661 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.054     ; 2.280      ;
; 17.665 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.273      ;
; 17.671 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.267      ;
; 17.673 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.265      ;
; 17.676 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.262      ;
; 17.689 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.266      ; 2.572      ;
; 17.692 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.246      ;
; 17.693 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.248      ;
; 17.703 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.238      ;
; 17.703 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.238      ;
; 17.706 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.235      ;
; 17.707 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.234      ;
; 17.715 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.223      ;
; 17.727 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.266      ; 2.534      ;
; 17.728 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.388     ; 1.879      ;
; 17.729 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.209      ;
; 17.750 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.194      ;
; 17.753 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.185      ;
; 17.760 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.266      ; 2.501      ;
; 17.768 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.170      ;
; 17.770 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.171      ;
; 17.770 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.168      ;
; 17.776 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.162      ;
; 17.783 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.266      ; 2.478      ;
; 17.789 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.149      ;
; 17.809 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.266      ; 2.452      ;
; 17.812 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.129      ;
; 17.812 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.129      ;
; 17.813 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.128      ;
; 17.818 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.123      ;
; 17.852 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.057     ; 2.086      ;
; 17.869 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.266      ; 2.392      ;
; 17.870 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.388     ; 1.737      ;
; 17.870 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.388     ; 1.737      ;
; 17.873 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.388     ; 1.734      ;
; 17.874 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.388     ; 1.733      ;
; 17.875 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.069      ;
; 17.877 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.067      ;
; 17.877 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.067      ;
; 17.877 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.067      ;
; 17.889 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.052      ;
; 17.889 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.052      ;
; 17.895 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.046      ;
; 17.898 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.054     ; 2.043      ;
; 17.899 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.054     ; 2.042      ;
; 17.900 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.266      ; 2.361      ;
; 17.908 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.051     ; 2.036      ;
; 17.972 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.068     ; 1.955      ;
; 17.985 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.051     ; 1.959      ;
; 18.010 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.054     ; 1.931      ;
; 18.011 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.930      ;
; 18.012 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.929      ;
; 18.018 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.923      ;
; 18.018 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.923      ;
; 18.024 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.917      ;
; 18.033 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.051     ; 1.911      ;
; 18.035 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.051     ; 1.909      ;
; 18.035 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.051     ; 1.909      ;
; 18.035 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.051     ; 1.909      ;
; 18.037 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.051     ; 1.907      ;
; 18.046 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.054     ; 1.895      ;
; 18.067 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.068     ; 1.860      ;
; 18.078 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.269      ; 2.186      ;
; 18.098 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.054     ; 1.843      ;
; 18.110 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.051     ; 1.834      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+--------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.091 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.714      ;
; 0.075  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.879      ;
; 0.188  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.993      ;
; 0.273  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.078      ;
; 0.278  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.082      ;
; 0.313  ; spi_adc:cp1|sc_prev            ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:dato[9]    ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:dato[8]    ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:dato[7]    ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:dato[6]    ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:dato[5]    ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:dato[4]    ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:dato[3]    ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:dato[2]    ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:dato[1]    ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:dato[0]    ; spi_adc:cp1|\datoin:dato[0]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.321  ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.349  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.547      ;
; 0.356  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.554      ;
; 0.370  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.175      ;
; 0.393  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.198      ;
; 0.404  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.209      ;
; 0.418  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.223      ;
; 0.454  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.381      ; 0.759      ;
; 0.524  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.328      ;
; 0.554  ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.752      ;
; 0.562  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.760      ;
; 0.611  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.380      ; 0.915      ;
; 0.617  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.815      ;
; 0.680  ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.878      ;
; 0.695  ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.893      ;
; 0.738  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.381      ; 1.043      ;
; 0.739  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.543      ;
; 0.739  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.543      ;
; 0.739  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.543      ;
; 0.739  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.543      ;
; 0.739  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.543      ;
; 0.739  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.543      ;
; 0.739  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.543      ;
; 0.739  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.543      ;
; 0.739  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.543      ;
; 0.739  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 1.543      ;
; 0.775  ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.973      ;
; 0.777  ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.975      ;
; 0.781  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.381      ; 1.086      ;
; 0.799  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.380      ; 1.103      ;
; 0.881  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.080      ;
; 0.885  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.084      ;
; 0.898  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.381      ; 1.203      ;
; 0.910  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.381      ; 1.215      ;
; 0.927  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.381      ; 1.232      ;
; 0.937  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.136      ;
; 0.955  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.381      ; 1.260      ;
; 0.995  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.193      ;
; 1.002  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.200      ;
; 1.004  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.202      ;
; 1.028  ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.225      ;
; 1.030  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.228      ;
; 1.033  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.230      ;
; 1.039  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.237      ;
; 1.040  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.238      ;
; 1.044  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.242      ;
; 1.046  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.244      ;
; 1.052  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.250      ;
; 1.056  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.380      ; 1.360      ;
; 1.058  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.256      ;
; 1.069  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.268      ;
; 1.077  ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.275      ;
; 1.082  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.279      ;
; 1.084  ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.282      ;
; 1.086  ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.284      ;
; 1.104  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.301      ;
; 1.105  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.302      ;
; 1.106  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.303      ;
; 1.122  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.319      ;
; 1.135  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.332      ;
; 1.143  ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.341      ;
; 1.144  ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.342      ;
; 1.144  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.342      ;
; 1.144  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.341      ;
; 1.149  ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.347      ;
; 1.150  ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.348      ;
; 1.152  ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.350      ;
; 1.156  ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.354      ;
; 1.158  ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.356      ;
; 1.207  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.405      ;
; 1.217  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.415      ;
; 1.239  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.437      ;
; 1.245  ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.442      ;
; 1.268  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[0]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.466      ;
; 1.270  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.380      ; 1.574      ;
; 1.270  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.380      ; 1.574      ;
; 1.270  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.380      ; 1.574      ;
+--------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.078 ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 1.953      ; 2.219      ;
; -0.024 ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 1.953      ; 2.273      ;
; 0.313  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_dac:cp3|reg_des:cp1|Q[2]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.511      ;
; 0.341  ; spi_dac:cp3|reg_des:cp1|Q[8]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.539      ;
; 0.361  ; spi_dac:cp3|uc_spi_out:cp5|est.e0                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.559      ;
; 0.362  ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.560      ;
; 0.404  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.953      ; 2.201      ;
; 0.437  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.953      ; 2.234      ;
; 0.498  ; spi_dac:cp3|uc_spi_out:cp5|est.e1                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.696      ;
; 0.504  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.702      ;
; 0.507  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.705      ;
; 0.510  ; spi_dac:cp3|reg_des:cp1|Q[6]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.708      ;
; 0.511  ; spi_dac:cp3|reg_des:cp1|Q[10]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.709      ;
; 0.511  ; spi_dac:cp3|reg_des:cp1|Q[7]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.709      ;
; 0.511  ; spi_dac:cp3|reg_des:cp1|Q[5]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.709      ;
; 0.512  ; spi_dac:cp3|reg_des:cp1|Q[4]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; spi_dac:cp3|reg_des:cp1|Q[3]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; spi_dac:cp3|reg_des:cp1|Q[2]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.710      ;
; 0.513  ; spi_dac:cp3|reg_des:cp1|Q[9]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.711      ;
; 0.518  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.716      ;
; 0.530  ; spi_dac:cp3|reg_des:cp1|Q[12]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.728      ;
; 0.532  ; spi_dac:cp3|reg_des:cp1|Q[14]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.730      ;
; 0.532  ; spi_dac:cp3|reg_des:cp1|Q[13]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.730      ;
; 0.533  ; spi_dac:cp3|reg_des:cp1|Q[11]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.731      ;
; 0.649  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.847      ;
; 0.689  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.887      ;
; 0.698  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.896      ;
; 0.717  ; spi_dac:cp3|impulso_ini:cp3|estado.e0                                                                         ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.915      ;
; 0.729  ; spi_dac:cp3|uc_spi_out:cp5|est.e0                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.927      ;
; 0.749  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.947      ;
; 0.753  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.951      ;
; 0.756  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.954      ;
; 0.760  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.958      ;
; 0.821  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.019      ;
; 0.838  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.036      ;
; 0.849  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.047      ;
; 0.888  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.086      ;
; 0.895  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.093      ;
; 0.895  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.093      ;
; 0.960  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 0.700      ;
; 0.962  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 0.702      ;
; 0.984  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.182      ;
; 1.039  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 0.779      ;
; 1.039  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 0.779      ;
; 1.047  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 0.787      ;
; 1.047  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 0.787      ;
; 1.052  ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.033      ; 0.749      ;
; 1.062  ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.033      ; 0.759      ;
; 1.156  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.033      ; 0.853      ;
; 1.162  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.033      ; 0.859      ;
; 1.222  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 0.962      ;
; 1.224  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 0.964      ;
; 1.227  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 0.967      ;
; 1.229  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 0.969      ;
; 1.239  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 0.979      ;
; 1.377  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.033      ; 1.074      ;
; 1.378  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.118      ;
; 1.381  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.033      ; 1.078      ;
; 1.386  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.126      ;
; 1.387  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.127      ;
; 1.388  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.128      ;
; 1.389  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.129      ;
; 1.392  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.033      ; 1.089      ;
; 1.392  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.033      ; 1.089      ;
; 1.398  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.033      ; 1.095      ;
; 1.398  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.033      ; 1.095      ;
; 1.429  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.169      ;
; 1.429  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.169      ;
; 1.429  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.169      ;
; 1.429  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.169      ;
; 1.735  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.475      ;
; 1.735  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.475      ;
; 1.735  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.475      ;
; 1.735  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.475      ;
; 1.735  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.475      ;
; 1.735  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.475      ;
; 1.735  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.475      ;
; 1.735  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.475      ;
; 1.735  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.475      ;
; 1.735  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.475      ;
; 1.735  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.475      ;
; 1.735  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.475      ;
; 1.735  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.475      ;
; 1.960  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[4]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.878     ; 0.746      ;
; 1.964  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[7]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.878     ; 0.750      ;
; 1.965  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0 ; spi_dac:cp3|reg_des:cp1|Q[11]         ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.878     ; 0.751      ;
; 1.968  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[5]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.878     ; 0.754      ;
; 1.988  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[6]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.878     ; 0.774      ;
; 2.109  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[9]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.878     ; 0.895      ;
; 2.119  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[8]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.878     ; 0.905      ;
; 2.253  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[3]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.878     ; 1.039      ;
; 2.328  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1 ; spi_dac:cp3|reg_des:cp1|Q[10]         ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.878     ; 1.114      ;
; 2.371  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[2]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.878     ; 1.157      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_reloj:cp2|clkout'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; 0.030 ; spi_adc:cp1|\datoin:dato[0]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.987      ; 3.266      ;
; 0.069 ; spi_adc:cp1|\datoin:dato[3]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.987      ; 3.305      ;
; 0.075 ; spi_adc:cp1|\datoin:dato[9]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.987      ; 3.311      ;
; 0.085 ; spi_adc:cp1|\datoin:dato[4]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.987      ; 3.321      ;
; 0.087 ; spi_adc:cp1|\datoin:dato[2]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.987      ; 3.323      ;
; 0.115 ; spi_adc:cp1|\datoin:dato[1]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.987      ; 3.351      ;
; 0.127 ; spi_adc:cp1|\datoin:dato[6]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.987      ; 3.363      ;
; 0.172 ; spi_adc:cp1|\datoin:dato[8]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.987      ; 3.408      ;
; 0.207 ; spi_adc:cp1|\datoin:dato[5]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.987      ; 3.443      ;
; 0.221 ; spi_adc:cp1|\datoin:dato[7]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.987      ; 3.457      ;
; 0.313 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.511      ;
; 0.347 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.334      ; 0.850      ;
; 0.349 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.334      ; 0.852      ;
; 0.376 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.334      ; 0.879      ;
; 0.378 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.334      ; 0.881      ;
; 0.397 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.334      ; 0.900      ;
; 0.397 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.334      ; 0.900      ;
; 0.399 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.334      ; 0.902      ;
; 0.399 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.334      ; 0.902      ;
; 0.403 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.334      ; 0.906      ;
; 0.405 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.334      ; 0.908      ;
; 0.538 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.736      ;
; 0.539 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.737      ;
; 0.540 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.738      ;
; 0.573 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.771      ;
; 0.785 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.983      ;
; 0.790 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.988      ;
; 0.791 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 0.989      ;
; 0.845 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.043      ;
; 0.850 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.048      ;
; 0.877 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.075      ;
; 0.882 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.080      ;
; 0.962 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.160      ;
; 0.968 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.166      ;
; 1.001 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.199      ;
; 1.003 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.201      ;
; 1.006 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.204      ;
; 1.006 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.204      ;
; 1.008 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.206      ;
; 1.008 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.206      ;
; 1.021 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.219      ;
; 1.035 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.233      ;
; 1.105 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.303      ;
; 1.179 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.377      ;
; 1.179 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.054      ; 1.377      ;
; 2.140 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
; 2.140 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 2.293      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                    ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.342 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.542      ;
; 0.343 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.542      ;
; 0.345 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.544      ;
; 0.430 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.629      ;
; 0.519 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.718      ;
; 0.543 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.055      ; 0.742      ;
; 0.543 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.055      ; 0.742      ;
; 0.768 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.966      ;
; 0.771 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.969      ;
; 0.786 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.984      ;
; 0.865 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.063      ;
; 0.898 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.068      ; 1.110      ;
; 0.959 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.068      ; 1.171      ;
; 0.975 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.391      ; 1.510      ;
; 0.981 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; -0.266     ; 0.859      ;
; 1.000 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.391      ; 1.535      ;
; 1.013 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.211      ;
; 1.019 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.217      ;
; 1.029 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.227      ;
; 1.031 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.229      ;
; 1.032 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; -0.266     ; 0.910      ;
; 1.067 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.391      ; 1.602      ;
; 1.083 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.391      ; 1.618      ;
; 1.098 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.296      ;
; 1.114 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.312      ;
; 1.134 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.391      ; 1.669      ;
; 1.206 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.407      ;
; 1.227 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.391      ; 1.762      ;
; 1.229 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; -0.266     ; 1.107      ;
; 1.230 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; -0.266     ; 1.108      ;
; 1.232 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; -0.266     ; 1.110      ;
; 1.233 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; -0.266     ; 1.111      ;
; 1.251 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.068      ; 1.463      ;
; 1.294 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.391      ; 1.829      ;
; 1.299 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.500      ;
; 1.300 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; -0.266     ; 1.178      ;
; 1.366 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.567      ;
; 1.379 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.054      ; 1.577      ;
; 1.404 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.605      ;
; 1.405 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.606      ;
; 1.407 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.608      ;
; 1.408 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.609      ;
; 1.419 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; -0.269     ; 1.294      ;
; 1.426 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; -0.269     ; 1.301      ;
; 1.426 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; -0.269     ; 1.301      ;
; 1.446 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.054      ; 1.644      ;
; 1.450 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.068      ; 1.662      ;
; 1.472 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.391      ; 2.007      ;
; 1.475 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.676      ;
; 1.477 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.672      ;
; 1.482 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; -0.269     ; 1.357      ;
; 1.497 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.698      ;
; 1.498 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.699      ;
; 1.499 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.694      ;
; 1.500 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.701      ;
; 1.501 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.702      ;
; 1.503 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.698      ;
; 1.522 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.388      ; 2.054      ;
; 1.523 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.721      ;
; 1.536 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.734      ;
; 1.544 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.745      ;
; 1.544 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.742      ;
; 1.546 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.744      ;
; 1.549 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.388      ; 2.081      ;
; 1.557 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.388      ; 2.089      ;
; 1.564 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.765      ;
; 1.565 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.766      ;
; 1.567 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.768      ;
; 1.568 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.769      ;
; 1.568 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.769      ;
; 1.573 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.768      ;
; 1.594 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.792      ;
; 1.601 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.799      ;
; 1.605 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.800      ;
; 1.608 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.054      ; 1.806      ;
; 1.610 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.388      ; 2.142      ;
; 1.623 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.818      ;
; 1.627 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.822      ;
; 1.634 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.829      ;
; 1.635 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.836      ;
; 1.650 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.845      ;
; 1.651 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.388      ; 2.183      ;
; 1.654 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.849      ;
; 1.657 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.855      ;
; 1.658 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.054      ; 1.856      ;
; 1.665 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.388      ; 2.197      ;
; 1.681 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.388      ; 2.213      ;
; 1.683 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.878      ;
; 1.687 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.882      ;
; 1.701 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.896      ;
; 1.708 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.388      ; 2.240      ;
; 1.711 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.906      ;
; 1.715 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.051      ; 1.910      ;
; 1.716 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.054      ; 1.914      ;
; 1.720 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; -0.266     ; 1.598      ;
; 1.721 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; -0.266     ; 1.599      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                 ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.892 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.354      ;
; -0.670 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.132      ;
; -0.670 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.132      ;
; -0.670 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[3] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.132      ;
; -0.670 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[4] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.033     ; 1.132      ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                 ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 1.262 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.002      ;
; 1.262 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.002      ;
; 1.262 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[3] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.002      ;
; 1.262 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[4] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.002      ;
; 1.480 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.076      ; 1.220      ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_reloj:cp2|clkout'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; 0.221  ; 0.437        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.261  ; 0.491        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; 0.261  ; 0.491        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; 0.261  ; 0.491        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; 0.261  ; 0.491        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; 0.261  ; 0.491        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; 0.261  ; 0.491        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; 0.261  ; 0.491        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; 0.261  ; 0.491        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; 0.261  ; 0.491        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; 0.261  ; 0.491        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; 0.263  ; 0.493        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.265  ; 0.495        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.267  ; 0.497        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.271  ; 0.501        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.272  ; 0.502        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.274  ; 0.504        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.276  ; 0.506        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; 0.276  ; 0.506        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; 0.276  ; 0.506        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; 0.276  ; 0.506        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; 0.276  ; 0.506        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; 0.276  ; 0.506        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; 0.276  ; 0.506        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; 0.276  ; 0.506        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; 0.276  ; 0.506        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; 0.276  ; 0.506        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; 0.379  ; 0.563        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; 0.379  ; 0.563        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; 0.379  ; 0.563        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; 0.379  ; 0.563        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; 0.379  ; 0.563        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|inclk[0]                                                                                                      ;
; 0.453  ; 0.453        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|outclk                                                                                                        ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|altsyncram2|ram_block3a0|clk0                                                                     ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|clk                                                                      ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[1]|clk                                                                      ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[2]|clk                                                                      ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[3]|clk                                                                      ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[4]|clk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout|q                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout|q                                                                                                                     ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|altsyncram2|ram_block3a0|clk0                                                                     ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|clk                                                                      ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[1]|clk                                                                      ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[2]|clk                                                                      ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[3]|clk                                                                      ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[4]|clk                                                                      ;
; 0.546  ; 0.546        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|inclk[0]                                                                                                      ;
; 0.546  ; 0.546        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|outclk                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; 0.275  ; 0.491        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; 0.276  ; 0.492        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; 0.282  ; 0.498        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; 0.317  ; 0.501        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[10]|clk                     ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[11]|clk                     ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[12]|clk                     ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[13]|clk                     ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[14]|clk                     ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[15]|clk                     ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[2]|clk                      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[3]|clk                      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[4]|clk                      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[5]|clk                      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[6]|clk                      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[7]|clk                      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[8]|clk                      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[9]|clk                      ;
; 0.476  ; 0.476        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[0]|clk                      ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp3|estado.e0|clk                 ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp3|estado.e1|clk                 ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[1]|clk                      ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[2]|clk                      ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[3]|clk                      ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[4]|clk                      ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e0|clk                    ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e1|clk                    ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e2|clk                    ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout~clkctrl|inclk[0]       ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout|q                      ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 9.680  ; 9.864        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 9.684  ; 9.868        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
; 9.686  ; 9.870        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 9.686  ; 9.870        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 9.686  ; 9.870        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 9.686  ; 9.870        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[10]|clk                                             ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[4]|clk                                              ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|clkout|clk                                                   ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[0]|clk                                              ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[1]|clk                                              ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[2]|clk                                              ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[3]|clk                                              ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[5]|clk                                              ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|clkout|clk                                               ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[0]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[1]|clk                                          ;
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[2]|clk                                          ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[6]|clk                                              ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[7]|clk                                              ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[8]|clk                                              ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[9]|clk                                              ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.848  ; 9.848        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 9.913  ; 10.129       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 9.914  ; 10.130       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 9.914  ; 10.130       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 9.914  ; 10.130       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 9.914  ; 10.130       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 9.915  ; 10.131       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 9.919  ; 10.135       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 9.919  ; 10.135       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.151 ; 10.151       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[6]|clk                                              ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[7]|clk                                              ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[8]|clk                                              ;
; 10.153 ; 10.153       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[9]|clk                                              ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|clkout|clk                                               ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[0]|clk                                          ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[1]|clk                                          ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[2]|clk                                          ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|clkout|clk                                                   ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[0]|clk                                              ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[1]|clk                                              ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[2]|clk                                              ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[3]|clk                                              ;
; 10.155 ; 10.155       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[5]|clk                                              ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[10]|clk                                             ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[4]|clk                                              ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[8]                                                  ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[9]                                                  ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[0]                                                ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[1]                                                ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[2]                                                ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[3]                                                ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:scint                                                    ;
; 499.750 ; 499.966      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|sc_prev                                                          ;
; 499.789 ; 499.973      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; spi_adc:cp1|cs                                                               ;
; 499.810 ; 500.026      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; spi_adc:cp1|cs                                                               ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[8]                                                  ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[9]                                                  ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[0]                                                ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[1]                                                ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[2]                                                ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[3]                                                ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:scint                                                    ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|sc_prev                                                          ;
; 499.986 ; 499.986      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 499.986 ; 499.986      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|cs|clk                                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[0]|clk                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[1]|clk                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[2]|clk                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[3]|clk                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[0]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[1]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[2]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[3]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[4]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[5]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[6]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[7]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[8]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[9]|clk                                                      ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[0]|clk                                                    ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[1]|clk                                                    ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[2]|clk                                                    ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[3]|clk                                                    ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:scint|clk                                                        ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|sc_prev|clk                                                              ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[0]|clk                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[1]|clk                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[2]|clk                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[3]|clk                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[0]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[1]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[2]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[3]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[4]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[5]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[6]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[7]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[8]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[9]|clk                                                      ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[0]|clk                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[1]|clk                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[2]|clk                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[3]|clk                                                    ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:scint|clk                                                        ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|sc_prev|clk                                                              ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|cs|clk                                                                   ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; reset     ; clk        ; 4.430 ; 4.772 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; 4.877 ; 5.316 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; reset     ; clk        ; -3.894 ; -4.227 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; -3.232 ; -3.650 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 2.244 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 4.079 ; 4.095 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 2.172 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.833 ; 6.830 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.930 ; 6.923 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.224 ; 6.235 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.282 ; 7.216 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.494 ; 6.446 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.344 ; 7.298 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.464 ; 6.476 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 1.914 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 3.668 ; 3.682 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 1.844 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.576 ; 6.476 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.221 ; 6.667 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.049 ; 6.059 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.360 ; 6.337 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 5.592 ; 5.605 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.470 ; 5.212 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.280 ; 6.289 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -0.924 ; -10.887       ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.481 ; -8.890        ;
; divisor_reloj:cp2|clkout                               ; -0.341 ; -4.497        ;
; clk                                                    ; 18.291 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; divisor_reloj:cp2|clkout                               ; -0.168 ; -0.168        ;
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -0.141 ; -0.261        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.019 ; -0.019        ;
; clk                                                    ; 0.188  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.351 ; -1.147        ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.926 ; 0.000         ;
+--------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -1.000  ; -24.000       ;
; divisor_reloj:cp2|clkout                               ; -1.000  ; -18.000       ;
; clk                                                    ; 9.416   ; 0.000         ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 499.770 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.924 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[2]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.636     ; 0.775      ;
; -0.914 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1 ; spi_dac:cp3|reg_des:cp1|Q[10]         ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.636     ; 0.765      ;
; -0.875 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[3]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.636     ; 0.726      ;
; -0.769 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[8]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.636     ; 0.620      ;
; -0.766 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[9]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.636     ; 0.617      ;
; -0.684 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[6]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.636     ; 0.535      ;
; -0.669 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[5]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.636     ; 0.520      ;
; -0.667 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0 ; spi_dac:cp3|reg_des:cp1|Q[11]         ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.636     ; 0.518      ;
; -0.666 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[7]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.636     ; 0.517      ;
; -0.662 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[4]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.636     ; 0.513      ;
; -0.472 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.980      ;
; -0.472 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.980      ;
; -0.472 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.980      ;
; -0.472 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.980      ;
; -0.472 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.980      ;
; -0.472 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.980      ;
; -0.472 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.980      ;
; -0.472 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.980      ;
; -0.472 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.980      ;
; -0.472 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.980      ;
; -0.472 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.980      ;
; -0.472 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.980      ;
; -0.472 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.980      ;
; -0.385 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.893      ;
; -0.385 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.893      ;
; -0.385 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.893      ;
; -0.385 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.893      ;
; -0.385 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.893      ;
; -0.385 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.893      ;
; -0.385 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.893      ;
; -0.385 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.893      ;
; -0.385 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.893      ;
; -0.385 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.893      ;
; -0.385 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.893      ;
; -0.385 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.893      ;
; -0.385 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.893      ;
; -0.328 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.095     ; 0.720      ;
; -0.323 ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.095     ; 0.715      ;
; -0.323 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.095     ; 0.715      ;
; -0.318 ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.095     ; 0.710      ;
; -0.299 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.095     ; 0.691      ;
; -0.294 ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.095     ; 0.686      ;
; -0.271 ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.779      ;
; -0.188 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.696      ;
; -0.188 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.696      ;
; -0.188 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.696      ;
; -0.188 ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.696      ;
; -0.175 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.095     ; 0.567      ;
; -0.170 ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.095     ; 0.562      ;
; -0.155 ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.095     ; 0.547      ;
; -0.125 ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; -0.095     ; 0.517      ;
; 0.024  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.484      ;
; 0.028  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.480      ;
; 0.062  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.888      ;
; 0.091  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.859      ;
; 0.115  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.835      ;
; 0.119  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.831      ;
; 0.130  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.820      ;
; 0.131  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.819      ;
; 0.166  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.784      ;
; 0.199  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.751      ;
; 0.200  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.750      ;
; 0.236  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.035     ; 0.716      ;
; 0.277  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.035     ; 0.675      ;
; 0.302  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 1.197      ; 1.487      ;
; 0.303  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.035     ; 0.649      ;
; 0.307  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 1.197      ; 1.482      ;
; 0.327  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.623      ;
; 0.333  ; spi_dac:cp3|uc_spi_out:cp5|est.e0                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.035     ; 0.619      ;
; 0.339  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.035     ; 0.613      ;
; 0.355  ; spi_dac:cp3|impulso_ini:cp3|estado.e0                                                                         ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.035     ; 0.597      ;
; 0.401  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.549      ;
; 0.405  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.545      ;
; 0.407  ; spi_dac:cp3|reg_des:cp1|Q[12]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.543      ;
; 0.408  ; spi_dac:cp3|uc_spi_out:cp5|est.e1                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.035     ; 0.544      ;
; 0.410  ; spi_dac:cp3|reg_des:cp1|Q[14]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.540      ;
; 0.410  ; spi_dac:cp3|reg_des:cp1|Q[13]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.540      ;
; 0.410  ; spi_dac:cp3|reg_des:cp1|Q[11]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.540      ;
; 0.412  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.538      ;
; 0.419  ; spi_dac:cp3|reg_des:cp1|Q[4]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.531      ;
; 0.419  ; spi_dac:cp3|reg_des:cp1|Q[2]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.531      ;
; 0.421  ; spi_dac:cp3|reg_des:cp1|Q[10]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.529      ;
; 0.421  ; spi_dac:cp3|reg_des:cp1|Q[9]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.529      ;
; 0.421  ; spi_dac:cp3|reg_des:cp1|Q[6]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.529      ;
; 0.423  ; spi_dac:cp3|reg_des:cp1|Q[7]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.527      ;
; 0.423  ; spi_dac:cp3|reg_des:cp1|Q[3]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.527      ;
; 0.424  ; spi_dac:cp3|reg_des:cp1|Q[5]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.526      ;
; 0.547  ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.403      ;
; 0.561  ; spi_dac:cp3|uc_spi_out:cp5|est.e0                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.035     ; 0.391      ;
; 0.577  ; spi_dac:cp3|reg_des:cp1|Q[8]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.373      ;
; 0.591  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.359      ;
; 0.600  ; spi_dac:cp3|reg_des:cp1|Q[2]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 0.350      ;
; 0.602  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; -0.035     ; 0.350      ;
; 0.892  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; 1.197      ; 1.397      ;
; 0.913  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 1.000        ; 1.197      ; 1.376      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                      ; To Node                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 0.920      ;
; -0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 0.920      ;
; -0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 0.920      ;
; -0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 0.920      ;
; -0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 0.920      ;
; -0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 0.920      ;
; -0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 0.920      ;
; -0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 0.920      ;
; -0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 0.920      ;
; -0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 0.920      ;
; -0.470  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 0.910      ;
; -0.470  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 0.910      ;
; -0.470  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 0.910      ;
; -0.470  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 0.910      ;
; -0.466  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 0.905      ;
; -0.460  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 0.900      ;
; -0.398  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 0.838      ;
; -0.398  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.092     ; 0.838      ;
; -0.322  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 0.761      ;
; -0.156  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.093     ; 0.595      ;
; 0.049   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 0.890      ;
; 0.049   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 0.890      ;
; 0.049   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 0.890      ;
; 0.049   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 0.890      ;
; 0.049   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 0.890      ;
; 0.049   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 0.890      ;
; 0.049   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 0.890      ;
; 0.049   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 0.890      ;
; 0.049   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 0.890      ;
; 0.049   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 0.890      ;
; 0.090   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.092     ; 0.850      ;
; 0.096   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.092     ; 0.844      ;
; 0.096   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.092     ; 0.844      ;
; 0.096   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.092     ; 0.844      ;
; 0.096   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.092     ; 0.844      ;
; 0.106   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 0.833      ;
; 0.146   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.092     ; 0.794      ;
; 0.149   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.092     ; 0.791      ;
; 0.233   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 0.706      ;
; 0.395   ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 0.544      ;
; 498.947 ; spi_adc:cp1|sc_prev            ; spi_adc:cp1|cs                 ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.031     ; 1.009      ;
; 998.236 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.716      ;
; 998.277 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.675      ;
; 998.314 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.638      ;
; 998.314 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.638      ;
; 998.346 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.606      ;
; 998.346 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.606      ;
; 998.386 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.565      ;
; 998.387 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.564      ;
; 998.388 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.563      ;
; 998.388 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.563      ;
; 998.391 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.560      ;
; 998.391 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.560      ;
; 998.392 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.559      ;
; 998.395 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.556      ;
; 998.415 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.537      ;
; 998.419 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.534      ;
; 998.477 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.474      ;
; 998.478 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.473      ;
; 998.479 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.472      ;
; 998.479 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.472      ;
; 998.482 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.469      ;
; 998.482 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.469      ;
; 998.483 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.468      ;
; 998.486 ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.465      ;
; 998.493 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.459      ;
; 998.493 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.459      ;
; 998.497 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.456      ;
; 998.497 ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.034     ; 1.456      ;
; 998.497 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.454      ;
; 998.498 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.453      ;
; 998.499 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.452      ;
; 998.499 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.452      ;
; 998.502 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.449      ;
; 998.502 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.449      ;
; 998.503 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.448      ;
; 998.506 ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.445      ;
; 998.511 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.441      ;
; 998.521 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.431      ;
; 998.545 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.406      ;
; 998.549 ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[0]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.402      ;
; 998.574 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.377      ;
; 998.575 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.376      ;
; 998.576 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.375      ;
; 998.576 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.375      ;
; 998.579 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.372      ;
; 998.579 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.372      ;
; 998.580 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.371      ;
; 998.580 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.372      ;
; 998.580 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.372      ;
; 998.581 ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.371      ;
; 998.583 ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.368      ;
; 998.584 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.367      ;
; 998.585 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.366      ;
; 998.586 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.365      ;
; 998.586 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.365      ;
; 998.589 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.362      ;
; 998.589 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.362      ;
; 998.590 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 1.361      ;
; 998.590 ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.035     ; 1.362      ;
+---------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_reloj:cp2|clkout'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.341 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.048     ; 1.248      ;
; -0.228 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.178      ;
; -0.228 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.178      ;
; -0.218 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.168      ;
; -0.218 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.168      ;
; -0.212 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.162      ;
; -0.210 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.160      ;
; -0.209 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.159      ;
; -0.209 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.159      ;
; -0.207 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.157      ;
; -0.206 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.156      ;
; -0.158 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.108      ;
; -0.158 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.108      ;
; -0.139 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.089      ;
; -0.137 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.087      ;
; -0.136 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.086      ;
; -0.134 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.084      ;
; -0.134 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.084      ;
; -0.128 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.078      ;
; -0.126 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.076      ;
; -0.125 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.075      ;
; -0.065 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.015      ;
; -0.065 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.015      ;
; -0.059 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.009      ;
; -0.057 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.007      ;
; -0.056 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; -0.037     ; 1.006      ;
; 0.001  ; spi_adc:cp1|\datoin:dato[7]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.675      ; 2.603      ;
; 0.016  ; spi_adc:cp1|\datoin:dato[8]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.675      ; 2.588      ;
; 0.083  ; spi_adc:cp1|\datoin:dato[5]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.675      ; 2.521      ;
; 0.136  ; spi_adc:cp1|\datoin:dato[1]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.675      ; 2.468      ;
; 0.144  ; spi_adc:cp1|\datoin:dato[9]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.675      ; 2.460      ;
; 0.156  ; spi_adc:cp1|\datoin:dato[6]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.675      ; 2.448      ;
; 0.161  ; spi_adc:cp1|\datoin:dato[2]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.675      ; 2.443      ;
; 0.163  ; spi_adc:cp1|\datoin:dato[3]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.675      ; 2.441      ;
; 0.183  ; spi_adc:cp1|\datoin:dato[4]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.675      ; 2.421      ;
; 0.247  ; spi_adc:cp1|\datoin:dato[0]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 1.000        ; 1.675      ; 2.357      ;
; 0.500  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.137      ; 0.646      ;
; 0.502  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.139      ; 0.646      ;
; 0.507  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.137      ; 0.639      ;
; 0.507  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.137      ; 0.639      ;
; 0.509  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.139      ; 0.639      ;
; 0.509  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.139      ; 0.639      ;
; 0.523  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.137      ; 0.623      ;
; 0.525  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.139      ; 0.623      ;
; 0.542  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.137      ; 0.604      ;
; 0.544  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 1.000        ; 0.139      ; 0.604      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                              ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; 18.291 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.661      ;
; 18.307 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.645      ;
; 18.310 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.639      ;
; 18.345 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.233     ; 1.409      ;
; 18.355 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.597      ;
; 18.380 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.572      ;
; 18.383 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.566      ;
; 18.383 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.566      ;
; 18.389 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.560      ;
; 18.400 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; -0.043     ; 1.544      ;
; 18.403 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.155      ; 1.739      ;
; 18.412 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.540      ;
; 18.415 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.155      ; 1.727      ;
; 18.428 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.524      ;
; 18.429 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.520      ;
; 18.442 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.510      ;
; 18.443 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.509      ;
; 18.452 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.500      ;
; 18.455 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.497      ;
; 18.460 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.155      ; 1.682      ;
; 18.467 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.236     ; 1.284      ;
; 18.469 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.236     ; 1.282      ;
; 18.472 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.477      ;
; 18.473 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.236     ; 1.278      ;
; 18.473 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.479      ;
; 18.475 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.236     ; 1.276      ;
; 18.477 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.472      ;
; 18.478 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.471      ;
; 18.484 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.465      ;
; 18.490 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.459      ;
; 18.495 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.454      ;
; 18.503 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.155      ; 1.639      ;
; 18.525 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.427      ;
; 18.526 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.155      ; 1.616      ;
; 18.526 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.426      ;
; 18.526 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.426      ;
; 18.527 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.425      ;
; 18.528 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.424      ;
; 18.529 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.420      ;
; 18.533 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.236     ; 1.218      ;
; 18.534 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.415      ;
; 18.535 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.414      ;
; 18.538 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.155      ; 1.604      ;
; 18.543 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.406      ;
; 18.546 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.236     ; 1.205      ;
; 18.546 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.406      ;
; 18.546 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.236     ; 1.205      ;
; 18.546 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.406      ;
; 18.546 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[10] ; clk          ; clk         ; 20.000       ; 0.155      ; 1.596      ;
; 18.552 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.236     ; 1.199      ;
; 18.552 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.400      ;
; 18.566 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.035     ; 1.386      ;
; 18.572 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.377      ;
; 18.574 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.375      ;
; 18.578 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.374      ;
; 18.578 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.371      ;
; 18.583 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.155      ; 1.559      ;
; 18.590 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.362      ;
; 18.600 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.349      ;
; 18.605 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.233     ; 1.149      ;
; 18.605 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.032     ; 1.350      ;
; 18.626 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.155      ; 1.516      ;
; 18.632 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.035     ; 1.320      ;
; 18.639 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.313      ;
; 18.639 ; divisor_reloj:cp2|contador[5]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.155      ; 1.503      ;
; 18.640 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.038     ; 1.309      ;
; 18.651 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.301      ;
; 18.651 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.301      ;
; 18.657 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.295      ;
; 18.689 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.233     ; 1.065      ;
; 18.689 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.032     ; 1.266      ;
; 18.689 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.233     ; 1.065      ;
; 18.689 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.032     ; 1.266      ;
; 18.690 ; divisor_reloj:cp2|contador[4]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.043     ; 1.254      ;
; 18.690 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.233     ; 1.064      ;
; 18.690 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.032     ; 1.265      ;
; 18.691 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.233     ; 1.063      ;
; 18.691 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.032     ; 1.264      ;
; 18.701 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[6]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.251      ;
; 18.710 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.032     ; 1.245      ;
; 18.711 ; divisor_reloj:cp2|contador[2]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.241      ;
; 18.712 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.240      ;
; 18.712 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.240      ;
; 18.718 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.234      ;
; 18.736 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.216      ;
; 18.743 ; divisor_reloj:cp2|contador[3]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.035     ; 1.209      ;
; 18.747 ; divisor_reloj:cp2|contador[0]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.205      ;
; 18.771 ; divisor_reloj:cp2|contador[7]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.032     ; 1.184      ;
; 18.772 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.032     ; 1.183      ;
; 18.783 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[7]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.169      ;
; 18.783 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[9]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.169      ;
; 18.791 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[8]  ; clk          ; clk         ; 20.000       ; -0.035     ; 1.161      ;
; 18.794 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[5]  ; clk          ; clk         ; 20.000       ; -0.032     ; 1.161      ;
; 18.794 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[3]  ; clk          ; clk         ; 20.000       ; -0.032     ; 1.161      ;
; 18.795 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[1]  ; clk          ; clk         ; 20.000       ; -0.032     ; 1.160      ;
; 18.796 ; divisor_reloj:cp2|contador[6]  ; divisor_reloj:cp2|contador[2]  ; clk          ; clk         ; 20.000       ; -0.032     ; 1.159      ;
; 18.802 ; divisor_reloj:cp2|contador[10] ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; -0.043     ; 1.142      ;
; 18.802 ; divisor_reloj:cp2|contador[8]  ; divisor_reloj:cp2|contador[4]  ; clk          ; clk         ; 20.000       ; 0.158      ; 1.343      ;
; 18.810 ; divisor_reloj:cp2|contador[1]  ; divisor_reloj:cp2|clkout       ; clk          ; clk         ; 20.000       ; -0.035     ; 1.142      ;
; 18.834 ; divisor_reloj:cp2|contador[9]  ; divisor_reloj:cp2|contador[0]  ; clk          ; clk         ; 20.000       ; -0.032     ; 1.121      ;
+--------+--------------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_reloj:cp2|clkout'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock                                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+
; -0.168 ; spi_adc:cp1|\datoin:dato[0]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.001      ; 2.017      ;
; -0.127 ; spi_adc:cp1|\datoin:dato[9]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.001      ; 2.058      ;
; -0.121 ; spi_adc:cp1|\datoin:dato[2]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.001      ; 2.064      ;
; -0.108 ; spi_adc:cp1|\datoin:dato[4]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.001      ; 2.077      ;
; -0.108 ; spi_adc:cp1|\datoin:dato[3]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.001      ; 2.077      ;
; -0.103 ; spi_adc:cp1|\datoin:dato[1]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.001      ; 2.082      ;
; -0.077 ; spi_adc:cp1|\datoin:dato[6]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.001      ; 2.108      ;
; -0.019 ; spi_adc:cp1|\datoin:dato[5]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.001      ; 2.166      ;
; 0.000  ; spi_adc:cp1|\datoin:dato[8]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.001      ; 2.185      ;
; 0.012  ; spi_adc:cp1|\datoin:dato[7]                                                                                                      ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout ; 0.000        ; 2.001      ; 2.197      ;
; 0.186  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.188  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.220      ; 0.512      ;
; 0.189  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.218      ; 0.511      ;
; 0.202  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.220      ; 0.526      ;
; 0.203  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.218      ; 0.525      ;
; 0.215  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.220      ; 0.539      ;
; 0.216  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.218      ; 0.538      ;
; 0.216  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.220      ; 0.540      ;
; 0.217  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.218      ; 0.539      ;
; 0.217  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.220      ; 0.541      ;
; 0.218  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.218      ; 0.540      ;
; 0.323  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.444      ;
; 0.324  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.445      ;
; 0.328  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.449      ;
; 0.343  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.464      ;
; 0.460  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.581      ;
; 0.462  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.583      ;
; 0.464  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.585      ;
; 0.498  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.619      ;
; 0.505  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.626      ;
; 0.522  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.643      ;
; 0.524  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.645      ;
; 0.590  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.711      ;
; 0.595  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.716      ;
; 0.596  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.717      ;
; 0.599  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.720      ;
; 0.604  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.725      ;
; 0.604  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.725      ;
; 0.606  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.727      ;
; 0.606  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.727      ;
; 0.615  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.736      ;
; 0.623  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.744      ;
; 0.689  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.810      ;
; 0.697  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.818      ;
; 0.697  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.818      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
; 1.068  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout ; 0.000        ; 0.011      ; 1.169      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.141 ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 1.257      ; 1.325      ;
; -0.120 ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 1.257      ; 1.346      ;
; 0.186  ; spi_dac:cp3|reg_des:cp1|Q[2]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.188  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.035      ; 0.307      ;
; 0.193  ; spi_dac:cp3|reg_des:cp1|Q[8]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.314      ;
; 0.213  ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.334      ;
; 0.218  ; spi_dac:cp3|uc_spi_out:cp5|est.e0                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.035      ; 0.337      ;
; 0.296  ; spi_dac:cp3|uc_spi_out:cp5|est.e1                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.035      ; 0.415      ;
; 0.299  ; spi_dac:cp3|reg_des:cp1|Q[10]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; spi_dac:cp3|reg_des:cp1|Q[6]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.420      ;
; 0.300  ; spi_dac:cp3|reg_des:cp1|Q[7]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.421      ;
; 0.300  ; spi_dac:cp3|reg_des:cp1|Q[4]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.421      ;
; 0.300  ; spi_dac:cp3|reg_des:cp1|Q[3]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.421      ;
; 0.300  ; spi_dac:cp3|reg_des:cp1|Q[2]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.421      ;
; 0.301  ; spi_dac:cp3|reg_des:cp1|Q[5]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.422      ;
; 0.303  ; spi_dac:cp3|reg_des:cp1|Q[9]                                                                                  ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.424      ;
; 0.305  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.426      ;
; 0.314  ; spi_dac:cp3|reg_des:cp1|Q[14]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.435      ;
; 0.314  ; spi_dac:cp3|reg_des:cp1|Q[13]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.435      ;
; 0.315  ; spi_dac:cp3|reg_des:cp1|Q[11]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.436      ;
; 0.317  ; spi_dac:cp3|reg_des:cp1|Q[12]                                                                                 ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.438      ;
; 0.371  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.492      ;
; 0.406  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.035      ; 0.525      ;
; 0.410  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.035      ; 0.529      ;
; 0.422  ; spi_dac:cp3|impulso_ini:cp3|estado.e0                                                                         ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.035      ; 0.541      ;
; 0.433  ; spi_dac:cp3|uc_spi_out:cp5|est.e0                                                                             ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.035      ; 0.552      ;
; 0.448  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.569      ;
; 0.457  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.578      ;
; 0.460  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.257      ; 1.426      ;
; 0.460  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.581      ;
; 0.467  ; divisor_reloj:cp2|clkout                                                                                      ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 1.257      ; 1.433      ;
; 0.491  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.035      ; 0.610      ;
; 0.511  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.632      ;
; 0.513  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.035      ; 0.632      ;
; 0.523  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.644      ;
; 0.524  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.645      ;
; 0.527  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.648      ;
; 0.590  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.000        ; 0.037      ; 0.711      ;
; 0.708  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[0]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.407      ;
; 0.712  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.411      ;
; 0.756  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.455      ;
; 0.760  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.459      ;
; 0.761  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.460      ;
; 0.764  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.463      ;
; 0.866  ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.021     ; 0.449      ;
; 0.868  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.567      ;
; 0.870  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.569      ;
; 0.871  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.570      ;
; 0.871  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.570      ;
; 0.878  ; spi_dac:cp3|contador:cp4|Q[4]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.021     ; 0.461      ;
; 0.881  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.580      ;
; 0.930  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.021     ; 0.513      ;
; 0.937  ; spi_dac:cp3|contador:cp4|Q[3]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.021     ; 0.520      ;
; 0.955  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.654      ;
; 0.957  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.656      ;
; 0.959  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.658      ;
; 0.959  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.658      ;
; 0.965  ; spi_dac:cp3|impulso_ini:cp3|estado.e1                                                                         ; spi_dac:cp3|reg_des:cp1|Q[2]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.664      ;
; 0.998  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[2]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.697      ;
; 0.998  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[1]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.697      ;
; 0.998  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[3]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.697      ;
; 0.998  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|contador:cp4|Q[4]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.697      ;
; 1.050  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.021     ; 0.633      ;
; 1.057  ; spi_dac:cp3|contador:cp4|Q[0]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.021     ; 0.640      ;
; 1.068  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.021     ; 0.651      ;
; 1.069  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.021     ; 0.652      ;
; 1.075  ; spi_dac:cp3|contador:cp4|Q[2]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.021     ; 0.658      ;
; 1.076  ; spi_dac:cp3|contador:cp4|Q[1]                                                                                 ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.021     ; 0.659      ;
; 1.161  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[15]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.860      ;
; 1.161  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[14]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.860      ;
; 1.161  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[13]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.860      ;
; 1.161  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[12]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.860      ;
; 1.161  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[11]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.860      ;
; 1.161  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[10]         ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.860      ;
; 1.161  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[9]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.860      ;
; 1.161  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[8]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.860      ;
; 1.161  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[7]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.860      ;
; 1.161  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[6]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.860      ;
; 1.161  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[5]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.860      ;
; 1.161  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[4]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.860      ;
; 1.161  ; spi_dac:cp3|uc_spi_out:cp5|est.e2                                                                             ; spi_dac:cp3|reg_des:cp1|Q[3]          ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.860      ;
; 1.337  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4 ; spi_dac:cp3|reg_des:cp1|Q[7]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.486     ; 0.455      ;
; 1.338  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0 ; spi_dac:cp3|reg_des:cp1|Q[11]         ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.486     ; 0.456      ;
; 1.338  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7 ; spi_dac:cp3|reg_des:cp1|Q[4]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.486     ; 0.456      ;
; 1.339  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6 ; spi_dac:cp3|reg_des:cp1|Q[5]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.486     ; 0.457      ;
; 1.350  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5 ; spi_dac:cp3|reg_des:cp1|Q[6]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.486     ; 0.468      ;
; 1.417  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2 ; spi_dac:cp3|reg_des:cp1|Q[9]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.486     ; 0.535      ;
; 1.434  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3 ; spi_dac:cp3|reg_des:cp1|Q[8]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.486     ; 0.552      ;
; 1.515  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8 ; spi_dac:cp3|reg_des:cp1|Q[3]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.486     ; 0.633      ;
; 1.557  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1 ; spi_dac:cp3|reg_des:cp1|Q[10]         ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.486     ; 0.675      ;
; 1.581  ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9 ; spi_dac:cp3|reg_des:cp1|Q[2]          ; divisor_reloj:cp2|clkout             ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; -0.486     ; 0.699      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+--------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.019 ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 0.418      ;
; 0.079  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 0.515      ;
; 0.141  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 0.578      ;
; 0.185  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 0.622      ;
; 0.188  ; spi_adc:cp1|sc_prev            ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:dato[9]    ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:dato[8]    ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:dato[7]    ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:dato[6]    ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:dato[5]    ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:dato[4]    ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:dato[3]    ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:dato[2]    ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:dato[1]    ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:dato[0]    ; spi_adc:cp1|\datoin:dato[0]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195  ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 0.632      ;
; 0.208  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.327      ;
; 0.213  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|sc_prev            ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.332      ;
; 0.270  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[2]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 0.707      ;
; 0.270  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[0]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 0.707      ;
; 0.279  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[3] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 0.716      ;
; 0.288  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[1]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.148      ; 0.725      ;
; 0.335  ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.454      ;
; 0.336  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|sc_prev            ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 0.772      ;
; 0.337  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.456      ;
; 0.362  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.481      ;
; 0.394  ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.513      ;
; 0.410  ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.529      ;
; 0.456  ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.459  ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[0]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 0.917      ;
; 0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[1]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 0.917      ;
; 0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[2]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 0.917      ;
; 0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[3]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 0.917      ;
; 0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[4]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 0.917      ;
; 0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[5]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 0.917      ;
; 0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[6]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 0.917      ;
; 0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[7]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 0.917      ;
; 0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[8]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 0.917      ;
; 0.481  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:dato[9]    ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 0.917      ;
; 0.514  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[1] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.515  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[3] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.635      ;
; 0.532  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[0] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.148      ; 0.469      ;
; 0.549  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.669      ;
; 0.581  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.700      ;
; 0.582  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.701      ;
; 0.582  ; spi_adc:cp1|\datoin:altaimp[0] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.701      ;
; 0.591  ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.709      ;
; 0.593  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.711      ;
; 0.607  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.726      ;
; 0.625  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.744      ;
; 0.626  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:altaimp[2] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.746      ;
; 0.634  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:scint      ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.147      ; 0.570      ;
; 0.635  ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.754      ;
; 0.636  ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.755      ;
; 0.636  ; spi_adc:cp1|\datoin:altaimp[3] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.755      ;
; 0.638  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.756      ;
; 0.641  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.759      ;
; 0.645  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[8]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.764      ;
; 0.647  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.766      ;
; 0.648  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.767      ;
; 0.649  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.768      ;
; 0.650  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.768      ;
; 0.651  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.769      ;
; 0.660  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.779      ;
; 0.668  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[2]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.786      ;
; 0.670  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[5]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.788      ;
; 0.671  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[6]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.789      ;
; 0.674  ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.793      ;
; 0.675  ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.794      ;
; 0.676  ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.795      ;
; 0.676  ; spi_adc:cp1|\datoin:altaimp[2] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.795      ;
; 0.680  ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.799      ;
; 0.681  ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[1]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.800      ;
; 0.681  ; spi_adc:cp1|\datoin:altaimp[1] ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.800      ;
; 0.681  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.800      ;
; 0.707  ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:indice[3]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.825      ;
; 0.707  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[2] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.148      ; 0.644      ;
; 0.718  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:indice[2]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.837      ;
; 0.743  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.861      ;
; 0.748  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:altaimp[1] ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.148      ; 0.685      ;
; 0.751  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[0]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.870      ;
; 0.755  ; spi_adc:cp1|\datoin:scint      ; spi_adc:cp1|\datoin:indice[0]  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.875      ;
; 0.757  ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.875      ;
; 0.760  ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[1]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.878      ;
; 0.761  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[7]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.880      ;
; 0.761  ; divisor_reloj:cp2|clkout       ; spi_adc:cp1|\datoin:indice[3]  ; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.147      ; 0.697      ;
; 0.764  ; spi_adc:cp1|\datoin:indice[2]  ; spi_adc:cp1|\datoin:dato[4]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.882      ;
; 0.764  ; spi_adc:cp1|\datoin:indice[0]  ; spi_adc:cp1|\datoin:dato[3]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.882      ;
; 0.767  ; spi_adc:cp1|\datoin:indice[1]  ; spi_adc:cp1|\datoin:dato[0]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.885      ;
; 0.774  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:dato[9]    ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.893      ;
; 0.777  ; spi_adc:cp1|\datoin:indice[3]  ; spi_adc:cp1|\datoin:scint      ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.896      ;
+--------+--------------------------------+--------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                    ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.204 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.323      ;
; 0.206 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.325      ;
; 0.209 ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.328      ;
; 0.261 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.380      ;
; 0.313 ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; spi_dac:cp3|divisor_reloj:cp2|contador[2] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.432      ;
; 0.326 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|contador[1] ; clk          ; clk         ; 0.000        ; 0.035      ; 0.445      ;
; 0.327 ; spi_dac:cp3|divisor_reloj:cp2|contador[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout      ; clk          ; clk         ; 0.000        ; 0.035      ; 0.446      ;
; 0.452 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.571      ;
; 0.452 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.571      ;
; 0.464 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.583      ;
; 0.513 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.632      ;
; 0.556 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.043      ; 0.683      ;
; 0.569 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; -0.155     ; 0.498      ;
; 0.574 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.236      ; 0.894      ;
; 0.596 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.236      ; 0.916      ;
; 0.601 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.043      ; 0.728      ;
; 0.603 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.722      ;
; 0.610 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; -0.155     ; 0.539      ;
; 0.612 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.731      ;
; 0.617 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.736      ;
; 0.620 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.739      ;
; 0.640 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.236      ; 0.960      ;
; 0.654 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.236      ; 0.974      ;
; 0.664 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.783      ;
; 0.678 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.797      ;
; 0.702 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.236      ; 1.022      ;
; 0.703 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.825      ;
; 0.737 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.043      ; 0.864      ;
; 0.751 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; -0.155     ; 0.680      ;
; 0.752 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; -0.155     ; 0.681      ;
; 0.753 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; -0.155     ; 0.682      ;
; 0.753 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; -0.155     ; 0.682      ;
; 0.761 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.236      ; 1.081      ;
; 0.762 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.884      ;
; 0.799 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; -0.155     ; 0.728      ;
; 0.803 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.236      ; 1.123      ;
; 0.804 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.038      ; 0.926      ;
; 0.817 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.936      ;
; 0.846 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.038      ; 0.968      ;
; 0.847 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.038      ; 0.969      ;
; 0.848 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.038      ; 0.970      ;
; 0.849 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.038      ; 0.971      ;
; 0.860 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.979      ;
; 0.881 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.233      ; 1.198      ;
; 0.884 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.043      ; 1.011      ;
; 0.885 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; -0.158     ; 0.811      ;
; 0.889 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.005      ;
; 0.890 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; -0.158     ; 0.816      ;
; 0.891 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; -0.158     ; 0.817      ;
; 0.893 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.009      ;
; 0.896 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.035      ; 1.015      ;
; 0.897 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.236      ; 1.217      ;
; 0.898 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.014      ;
; 0.898 ; divisor_reloj:cp2|contador[8]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.038      ; 1.020      ;
; 0.900 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.035      ; 1.019      ;
; 0.901 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.035      ; 1.020      ;
; 0.901 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.233      ; 1.218      ;
; 0.902 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.038      ; 1.024      ;
; 0.903 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.035      ; 1.022      ;
; 0.905 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.038      ; 1.027      ;
; 0.906 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.038      ; 1.028      ;
; 0.907 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.038      ; 1.029      ;
; 0.908 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.038      ; 1.030      ;
; 0.929 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 1.048      ;
; 0.935 ; divisor_reloj:cp2|contador[4]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; -0.158     ; 0.861      ;
; 0.935 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.233      ; 1.252      ;
; 0.942 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.233      ; 1.259      ;
; 0.947 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; 0.038      ; 1.069      ;
; 0.948 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.038      ; 1.070      ;
; 0.949 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; 0.038      ; 1.071      ;
; 0.950 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; 0.038      ; 1.072      ;
; 0.959 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.075      ;
; 0.961 ; divisor_reloj:cp2|contador[7]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.038      ; 1.083      ;
; 0.963 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.079      ;
; 0.967 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.083      ;
; 0.972 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.088      ;
; 0.983 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.099      ;
; 0.987 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.035      ; 1.106      ;
; 0.987 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.103      ;
; 0.988 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|clkout                  ; clk          ; clk         ; 0.000        ; 0.035      ; 1.107      ;
; 0.992 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[8]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.108      ;
; 0.994 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.233      ; 1.311      ;
; 0.994 ; divisor_reloj:cp2|contador[9]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.035      ; 1.113      ;
; 0.999 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; 0.035      ; 1.118      ;
; 1.003 ; divisor_reloj:cp2|contador[6]             ; divisor_reloj:cp2|contador[0]             ; clk          ; clk         ; 0.000        ; 0.038      ; 1.125      ;
; 1.009 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.233      ; 1.326      ;
; 1.020 ; divisor_reloj:cp2|contador[0]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.136      ;
; 1.024 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[6]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.140      ;
; 1.028 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[2]             ; clk          ; clk         ; 0.000        ; -0.155     ; 0.957      ;
; 1.028 ; divisor_reloj:cp2|contador[1]             ; divisor_reloj:cp2|contador[7]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.144      ;
; 1.029 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[1]             ; clk          ; clk         ; 0.000        ; -0.155     ; 0.958      ;
; 1.029 ; divisor_reloj:cp2|contador[2]             ; divisor_reloj:cp2|contador[10]            ; clk          ; clk         ; 0.000        ; 0.233      ; 1.346      ;
; 1.030 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[5]             ; clk          ; clk         ; 0.000        ; -0.155     ; 0.959      ;
; 1.031 ; divisor_reloj:cp2|contador[10]            ; divisor_reloj:cp2|contador[3]             ; clk          ; clk         ; 0.000        ; -0.155     ; 0.960      ;
; 1.032 ; divisor_reloj:cp2|contador[5]             ; divisor_reloj:cp2|contador[4]             ; clk          ; clk         ; 0.000        ; 0.233      ; 1.349      ;
; 1.033 ; divisor_reloj:cp2|contador[3]             ; divisor_reloj:cp2|contador[9]             ; clk          ; clk         ; 0.000        ; 0.032      ; 1.149      ;
+-------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                 ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; -0.351 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.859      ;
; -0.199 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.707      ;
; -0.199 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.707      ;
; -0.199 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[3] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.707      ;
; -0.199 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[4] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0.500        ; 0.021      ; 0.707      ;
+--------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                                                                                 ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                       ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.926 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[2] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.625      ;
; 0.926 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[1] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.625      ;
; 0.926 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[3] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.625      ;
; 0.926 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[4] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.625      ;
; 1.049 ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ; spi_dac:cp3|contador:cp4|Q[0] ; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; -0.500       ; 0.095      ; 0.748      ;
+-------+---------------------------------------+-------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_dac:cp3|divisor_reloj:cp2|clkout'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e0 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|impulso_ini:cp3|estado.e1 ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e0     ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e1     ;
; 0.322  ; 0.538        ; 0.216          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; spi_dac:cp3|uc_spi_out:cp5|est.e2     ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[0]         ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[1]         ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[2]         ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[3]         ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|contador:cp4|Q[4]         ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[10]         ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[11]         ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[12]         ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[13]         ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[14]         ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[15]         ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[2]          ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[3]          ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[4]          ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[5]          ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[6]          ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[7]          ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[8]          ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Fall       ; spi_dac:cp3|reg_des:cp1|Q[9]          ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[10]|clk                     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[11]|clk                     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[12]|clk                     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[13]|clk                     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[14]|clk                     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[15]|clk                     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[2]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[3]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[4]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[5]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[6]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[7]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[8]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp1|Q[9]|clk                      ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[0]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp3|estado.e0|clk                 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp3|estado.e1|clk                 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[1]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[2]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[3]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp4|Q[4]|clk                      ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e0|clk                    ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e1|clk                    ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp5|est.e2|clk                    ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout~clkctrl|inclk[0]       ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_dac:cp3|divisor_reloj:cp2|clkout ; Rise       ; cp3|cp2|clkout|q                      ;
+--------+--------------+----------------+------------------+--------------------------------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_reloj:cp2|clkout'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.181  ; 0.411        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; 0.182  ; 0.412        ; 0.230          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[0]                           ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[1]                           ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[2]                           ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[3]                           ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|cntr_ipf:cntr1|counter_reg_bit[4]                           ;
; 0.357  ; 0.587        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0                    ;
; 0.357  ; 0.587        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 0.357  ; 0.587        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a1                    ;
; 0.357  ; 0.587        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a2                    ;
; 0.357  ; 0.587        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a3                    ;
; 0.357  ; 0.587        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a4                    ;
; 0.357  ; 0.587        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a5                    ;
; 0.357  ; 0.587        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a6                    ;
; 0.357  ; 0.587        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a7                    ;
; 0.357  ; 0.587        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a8                    ;
; 0.357  ; 0.587        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a9                    ;
; 0.358  ; 0.588        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 0.359  ; 0.589        ; 0.230          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; mem_fifo:fifo|altshift_taps:fifo_rtl_0|shift_taps_h6m:auto_generated|altsyncram_nf81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 0.421  ; 0.421        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|altsyncram2|ram_block3a0|clk0                                                                     ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|clk                                                                      ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[1]|clk                                                                      ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[2]|clk                                                                      ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[3]|clk                                                                      ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[4]|clk                                                                      ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|inclk[0]                                                                                                      ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|outclk                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout|q                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout|q                                                                                                                     ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|inclk[0]                                                                                                      ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; cp2|clkout~clkctrl|outclk                                                                                                        ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|altsyncram2|ram_block3a0|clk0                                                                     ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[0]|clk                                                                      ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[1]|clk                                                                      ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[2]|clk                                                                      ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[3]|clk                                                                      ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; divisor_reloj:cp2|clkout ; Rise       ; fifo|fifo_rtl_0|auto_generated|cntr1|counter_reg_bit[4]|clk                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.416  ; 9.600        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 9.416  ; 9.600        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 9.444  ; 9.628        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.596  ; 9.596        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[10]|clk                                             ;
; 9.596  ; 9.596        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[4]|clk                                              ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[6]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[7]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[8]|clk                                              ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[9]|clk                                              ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|clkout|clk                                                   ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[0]|clk                                              ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[1]|clk                                              ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[2]|clk                                              ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[3]|clk                                              ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp2|contador[5]|clk                                              ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|clkout|clk                                               ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[0]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[1]|clk                                          ;
; 9.624  ; 9.624        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp3|cp2|contador[2]|clk                                          ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 10.154 ; 10.370       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 10.155 ; 10.371       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 10.182 ; 10.398       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 10.182 ; 10.398       ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                        ;
; 10.367 ; 10.367       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                          ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|clkout|clk                                                   ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[0]|clk                                              ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[1]|clk                                              ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[2]|clk                                              ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[3]|clk                                              ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[5]|clk                                              ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[6]|clk                                              ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[7]|clk                                              ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[8]|clk                                              ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[9]|clk                                              ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|clkout|clk                                               ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[0]|clk                                          ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[1]|clk                                          ;
; 10.376 ; 10.376       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp3|cp2|contador[2]|clk                                          ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[10]|clk                                             ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp2|contador[4]|clk                                              ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|clkout                                         ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[0]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[10]                                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[1]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[2]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[3]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[4]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[5]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[6]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[7]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[8]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_reloj:cp2|contador[9]                                    ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                             ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[0]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[1]                        ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk   ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|contador[2]                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                       ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+
; 499.770 ; 499.986      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; spi_adc:cp1|cs                                                               ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[8]                                                  ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[9]                                                  ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[0]                                                ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[1]                                                ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[2]                                                ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[3]                                                ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:scint                                                    ;
; 499.785 ; 500.001      ; 0.216          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|sc_prev                                                          ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[8]                                                  ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[9]                                                  ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[0]                                                ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[1]                                                ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[2]                                                ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:indice[3]                                                ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:scint                                                    ;
; 499.813 ; 499.997      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|sc_prev                                                          ;
; 499.829 ; 500.013      ; 0.184          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; spi_adc:cp1|cs                                                               ;
; 499.992 ; 499.992      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|cs|clk                                                                   ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[0]|clk                                                   ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[1]|clk                                                   ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[2]|clk                                                   ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[3]|clk                                                   ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[0]|clk                                                      ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[1]|clk                                                      ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[2]|clk                                                      ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[3]|clk                                                      ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[4]|clk                                                      ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[5]|clk                                                      ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[6]|clk                                                      ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[7]|clk                                                      ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[8]|clk                                                      ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[9]|clk                                                      ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[0]|clk                                                    ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[1]|clk                                                    ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[2]|clk                                                    ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[3]|clk                                                    ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:scint|clk                                                        ;
; 499.993 ; 499.993      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|sc_prev|clk                                                              ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|clkadc|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[0]|clk                                                   ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[1]|clk                                                   ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[2]|clk                                                   ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:altaimp[3]|clk                                                   ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[0]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[1]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[2]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[3]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[4]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[5]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[6]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[7]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[8]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:dato[9]|clk                                                      ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[0]|clk                                                    ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[1]|clk                                                    ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[2]|clk                                                    ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:indice[3]|clk                                                    ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|\datoin:scint|clk                                                        ;
; 500.007 ; 500.007      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|sc_prev|clk                                                              ;
; 500.008 ; 500.008      ; 0.000          ; High Pulse Width ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cp1|cs|clk                                                                   ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[0]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[1]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[2]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:altaimp[3]                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[0]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[1]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[2]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[3]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[4]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[5]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[6]                                                  ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_adc:cp1|\datoin:dato[7]                                                  ;
+---------+--------------+----------------+------------------+--------------------------------------------------------+------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; reset     ; clk        ; 2.920 ; 3.529 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; 3.168 ; 3.839 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; reset     ; clk        ; -2.559 ; -3.161 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; -2.158 ; -2.805 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 1.305 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 2.498 ; 2.635 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 1.326 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.259 ; 4.465 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.323 ; 4.553 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.902 ; 4.081 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.600 ; 4.727 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.147 ; 4.196 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.638 ; 4.812 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.080 ; 4.279 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 1.081 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 2.218 ; 2.350 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 1.100 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.115 ; 4.201 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.216 ; 4.383 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.793 ; 3.966 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.017 ; 4.179 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.580 ; 3.675 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.099 ; 3.483 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.962 ; 4.154 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+---------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                        ; -1.994  ; -0.168 ; -1.034   ; 0.926   ; -2.174              ;
;  clk                                                    ; 17.027  ; 0.188  ; N/A      ; N/A     ; 9.416               ;
;  cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -1.158  ; -0.091 ; N/A      ; N/A     ; 499.750             ;
;  divisor_reloj:cp2|clkout                               ; -1.788  ; -0.168 ; N/A      ; N/A     ; -2.174              ;
;  spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -1.994  ; -0.141 ; -1.034   ; 0.926   ; -1.000              ;
; Design-wide TNS                                         ; -74.159 ; -0.448 ; -4.15    ; 0.0     ; -57.262             ;
;  clk                                                    ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; -21.562 ; -0.091 ; N/A      ; N/A     ; 0.000               ;
;  divisor_reloj:cp2|clkout                               ; -24.187 ; -0.168 ; N/A      ; N/A     ; -33.262             ;
;  spi_dac:cp3|divisor_reloj:cp2|clkout                   ; -28.410 ; -0.261 ; -4.150   ; 0.000   ; -24.000             ;
+---------------------------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; reset     ; clk        ; 5.065 ; 5.503 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; 5.572 ; 6.105 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; reset     ; clk        ; -2.559 ; -3.161 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sdi       ; clk        ; -2.158 ; -2.805 ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 2.244 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 4.147 ; 4.222 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 2.172 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.297 ; 7.398 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.403 ; 7.512 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.620 ; 6.733 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.833 ; 7.844 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.978 ; 6.965 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 7.901 ; 7.954 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 6.906 ; 7.025 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+
; sck_adc   ; clk                                  ; 1.081 ;       ; Rise       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_adc    ; clk                                  ; 2.218 ; 2.350 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; sck_adc   ; clk                                  ;       ; 1.100 ; Fall       ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.115 ; 4.201 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.216 ; 4.383 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.793 ; 3.966 ; Rise       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; cs_dac    ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.017 ; 4.179 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; eop       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.580 ; 3.675 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sck_dac   ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 4.099 ; 3.483 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
; sdo       ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 3.962 ; 4.154 ; Fall       ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ;
+-----------+--------------------------------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sck_dac       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_dac        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sck_adc       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_adc        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eop           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdo           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; en                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdi                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sck_dac       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; cs_dac        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; sck_adc       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; cs_adc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; eop           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; sdo           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sck_dac       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; cs_dac        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; sck_adc       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; cs_adc        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; eop           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; sdo           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 165      ; 0        ; 0        ; 0        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 249      ; 0        ; 1        ; 0        ;
; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 28       ; 28       ; 0        ; 0        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout                               ; 10       ; 0        ; 0        ; 0        ;
; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout                               ; 85       ; 0        ; 0        ; 0        ;
; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; 2        ; 2        ; 10       ; 0        ;
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; 9        ; 10       ; 46       ; 29       ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 165      ; 0        ; 0        ; 0        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 249      ; 0        ; 1        ; 0        ;
; divisor_reloj:cp2|clkout                               ; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; 28       ; 28       ; 0        ; 0        ;
; cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] ; divisor_reloj:cp2|clkout                               ; 10       ; 0        ; 0        ; 0        ;
; divisor_reloj:cp2|clkout                               ; divisor_reloj:cp2|clkout                               ; 85       ; 0        ; 0        ; 0        ;
; divisor_reloj:cp2|clkout                               ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; 2        ; 2        ; 10       ; 0        ;
; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; spi_dac:cp3|divisor_reloj:cp2|clkout                   ; 9        ; 10       ; 46       ; 29       ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0        ; 0        ; 5        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; spi_dac:cp3|divisor_reloj:cp2|clkout ; spi_dac:cp3|divisor_reloj:cp2|clkout ; 0        ; 0        ; 5        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 68    ; 68   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 23    ; 23   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Mar 27 11:33:18 2023
Info: Command: quartus_sta procesador_2 -c procesador_2
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'procesador_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {cp1|clkadc|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]} {cp1|clkadc|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name spi_dac:cp3|divisor_reloj:cp2|clkout spi_dac:cp3|divisor_reloj:cp2|clkout
    Info (332105): create_clock -period 1.000 -name divisor_reloj:cp2|clkout divisor_reloj:cp2|clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.994             -28.410 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):    -1.788             -24.187 divisor_reloj:cp2|clkout 
    Info (332119):    -1.158             -21.562 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.027               0.000 clk 
Info (332146): Worst-case hold slack is -0.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.130              -0.205 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):    -0.130              -0.130 divisor_reloj:cp2|clkout 
    Info (332119):     0.024               0.000 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.359               0.000 clk 
Info (332146): Worst-case recovery slack is -1.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.034              -4.150 spi_dac:cp3|divisor_reloj:cp2|clkout 
Info (332146): Worst-case removal slack is 1.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.331               0.000 spi_dac:cp3|divisor_reloj:cp2|clkout 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174             -33.262 divisor_reloj:cp2|clkout 
    Info (332119):    -1.000             -24.000 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):     9.670               0.000 clk 
    Info (332119):   499.755               0.000 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.813
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.813             -24.962 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):    -1.511             -20.102 divisor_reloj:cp2|clkout 
    Info (332119):    -0.888             -16.189 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.304               0.000 clk 
Info (332146): Worst-case hold slack is -0.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.091              -0.091 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.078              -0.102 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):     0.030               0.000 divisor_reloj:cp2|clkout 
    Info (332119):     0.312               0.000 clk 
Info (332146): Worst-case recovery slack is -0.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.892              -3.572 spi_dac:cp3|divisor_reloj:cp2|clkout 
Info (332146): Worst-case removal slack is 1.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.262               0.000 spi_dac:cp3|divisor_reloj:cp2|clkout 
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.174             -33.262 divisor_reloj:cp2|clkout 
    Info (332119):    -1.000             -24.000 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):     9.680               0.000 clk 
    Info (332119):   499.750               0.000 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.924
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.924             -10.887 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):    -0.481              -8.890 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.341              -4.497 divisor_reloj:cp2|clkout 
    Info (332119):    18.291               0.000 clk 
Info (332146): Worst-case hold slack is -0.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.168              -0.168 divisor_reloj:cp2|clkout 
    Info (332119):    -0.141              -0.261 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):    -0.019              -0.019 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.188               0.000 clk 
Info (332146): Worst-case recovery slack is -0.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.351              -1.147 spi_dac:cp3|divisor_reloj:cp2|clkout 
Info (332146): Worst-case removal slack is 0.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.926               0.000 spi_dac:cp3|divisor_reloj:cp2|clkout 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -24.000 spi_dac:cp3|divisor_reloj:cp2|clkout 
    Info (332119):    -1.000             -18.000 divisor_reloj:cp2|clkout 
    Info (332119):     9.416               0.000 clk 
    Info (332119):   499.770               0.000 cp1|clkadc|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Mon Mar 27 11:33:20 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


