

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Aug 12 18:53:58 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       Fp_apc_d1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 1.360 us | 1.360 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |       32|       32|        22|          1|          1|    12|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1937|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     92|    5667|    6597|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      84|    -|
|Register         |        0|      -|    2543|     736|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     92|    8210|    9354|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      3|       1|       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_bkb_U1   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U2   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U3   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U4   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U5   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U6   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U7   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U8   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U9   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U10  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U11  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U12  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U13  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U14  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U15  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U16  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U17  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U18  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U19  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_dEe_U38  |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_cud_U20  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U21  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U22  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U23  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U24  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U25  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U26  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U27  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U28  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U29  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U30  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U31  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U32  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U33  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U34  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U35  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U36  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U37  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_mux_32_32_eOg_U39  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U40  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U41  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U42  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U43  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U44  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U45  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U46  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U47  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U48  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U49  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U50  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U51  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U52  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U53  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U54  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U55  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U56  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U57  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     92| 5667| 6597|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_1162_p2        |     +    |      0|  0|  13|           4|           1|
    |add_ln8_1_fu_982_p2        |     +    |      0|  0|  10|           1|           2|
    |add_ln8_fu_962_p2          |     +    |      0|  0|  13|           1|           4|
    |c_fu_1068_p2               |     +    |      0|  0|  10|           1|           2|
    |f_fu_1156_p2               |     +    |      0|  0|  10|           2|           1|
    |and_ln26_1_fu_950_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln26_2_fu_1020_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln26_3_fu_1034_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln26_4_fu_1054_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln26_5_fu_1120_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln26_6_fu_1134_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln26_fu_944_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln33_fu_1803_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_968_p2        |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln14_fu_1048_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln33_1_fu_1791_p2     |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_1785_p2       |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_956_p2         |   icmp   |      0|  0|   9|           4|           4|
    |or_ln26_1_fu_1106_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_938_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_1797_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_1074_p2         |    or    |      0|  0|   2|           1|           1|
    |grp_fu_822_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_827_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_832_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_837_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_842_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_847_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_852_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_857_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_862_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_867_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_872_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_877_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_882_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_887_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_892_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_897_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_902_p1              |  select  |      0|  0|  32|           1|          32|
    |grp_fu_907_p1              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_1_fu_1168_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln11_fu_1148_p3     |  select  |      0|  0|   2|           1|           2|
    |select_ln26_10_fu_1294_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_12_fu_1320_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_13_fu_1326_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_15_fu_1352_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_16_fu_1358_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_18_fu_1384_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_19_fu_1390_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_1_fu_1195_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln26_21_fu_1416_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_22_fu_1422_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_24_fu_1448_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_25_fu_1454_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_27_fu_1479_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_28_fu_1485_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_30_fu_1510_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_31_fu_1516_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_33_fu_1541_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_34_fu_1547_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_36_fu_1572_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_37_fu_1578_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_39_fu_1604_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_3_fu_1222_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln26_40_fu_1610_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_42_fu_1636_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_43_fu_1642_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_45_fu_1667_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_46_fu_1673_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_48_fu_1698_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_49_fu_1704_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_4_fu_1229_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln26_51_fu_1729_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_52_fu_1735_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln26_54_fu_974_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln26_55_fu_992_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln26_56_fu_1006_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln26_57_fu_1026_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln26_58_fu_1040_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln26_6_fu_1256_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln26_7_fu_1262_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln26_9_fu_1288_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln26_fu_1188_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln34_1_fu_1092_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln34_2_fu_1112_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln34_3_fu_1126_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln34_4_fu_1140_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln34_fu_1080_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln8_fu_1060_p3      |  select  |      0|  0|   2|           1|           2|
    |w_sum_1_fu_1809_p3         |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    |xor_ln26_1_fu_932_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln26_2_fu_1000_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln26_3_fu_1014_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln26_4_fu_1100_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln26_fu_922_p2         |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1937|         138|        1822|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter21  |   9|          2|    1|          2|
    |c_0_reg_705               |   9|          2|    2|          4|
    |f_0_reg_716               |   9|          2|    2|          4|
    |indvar_flatten23_reg_672  |   9|          2|    4|          8|
    |indvar_flatten_reg_694    |   9|          2|    4|          8|
    |r_0_reg_683               |   9|          2|    2|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  84|         18|   17|         36|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |c_0_reg_705                               |   2|   0|    2|          0|
    |f_0_reg_716                               |   2|   0|    2|          0|
    |icmp_ln8_reg_1981                         |   1|   0|    1|          0|
    |indvar_flatten23_reg_672                  |   4|   0|    4|          0|
    |indvar_flatten_reg_694                    |   4|   0|    4|          0|
    |input_0_1_load_1_reg_2145                 |  32|   0|   32|          0|
    |input_0_1_load_1_reg_2145_pp0_iter3_reg   |  32|   0|   32|          0|
    |input_0_1_load_reg_2113                   |  32|   0|   32|          0|
    |input_0_1_load_reg_2113_pp0_iter2_reg     |  32|   0|   32|          0|
    |input_0_2_load_1_reg_2214                 |  32|   0|   32|          0|
    |input_0_2_load_1_reg_2214_pp0_iter5_reg   |  32|   0|   32|          0|
    |input_0_2_load_reg_2182                   |  32|   0|   32|          0|
    |input_0_2_load_reg_2182_pp0_iter4_reg     |  32|   0|   32|          0|
    |input_1_0_load_1_reg_2150                 |  32|   0|   32|          0|
    |input_1_0_load_reg_2118                   |  32|   0|   32|          0|
    |input_1_1_load_1_reg_2155                 |  32|   0|   32|          0|
    |input_1_1_load_reg_2123                   |  32|   0|   32|          0|
    |input_1_2_load_1_reg_2219                 |  32|   0|   32|          0|
    |input_1_2_load_reg_2187                   |  32|   0|   32|          0|
    |input_1_3_load_1_reg_2271                 |  32|   0|   32|          0|
    |input_1_3_load_reg_2246                   |  32|   0|   32|          0|
    |input_2_0_load_1_reg_2328                 |  32|   0|   32|          0|
    |input_2_0_load_reg_2296                   |  32|   0|   32|          0|
    |input_2_1_load_1_reg_2333                 |  32|   0|   32|          0|
    |input_2_1_load_reg_2301                   |  32|   0|   32|          0|
    |input_2_2_load_1_reg_2387                 |  32|   0|   32|          0|
    |input_2_2_load_reg_2360                   |  32|   0|   32|          0|
    |input_2_3_load_1_reg_2439                 |  32|   0|   32|          0|
    |input_2_3_load_reg_2414                   |  32|   0|   32|          0|
    |input_3_1_load_1_reg_2489                 |  32|   0|   32|          0|
    |input_3_1_load_1_reg_2489_pp0_iter15_reg  |  32|   0|   32|          0|
    |input_3_1_load_reg_2464                   |  32|   0|   32|          0|
    |input_3_1_load_reg_2464_pp0_iter14_reg    |  32|   0|   32|          0|
    |input_3_2_load_1_reg_2539                 |  32|   0|   32|          0|
    |input_3_2_load_1_reg_2539_pp0_iter17_reg  |  32|   0|   32|          0|
    |input_3_2_load_reg_2514                   |  32|   0|   32|          0|
    |input_3_2_load_reg_2514_pp0_iter16_reg    |  32|   0|   32|          0|
    |r_0_reg_683                               |   2|   0|    2|          0|
    |select_ln26_55_reg_1990                   |   1|   0|    1|          0|
    |select_ln34_1_reg_2023                    |   1|   0|    1|          0|
    |select_ln34_2_reg_2027                    |   1|   0|    1|          0|
    |select_ln34_3_reg_2049                    |   1|   0|    1|          0|
    |select_ln34_4_reg_2071                    |   1|   0|    1|          0|
    |select_ln34_reg_1999                      |   2|   0|    2|          0|
    |icmp_ln8_reg_1981                         |  64|  32|    1|          0|
    |input_1_0_load_1_reg_2150                 |  64|  32|   32|          0|
    |input_1_0_load_reg_2118                   |  64|  32|   32|          0|
    |input_1_1_load_1_reg_2155                 |  64|  32|   32|          0|
    |input_1_1_load_reg_2123                   |  64|  32|   32|          0|
    |input_1_2_load_1_reg_2219                 |  64|  32|   32|          0|
    |input_1_2_load_reg_2187                   |  64|  32|   32|          0|
    |input_1_3_load_1_reg_2271                 |  64|  32|   32|          0|
    |input_1_3_load_reg_2246                   |  64|  32|   32|          0|
    |input_2_0_load_1_reg_2328                 |  64|  32|   32|          0|
    |input_2_0_load_reg_2296                   |  64|  32|   32|          0|
    |input_2_1_load_1_reg_2333                 |  64|  32|   32|          0|
    |input_2_1_load_reg_2301                   |  64|  32|   32|          0|
    |input_2_2_load_1_reg_2387                 |  64|  32|   32|          0|
    |input_2_2_load_reg_2360                   |  64|  32|   32|          0|
    |input_2_3_load_1_reg_2439                 |  64|  32|   32|          0|
    |input_2_3_load_reg_2414                   |  64|  32|   32|          0|
    |select_ln26_55_reg_1990                   |  64|  32|    1|          0|
    |select_ln34_1_reg_2023                    |  64|  32|    1|          0|
    |select_ln34_2_reg_2027                    |  64|  32|    1|          0|
    |select_ln34_3_reg_2049                    |  64|  32|    1|          0|
    |select_ln34_4_reg_2071                    |  64|  32|    1|          0|
    |select_ln34_reg_1999                      |  64|  32|    2|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |2543| 736| 1591|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done                | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_0_address0     | out |    1|  ap_memory |   input_0_0  |     array    |
|input_0_0_ce0          | out |    1|  ap_memory |   input_0_0  |     array    |
|input_0_0_q0           |  in |   32|  ap_memory |   input_0_0  |     array    |
|input_0_0_address1     | out |    1|  ap_memory |   input_0_0  |     array    |
|input_0_0_ce1          | out |    1|  ap_memory |   input_0_0  |     array    |
|input_0_0_q1           |  in |   32|  ap_memory |   input_0_0  |     array    |
|input_0_1_address0     | out |    1|  ap_memory |   input_0_1  |     array    |
|input_0_1_ce0          | out |    1|  ap_memory |   input_0_1  |     array    |
|input_0_1_q0           |  in |   32|  ap_memory |   input_0_1  |     array    |
|input_0_1_address1     | out |    1|  ap_memory |   input_0_1  |     array    |
|input_0_1_ce1          | out |    1|  ap_memory |   input_0_1  |     array    |
|input_0_1_q1           |  in |   32|  ap_memory |   input_0_1  |     array    |
|input_0_2_address0     | out |    1|  ap_memory |   input_0_2  |     array    |
|input_0_2_ce0          | out |    1|  ap_memory |   input_0_2  |     array    |
|input_0_2_q0           |  in |   32|  ap_memory |   input_0_2  |     array    |
|input_0_2_address1     | out |    1|  ap_memory |   input_0_2  |     array    |
|input_0_2_ce1          | out |    1|  ap_memory |   input_0_2  |     array    |
|input_0_2_q1           |  in |   32|  ap_memory |   input_0_2  |     array    |
|input_0_3_address0     | out |    1|  ap_memory |   input_0_3  |     array    |
|input_0_3_ce0          | out |    1|  ap_memory |   input_0_3  |     array    |
|input_0_3_q0           |  in |   32|  ap_memory |   input_0_3  |     array    |
|input_0_3_address1     | out |    1|  ap_memory |   input_0_3  |     array    |
|input_0_3_ce1          | out |    1|  ap_memory |   input_0_3  |     array    |
|input_0_3_q1           |  in |   32|  ap_memory |   input_0_3  |     array    |
|input_1_0_address0     | out |    1|  ap_memory |   input_1_0  |     array    |
|input_1_0_ce0          | out |    1|  ap_memory |   input_1_0  |     array    |
|input_1_0_q0           |  in |   32|  ap_memory |   input_1_0  |     array    |
|input_1_0_address1     | out |    1|  ap_memory |   input_1_0  |     array    |
|input_1_0_ce1          | out |    1|  ap_memory |   input_1_0  |     array    |
|input_1_0_q1           |  in |   32|  ap_memory |   input_1_0  |     array    |
|input_1_1_address0     | out |    1|  ap_memory |   input_1_1  |     array    |
|input_1_1_ce0          | out |    1|  ap_memory |   input_1_1  |     array    |
|input_1_1_q0           |  in |   32|  ap_memory |   input_1_1  |     array    |
|input_1_1_address1     | out |    1|  ap_memory |   input_1_1  |     array    |
|input_1_1_ce1          | out |    1|  ap_memory |   input_1_1  |     array    |
|input_1_1_q1           |  in |   32|  ap_memory |   input_1_1  |     array    |
|input_1_2_address0     | out |    1|  ap_memory |   input_1_2  |     array    |
|input_1_2_ce0          | out |    1|  ap_memory |   input_1_2  |     array    |
|input_1_2_q0           |  in |   32|  ap_memory |   input_1_2  |     array    |
|input_1_2_address1     | out |    1|  ap_memory |   input_1_2  |     array    |
|input_1_2_ce1          | out |    1|  ap_memory |   input_1_2  |     array    |
|input_1_2_q1           |  in |   32|  ap_memory |   input_1_2  |     array    |
|input_1_3_address0     | out |    1|  ap_memory |   input_1_3  |     array    |
|input_1_3_ce0          | out |    1|  ap_memory |   input_1_3  |     array    |
|input_1_3_q0           |  in |   32|  ap_memory |   input_1_3  |     array    |
|input_1_3_address1     | out |    1|  ap_memory |   input_1_3  |     array    |
|input_1_3_ce1          | out |    1|  ap_memory |   input_1_3  |     array    |
|input_1_3_q1           |  in |   32|  ap_memory |   input_1_3  |     array    |
|input_2_0_address0     | out |    1|  ap_memory |   input_2_0  |     array    |
|input_2_0_ce0          | out |    1|  ap_memory |   input_2_0  |     array    |
|input_2_0_q0           |  in |   32|  ap_memory |   input_2_0  |     array    |
|input_2_0_address1     | out |    1|  ap_memory |   input_2_0  |     array    |
|input_2_0_ce1          | out |    1|  ap_memory |   input_2_0  |     array    |
|input_2_0_q1           |  in |   32|  ap_memory |   input_2_0  |     array    |
|input_2_1_address0     | out |    1|  ap_memory |   input_2_1  |     array    |
|input_2_1_ce0          | out |    1|  ap_memory |   input_2_1  |     array    |
|input_2_1_q0           |  in |   32|  ap_memory |   input_2_1  |     array    |
|input_2_1_address1     | out |    1|  ap_memory |   input_2_1  |     array    |
|input_2_1_ce1          | out |    1|  ap_memory |   input_2_1  |     array    |
|input_2_1_q1           |  in |   32|  ap_memory |   input_2_1  |     array    |
|input_2_2_address0     | out |    1|  ap_memory |   input_2_2  |     array    |
|input_2_2_ce0          | out |    1|  ap_memory |   input_2_2  |     array    |
|input_2_2_q0           |  in |   32|  ap_memory |   input_2_2  |     array    |
|input_2_2_address1     | out |    1|  ap_memory |   input_2_2  |     array    |
|input_2_2_ce1          | out |    1|  ap_memory |   input_2_2  |     array    |
|input_2_2_q1           |  in |   32|  ap_memory |   input_2_2  |     array    |
|input_2_3_address0     | out |    1|  ap_memory |   input_2_3  |     array    |
|input_2_3_ce0          | out |    1|  ap_memory |   input_2_3  |     array    |
|input_2_3_q0           |  in |   32|  ap_memory |   input_2_3  |     array    |
|input_2_3_address1     | out |    1|  ap_memory |   input_2_3  |     array    |
|input_2_3_ce1          | out |    1|  ap_memory |   input_2_3  |     array    |
|input_2_3_q1           |  in |   32|  ap_memory |   input_2_3  |     array    |
|input_3_0_address0     | out |    1|  ap_memory |   input_3_0  |     array    |
|input_3_0_ce0          | out |    1|  ap_memory |   input_3_0  |     array    |
|input_3_0_q0           |  in |   32|  ap_memory |   input_3_0  |     array    |
|input_3_0_address1     | out |    1|  ap_memory |   input_3_0  |     array    |
|input_3_0_ce1          | out |    1|  ap_memory |   input_3_0  |     array    |
|input_3_0_q1           |  in |   32|  ap_memory |   input_3_0  |     array    |
|input_3_1_address0     | out |    1|  ap_memory |   input_3_1  |     array    |
|input_3_1_ce0          | out |    1|  ap_memory |   input_3_1  |     array    |
|input_3_1_q0           |  in |   32|  ap_memory |   input_3_1  |     array    |
|input_3_1_address1     | out |    1|  ap_memory |   input_3_1  |     array    |
|input_3_1_ce1          | out |    1|  ap_memory |   input_3_1  |     array    |
|input_3_1_q1           |  in |   32|  ap_memory |   input_3_1  |     array    |
|input_3_2_address0     | out |    1|  ap_memory |   input_3_2  |     array    |
|input_3_2_ce0          | out |    1|  ap_memory |   input_3_2  |     array    |
|input_3_2_q0           |  in |   32|  ap_memory |   input_3_2  |     array    |
|input_3_2_address1     | out |    1|  ap_memory |   input_3_2  |     array    |
|input_3_2_ce1          | out |    1|  ap_memory |   input_3_2  |     array    |
|input_3_2_q1           |  in |   32|  ap_memory |   input_3_2  |     array    |
|input_3_3_address0     | out |    1|  ap_memory |   input_3_3  |     array    |
|input_3_3_ce0          | out |    1|  ap_memory |   input_3_3  |     array    |
|input_3_3_q0           |  in |   32|  ap_memory |   input_3_3  |     array    |
|input_3_3_address1     | out |    1|  ap_memory |   input_3_3  |     array    |
|input_3_3_ce1          | out |    1|  ap_memory |   input_3_3  |     array    |
|input_3_3_q1           |  in |   32|  ap_memory |   input_3_3  |     array    |
|conv_out_0_0_address0  | out |    2|  ap_memory | conv_out_0_0 |     array    |
|conv_out_0_0_ce0       | out |    1|  ap_memory | conv_out_0_0 |     array    |
|conv_out_0_0_we0       | out |    1|  ap_memory | conv_out_0_0 |     array    |
|conv_out_0_0_d0        | out |   32|  ap_memory | conv_out_0_0 |     array    |
|conv_out_0_1_address0  | out |    2|  ap_memory | conv_out_0_1 |     array    |
|conv_out_0_1_ce0       | out |    1|  ap_memory | conv_out_0_1 |     array    |
|conv_out_0_1_we0       | out |    1|  ap_memory | conv_out_0_1 |     array    |
|conv_out_0_1_d0        | out |   32|  ap_memory | conv_out_0_1 |     array    |
|conv_out_1_0_address0  | out |    2|  ap_memory | conv_out_1_0 |     array    |
|conv_out_1_0_ce0       | out |    1|  ap_memory | conv_out_1_0 |     array    |
|conv_out_1_0_we0       | out |    1|  ap_memory | conv_out_1_0 |     array    |
|conv_out_1_0_d0        | out |   32|  ap_memory | conv_out_1_0 |     array    |
|conv_out_1_1_address0  | out |    2|  ap_memory | conv_out_1_1 |     array    |
|conv_out_1_1_ce0       | out |    1|  ap_memory | conv_out_1_1 |     array    |
|conv_out_1_1_we0       | out |    1|  ap_memory | conv_out_1_1 |     array    |
|conv_out_1_1_d0        | out |   32|  ap_memory | conv_out_1_1 |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

