$date
	Fri Oct 30 16:29:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Ejercicio_2 $end
$var wire 1 ! QT $end
$var reg 1 " Clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module U4 $end
$var wire 1 " CLK $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var wire 1 ! Q $end
$scope module O5 $end
$var wire 1 " CLK $end
$var wire 1 % D $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
0"
x!
$end
#1
1"
#2
0"
#3
1%
0!
1"
0#
1$
#4
0"
1#
0$
#5
0%
1!
1"
#6
0"
#7
1%
0!
1"
#8
0"
#9
0%
1!
1"
#10
0"
#11
1%
0!
1"
#12
0"
#13
0%
1!
1"
#14
0"
#15
1%
0!
1"
