
adc_matrix.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043d4  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  0800448c  0800448c  0001448c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004584  08004584  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08004584  08004584  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004584  08004584  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004584  08004584  00014584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004588  08004588  00014588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800458c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  20000070  080045fc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000388  080045fc  00020388  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d70f  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000203f  00000000  00000000  0002d7a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a98  00000000  00000000  0002f7e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009c0  00000000  00000000  00030280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d13  00000000  00000000  00030c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000da0a  00000000  00000000  00047953  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008efc1  00000000  00000000  0005535d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e431e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002890  00000000  00000000  000e4370  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000070 	.word	0x20000070
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08004474 	.word	0x08004474

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000074 	.word	0x20000074
 80000fc:	08004474 	.word	0x08004474

08000100 <__gnu_thumb1_case_shi>:
 8000100:	b403      	push	{r0, r1}
 8000102:	4671      	mov	r1, lr
 8000104:	0849      	lsrs	r1, r1, #1
 8000106:	0040      	lsls	r0, r0, #1
 8000108:	0049      	lsls	r1, r1, #1
 800010a:	5e09      	ldrsh	r1, [r1, r0]
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	448e      	add	lr, r1
 8000110:	bc03      	pop	{r0, r1}
 8000112:	4770      	bx	lr

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	; 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f8f0 	bl	80003fc <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__divsi3>:
 8000228:	4603      	mov	r3, r0
 800022a:	430b      	orrs	r3, r1
 800022c:	d47f      	bmi.n	800032e <__divsi3+0x106>
 800022e:	2200      	movs	r2, #0
 8000230:	0843      	lsrs	r3, r0, #1
 8000232:	428b      	cmp	r3, r1
 8000234:	d374      	bcc.n	8000320 <__divsi3+0xf8>
 8000236:	0903      	lsrs	r3, r0, #4
 8000238:	428b      	cmp	r3, r1
 800023a:	d35f      	bcc.n	80002fc <__divsi3+0xd4>
 800023c:	0a03      	lsrs	r3, r0, #8
 800023e:	428b      	cmp	r3, r1
 8000240:	d344      	bcc.n	80002cc <__divsi3+0xa4>
 8000242:	0b03      	lsrs	r3, r0, #12
 8000244:	428b      	cmp	r3, r1
 8000246:	d328      	bcc.n	800029a <__divsi3+0x72>
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d30d      	bcc.n	800026a <__divsi3+0x42>
 800024e:	22ff      	movs	r2, #255	; 0xff
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	ba12      	rev	r2, r2
 8000254:	0c03      	lsrs	r3, r0, #16
 8000256:	428b      	cmp	r3, r1
 8000258:	d302      	bcc.n	8000260 <__divsi3+0x38>
 800025a:	1212      	asrs	r2, r2, #8
 800025c:	0209      	lsls	r1, r1, #8
 800025e:	d065      	beq.n	800032c <__divsi3+0x104>
 8000260:	0b03      	lsrs	r3, r0, #12
 8000262:	428b      	cmp	r3, r1
 8000264:	d319      	bcc.n	800029a <__divsi3+0x72>
 8000266:	e000      	b.n	800026a <__divsi3+0x42>
 8000268:	0a09      	lsrs	r1, r1, #8
 800026a:	0bc3      	lsrs	r3, r0, #15
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x4c>
 8000270:	03cb      	lsls	r3, r1, #15
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b83      	lsrs	r3, r0, #14
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x58>
 800027c:	038b      	lsls	r3, r1, #14
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b43      	lsrs	r3, r0, #13
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x64>
 8000288:	034b      	lsls	r3, r1, #13
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b03      	lsrs	r3, r0, #12
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x70>
 8000294:	030b      	lsls	r3, r1, #12
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0ac3      	lsrs	r3, r0, #11
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x7c>
 80002a0:	02cb      	lsls	r3, r1, #11
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a83      	lsrs	r3, r0, #10
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x88>
 80002ac:	028b      	lsls	r3, r1, #10
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a43      	lsrs	r3, r0, #9
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x94>
 80002b8:	024b      	lsls	r3, r1, #9
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a03      	lsrs	r3, r0, #8
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0xa0>
 80002c4:	020b      	lsls	r3, r1, #8
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	d2cd      	bcs.n	8000268 <__divsi3+0x40>
 80002cc:	09c3      	lsrs	r3, r0, #7
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xae>
 80002d2:	01cb      	lsls	r3, r1, #7
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0983      	lsrs	r3, r0, #6
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xba>
 80002de:	018b      	lsls	r3, r1, #6
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0943      	lsrs	r3, r0, #5
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xc6>
 80002ea:	014b      	lsls	r3, r1, #5
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0903      	lsrs	r3, r0, #4
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xd2>
 80002f6:	010b      	lsls	r3, r1, #4
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	08c3      	lsrs	r3, r0, #3
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xde>
 8000302:	00cb      	lsls	r3, r1, #3
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0883      	lsrs	r3, r0, #2
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xea>
 800030e:	008b      	lsls	r3, r1, #2
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0843      	lsrs	r3, r0, #1
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xf6>
 800031a:	004b      	lsls	r3, r1, #1
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	1a41      	subs	r1, r0, r1
 8000322:	d200      	bcs.n	8000326 <__divsi3+0xfe>
 8000324:	4601      	mov	r1, r0
 8000326:	4152      	adcs	r2, r2
 8000328:	4610      	mov	r0, r2
 800032a:	4770      	bx	lr
 800032c:	e05d      	b.n	80003ea <__divsi3+0x1c2>
 800032e:	0fca      	lsrs	r2, r1, #31
 8000330:	d000      	beq.n	8000334 <__divsi3+0x10c>
 8000332:	4249      	negs	r1, r1
 8000334:	1003      	asrs	r3, r0, #32
 8000336:	d300      	bcc.n	800033a <__divsi3+0x112>
 8000338:	4240      	negs	r0, r0
 800033a:	4053      	eors	r3, r2
 800033c:	2200      	movs	r2, #0
 800033e:	469c      	mov	ip, r3
 8000340:	0903      	lsrs	r3, r0, #4
 8000342:	428b      	cmp	r3, r1
 8000344:	d32d      	bcc.n	80003a2 <__divsi3+0x17a>
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d312      	bcc.n	8000372 <__divsi3+0x14a>
 800034c:	22fc      	movs	r2, #252	; 0xfc
 800034e:	0189      	lsls	r1, r1, #6
 8000350:	ba12      	rev	r2, r2
 8000352:	0a03      	lsrs	r3, r0, #8
 8000354:	428b      	cmp	r3, r1
 8000356:	d30c      	bcc.n	8000372 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	1192      	asrs	r2, r2, #6
 800035c:	428b      	cmp	r3, r1
 800035e:	d308      	bcc.n	8000372 <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d304      	bcc.n	8000372 <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	d03a      	beq.n	80003e2 <__divsi3+0x1ba>
 800036c:	1192      	asrs	r2, r2, #6
 800036e:	e000      	b.n	8000372 <__divsi3+0x14a>
 8000370:	0989      	lsrs	r1, r1, #6
 8000372:	09c3      	lsrs	r3, r0, #7
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x154>
 8000378:	01cb      	lsls	r3, r1, #7
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0983      	lsrs	r3, r0, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x160>
 8000384:	018b      	lsls	r3, r1, #6
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0943      	lsrs	r3, r0, #5
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x16c>
 8000390:	014b      	lsls	r3, r1, #5
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0903      	lsrs	r3, r0, #4
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x178>
 800039c:	010b      	lsls	r3, r1, #4
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	08c3      	lsrs	r3, r0, #3
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x184>
 80003a8:	00cb      	lsls	r3, r1, #3
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0883      	lsrs	r3, r0, #2
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x190>
 80003b4:	008b      	lsls	r3, r1, #2
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	d2d9      	bcs.n	8000370 <__divsi3+0x148>
 80003bc:	0843      	lsrs	r3, r0, #1
 80003be:	428b      	cmp	r3, r1
 80003c0:	d301      	bcc.n	80003c6 <__divsi3+0x19e>
 80003c2:	004b      	lsls	r3, r1, #1
 80003c4:	1ac0      	subs	r0, r0, r3
 80003c6:	4152      	adcs	r2, r2
 80003c8:	1a41      	subs	r1, r0, r1
 80003ca:	d200      	bcs.n	80003ce <__divsi3+0x1a6>
 80003cc:	4601      	mov	r1, r0
 80003ce:	4663      	mov	r3, ip
 80003d0:	4152      	adcs	r2, r2
 80003d2:	105b      	asrs	r3, r3, #1
 80003d4:	4610      	mov	r0, r2
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x1b4>
 80003d8:	4240      	negs	r0, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d500      	bpl.n	80003e0 <__divsi3+0x1b8>
 80003de:	4249      	negs	r1, r1
 80003e0:	4770      	bx	lr
 80003e2:	4663      	mov	r3, ip
 80003e4:	105b      	asrs	r3, r3, #1
 80003e6:	d300      	bcc.n	80003ea <__divsi3+0x1c2>
 80003e8:	4240      	negs	r0, r0
 80003ea:	b501      	push	{r0, lr}
 80003ec:	2000      	movs	r0, #0
 80003ee:	f000 f805 	bl	80003fc <__aeabi_idiv0>
 80003f2:	bd02      	pop	{r1, pc}

080003f4 <__aeabi_idivmod>:
 80003f4:	2900      	cmp	r1, #0
 80003f6:	d0f8      	beq.n	80003ea <__divsi3+0x1c2>
 80003f8:	e716      	b.n	8000228 <__divsi3>
 80003fa:	4770      	bx	lr

080003fc <__aeabi_idiv0>:
 80003fc:	4770      	bx	lr
 80003fe:	46c0      	nop			; (mov r8, r8)

08000400 <convert>:
//----------------------------------------------

//----------------------------------------------

void convert (int column,int row)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
 8000408:	6039      	str	r1, [r7, #0]

//	select_adc_channel(column);
	HAL_ADC_Start(&hadc1);
 800040a:	4b0f      	ldr	r3, [pc, #60]	; (8000448 <convert+0x48>)
 800040c:	0018      	movs	r0, r3
 800040e:	f001 f919 	bl	8001644 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000412:	2301      	movs	r3, #1
 8000414:	425a      	negs	r2, r3
 8000416:	4b0c      	ldr	r3, [pc, #48]	; (8000448 <convert+0x48>)
 8000418:	0011      	movs	r1, r2
 800041a:	0018      	movs	r0, r3
 800041c:	f001 f960 	bl	80016e0 <HAL_ADC_PollForConversion>
	raw_temp[column+SCOLUMNS*row] = HAL_ADC_GetValue(&hadc1);
 8000420:	4b09      	ldr	r3, [pc, #36]	; (8000448 <convert+0x48>)
 8000422:	0018      	movs	r0, r3
 8000424:	f001 f9f0 	bl	8001808 <HAL_ADC_GetValue>
 8000428:	0001      	movs	r1, r0
 800042a:	683a      	ldr	r2, [r7, #0]
 800042c:	0013      	movs	r3, r2
 800042e:	009b      	lsls	r3, r3, #2
 8000430:	189a      	adds	r2, r3, r2
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	18d2      	adds	r2, r2, r3
 8000436:	b289      	uxth	r1, r1
 8000438:	4b04      	ldr	r3, [pc, #16]	; (800044c <convert+0x4c>)
 800043a:	0052      	lsls	r2, r2, #1
 800043c:	52d1      	strh	r1, [r2, r3]
//	HAL_ADC_Stop(&hadc1);
}
 800043e:	46c0      	nop			; (mov r8, r8)
 8000440:	46bd      	mov	sp, r7
 8000442:	b002      	add	sp, #8
 8000444:	bd80      	pop	{r7, pc}
 8000446:	46c0      	nop			; (mov r8, r8)
 8000448:	2000008c 	.word	0x2000008c
 800044c:	2000023c 	.word	0x2000023c

08000450 <scan_columns>:

void scan_columns(int row)
	{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
		HAL_GPIO_WritePin(COL0_GPIO_Port,COL0_Pin, GPIO_PIN_SET);
 8000458:	2380      	movs	r3, #128	; 0x80
 800045a:	009b      	lsls	r3, r3, #2
 800045c:	483c      	ldr	r0, [pc, #240]	; (8000550 <scan_columns+0x100>)
 800045e:	2201      	movs	r2, #1
 8000460:	0019      	movs	r1, r3
 8000462:	f001 ff27 	bl	80022b4 <HAL_GPIO_WritePin>
		HAL_Delay(5);
 8000466:	2005      	movs	r0, #5
 8000468:	f000 fdea 	bl	8001040 <HAL_Delay>
		convert(0,row);
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	0019      	movs	r1, r3
 8000470:	2000      	movs	r0, #0
 8000472:	f7ff ffc5 	bl	8000400 <convert>
		HAL_GPIO_WritePin(COL0_GPIO_Port,COL0_Pin, GPIO_PIN_RESET);
 8000476:	2380      	movs	r3, #128	; 0x80
 8000478:	009b      	lsls	r3, r3, #2
 800047a:	4835      	ldr	r0, [pc, #212]	; (8000550 <scan_columns+0x100>)
 800047c:	2200      	movs	r2, #0
 800047e:	0019      	movs	r1, r3
 8000480:	f001 ff18 	bl	80022b4 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000484:	2001      	movs	r0, #1
 8000486:	f000 fddb 	bl	8001040 <HAL_Delay>

		HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_SET);
 800048a:	2380      	movs	r3, #128	; 0x80
 800048c:	005b      	lsls	r3, r3, #1
 800048e:	4830      	ldr	r0, [pc, #192]	; (8000550 <scan_columns+0x100>)
 8000490:	2201      	movs	r2, #1
 8000492:	0019      	movs	r1, r3
 8000494:	f001 ff0e 	bl	80022b4 <HAL_GPIO_WritePin>
		HAL_Delay(5);
 8000498:	2005      	movs	r0, #5
 800049a:	f000 fdd1 	bl	8001040 <HAL_Delay>
		convert(1,row);
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	0019      	movs	r1, r3
 80004a2:	2001      	movs	r0, #1
 80004a4:	f7ff ffac 	bl	8000400 <convert>
		HAL_GPIO_WritePin(COL1_GPIO_Port,COL1_Pin, GPIO_PIN_RESET);
 80004a8:	2380      	movs	r3, #128	; 0x80
 80004aa:	005b      	lsls	r3, r3, #1
 80004ac:	4828      	ldr	r0, [pc, #160]	; (8000550 <scan_columns+0x100>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	0019      	movs	r1, r3
 80004b2:	f001 feff 	bl	80022b4 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80004b6:	2001      	movs	r0, #1
 80004b8:	f000 fdc2 	bl	8001040 <HAL_Delay>

		HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_SET);
 80004bc:	4b24      	ldr	r3, [pc, #144]	; (8000550 <scan_columns+0x100>)
 80004be:	2201      	movs	r2, #1
 80004c0:	2180      	movs	r1, #128	; 0x80
 80004c2:	0018      	movs	r0, r3
 80004c4:	f001 fef6 	bl	80022b4 <HAL_GPIO_WritePin>
		HAL_Delay(5);
 80004c8:	2005      	movs	r0, #5
 80004ca:	f000 fdb9 	bl	8001040 <HAL_Delay>
		convert(2,row);
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	0019      	movs	r1, r3
 80004d2:	2002      	movs	r0, #2
 80004d4:	f7ff ff94 	bl	8000400 <convert>
		HAL_GPIO_WritePin(COL2_GPIO_Port,COL2_Pin, GPIO_PIN_RESET);
 80004d8:	4b1d      	ldr	r3, [pc, #116]	; (8000550 <scan_columns+0x100>)
 80004da:	2200      	movs	r2, #0
 80004dc:	2180      	movs	r1, #128	; 0x80
 80004de:	0018      	movs	r0, r3
 80004e0:	f001 fee8 	bl	80022b4 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80004e4:	2001      	movs	r0, #1
 80004e6:	f000 fdab 	bl	8001040 <HAL_Delay>

		HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_SET);
 80004ea:	4b19      	ldr	r3, [pc, #100]	; (8000550 <scan_columns+0x100>)
 80004ec:	2201      	movs	r2, #1
 80004ee:	2140      	movs	r1, #64	; 0x40
 80004f0:	0018      	movs	r0, r3
 80004f2:	f001 fedf 	bl	80022b4 <HAL_GPIO_WritePin>
		HAL_Delay(5);
 80004f6:	2005      	movs	r0, #5
 80004f8:	f000 fda2 	bl	8001040 <HAL_Delay>
		convert(3,row);
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	0019      	movs	r1, r3
 8000500:	2003      	movs	r0, #3
 8000502:	f7ff ff7d 	bl	8000400 <convert>
		HAL_GPIO_WritePin(COL3_GPIO_Port,COL3_Pin, GPIO_PIN_RESET);
 8000506:	4b12      	ldr	r3, [pc, #72]	; (8000550 <scan_columns+0x100>)
 8000508:	2200      	movs	r2, #0
 800050a:	2140      	movs	r1, #64	; 0x40
 800050c:	0018      	movs	r0, r3
 800050e:	f001 fed1 	bl	80022b4 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000512:	2001      	movs	r0, #1
 8000514:	f000 fd94 	bl	8001040 <HAL_Delay>

		HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_SET);
 8000518:	4b0d      	ldr	r3, [pc, #52]	; (8000550 <scan_columns+0x100>)
 800051a:	2201      	movs	r2, #1
 800051c:	2120      	movs	r1, #32
 800051e:	0018      	movs	r0, r3
 8000520:	f001 fec8 	bl	80022b4 <HAL_GPIO_WritePin>
		HAL_Delay(5);
 8000524:	2005      	movs	r0, #5
 8000526:	f000 fd8b 	bl	8001040 <HAL_Delay>
		convert(4,row);
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	0019      	movs	r1, r3
 800052e:	2004      	movs	r0, #4
 8000530:	f7ff ff66 	bl	8000400 <convert>
		HAL_GPIO_WritePin(COL4_GPIO_Port,COL4_Pin, GPIO_PIN_RESET);
 8000534:	4b06      	ldr	r3, [pc, #24]	; (8000550 <scan_columns+0x100>)
 8000536:	2200      	movs	r2, #0
 8000538:	2120      	movs	r1, #32
 800053a:	0018      	movs	r0, r3
 800053c:	f001 feba 	bl	80022b4 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8000540:	2001      	movs	r0, #1
 8000542:	f000 fd7d 	bl	8001040 <HAL_Delay>

	}
 8000546:	46c0      	nop			; (mov r8, r8)
 8000548:	46bd      	mov	sp, r7
 800054a:	b002      	add	sp, #8
 800054c:	bd80      	pop	{r7, pc}
 800054e:	46c0      	nop			; (mov r8, r8)
 8000550:	50000400 	.word	0x50000400

08000554 <scan_rows>:


void scan_rows()
		{
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
			HAL_GPIO_WritePin(R0_GPIO_Port,R0_Pin, GPIO_PIN_RESET);
 8000558:	23a0      	movs	r3, #160	; 0xa0
 800055a:	05db      	lsls	r3, r3, #23
 800055c:	2200      	movs	r2, #0
 800055e:	2180      	movs	r1, #128	; 0x80
 8000560:	0018      	movs	r0, r3
 8000562:	f001 fea7 	bl	80022b4 <HAL_GPIO_WritePin>
			scan_columns(0);
 8000566:	2000      	movs	r0, #0
 8000568:	f7ff ff72 	bl	8000450 <scan_columns>
			HAL_GPIO_WritePin(R0_GPIO_Port,R0_Pin, GPIO_PIN_SET);
 800056c:	23a0      	movs	r3, #160	; 0xa0
 800056e:	05db      	lsls	r3, r3, #23
 8000570:	2201      	movs	r2, #1
 8000572:	2180      	movs	r1, #128	; 0x80
 8000574:	0018      	movs	r0, r3
 8000576:	f001 fe9d 	bl	80022b4 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(R1_GPIO_Port,R1_Pin, GPIO_PIN_RESET);
 800057a:	4b09      	ldr	r3, [pc, #36]	; (80005a0 <scan_rows+0x4c>)
 800057c:	2200      	movs	r2, #0
 800057e:	2101      	movs	r1, #1
 8000580:	0018      	movs	r0, r3
 8000582:	f001 fe97 	bl	80022b4 <HAL_GPIO_WritePin>
			scan_columns(1);
 8000586:	2001      	movs	r0, #1
 8000588:	f7ff ff62 	bl	8000450 <scan_columns>
			HAL_GPIO_WritePin(R1_GPIO_Port,R1_Pin, GPIO_PIN_SET);
 800058c:	4b04      	ldr	r3, [pc, #16]	; (80005a0 <scan_rows+0x4c>)
 800058e:	2201      	movs	r2, #1
 8000590:	2101      	movs	r1, #1
 8000592:	0018      	movs	r0, r3
 8000594:	f001 fe8e 	bl	80022b4 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(R4_GPIO_Port,R4_Pin, GPIO_PIN_RESET);
			scan_columns(4);
			HAL_GPIO_WritePin(R4_GPIO_Port,R4_Pin, GPIO_PIN_SET);
*/
		}
 8000598:	46c0      	nop			; (mov r8, r8)
 800059a:	46bd      	mov	sp, r7
 800059c:	bd80      	pop	{r7, pc}
 800059e:	46c0      	nop			; (mov r8, r8)
 80005a0:	50000400 	.word	0x50000400

080005a4 <read_all_sensors>:


void read_all_sensors(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, GPIO_PIN_SET);
 80005a8:	2380      	movs	r3, #128	; 0x80
 80005aa:	021b      	lsls	r3, r3, #8
 80005ac:	4808      	ldr	r0, [pc, #32]	; (80005d0 <read_all_sensors+0x2c>)
 80005ae:	2201      	movs	r2, #1
 80005b0:	0019      	movs	r1, r3
 80005b2:	f001 fe7f 	bl	80022b4 <HAL_GPIO_WritePin>
	scan_rows();
 80005b6:	f7ff ffcd 	bl	8000554 <scan_rows>
	HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, GPIO_PIN_RESET);
 80005ba:	2380      	movs	r3, #128	; 0x80
 80005bc:	021b      	lsls	r3, r3, #8
 80005be:	4804      	ldr	r0, [pc, #16]	; (80005d0 <read_all_sensors+0x2c>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	0019      	movs	r1, r3
 80005c4:	f001 fe76 	bl	80022b4 <HAL_GPIO_WritePin>
}
 80005c8:	46c0      	nop			; (mov r8, r8)
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	46c0      	nop			; (mov r8, r8)
 80005d0:	50000800 	.word	0x50000800

080005d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005d6:	46de      	mov	lr, fp
 80005d8:	4657      	mov	r7, sl
 80005da:	464e      	mov	r6, r9
 80005dc:	4645      	mov	r5, r8
 80005de:	b5e0      	push	{r5, r6, r7, lr}
 80005e0:	b08b      	sub	sp, #44	; 0x2c
 80005e2:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e4:	f000 fca6 	bl	8000f34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e8:	f000 f850 	bl	800068c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ec:	f000 fa04 	bl	80009f8 <MX_GPIO_Init>
  MX_ADC1_Init();
 80005f0:	f000 f8a6 	bl	8000740 <MX_ADC1_Init>
  MX_CRC_Init();
 80005f4:	f000 f958 	bl	80008a8 <MX_CRC_Init>
  MX_USART1_UART_Init();
 80005f8:	f000 f97a 	bl	80008f0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 80005fc:	f000 f9c6 	bl	800098c <MX_USART3_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	read_all_sensors();
 8000600:	f7ff ffd0 	bl	80005a4 <read_all_sensors>
	buf_size = sprintf (tx_buffer, "ADC %04d %04d %04d %04d %04d %04d %04d %04d %04d %04d \r\n", raw_temp[0],raw_temp[1],raw_temp[2],raw_temp[3],raw_temp[4],raw_temp[5],raw_temp[6],raw_temp[7],raw_temp[8],raw_temp[9]);
 8000604:	4b1d      	ldr	r3, [pc, #116]	; (800067c <main+0xa8>)
 8000606:	881b      	ldrh	r3, [r3, #0]
 8000608:	469a      	mov	sl, r3
 800060a:	4b1c      	ldr	r3, [pc, #112]	; (800067c <main+0xa8>)
 800060c:	885b      	ldrh	r3, [r3, #2]
 800060e:	469b      	mov	fp, r3
 8000610:	4b1a      	ldr	r3, [pc, #104]	; (800067c <main+0xa8>)
 8000612:	889b      	ldrh	r3, [r3, #4]
 8000614:	001a      	movs	r2, r3
 8000616:	4b19      	ldr	r3, [pc, #100]	; (800067c <main+0xa8>)
 8000618:	88db      	ldrh	r3, [r3, #6]
 800061a:	001c      	movs	r4, r3
 800061c:	4b17      	ldr	r3, [pc, #92]	; (800067c <main+0xa8>)
 800061e:	891b      	ldrh	r3, [r3, #8]
 8000620:	001d      	movs	r5, r3
 8000622:	4b16      	ldr	r3, [pc, #88]	; (800067c <main+0xa8>)
 8000624:	895b      	ldrh	r3, [r3, #10]
 8000626:	001e      	movs	r6, r3
 8000628:	4b14      	ldr	r3, [pc, #80]	; (800067c <main+0xa8>)
 800062a:	899b      	ldrh	r3, [r3, #12]
 800062c:	469c      	mov	ip, r3
 800062e:	4b13      	ldr	r3, [pc, #76]	; (800067c <main+0xa8>)
 8000630:	89db      	ldrh	r3, [r3, #14]
 8000632:	4698      	mov	r8, r3
 8000634:	4b11      	ldr	r3, [pc, #68]	; (800067c <main+0xa8>)
 8000636:	8a1b      	ldrh	r3, [r3, #16]
 8000638:	4699      	mov	r9, r3
 800063a:	4b10      	ldr	r3, [pc, #64]	; (800067c <main+0xa8>)
 800063c:	8a5b      	ldrh	r3, [r3, #18]
 800063e:	4910      	ldr	r1, [pc, #64]	; (8000680 <main+0xac>)
 8000640:	4810      	ldr	r0, [pc, #64]	; (8000684 <main+0xb0>)
 8000642:	9307      	str	r3, [sp, #28]
 8000644:	464b      	mov	r3, r9
 8000646:	9306      	str	r3, [sp, #24]
 8000648:	4643      	mov	r3, r8
 800064a:	9305      	str	r3, [sp, #20]
 800064c:	4663      	mov	r3, ip
 800064e:	9304      	str	r3, [sp, #16]
 8000650:	9603      	str	r6, [sp, #12]
 8000652:	9502      	str	r5, [sp, #8]
 8000654:	9401      	str	r4, [sp, #4]
 8000656:	9200      	str	r2, [sp, #0]
 8000658:	465b      	mov	r3, fp
 800065a:	4652      	mov	r2, sl
 800065c:	f003 faa0 	bl	8003ba0 <siprintf>
 8000660:	0003      	movs	r3, r0
 8000662:	607b      	str	r3, [r7, #4]
	HAL_UART_Transmit (&huart1, (uint8_t *)tx_buffer, buf_size, 10);
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	b29a      	uxth	r2, r3
 8000668:	4906      	ldr	r1, [pc, #24]	; (8000684 <main+0xb0>)
 800066a:	4807      	ldr	r0, [pc, #28]	; (8000688 <main+0xb4>)
 800066c:	230a      	movs	r3, #10
 800066e:	f002 fccf 	bl	8003010 <HAL_UART_Transmit>
	HAL_Delay(50);
 8000672:	2032      	movs	r0, #50	; 0x32
 8000674:	f000 fce4 	bl	8001040 <HAL_Delay>
	read_all_sensors();
 8000678:	e7c2      	b.n	8000600 <main+0x2c>
 800067a:	46c0      	nop			; (mov r8, r8)
 800067c:	2000023c 	.word	0x2000023c
 8000680:	0800448c 	.word	0x0800448c
 8000684:	20000270 	.word	0x20000270
 8000688:	20000114 	.word	0x20000114

0800068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800068c:	b590      	push	{r4, r7, lr}
 800068e:	b093      	sub	sp, #76	; 0x4c
 8000690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000692:	2414      	movs	r4, #20
 8000694:	193b      	adds	r3, r7, r4
 8000696:	0018      	movs	r0, r3
 8000698:	2334      	movs	r3, #52	; 0x34
 800069a:	001a      	movs	r2, r3
 800069c:	2100      	movs	r1, #0
 800069e:	f003 fa77 	bl	8003b90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a2:	1d3b      	adds	r3, r7, #4
 80006a4:	0018      	movs	r0, r3
 80006a6:	2310      	movs	r3, #16
 80006a8:	001a      	movs	r2, r3
 80006aa:	2100      	movs	r1, #0
 80006ac:	f003 fa70 	bl	8003b90 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b0:	2380      	movs	r3, #128	; 0x80
 80006b2:	009b      	lsls	r3, r3, #2
 80006b4:	0018      	movs	r0, r3
 80006b6:	f001 fe1b 	bl	80022f0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ba:	193b      	adds	r3, r7, r4
 80006bc:	2202      	movs	r2, #2
 80006be:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c0:	193b      	adds	r3, r7, r4
 80006c2:	2280      	movs	r2, #128	; 0x80
 80006c4:	0052      	lsls	r2, r2, #1
 80006c6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006c8:	0021      	movs	r1, r4
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	2200      	movs	r2, #0
 80006ce:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	2240      	movs	r2, #64	; 0x40
 80006d4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	2202      	movs	r2, #2
 80006da:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	2202      	movs	r2, #2
 80006e0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80006e2:	187b      	adds	r3, r7, r1
 80006e4:	2200      	movs	r2, #0
 80006e6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80006e8:	187b      	adds	r3, r7, r1
 80006ea:	2208      	movs	r2, #8
 80006ec:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV32;
 80006ee:	187b      	adds	r3, r7, r1
 80006f0:	22f8      	movs	r2, #248	; 0xf8
 80006f2:	0392      	lsls	r2, r2, #14
 80006f4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006f6:	187b      	adds	r3, r7, r1
 80006f8:	2280      	movs	r2, #128	; 0x80
 80006fa:	0592      	lsls	r2, r2, #22
 80006fc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	0018      	movs	r0, r3
 8000702:	f001 fe41 	bl	8002388 <HAL_RCC_OscConfig>
 8000706:	1e03      	subs	r3, r0, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800070a:	f000 fa47 	bl	8000b9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	2207      	movs	r2, #7
 8000712:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	2202      	movs	r2, #2
 8000718:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000720:	1d3b      	adds	r3, r7, #4
 8000722:	2200      	movs	r2, #0
 8000724:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000726:	1d3b      	adds	r3, r7, #4
 8000728:	2102      	movs	r1, #2
 800072a:	0018      	movs	r0, r3
 800072c:	f002 f93c 	bl	80029a8 <HAL_RCC_ClockConfig>
 8000730:	1e03      	subs	r3, r0, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000734:	f000 fa32 	bl	8000b9c <Error_Handler>
  }
}
 8000738:	46c0      	nop			; (mov r8, r8)
 800073a:	46bd      	mov	sp, r7
 800073c:	b013      	add	sp, #76	; 0x4c
 800073e:	bd90      	pop	{r4, r7, pc}

08000740 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	0018      	movs	r0, r3
 800074a:	230c      	movs	r3, #12
 800074c:	001a      	movs	r2, r3
 800074e:	2100      	movs	r1, #0
 8000750:	f003 fa1e 	bl	8003b90 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000754:	4b4e      	ldr	r3, [pc, #312]	; (8000890 <MX_ADC1_Init+0x150>)
 8000756:	4a4f      	ldr	r2, [pc, #316]	; (8000894 <MX_ADC1_Init+0x154>)
 8000758:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800075a:	4b4d      	ldr	r3, [pc, #308]	; (8000890 <MX_ADC1_Init+0x150>)
 800075c:	2280      	movs	r2, #128	; 0x80
 800075e:	0612      	lsls	r2, r2, #24
 8000760:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000762:	4b4b      	ldr	r3, [pc, #300]	; (8000890 <MX_ADC1_Init+0x150>)
 8000764:	2200      	movs	r2, #0
 8000766:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000768:	4b49      	ldr	r3, [pc, #292]	; (8000890 <MX_ADC1_Init+0x150>)
 800076a:	2200      	movs	r2, #0
 800076c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800076e:	4b48      	ldr	r3, [pc, #288]	; (8000890 <MX_ADC1_Init+0x150>)
 8000770:	2280      	movs	r2, #128	; 0x80
 8000772:	0392      	lsls	r2, r2, #14
 8000774:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000776:	4b46      	ldr	r3, [pc, #280]	; (8000890 <MX_ADC1_Init+0x150>)
 8000778:	2204      	movs	r2, #4
 800077a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800077c:	4b44      	ldr	r3, [pc, #272]	; (8000890 <MX_ADC1_Init+0x150>)
 800077e:	2200      	movs	r2, #0
 8000780:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000782:	4b43      	ldr	r3, [pc, #268]	; (8000890 <MX_ADC1_Init+0x150>)
 8000784:	2200      	movs	r2, #0
 8000786:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000788:	4b41      	ldr	r3, [pc, #260]	; (8000890 <MX_ADC1_Init+0x150>)
 800078a:	2200      	movs	r2, #0
 800078c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 5;
 800078e:	4b40      	ldr	r3, [pc, #256]	; (8000890 <MX_ADC1_Init+0x150>)
 8000790:	2205      	movs	r2, #5
 8000792:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8000794:	4b3e      	ldr	r3, [pc, #248]	; (8000890 <MX_ADC1_Init+0x150>)
 8000796:	2220      	movs	r2, #32
 8000798:	2101      	movs	r1, #1
 800079a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800079c:	4b3c      	ldr	r3, [pc, #240]	; (8000890 <MX_ADC1_Init+0x150>)
 800079e:	2200      	movs	r2, #0
 80007a0:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007a2:	4b3b      	ldr	r3, [pc, #236]	; (8000890 <MX_ADC1_Init+0x150>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007a8:	4b39      	ldr	r3, [pc, #228]	; (8000890 <MX_ADC1_Init+0x150>)
 80007aa:	222c      	movs	r2, #44	; 0x2c
 80007ac:	2100      	movs	r1, #0
 80007ae:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80007b0:	4b37      	ldr	r3, [pc, #220]	; (8000890 <MX_ADC1_Init+0x150>)
 80007b2:	2280      	movs	r2, #128	; 0x80
 80007b4:	0152      	lsls	r2, r2, #5
 80007b6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80007b8:	4b35      	ldr	r3, [pc, #212]	; (8000890 <MX_ADC1_Init+0x150>)
 80007ba:	2207      	movs	r2, #7
 80007bc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80007be:	4b34      	ldr	r3, [pc, #208]	; (8000890 <MX_ADC1_Init+0x150>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80007c4:	4b32      	ldr	r3, [pc, #200]	; (8000890 <MX_ADC1_Init+0x150>)
 80007c6:	223c      	movs	r2, #60	; 0x3c
 80007c8:	2100      	movs	r1, #0
 80007ca:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80007cc:	4b30      	ldr	r3, [pc, #192]	; (8000890 <MX_ADC1_Init+0x150>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007d2:	4b2f      	ldr	r3, [pc, #188]	; (8000890 <MX_ADC1_Init+0x150>)
 80007d4:	0018      	movs	r0, r3
 80007d6:	f000 fd8d 	bl	80012f4 <HAL_ADC_Init>
 80007da:	1e03      	subs	r3, r0, #0
 80007dc:	d001      	beq.n	80007e2 <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 80007de:	f000 f9dd 	bl	8000b9c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80007e2:	1d3b      	adds	r3, r7, #4
 80007e4:	2201      	movs	r2, #1
 80007e6:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	2200      	movs	r2, #0
 80007ec:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007f4:	1d3a      	adds	r2, r7, #4
 80007f6:	4b26      	ldr	r3, [pc, #152]	; (8000890 <MX_ADC1_Init+0x150>)
 80007f8:	0011      	movs	r1, r2
 80007fa:	0018      	movs	r0, r3
 80007fc:	f001 f810 	bl	8001820 <HAL_ADC_ConfigChannel>
 8000800:	1e03      	subs	r3, r0, #0
 8000802:	d001      	beq.n	8000808 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000804:	f000 f9ca 	bl	8000b9c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000808:	1d3b      	adds	r3, r7, #4
 800080a:	4a23      	ldr	r2, [pc, #140]	; (8000898 <MX_ADC1_Init+0x158>)
 800080c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	2204      	movs	r2, #4
 8000812:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000814:	1d3a      	adds	r2, r7, #4
 8000816:	4b1e      	ldr	r3, [pc, #120]	; (8000890 <MX_ADC1_Init+0x150>)
 8000818:	0011      	movs	r1, r2
 800081a:	0018      	movs	r0, r3
 800081c:	f001 f800 	bl	8001820 <HAL_ADC_ConfigChannel>
 8000820:	1e03      	subs	r3, r0, #0
 8000822:	d001      	beq.n	8000828 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8000824:	f000 f9ba 	bl	8000b9c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000828:	1d3b      	adds	r3, r7, #4
 800082a:	4a1c      	ldr	r2, [pc, #112]	; (800089c <MX_ADC1_Init+0x15c>)
 800082c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	2208      	movs	r2, #8
 8000832:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000834:	1d3a      	adds	r2, r7, #4
 8000836:	4b16      	ldr	r3, [pc, #88]	; (8000890 <MX_ADC1_Init+0x150>)
 8000838:	0011      	movs	r1, r2
 800083a:	0018      	movs	r0, r3
 800083c:	f000 fff0 	bl	8001820 <HAL_ADC_ConfigChannel>
 8000840:	1e03      	subs	r3, r0, #0
 8000842:	d001      	beq.n	8000848 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8000844:	f000 f9aa 	bl	8000b9c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000848:	1d3b      	adds	r3, r7, #4
 800084a:	4a15      	ldr	r2, [pc, #84]	; (80008a0 <MX_ADC1_Init+0x160>)
 800084c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800084e:	1d3b      	adds	r3, r7, #4
 8000850:	220c      	movs	r2, #12
 8000852:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000854:	1d3a      	adds	r2, r7, #4
 8000856:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <MX_ADC1_Init+0x150>)
 8000858:	0011      	movs	r1, r2
 800085a:	0018      	movs	r0, r3
 800085c:	f000 ffe0 	bl	8001820 <HAL_ADC_ConfigChannel>
 8000860:	1e03      	subs	r3, r0, #0
 8000862:	d001      	beq.n	8000868 <MX_ADC1_Init+0x128>
  {
    Error_Handler();
 8000864:	f000 f99a 	bl	8000b9c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000868:	1d3b      	adds	r3, r7, #4
 800086a:	4a0e      	ldr	r2, [pc, #56]	; (80008a4 <MX_ADC1_Init+0x164>)
 800086c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800086e:	1d3b      	adds	r3, r7, #4
 8000870:	2210      	movs	r2, #16
 8000872:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000874:	1d3a      	adds	r2, r7, #4
 8000876:	4b06      	ldr	r3, [pc, #24]	; (8000890 <MX_ADC1_Init+0x150>)
 8000878:	0011      	movs	r1, r2
 800087a:	0018      	movs	r0, r3
 800087c:	f000 ffd0 	bl	8001820 <HAL_ADC_ConfigChannel>
 8000880:	1e03      	subs	r3, r0, #0
 8000882:	d001      	beq.n	8000888 <MX_ADC1_Init+0x148>
  {
    Error_Handler();
 8000884:	f000 f98a 	bl	8000b9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000888:	46c0      	nop			; (mov r8, r8)
 800088a:	46bd      	mov	sp, r7
 800088c:	b004      	add	sp, #16
 800088e:	bd80      	pop	{r7, pc}
 8000890:	2000008c 	.word	0x2000008c
 8000894:	40012400 	.word	0x40012400
 8000898:	04000002 	.word	0x04000002
 800089c:	08000004 	.word	0x08000004
 80008a0:	0c000008 	.word	0x0c000008
 80008a4:	10000010 	.word	0x10000010

080008a8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80008ac:	4b0e      	ldr	r3, [pc, #56]	; (80008e8 <MX_CRC_Init+0x40>)
 80008ae:	4a0f      	ldr	r2, [pc, #60]	; (80008ec <MX_CRC_Init+0x44>)
 80008b0:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80008b2:	4b0d      	ldr	r3, [pc, #52]	; (80008e8 <MX_CRC_Init+0x40>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80008b8:	4b0b      	ldr	r3, [pc, #44]	; (80008e8 <MX_CRC_Init+0x40>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80008be:	4b0a      	ldr	r3, [pc, #40]	; (80008e8 <MX_CRC_Init+0x40>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80008c4:	4b08      	ldr	r3, [pc, #32]	; (80008e8 <MX_CRC_Init+0x40>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80008ca:	4b07      	ldr	r3, [pc, #28]	; (80008e8 <MX_CRC_Init+0x40>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80008d0:	4b05      	ldr	r3, [pc, #20]	; (80008e8 <MX_CRC_Init+0x40>)
 80008d2:	0018      	movs	r0, r3
 80008d4:	f001 fab6 	bl	8001e44 <HAL_CRC_Init>
 80008d8:	1e03      	subs	r3, r0, #0
 80008da:	d001      	beq.n	80008e0 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80008dc:	f000 f95e 	bl	8000b9c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80008e0:	46c0      	nop			; (mov r8, r8)
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	200000f0 	.word	0x200000f0
 80008ec:	40023000 	.word	0x40023000

080008f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008f4:	4b23      	ldr	r3, [pc, #140]	; (8000984 <MX_USART1_UART_Init+0x94>)
 80008f6:	4a24      	ldr	r2, [pc, #144]	; (8000988 <MX_USART1_UART_Init+0x98>)
 80008f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008fa:	4b22      	ldr	r3, [pc, #136]	; (8000984 <MX_USART1_UART_Init+0x94>)
 80008fc:	22e1      	movs	r2, #225	; 0xe1
 80008fe:	0252      	lsls	r2, r2, #9
 8000900:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000902:	4b20      	ldr	r3, [pc, #128]	; (8000984 <MX_USART1_UART_Init+0x94>)
 8000904:	2200      	movs	r2, #0
 8000906:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000908:	4b1e      	ldr	r3, [pc, #120]	; (8000984 <MX_USART1_UART_Init+0x94>)
 800090a:	2200      	movs	r2, #0
 800090c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800090e:	4b1d      	ldr	r3, [pc, #116]	; (8000984 <MX_USART1_UART_Init+0x94>)
 8000910:	2200      	movs	r2, #0
 8000912:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000914:	4b1b      	ldr	r3, [pc, #108]	; (8000984 <MX_USART1_UART_Init+0x94>)
 8000916:	220c      	movs	r2, #12
 8000918:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800091a:	4b1a      	ldr	r3, [pc, #104]	; (8000984 <MX_USART1_UART_Init+0x94>)
 800091c:	2200      	movs	r2, #0
 800091e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000920:	4b18      	ldr	r3, [pc, #96]	; (8000984 <MX_USART1_UART_Init+0x94>)
 8000922:	2200      	movs	r2, #0
 8000924:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000926:	4b17      	ldr	r3, [pc, #92]	; (8000984 <MX_USART1_UART_Init+0x94>)
 8000928:	2200      	movs	r2, #0
 800092a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800092c:	4b15      	ldr	r3, [pc, #84]	; (8000984 <MX_USART1_UART_Init+0x94>)
 800092e:	2200      	movs	r2, #0
 8000930:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000932:	4b14      	ldr	r3, [pc, #80]	; (8000984 <MX_USART1_UART_Init+0x94>)
 8000934:	2200      	movs	r2, #0
 8000936:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000938:	4b12      	ldr	r3, [pc, #72]	; (8000984 <MX_USART1_UART_Init+0x94>)
 800093a:	0018      	movs	r0, r3
 800093c:	f002 fb12 	bl	8002f64 <HAL_UART_Init>
 8000940:	1e03      	subs	r3, r0, #0
 8000942:	d001      	beq.n	8000948 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000944:	f000 f92a 	bl	8000b9c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000948:	4b0e      	ldr	r3, [pc, #56]	; (8000984 <MX_USART1_UART_Init+0x94>)
 800094a:	2100      	movs	r1, #0
 800094c:	0018      	movs	r0, r3
 800094e:	f003 f815 	bl	800397c <HAL_UARTEx_SetTxFifoThreshold>
 8000952:	1e03      	subs	r3, r0, #0
 8000954:	d001      	beq.n	800095a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000956:	f000 f921 	bl	8000b9c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800095a:	4b0a      	ldr	r3, [pc, #40]	; (8000984 <MX_USART1_UART_Init+0x94>)
 800095c:	2100      	movs	r1, #0
 800095e:	0018      	movs	r0, r3
 8000960:	f003 f84c 	bl	80039fc <HAL_UARTEx_SetRxFifoThreshold>
 8000964:	1e03      	subs	r3, r0, #0
 8000966:	d001      	beq.n	800096c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000968:	f000 f918 	bl	8000b9c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800096c:	4b05      	ldr	r3, [pc, #20]	; (8000984 <MX_USART1_UART_Init+0x94>)
 800096e:	0018      	movs	r0, r3
 8000970:	f002 ffca 	bl	8003908 <HAL_UARTEx_DisableFifoMode>
 8000974:	1e03      	subs	r3, r0, #0
 8000976:	d001      	beq.n	800097c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000978:	f000 f910 	bl	8000b9c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800097c:	46c0      	nop			; (mov r8, r8)
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	46c0      	nop			; (mov r8, r8)
 8000984:	20000114 	.word	0x20000114
 8000988:	40013800 	.word	0x40013800

0800098c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000990:	4b17      	ldr	r3, [pc, #92]	; (80009f0 <MX_USART3_UART_Init+0x64>)
 8000992:	4a18      	ldr	r2, [pc, #96]	; (80009f4 <MX_USART3_UART_Init+0x68>)
 8000994:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000996:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <MX_USART3_UART_Init+0x64>)
 8000998:	22e1      	movs	r2, #225	; 0xe1
 800099a:	0252      	lsls	r2, r2, #9
 800099c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800099e:	4b14      	ldr	r3, [pc, #80]	; (80009f0 <MX_USART3_UART_Init+0x64>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80009a4:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <MX_USART3_UART_Init+0x64>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <MX_USART3_UART_Init+0x64>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <MX_USART3_UART_Init+0x64>)
 80009b2:	220c      	movs	r2, #12
 80009b4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009b6:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <MX_USART3_UART_Init+0x64>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80009bc:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <MX_USART3_UART_Init+0x64>)
 80009be:	2200      	movs	r2, #0
 80009c0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009c2:	4b0b      	ldr	r3, [pc, #44]	; (80009f0 <MX_USART3_UART_Init+0x64>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009c8:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <MX_USART3_UART_Init+0x64>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009ce:	4b08      	ldr	r3, [pc, #32]	; (80009f0 <MX_USART3_UART_Init+0x64>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RS485Ex_Init(&huart3, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80009d4:	4806      	ldr	r0, [pc, #24]	; (80009f0 <MX_USART3_UART_Init+0x64>)
 80009d6:	2300      	movs	r3, #0
 80009d8:	2200      	movs	r2, #0
 80009da:	2100      	movs	r1, #0
 80009dc:	f002 ff22 	bl	8003824 <HAL_RS485Ex_Init>
 80009e0:	1e03      	subs	r3, r0, #0
 80009e2:	d001      	beq.n	80009e8 <MX_USART3_UART_Init+0x5c>
  {
    Error_Handler();
 80009e4:	f000 f8da 	bl	8000b9c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009e8:	46c0      	nop			; (mov r8, r8)
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	200001a8 	.word	0x200001a8
 80009f4:	40004800 	.word	0x40004800

080009f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f8:	b590      	push	{r4, r7, lr}
 80009fa:	b08b      	sub	sp, #44	; 0x2c
 80009fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fe:	2414      	movs	r4, #20
 8000a00:	193b      	adds	r3, r7, r4
 8000a02:	0018      	movs	r0, r3
 8000a04:	2314      	movs	r3, #20
 8000a06:	001a      	movs	r2, r3
 8000a08:	2100      	movs	r1, #0
 8000a0a:	f003 f8c1 	bl	8003b90 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a0e:	4b5a      	ldr	r3, [pc, #360]	; (8000b78 <MX_GPIO_Init+0x180>)
 8000a10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a12:	4b59      	ldr	r3, [pc, #356]	; (8000b78 <MX_GPIO_Init+0x180>)
 8000a14:	2104      	movs	r1, #4
 8000a16:	430a      	orrs	r2, r1
 8000a18:	635a      	str	r2, [r3, #52]	; 0x34
 8000a1a:	4b57      	ldr	r3, [pc, #348]	; (8000b78 <MX_GPIO_Init+0x180>)
 8000a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a1e:	2204      	movs	r2, #4
 8000a20:	4013      	ands	r3, r2
 8000a22:	613b      	str	r3, [r7, #16]
 8000a24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a26:	4b54      	ldr	r3, [pc, #336]	; (8000b78 <MX_GPIO_Init+0x180>)
 8000a28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a2a:	4b53      	ldr	r3, [pc, #332]	; (8000b78 <MX_GPIO_Init+0x180>)
 8000a2c:	2101      	movs	r1, #1
 8000a2e:	430a      	orrs	r2, r1
 8000a30:	635a      	str	r2, [r3, #52]	; 0x34
 8000a32:	4b51      	ldr	r3, [pc, #324]	; (8000b78 <MX_GPIO_Init+0x180>)
 8000a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a36:	2201      	movs	r2, #1
 8000a38:	4013      	ands	r3, r2
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a3e:	4b4e      	ldr	r3, [pc, #312]	; (8000b78 <MX_GPIO_Init+0x180>)
 8000a40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a42:	4b4d      	ldr	r3, [pc, #308]	; (8000b78 <MX_GPIO_Init+0x180>)
 8000a44:	2102      	movs	r1, #2
 8000a46:	430a      	orrs	r2, r1
 8000a48:	635a      	str	r2, [r3, #52]	; 0x34
 8000a4a:	4b4b      	ldr	r3, [pc, #300]	; (8000b78 <MX_GPIO_Init+0x180>)
 8000a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a4e:	2202      	movs	r2, #2
 8000a50:	4013      	ands	r3, r2
 8000a52:	60bb      	str	r3, [r7, #8]
 8000a54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a56:	4b48      	ldr	r3, [pc, #288]	; (8000b78 <MX_GPIO_Init+0x180>)
 8000a58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a5a:	4b47      	ldr	r3, [pc, #284]	; (8000b78 <MX_GPIO_Init+0x180>)
 8000a5c:	2108      	movs	r1, #8
 8000a5e:	430a      	orrs	r2, r1
 8000a60:	635a      	str	r2, [r3, #52]	; 0x34
 8000a62:	4b45      	ldr	r3, [pc, #276]	; (8000b78 <MX_GPIO_Init+0x180>)
 8000a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000a66:	2208      	movs	r2, #8
 8000a68:	4013      	ands	r3, r2
 8000a6a:	607b      	str	r3, [r7, #4]
 8000a6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BLUE_Pin|GREEN_Pin|RED_Pin|PC7_Pin
 8000a6e:	4943      	ldr	r1, [pc, #268]	; (8000b7c <MX_GPIO_Init+0x184>)
 8000a70:	4b43      	ldr	r3, [pc, #268]	; (8000b80 <MX_GPIO_Init+0x188>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	0018      	movs	r0, r3
 8000a76:	f001 fc1d 	bl	80022b4 <HAL_GPIO_WritePin>
                          |PC7C7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(R0_GPIO_Port, R0_Pin, GPIO_PIN_SET);
 8000a7a:	23a0      	movs	r3, #160	; 0xa0
 8000a7c:	05db      	lsls	r3, r3, #23
 8000a7e:	2201      	movs	r2, #1
 8000a80:	2180      	movs	r1, #128	; 0x80
 8000a82:	0018      	movs	r0, r3
 8000a84:	f001 fc16 	bl	80022b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R1_Pin|R2_Pin|R3_Pin|R4_Pin, GPIO_PIN_SET);
 8000a88:	493e      	ldr	r1, [pc, #248]	; (8000b84 <MX_GPIO_Init+0x18c>)
 8000a8a:	4b3f      	ldr	r3, [pc, #252]	; (8000b88 <MX_GPIO_Init+0x190>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f001 fc10 	bl	80022b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PB12_Pin|PB13_Pin|PB15_Pin|PB3_Pin
 8000a94:	493d      	ldr	r1, [pc, #244]	; (8000b8c <MX_GPIO_Init+0x194>)
 8000a96:	4b3c      	ldr	r3, [pc, #240]	; (8000b88 <MX_GPIO_Init+0x190>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f001 fc0a 	bl	80022b4 <HAL_GPIO_WritePin>
                          |PB4_Pin|COL4_Pin|COL3_Pin|COL2_Pin
                          |COL1_Pin|COL0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA8_Pin|PA11_Pin|PA12_Pin|PA15_Pin, GPIO_PIN_RESET);
 8000aa0:	2399      	movs	r3, #153	; 0x99
 8000aa2:	0219      	lsls	r1, r3, #8
 8000aa4:	23a0      	movs	r3, #160	; 0xa0
 8000aa6:	05db      	lsls	r3, r3, #23
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f001 fc02 	bl	80022b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, PD0_Pin|PD1_Pin|PD2_Pin|PD3_Pin, GPIO_PIN_RESET);
 8000ab0:	4b37      	ldr	r3, [pc, #220]	; (8000b90 <MX_GPIO_Init+0x198>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	210f      	movs	r1, #15
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f001 fbfc 	bl	80022b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BLUE_Pin GREEN_Pin RED_Pin PC7_Pin
                           PC7C7_Pin */
  GPIO_InitStruct.Pin = BLUE_Pin|GREEN_Pin|RED_Pin|PC7_Pin
 8000abc:	193b      	adds	r3, r7, r4
 8000abe:	4a2f      	ldr	r2, [pc, #188]	; (8000b7c <MX_GPIO_Init+0x184>)
 8000ac0:	601a      	str	r2, [r3, #0]
                          |PC7C7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ac2:	193b      	adds	r3, r7, r4
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	193b      	adds	r3, r7, r4
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ace:	193b      	adds	r3, r7, r4
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad4:	193b      	adds	r3, r7, r4
 8000ad6:	4a2a      	ldr	r2, [pc, #168]	; (8000b80 <MX_GPIO_Init+0x188>)
 8000ad8:	0019      	movs	r1, r3
 8000ada:	0010      	movs	r0, r2
 8000adc:	f001 fa86 	bl	8001fec <HAL_GPIO_Init>

  /*Configure GPIO pin : START_Pin */
  GPIO_InitStruct.Pin = START_Pin;
 8000ae0:	193b      	adds	r3, r7, r4
 8000ae2:	2240      	movs	r2, #64	; 0x40
 8000ae4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae6:	193b      	adds	r3, r7, r4
 8000ae8:	2200      	movs	r2, #0
 8000aea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	193b      	adds	r3, r7, r4
 8000aee:	2200      	movs	r2, #0
 8000af0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(START_GPIO_Port, &GPIO_InitStruct);
 8000af2:	193a      	adds	r2, r7, r4
 8000af4:	23a0      	movs	r3, #160	; 0xa0
 8000af6:	05db      	lsls	r3, r3, #23
 8000af8:	0011      	movs	r1, r2
 8000afa:	0018      	movs	r0, r3
 8000afc:	f001 fa76 	bl	8001fec <HAL_GPIO_Init>

  /*Configure GPIO pins : R0_Pin PA8_Pin PA11_Pin PA12_Pin
                           PA15_Pin */
  GPIO_InitStruct.Pin = R0_Pin|PA8_Pin|PA11_Pin|PA12_Pin
 8000b00:	193b      	adds	r3, r7, r4
 8000b02:	4a24      	ldr	r2, [pc, #144]	; (8000b94 <MX_GPIO_Init+0x19c>)
 8000b04:	601a      	str	r2, [r3, #0]
                          |PA15_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b06:	193b      	adds	r3, r7, r4
 8000b08:	2201      	movs	r2, #1
 8000b0a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0c:	193b      	adds	r3, r7, r4
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b12:	193b      	adds	r3, r7, r4
 8000b14:	2200      	movs	r2, #0
 8000b16:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b18:	193a      	adds	r2, r7, r4
 8000b1a:	23a0      	movs	r3, #160	; 0xa0
 8000b1c:	05db      	lsls	r3, r3, #23
 8000b1e:	0011      	movs	r1, r2
 8000b20:	0018      	movs	r0, r3
 8000b22:	f001 fa63 	bl	8001fec <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin R2_Pin R3_Pin R4_Pin
                           PB12_Pin PB13_Pin PB15_Pin PB3_Pin
                           PB4_Pin COL4_Pin COL3_Pin COL2_Pin
                           COL1_Pin COL0_Pin */
  GPIO_InitStruct.Pin = R1_Pin|R2_Pin|R3_Pin|R4_Pin
 8000b26:	193b      	adds	r3, r7, r4
 8000b28:	4a1b      	ldr	r2, [pc, #108]	; (8000b98 <MX_GPIO_Init+0x1a0>)
 8000b2a:	601a      	str	r2, [r3, #0]
                          |PB12_Pin|PB13_Pin|PB15_Pin|PB3_Pin
                          |PB4_Pin|COL4_Pin|COL3_Pin|COL2_Pin
                          |COL1_Pin|COL0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b2c:	193b      	adds	r3, r7, r4
 8000b2e:	2201      	movs	r2, #1
 8000b30:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b32:	193b      	adds	r3, r7, r4
 8000b34:	2200      	movs	r2, #0
 8000b36:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	193b      	adds	r3, r7, r4
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b3e:	193b      	adds	r3, r7, r4
 8000b40:	4a11      	ldr	r2, [pc, #68]	; (8000b88 <MX_GPIO_Init+0x190>)
 8000b42:	0019      	movs	r1, r3
 8000b44:	0010      	movs	r0, r2
 8000b46:	f001 fa51 	bl	8001fec <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0_Pin PD1_Pin PD2_Pin PD3_Pin */
  GPIO_InitStruct.Pin = PD0_Pin|PD1_Pin|PD2_Pin|PD3_Pin;
 8000b4a:	0021      	movs	r1, r4
 8000b4c:	187b      	adds	r3, r7, r1
 8000b4e:	220f      	movs	r2, #15
 8000b50:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b52:	187b      	adds	r3, r7, r1
 8000b54:	2201      	movs	r2, #1
 8000b56:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b58:	187b      	adds	r3, r7, r1
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5e:	187b      	adds	r3, r7, r1
 8000b60:	2200      	movs	r2, #0
 8000b62:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b64:	187b      	adds	r3, r7, r1
 8000b66:	4a0a      	ldr	r2, [pc, #40]	; (8000b90 <MX_GPIO_Init+0x198>)
 8000b68:	0019      	movs	r1, r3
 8000b6a:	0010      	movs	r0, r2
 8000b6c:	f001 fa3e 	bl	8001fec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b70:	46c0      	nop			; (mov r8, r8)
 8000b72:	46bd      	mov	sp, r7
 8000b74:	b00b      	add	sp, #44	; 0x2c
 8000b76:	bd90      	pop	{r4, r7, pc}
 8000b78:	40021000 	.word	0x40021000
 8000b7c:	0000e0c0 	.word	0x0000e0c0
 8000b80:	50000800 	.word	0x50000800
 8000b84:	00000407 	.word	0x00000407
 8000b88:	50000400 	.word	0x50000400
 8000b8c:	0000b3f8 	.word	0x0000b3f8
 8000b90:	50000c00 	.word	0x50000c00
 8000b94:	00009980 	.word	0x00009980
 8000b98:	0000b7ff 	.word	0x0000b7ff

08000b9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ba0:	b672      	cpsid	i
}
 8000ba2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ba4:	e7fe      	b.n	8000ba4 <Error_Handler+0x8>
	...

08000ba8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bae:	4b0f      	ldr	r3, [pc, #60]	; (8000bec <HAL_MspInit+0x44>)
 8000bb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <HAL_MspInit+0x44>)
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	430a      	orrs	r2, r1
 8000bb8:	641a      	str	r2, [r3, #64]	; 0x40
 8000bba:	4b0c      	ldr	r3, [pc, #48]	; (8000bec <HAL_MspInit+0x44>)
 8000bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	607b      	str	r3, [r7, #4]
 8000bc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bc6:	4b09      	ldr	r3, [pc, #36]	; (8000bec <HAL_MspInit+0x44>)
 8000bc8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000bca:	4b08      	ldr	r3, [pc, #32]	; (8000bec <HAL_MspInit+0x44>)
 8000bcc:	2180      	movs	r1, #128	; 0x80
 8000bce:	0549      	lsls	r1, r1, #21
 8000bd0:	430a      	orrs	r2, r1
 8000bd2:	63da      	str	r2, [r3, #60]	; 0x3c
 8000bd4:	4b05      	ldr	r3, [pc, #20]	; (8000bec <HAL_MspInit+0x44>)
 8000bd6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000bd8:	2380      	movs	r3, #128	; 0x80
 8000bda:	055b      	lsls	r3, r3, #21
 8000bdc:	4013      	ands	r3, r2
 8000bde:	603b      	str	r3, [r7, #0]
 8000be0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000be2:	46c0      	nop			; (mov r8, r8)
 8000be4:	46bd      	mov	sp, r7
 8000be6:	b002      	add	sp, #8
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	40021000 	.word	0x40021000

08000bf0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bf0:	b590      	push	{r4, r7, lr}
 8000bf2:	b08b      	sub	sp, #44	; 0x2c
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf8:	2414      	movs	r4, #20
 8000bfa:	193b      	adds	r3, r7, r4
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	2314      	movs	r3, #20
 8000c00:	001a      	movs	r2, r3
 8000c02:	2100      	movs	r1, #0
 8000c04:	f002 ffc4 	bl	8003b90 <memset>
  if(hadc->Instance==ADC1)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a18      	ldr	r2, [pc, #96]	; (8000c70 <HAL_ADC_MspInit+0x80>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d129      	bne.n	8000c66 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000c12:	4b18      	ldr	r3, [pc, #96]	; (8000c74 <HAL_ADC_MspInit+0x84>)
 8000c14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c16:	4b17      	ldr	r3, [pc, #92]	; (8000c74 <HAL_ADC_MspInit+0x84>)
 8000c18:	2180      	movs	r1, #128	; 0x80
 8000c1a:	0349      	lsls	r1, r1, #13
 8000c1c:	430a      	orrs	r2, r1
 8000c1e:	641a      	str	r2, [r3, #64]	; 0x40
 8000c20:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <HAL_ADC_MspInit+0x84>)
 8000c22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c24:	2380      	movs	r3, #128	; 0x80
 8000c26:	035b      	lsls	r3, r3, #13
 8000c28:	4013      	ands	r3, r2
 8000c2a:	613b      	str	r3, [r7, #16]
 8000c2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2e:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <HAL_ADC_MspInit+0x84>)
 8000c30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c32:	4b10      	ldr	r3, [pc, #64]	; (8000c74 <HAL_ADC_MspInit+0x84>)
 8000c34:	2101      	movs	r1, #1
 8000c36:	430a      	orrs	r2, r1
 8000c38:	635a      	str	r2, [r3, #52]	; 0x34
 8000c3a:	4b0e      	ldr	r3, [pc, #56]	; (8000c74 <HAL_ADC_MspInit+0x84>)
 8000c3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c3e:	2201      	movs	r2, #1
 8000c40:	4013      	ands	r3, r2
 8000c42:	60fb      	str	r3, [r7, #12]
 8000c44:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = S0_Pin|S1_Pin|S2_Pin|S3_Pin
 8000c46:	193b      	adds	r3, r7, r4
 8000c48:	221f      	movs	r2, #31
 8000c4a:	601a      	str	r2, [r3, #0]
                          |S4_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c4c:	193b      	adds	r3, r7, r4
 8000c4e:	2203      	movs	r2, #3
 8000c50:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	193b      	adds	r3, r7, r4
 8000c54:	2200      	movs	r2, #0
 8000c56:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c58:	193a      	adds	r2, r7, r4
 8000c5a:	23a0      	movs	r3, #160	; 0xa0
 8000c5c:	05db      	lsls	r3, r3, #23
 8000c5e:	0011      	movs	r1, r2
 8000c60:	0018      	movs	r0, r3
 8000c62:	f001 f9c3 	bl	8001fec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000c66:	46c0      	nop			; (mov r8, r8)
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	b00b      	add	sp, #44	; 0x2c
 8000c6c:	bd90      	pop	{r4, r7, pc}
 8000c6e:	46c0      	nop			; (mov r8, r8)
 8000c70:	40012400 	.word	0x40012400
 8000c74:	40021000 	.word	0x40021000

08000c78 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a0a      	ldr	r2, [pc, #40]	; (8000cb0 <HAL_CRC_MspInit+0x38>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d10d      	bne.n	8000ca6 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000c8a:	4b0a      	ldr	r3, [pc, #40]	; (8000cb4 <HAL_CRC_MspInit+0x3c>)
 8000c8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c8e:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <HAL_CRC_MspInit+0x3c>)
 8000c90:	2180      	movs	r1, #128	; 0x80
 8000c92:	0149      	lsls	r1, r1, #5
 8000c94:	430a      	orrs	r2, r1
 8000c96:	639a      	str	r2, [r3, #56]	; 0x38
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <HAL_CRC_MspInit+0x3c>)
 8000c9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c9c:	2380      	movs	r3, #128	; 0x80
 8000c9e:	015b      	lsls	r3, r3, #5
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	60fb      	str	r3, [r7, #12]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	b004      	add	sp, #16
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	40023000 	.word	0x40023000
 8000cb4:	40021000 	.word	0x40021000

08000cb8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cb8:	b590      	push	{r4, r7, lr}
 8000cba:	b095      	sub	sp, #84	; 0x54
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc0:	233c      	movs	r3, #60	; 0x3c
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	2314      	movs	r3, #20
 8000cc8:	001a      	movs	r2, r3
 8000cca:	2100      	movs	r1, #0
 8000ccc:	f002 ff60 	bl	8003b90 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cd0:	2420      	movs	r4, #32
 8000cd2:	193b      	adds	r3, r7, r4
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	231c      	movs	r3, #28
 8000cd8:	001a      	movs	r2, r3
 8000cda:	2100      	movs	r1, #0
 8000cdc:	f002 ff58 	bl	8003b90 <memset>
  if(huart->Instance==USART1)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a50      	ldr	r2, [pc, #320]	; (8000e28 <HAL_UART_MspInit+0x170>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d140      	bne.n	8000d6c <HAL_UART_MspInit+0xb4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000cea:	193b      	adds	r3, r7, r4
 8000cec:	2201      	movs	r2, #1
 8000cee:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000cf0:	193b      	adds	r3, r7, r4
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cf6:	193b      	adds	r3, r7, r4
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	f001 ffff 	bl	8002cfc <HAL_RCCEx_PeriphCLKConfig>
 8000cfe:	1e03      	subs	r3, r0, #0
 8000d00:	d001      	beq.n	8000d06 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000d02:	f7ff ff4b 	bl	8000b9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d06:	4b49      	ldr	r3, [pc, #292]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000d08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d0a:	4b48      	ldr	r3, [pc, #288]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000d0c:	2180      	movs	r1, #128	; 0x80
 8000d0e:	01c9      	lsls	r1, r1, #7
 8000d10:	430a      	orrs	r2, r1
 8000d12:	641a      	str	r2, [r3, #64]	; 0x40
 8000d14:	4b45      	ldr	r3, [pc, #276]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000d16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d18:	2380      	movs	r3, #128	; 0x80
 8000d1a:	01db      	lsls	r3, r3, #7
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	61fb      	str	r3, [r7, #28]
 8000d20:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d22:	4b42      	ldr	r3, [pc, #264]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000d24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d26:	4b41      	ldr	r3, [pc, #260]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000d28:	2101      	movs	r1, #1
 8000d2a:	430a      	orrs	r2, r1
 8000d2c:	635a      	str	r2, [r3, #52]	; 0x34
 8000d2e:	4b3f      	ldr	r3, [pc, #252]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d32:	2201      	movs	r2, #1
 8000d34:	4013      	ands	r3, r2
 8000d36:	61bb      	str	r3, [r7, #24]
 8000d38:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d3a:	213c      	movs	r1, #60	; 0x3c
 8000d3c:	187b      	adds	r3, r7, r1
 8000d3e:	22c0      	movs	r2, #192	; 0xc0
 8000d40:	00d2      	lsls	r2, r2, #3
 8000d42:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	187b      	adds	r3, r7, r1
 8000d46:	2202      	movs	r2, #2
 8000d48:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4a:	187b      	adds	r3, r7, r1
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d50:	187b      	adds	r3, r7, r1
 8000d52:	2200      	movs	r2, #0
 8000d54:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000d56:	187b      	adds	r3, r7, r1
 8000d58:	2201      	movs	r2, #1
 8000d5a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d5c:	187a      	adds	r2, r7, r1
 8000d5e:	23a0      	movs	r3, #160	; 0xa0
 8000d60:	05db      	lsls	r3, r3, #23
 8000d62:	0011      	movs	r1, r2
 8000d64:	0018      	movs	r0, r3
 8000d66:	f001 f941 	bl	8001fec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d6a:	e058      	b.n	8000e1e <HAL_UART_MspInit+0x166>
  else if(huart->Instance==USART3)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a2f      	ldr	r2, [pc, #188]	; (8000e30 <HAL_UART_MspInit+0x178>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d153      	bne.n	8000e1e <HAL_UART_MspInit+0x166>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d76:	4b2d      	ldr	r3, [pc, #180]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000d78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d7a:	4b2c      	ldr	r3, [pc, #176]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000d7c:	2180      	movs	r1, #128	; 0x80
 8000d7e:	02c9      	lsls	r1, r1, #11
 8000d80:	430a      	orrs	r2, r1
 8000d82:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d84:	4b29      	ldr	r3, [pc, #164]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000d86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d88:	2380      	movs	r3, #128	; 0x80
 8000d8a:	02db      	lsls	r3, r3, #11
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d92:	4b26      	ldr	r3, [pc, #152]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000d94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d96:	4b25      	ldr	r3, [pc, #148]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000d98:	2101      	movs	r1, #1
 8000d9a:	430a      	orrs	r2, r1
 8000d9c:	635a      	str	r2, [r3, #52]	; 0x34
 8000d9e:	4b23      	ldr	r3, [pc, #140]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000da2:	2201      	movs	r2, #1
 8000da4:	4013      	ands	r3, r2
 8000da6:	613b      	str	r3, [r7, #16]
 8000da8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000daa:	4b20      	ldr	r3, [pc, #128]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000dac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dae:	4b1f      	ldr	r3, [pc, #124]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000db0:	2102      	movs	r1, #2
 8000db2:	430a      	orrs	r2, r1
 8000db4:	635a      	str	r2, [r3, #52]	; 0x34
 8000db6:	4b1d      	ldr	r3, [pc, #116]	; (8000e2c <HAL_UART_MspInit+0x174>)
 8000db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dba:	2202      	movs	r2, #2
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = U3TX_Pin;
 8000dc2:	243c      	movs	r4, #60	; 0x3c
 8000dc4:	193b      	adds	r3, r7, r4
 8000dc6:	2220      	movs	r2, #32
 8000dc8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dca:	193b      	adds	r3, r7, r4
 8000dcc:	2202      	movs	r2, #2
 8000dce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd0:	193b      	adds	r3, r7, r4
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd6:	193b      	adds	r3, r7, r4
 8000dd8:	2200      	movs	r2, #0
 8000dda:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8000ddc:	193b      	adds	r3, r7, r4
 8000dde:	2204      	movs	r2, #4
 8000de0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(U3TX_GPIO_Port, &GPIO_InitStruct);
 8000de2:	193a      	adds	r2, r7, r4
 8000de4:	23a0      	movs	r3, #160	; 0xa0
 8000de6:	05db      	lsls	r3, r3, #23
 8000de8:	0011      	movs	r1, r2
 8000dea:	0018      	movs	r0, r3
 8000dec:	f001 f8fe 	bl	8001fec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = U3RX_Pin|U3DE_Pin;
 8000df0:	0021      	movs	r1, r4
 8000df2:	187b      	adds	r3, r7, r1
 8000df4:	2290      	movs	r2, #144	; 0x90
 8000df6:	01d2      	lsls	r2, r2, #7
 8000df8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfa:	187b      	adds	r3, r7, r1
 8000dfc:	2202      	movs	r2, #2
 8000dfe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	187b      	adds	r3, r7, r1
 8000e02:	2200      	movs	r2, #0
 8000e04:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e06:	187b      	adds	r3, r7, r1
 8000e08:	2200      	movs	r2, #0
 8000e0a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8000e0c:	187b      	adds	r3, r7, r1
 8000e0e:	2204      	movs	r2, #4
 8000e10:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e12:	187b      	adds	r3, r7, r1
 8000e14:	4a07      	ldr	r2, [pc, #28]	; (8000e34 <HAL_UART_MspInit+0x17c>)
 8000e16:	0019      	movs	r1, r3
 8000e18:	0010      	movs	r0, r2
 8000e1a:	f001 f8e7 	bl	8001fec <HAL_GPIO_Init>
}
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b015      	add	sp, #84	; 0x54
 8000e24:	bd90      	pop	{r4, r7, pc}
 8000e26:	46c0      	nop			; (mov r8, r8)
 8000e28:	40013800 	.word	0x40013800
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	40004800 	.word	0x40004800
 8000e34:	50000400 	.word	0x50000400

08000e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e3c:	e7fe      	b.n	8000e3c <NMI_Handler+0x4>

08000e3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e3e:	b580      	push	{r7, lr}
 8000e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e42:	e7fe      	b.n	8000e42 <HardFault_Handler+0x4>

08000e44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e48:	46c0      	nop			; (mov r8, r8)
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e52:	46c0      	nop			; (mov r8, r8)
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e5c:	f000 f8d4 	bl	8001008 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e60:	46c0      	nop			; (mov r8, r8)
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b086      	sub	sp, #24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e70:	4a14      	ldr	r2, [pc, #80]	; (8000ec4 <_sbrk+0x5c>)
 8000e72:	4b15      	ldr	r3, [pc, #84]	; (8000ec8 <_sbrk+0x60>)
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e7c:	4b13      	ldr	r3, [pc, #76]	; (8000ecc <_sbrk+0x64>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d102      	bne.n	8000e8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e84:	4b11      	ldr	r3, [pc, #68]	; (8000ecc <_sbrk+0x64>)
 8000e86:	4a12      	ldr	r2, [pc, #72]	; (8000ed0 <_sbrk+0x68>)
 8000e88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e8a:	4b10      	ldr	r3, [pc, #64]	; (8000ecc <_sbrk+0x64>)
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	18d3      	adds	r3, r2, r3
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d207      	bcs.n	8000ea8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e98:	f002 fe50 	bl	8003b3c <__errno>
 8000e9c:	0003      	movs	r3, r0
 8000e9e:	220c      	movs	r2, #12
 8000ea0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	425b      	negs	r3, r3
 8000ea6:	e009      	b.n	8000ebc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ea8:	4b08      	ldr	r3, [pc, #32]	; (8000ecc <_sbrk+0x64>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eae:	4b07      	ldr	r3, [pc, #28]	; (8000ecc <_sbrk+0x64>)
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	18d2      	adds	r2, r2, r3
 8000eb6:	4b05      	ldr	r3, [pc, #20]	; (8000ecc <_sbrk+0x64>)
 8000eb8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000eba:	68fb      	ldr	r3, [r7, #12]
}
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b006      	add	sp, #24
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20009000 	.word	0x20009000
 8000ec8:	00000400 	.word	0x00000400
 8000ecc:	20000370 	.word	0x20000370
 8000ed0:	20000388 	.word	0x20000388

08000ed4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ed8:	46c0      	nop			; (mov r8, r8)
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
	...

08000ee0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ee0:	480d      	ldr	r0, [pc, #52]	; (8000f18 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ee2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ee4:	f7ff fff6 	bl	8000ed4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ee8:	480c      	ldr	r0, [pc, #48]	; (8000f1c <LoopForever+0x6>)
  ldr r1, =_edata
 8000eea:	490d      	ldr	r1, [pc, #52]	; (8000f20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000eec:	4a0d      	ldr	r2, [pc, #52]	; (8000f24 <LoopForever+0xe>)
  movs r3, #0
 8000eee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ef0:	e002      	b.n	8000ef8 <LoopCopyDataInit>

08000ef2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ef2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ef6:	3304      	adds	r3, #4

08000ef8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ef8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000efa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000efc:	d3f9      	bcc.n	8000ef2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000efe:	4a0a      	ldr	r2, [pc, #40]	; (8000f28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f00:	4c0a      	ldr	r4, [pc, #40]	; (8000f2c <LoopForever+0x16>)
  movs r3, #0
 8000f02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f04:	e001      	b.n	8000f0a <LoopFillZerobss>

08000f06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f08:	3204      	adds	r2, #4

08000f0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f0c:	d3fb      	bcc.n	8000f06 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f0e:	f002 fe1b 	bl	8003b48 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000f12:	f7ff fb5f 	bl	80005d4 <main>

08000f16 <LoopForever>:

LoopForever:
  b LoopForever
 8000f16:	e7fe      	b.n	8000f16 <LoopForever>
  ldr   r0, =_estack
 8000f18:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000f1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f20:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000f24:	0800458c 	.word	0x0800458c
  ldr r2, =_sbss
 8000f28:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000f2c:	20000388 	.word	0x20000388

08000f30 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f30:	e7fe      	b.n	8000f30 <ADC1_IRQHandler>
	...

08000f34 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f3a:	1dfb      	adds	r3, r7, #7
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f40:	4b0b      	ldr	r3, [pc, #44]	; (8000f70 <HAL_Init+0x3c>)
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	4b0a      	ldr	r3, [pc, #40]	; (8000f70 <HAL_Init+0x3c>)
 8000f46:	2180      	movs	r1, #128	; 0x80
 8000f48:	0049      	lsls	r1, r1, #1
 8000f4a:	430a      	orrs	r2, r1
 8000f4c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f4e:	2003      	movs	r0, #3
 8000f50:	f000 f810 	bl	8000f74 <HAL_InitTick>
 8000f54:	1e03      	subs	r3, r0, #0
 8000f56:	d003      	beq.n	8000f60 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000f58:	1dfb      	adds	r3, r7, #7
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	701a      	strb	r2, [r3, #0]
 8000f5e:	e001      	b.n	8000f64 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000f60:	f7ff fe22 	bl	8000ba8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f64:	1dfb      	adds	r3, r7, #7
 8000f66:	781b      	ldrb	r3, [r3, #0]
}
 8000f68:	0018      	movs	r0, r3
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	b002      	add	sp, #8
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40022000 	.word	0x40022000

08000f74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f74:	b590      	push	{r4, r7, lr}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f7c:	230f      	movs	r3, #15
 8000f7e:	18fb      	adds	r3, r7, r3
 8000f80:	2200      	movs	r2, #0
 8000f82:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000f84:	4b1d      	ldr	r3, [pc, #116]	; (8000ffc <HAL_InitTick+0x88>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d02b      	beq.n	8000fe4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000f8c:	4b1c      	ldr	r3, [pc, #112]	; (8001000 <HAL_InitTick+0x8c>)
 8000f8e:	681c      	ldr	r4, [r3, #0]
 8000f90:	4b1a      	ldr	r3, [pc, #104]	; (8000ffc <HAL_InitTick+0x88>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	0019      	movs	r1, r3
 8000f96:	23fa      	movs	r3, #250	; 0xfa
 8000f98:	0098      	lsls	r0, r3, #2
 8000f9a:	f7ff f8bb 	bl	8000114 <__udivsi3>
 8000f9e:	0003      	movs	r3, r0
 8000fa0:	0019      	movs	r1, r3
 8000fa2:	0020      	movs	r0, r4
 8000fa4:	f7ff f8b6 	bl	8000114 <__udivsi3>
 8000fa8:	0003      	movs	r3, r0
 8000faa:	0018      	movs	r0, r3
 8000fac:	f000 ff3d 	bl	8001e2a <HAL_SYSTICK_Config>
 8000fb0:	1e03      	subs	r3, r0, #0
 8000fb2:	d112      	bne.n	8000fda <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2b03      	cmp	r3, #3
 8000fb8:	d80a      	bhi.n	8000fd0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fba:	6879      	ldr	r1, [r7, #4]
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	425b      	negs	r3, r3
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	0018      	movs	r0, r3
 8000fc4:	f000 ff1c 	bl	8001e00 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fc8:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <HAL_InitTick+0x90>)
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	e00d      	b.n	8000fec <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000fd0:	230f      	movs	r3, #15
 8000fd2:	18fb      	adds	r3, r7, r3
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	701a      	strb	r2, [r3, #0]
 8000fd8:	e008      	b.n	8000fec <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fda:	230f      	movs	r3, #15
 8000fdc:	18fb      	adds	r3, r7, r3
 8000fde:	2201      	movs	r2, #1
 8000fe0:	701a      	strb	r2, [r3, #0]
 8000fe2:	e003      	b.n	8000fec <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fe4:	230f      	movs	r3, #15
 8000fe6:	18fb      	adds	r3, r7, r3
 8000fe8:	2201      	movs	r2, #1
 8000fea:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000fec:	230f      	movs	r3, #15
 8000fee:	18fb      	adds	r3, r7, r3
 8000ff0:	781b      	ldrb	r3, [r3, #0]
}
 8000ff2:	0018      	movs	r0, r3
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	b005      	add	sp, #20
 8000ff8:	bd90      	pop	{r4, r7, pc}
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	20000008 	.word	0x20000008
 8001000:	20000000 	.word	0x20000000
 8001004:	20000004 	.word	0x20000004

08001008 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800100c:	4b05      	ldr	r3, [pc, #20]	; (8001024 <HAL_IncTick+0x1c>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	001a      	movs	r2, r3
 8001012:	4b05      	ldr	r3, [pc, #20]	; (8001028 <HAL_IncTick+0x20>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	18d2      	adds	r2, r2, r3
 8001018:	4b03      	ldr	r3, [pc, #12]	; (8001028 <HAL_IncTick+0x20>)
 800101a:	601a      	str	r2, [r3, #0]
}
 800101c:	46c0      	nop			; (mov r8, r8)
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	46c0      	nop			; (mov r8, r8)
 8001024:	20000008 	.word	0x20000008
 8001028:	20000374 	.word	0x20000374

0800102c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  return uwTick;
 8001030:	4b02      	ldr	r3, [pc, #8]	; (800103c <HAL_GetTick+0x10>)
 8001032:	681b      	ldr	r3, [r3, #0]
}
 8001034:	0018      	movs	r0, r3
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	46c0      	nop			; (mov r8, r8)
 800103c:	20000374 	.word	0x20000374

08001040 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001048:	f7ff fff0 	bl	800102c <HAL_GetTick>
 800104c:	0003      	movs	r3, r0
 800104e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	3301      	adds	r3, #1
 8001058:	d005      	beq.n	8001066 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800105a:	4b0a      	ldr	r3, [pc, #40]	; (8001084 <HAL_Delay+0x44>)
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	001a      	movs	r2, r3
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	189b      	adds	r3, r3, r2
 8001064:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001066:	46c0      	nop			; (mov r8, r8)
 8001068:	f7ff ffe0 	bl	800102c <HAL_GetTick>
 800106c:	0002      	movs	r2, r0
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	68fa      	ldr	r2, [r7, #12]
 8001074:	429a      	cmp	r2, r3
 8001076:	d8f7      	bhi.n	8001068 <HAL_Delay+0x28>
  {
  }
}
 8001078:	46c0      	nop			; (mov r8, r8)
 800107a:	46c0      	nop			; (mov r8, r8)
 800107c:	46bd      	mov	sp, r7
 800107e:	b004      	add	sp, #16
 8001080:	bd80      	pop	{r7, pc}
 8001082:	46c0      	nop			; (mov r8, r8)
 8001084:	20000008 	.word	0x20000008

08001088 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a05      	ldr	r2, [pc, #20]	; (80010ac <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001098:	401a      	ands	r2, r3
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	431a      	orrs	r2, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	601a      	str	r2, [r3, #0]
}
 80010a2:	46c0      	nop			; (mov r8, r8)
 80010a4:	46bd      	mov	sp, r7
 80010a6:	b002      	add	sp, #8
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	fe3fffff 	.word	0xfe3fffff

080010b0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	23e0      	movs	r3, #224	; 0xe0
 80010be:	045b      	lsls	r3, r3, #17
 80010c0:	4013      	ands	r3, r2
}
 80010c2:	0018      	movs	r0, r3
 80010c4:	46bd      	mov	sp, r7
 80010c6:	b002      	add	sp, #8
 80010c8:	bd80      	pop	{r7, pc}

080010ca <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b084      	sub	sp, #16
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	60f8      	str	r0, [r7, #12]
 80010d2:	60b9      	str	r1, [r7, #8]
 80010d4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	695b      	ldr	r3, [r3, #20]
 80010da:	68ba      	ldr	r2, [r7, #8]
 80010dc:	2104      	movs	r1, #4
 80010de:	400a      	ands	r2, r1
 80010e0:	2107      	movs	r1, #7
 80010e2:	4091      	lsls	r1, r2
 80010e4:	000a      	movs	r2, r1
 80010e6:	43d2      	mvns	r2, r2
 80010e8:	401a      	ands	r2, r3
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	2104      	movs	r1, #4
 80010ee:	400b      	ands	r3, r1
 80010f0:	6879      	ldr	r1, [r7, #4]
 80010f2:	4099      	lsls	r1, r3
 80010f4:	000b      	movs	r3, r1
 80010f6:	431a      	orrs	r2, r3
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80010fc:	46c0      	nop			; (mov r8, r8)
 80010fe:	46bd      	mov	sp, r7
 8001100:	b004      	add	sp, #16
 8001102:	bd80      	pop	{r7, pc}

08001104 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	695b      	ldr	r3, [r3, #20]
 8001112:	683a      	ldr	r2, [r7, #0]
 8001114:	2104      	movs	r1, #4
 8001116:	400a      	ands	r2, r1
 8001118:	2107      	movs	r1, #7
 800111a:	4091      	lsls	r1, r2
 800111c:	000a      	movs	r2, r1
 800111e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	2104      	movs	r1, #4
 8001124:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001126:	40da      	lsrs	r2, r3
 8001128:	0013      	movs	r3, r2
}
 800112a:	0018      	movs	r0, r3
 800112c:	46bd      	mov	sp, r7
 800112e:	b002      	add	sp, #8
 8001130:	bd80      	pop	{r7, pc}

08001132 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001132:	b580      	push	{r7, lr}
 8001134:	b082      	sub	sp, #8
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	68da      	ldr	r2, [r3, #12]
 800113e:	23c0      	movs	r3, #192	; 0xc0
 8001140:	011b      	lsls	r3, r3, #4
 8001142:	4013      	ands	r3, r2
 8001144:	d101      	bne.n	800114a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001146:	2301      	movs	r3, #1
 8001148:	e000      	b.n	800114c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800114a:	2300      	movs	r3, #0
}
 800114c:	0018      	movs	r0, r3
 800114e:	46bd      	mov	sp, r7
 8001150:	b002      	add	sp, #8
 8001152:	bd80      	pop	{r7, pc}

08001154 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001164:	68ba      	ldr	r2, [r7, #8]
 8001166:	211f      	movs	r1, #31
 8001168:	400a      	ands	r2, r1
 800116a:	210f      	movs	r1, #15
 800116c:	4091      	lsls	r1, r2
 800116e:	000a      	movs	r2, r1
 8001170:	43d2      	mvns	r2, r2
 8001172:	401a      	ands	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	0e9b      	lsrs	r3, r3, #26
 8001178:	210f      	movs	r1, #15
 800117a:	4019      	ands	r1, r3
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	201f      	movs	r0, #31
 8001180:	4003      	ands	r3, r0
 8001182:	4099      	lsls	r1, r3
 8001184:	000b      	movs	r3, r1
 8001186:	431a      	orrs	r2, r3
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800118c:	46c0      	nop			; (mov r8, r8)
 800118e:	46bd      	mov	sp, r7
 8001190:	b004      	add	sp, #16
 8001192:	bd80      	pop	{r7, pc}

08001194 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	035b      	lsls	r3, r3, #13
 80011a6:	0b5b      	lsrs	r3, r3, #13
 80011a8:	431a      	orrs	r2, r3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011ae:	46c0      	nop			; (mov r8, r8)
 80011b0:	46bd      	mov	sp, r7
 80011b2:	b002      	add	sp, #8
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b082      	sub	sp, #8
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011c4:	683a      	ldr	r2, [r7, #0]
 80011c6:	0352      	lsls	r2, r2, #13
 80011c8:	0b52      	lsrs	r2, r2, #13
 80011ca:	43d2      	mvns	r2, r2
 80011cc:	401a      	ands	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011d2:	46c0      	nop			; (mov r8, r8)
 80011d4:	46bd      	mov	sp, r7
 80011d6:	b002      	add	sp, #8
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	60f8      	str	r0, [r7, #12]
 80011e4:	60b9      	str	r1, [r7, #8]
 80011e6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	695b      	ldr	r3, [r3, #20]
 80011ec:	68ba      	ldr	r2, [r7, #8]
 80011ee:	0212      	lsls	r2, r2, #8
 80011f0:	43d2      	mvns	r2, r2
 80011f2:	401a      	ands	r2, r3
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	021b      	lsls	r3, r3, #8
 80011f8:	6879      	ldr	r1, [r7, #4]
 80011fa:	400b      	ands	r3, r1
 80011fc:	4904      	ldr	r1, [pc, #16]	; (8001210 <LL_ADC_SetChannelSamplingTime+0x34>)
 80011fe:	400b      	ands	r3, r1
 8001200:	431a      	orrs	r2, r3
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001206:	46c0      	nop			; (mov r8, r8)
 8001208:	46bd      	mov	sp, r7
 800120a:	b004      	add	sp, #16
 800120c:	bd80      	pop	{r7, pc}
 800120e:	46c0      	nop			; (mov r8, r8)
 8001210:	07ffff00 	.word	0x07ffff00

08001214 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	4a05      	ldr	r2, [pc, #20]	; (8001238 <LL_ADC_EnableInternalRegulator+0x24>)
 8001222:	4013      	ands	r3, r2
 8001224:	2280      	movs	r2, #128	; 0x80
 8001226:	0552      	lsls	r2, r2, #21
 8001228:	431a      	orrs	r2, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800122e:	46c0      	nop			; (mov r8, r8)
 8001230:	46bd      	mov	sp, r7
 8001232:	b002      	add	sp, #8
 8001234:	bd80      	pop	{r7, pc}
 8001236:	46c0      	nop			; (mov r8, r8)
 8001238:	6fffffe8 	.word	0x6fffffe8

0800123c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	689a      	ldr	r2, [r3, #8]
 8001248:	2380      	movs	r3, #128	; 0x80
 800124a:	055b      	lsls	r3, r3, #21
 800124c:	401a      	ands	r2, r3
 800124e:	2380      	movs	r3, #128	; 0x80
 8001250:	055b      	lsls	r3, r3, #21
 8001252:	429a      	cmp	r2, r3
 8001254:	d101      	bne.n	800125a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001256:	2301      	movs	r3, #1
 8001258:	e000      	b.n	800125c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800125a:	2300      	movs	r3, #0
}
 800125c:	0018      	movs	r0, r3
 800125e:	46bd      	mov	sp, r7
 8001260:	b002      	add	sp, #8
 8001262:	bd80      	pop	{r7, pc}

08001264 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	4a04      	ldr	r2, [pc, #16]	; (8001284 <LL_ADC_Enable+0x20>)
 8001272:	4013      	ands	r3, r2
 8001274:	2201      	movs	r2, #1
 8001276:	431a      	orrs	r2, r3
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800127c:	46c0      	nop			; (mov r8, r8)
 800127e:	46bd      	mov	sp, r7
 8001280:	b002      	add	sp, #8
 8001282:	bd80      	pop	{r7, pc}
 8001284:	7fffffe8 	.word	0x7fffffe8

08001288 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	2201      	movs	r2, #1
 8001296:	4013      	ands	r3, r2
 8001298:	2b01      	cmp	r3, #1
 800129a:	d101      	bne.n	80012a0 <LL_ADC_IsEnabled+0x18>
 800129c:	2301      	movs	r3, #1
 800129e:	e000      	b.n	80012a2 <LL_ADC_IsEnabled+0x1a>
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	0018      	movs	r0, r3
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b002      	add	sp, #8
 80012a8:	bd80      	pop	{r7, pc}
	...

080012ac <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	4a04      	ldr	r2, [pc, #16]	; (80012cc <LL_ADC_REG_StartConversion+0x20>)
 80012ba:	4013      	ands	r3, r2
 80012bc:	2204      	movs	r2, #4
 80012be:	431a      	orrs	r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80012c4:	46c0      	nop			; (mov r8, r8)
 80012c6:	46bd      	mov	sp, r7
 80012c8:	b002      	add	sp, #8
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	7fffffe8 	.word	0x7fffffe8

080012d0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	2204      	movs	r2, #4
 80012de:	4013      	ands	r3, r2
 80012e0:	2b04      	cmp	r3, #4
 80012e2:	d101      	bne.n	80012e8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80012e4:	2301      	movs	r3, #1
 80012e6:	e000      	b.n	80012ea <LL_ADC_REG_IsConversionOngoing+0x1a>
 80012e8:	2300      	movs	r3, #0
}
 80012ea:	0018      	movs	r0, r3
 80012ec:	46bd      	mov	sp, r7
 80012ee:	b002      	add	sp, #8
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b088      	sub	sp, #32
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012fc:	231f      	movs	r3, #31
 80012fe:	18fb      	adds	r3, r7, r3
 8001300:	2200      	movs	r2, #0
 8001302:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001304:	2300      	movs	r3, #0
 8001306:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001308:	2300      	movs	r3, #0
 800130a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800130c:	2300      	movs	r3, #0
 800130e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d101      	bne.n	800131a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e17f      	b.n	800161a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800131e:	2b00      	cmp	r3, #0
 8001320:	d10a      	bne.n	8001338 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	0018      	movs	r0, r3
 8001326:	f7ff fc63 	bl	8000bf0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2200      	movs	r2, #0
 800132e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2254      	movs	r2, #84	; 0x54
 8001334:	2100      	movs	r1, #0
 8001336:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	0018      	movs	r0, r3
 800133e:	f7ff ff7d 	bl	800123c <LL_ADC_IsInternalRegulatorEnabled>
 8001342:	1e03      	subs	r3, r0, #0
 8001344:	d115      	bne.n	8001372 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	0018      	movs	r0, r3
 800134c:	f7ff ff62 	bl	8001214 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001350:	4bb4      	ldr	r3, [pc, #720]	; (8001624 <HAL_ADC_Init+0x330>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	49b4      	ldr	r1, [pc, #720]	; (8001628 <HAL_ADC_Init+0x334>)
 8001356:	0018      	movs	r0, r3
 8001358:	f7fe fedc 	bl	8000114 <__udivsi3>
 800135c:	0003      	movs	r3, r0
 800135e:	3301      	adds	r3, #1
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001364:	e002      	b.n	800136c <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	3b01      	subs	r3, #1
 800136a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d1f9      	bne.n	8001366 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	0018      	movs	r0, r3
 8001378:	f7ff ff60 	bl	800123c <LL_ADC_IsInternalRegulatorEnabled>
 800137c:	1e03      	subs	r3, r0, #0
 800137e:	d10f      	bne.n	80013a0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001384:	2210      	movs	r2, #16
 8001386:	431a      	orrs	r2, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001390:	2201      	movs	r2, #1
 8001392:	431a      	orrs	r2, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001398:	231f      	movs	r3, #31
 800139a:	18fb      	adds	r3, r7, r3
 800139c:	2201      	movs	r2, #1
 800139e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	0018      	movs	r0, r3
 80013a6:	f7ff ff93 	bl	80012d0 <LL_ADC_REG_IsConversionOngoing>
 80013aa:	0003      	movs	r3, r0
 80013ac:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013b2:	2210      	movs	r2, #16
 80013b4:	4013      	ands	r3, r2
 80013b6:	d000      	beq.n	80013ba <HAL_ADC_Init+0xc6>
 80013b8:	e122      	b.n	8001600 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d000      	beq.n	80013c2 <HAL_ADC_Init+0xce>
 80013c0:	e11e      	b.n	8001600 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013c6:	4a99      	ldr	r2, [pc, #612]	; (800162c <HAL_ADC_Init+0x338>)
 80013c8:	4013      	ands	r3, r2
 80013ca:	2202      	movs	r2, #2
 80013cc:	431a      	orrs	r2, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	0018      	movs	r0, r3
 80013d8:	f7ff ff56 	bl	8001288 <LL_ADC_IsEnabled>
 80013dc:	1e03      	subs	r3, r0, #0
 80013de:	d000      	beq.n	80013e2 <HAL_ADC_Init+0xee>
 80013e0:	e0ad      	b.n	800153e <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	7e1b      	ldrb	r3, [r3, #24]
 80013ea:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80013ec:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	7e5b      	ldrb	r3, [r3, #25]
 80013f2:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80013f4:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	7e9b      	ldrb	r3, [r3, #26]
 80013fa:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80013fc:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001402:	2b00      	cmp	r3, #0
 8001404:	d002      	beq.n	800140c <HAL_ADC_Init+0x118>
 8001406:	2380      	movs	r3, #128	; 0x80
 8001408:	015b      	lsls	r3, r3, #5
 800140a:	e000      	b.n	800140e <HAL_ADC_Init+0x11a>
 800140c:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800140e:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001414:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	691b      	ldr	r3, [r3, #16]
 800141a:	2b00      	cmp	r3, #0
 800141c:	da04      	bge.n	8001428 <HAL_ADC_Init+0x134>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	691b      	ldr	r3, [r3, #16]
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	085b      	lsrs	r3, r3, #1
 8001426:	e001      	b.n	800142c <HAL_ADC_Init+0x138>
 8001428:	2380      	movs	r3, #128	; 0x80
 800142a:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 800142c:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	212c      	movs	r1, #44	; 0x2c
 8001432:	5c5b      	ldrb	r3, [r3, r1]
 8001434:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001436:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	4313      	orrs	r3, r2
 800143c:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2220      	movs	r2, #32
 8001442:	5c9b      	ldrb	r3, [r3, r2]
 8001444:	2b01      	cmp	r3, #1
 8001446:	d115      	bne.n	8001474 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	7e9b      	ldrb	r3, [r3, #26]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d105      	bne.n	800145c <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	2280      	movs	r2, #128	; 0x80
 8001454:	0252      	lsls	r2, r2, #9
 8001456:	4313      	orrs	r3, r2
 8001458:	61bb      	str	r3, [r7, #24]
 800145a:	e00b      	b.n	8001474 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001460:	2220      	movs	r2, #32
 8001462:	431a      	orrs	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800146c:	2201      	movs	r2, #1
 800146e:	431a      	orrs	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001478:	2b00      	cmp	r3, #0
 800147a:	d00a      	beq.n	8001492 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001480:	23e0      	movs	r3, #224	; 0xe0
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800148a:	4313      	orrs	r3, r2
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	4313      	orrs	r3, r2
 8001490:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	4a65      	ldr	r2, [pc, #404]	; (8001630 <HAL_ADC_Init+0x33c>)
 800149a:	4013      	ands	r3, r2
 800149c:	0019      	movs	r1, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	430a      	orrs	r2, r1
 80014a6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	0f9b      	lsrs	r3, r3, #30
 80014ae:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014b4:	4313      	orrs	r3, r2
 80014b6:	697a      	ldr	r2, [r7, #20]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	223c      	movs	r2, #60	; 0x3c
 80014c0:	5c9b      	ldrb	r3, [r3, r2]
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d111      	bne.n	80014ea <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	0f9b      	lsrs	r3, r3, #30
 80014cc:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80014d2:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 80014d8:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80014de:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	2201      	movs	r2, #1
 80014e6:	4313      	orrs	r3, r2
 80014e8:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	691b      	ldr	r3, [r3, #16]
 80014f0:	4a50      	ldr	r2, [pc, #320]	; (8001634 <HAL_ADC_Init+0x340>)
 80014f2:	4013      	ands	r3, r2
 80014f4:	0019      	movs	r1, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	697a      	ldr	r2, [r7, #20]
 80014fc:	430a      	orrs	r2, r1
 80014fe:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	685a      	ldr	r2, [r3, #4]
 8001504:	23c0      	movs	r3, #192	; 0xc0
 8001506:	061b      	lsls	r3, r3, #24
 8001508:	429a      	cmp	r2, r3
 800150a:	d018      	beq.n	800153e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001510:	2380      	movs	r3, #128	; 0x80
 8001512:	05db      	lsls	r3, r3, #23
 8001514:	429a      	cmp	r2, r3
 8001516:	d012      	beq.n	800153e <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800151c:	2380      	movs	r3, #128	; 0x80
 800151e:	061b      	lsls	r3, r3, #24
 8001520:	429a      	cmp	r2, r3
 8001522:	d00c      	beq.n	800153e <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001524:	4b44      	ldr	r3, [pc, #272]	; (8001638 <HAL_ADC_Init+0x344>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a44      	ldr	r2, [pc, #272]	; (800163c <HAL_ADC_Init+0x348>)
 800152a:	4013      	ands	r3, r2
 800152c:	0019      	movs	r1, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	685a      	ldr	r2, [r3, #4]
 8001532:	23f0      	movs	r3, #240	; 0xf0
 8001534:	039b      	lsls	r3, r3, #14
 8001536:	401a      	ands	r2, r3
 8001538:	4b3f      	ldr	r3, [pc, #252]	; (8001638 <HAL_ADC_Init+0x344>)
 800153a:	430a      	orrs	r2, r1
 800153c:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6818      	ldr	r0, [r3, #0]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001546:	001a      	movs	r2, r3
 8001548:	2100      	movs	r1, #0
 800154a:	f7ff fdbe 	bl	80010ca <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6818      	ldr	r0, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001556:	493a      	ldr	r1, [pc, #232]	; (8001640 <HAL_ADC_Init+0x34c>)
 8001558:	001a      	movs	r2, r3
 800155a:	f7ff fdb6 	bl	80010ca <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	691b      	ldr	r3, [r3, #16]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d109      	bne.n	800157a <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2110      	movs	r1, #16
 8001572:	4249      	negs	r1, r1
 8001574:	430a      	orrs	r2, r1
 8001576:	629a      	str	r2, [r3, #40]	; 0x28
 8001578:	e018      	b.n	80015ac <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	691a      	ldr	r2, [r3, #16]
 800157e:	2380      	movs	r3, #128	; 0x80
 8001580:	039b      	lsls	r3, r3, #14
 8001582:	429a      	cmp	r2, r3
 8001584:	d112      	bne.n	80015ac <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69db      	ldr	r3, [r3, #28]
 8001590:	3b01      	subs	r3, #1
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	221c      	movs	r2, #28
 8001596:	4013      	ands	r3, r2
 8001598:	2210      	movs	r2, #16
 800159a:	4252      	negs	r2, r2
 800159c:	409a      	lsls	r2, r3
 800159e:	0011      	movs	r1, r2
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	430a      	orrs	r2, r1
 80015aa:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2100      	movs	r1, #0
 80015b2:	0018      	movs	r0, r3
 80015b4:	f7ff fda6 	bl	8001104 <LL_ADC_GetSamplingTimeCommonChannels>
 80015b8:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015be:	429a      	cmp	r2, r3
 80015c0:	d10b      	bne.n	80015da <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015cc:	2203      	movs	r2, #3
 80015ce:	4393      	bics	r3, r2
 80015d0:	2201      	movs	r2, #1
 80015d2:	431a      	orrs	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015d8:	e01c      	b.n	8001614 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015de:	2212      	movs	r2, #18
 80015e0:	4393      	bics	r3, r2
 80015e2:	2210      	movs	r2, #16
 80015e4:	431a      	orrs	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015ee:	2201      	movs	r2, #1
 80015f0:	431a      	orrs	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80015f6:	231f      	movs	r3, #31
 80015f8:	18fb      	adds	r3, r7, r3
 80015fa:	2201      	movs	r2, #1
 80015fc:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015fe:	e009      	b.n	8001614 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001604:	2210      	movs	r2, #16
 8001606:	431a      	orrs	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800160c:	231f      	movs	r3, #31
 800160e:	18fb      	adds	r3, r7, r3
 8001610:	2201      	movs	r2, #1
 8001612:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001614:	231f      	movs	r3, #31
 8001616:	18fb      	adds	r3, r7, r3
 8001618:	781b      	ldrb	r3, [r3, #0]
}
 800161a:	0018      	movs	r0, r3
 800161c:	46bd      	mov	sp, r7
 800161e:	b008      	add	sp, #32
 8001620:	bd80      	pop	{r7, pc}
 8001622:	46c0      	nop			; (mov r8, r8)
 8001624:	20000000 	.word	0x20000000
 8001628:	00030d40 	.word	0x00030d40
 800162c:	fffffefd 	.word	0xfffffefd
 8001630:	fffe0201 	.word	0xfffe0201
 8001634:	1ffffc02 	.word	0x1ffffc02
 8001638:	40012708 	.word	0x40012708
 800163c:	ffc3ffff 	.word	0xffc3ffff
 8001640:	07ffff04 	.word	0x07ffff04

08001644 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001644:	b5b0      	push	{r4, r5, r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	0018      	movs	r0, r3
 8001652:	f7ff fe3d 	bl	80012d0 <LL_ADC_REG_IsConversionOngoing>
 8001656:	1e03      	subs	r3, r0, #0
 8001658:	d135      	bne.n	80016c6 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2254      	movs	r2, #84	; 0x54
 800165e:	5c9b      	ldrb	r3, [r3, r2]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d101      	bne.n	8001668 <HAL_ADC_Start+0x24>
 8001664:	2302      	movs	r3, #2
 8001666:	e035      	b.n	80016d4 <HAL_ADC_Start+0x90>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2254      	movs	r2, #84	; 0x54
 800166c:	2101      	movs	r1, #1
 800166e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001670:	250f      	movs	r5, #15
 8001672:	197c      	adds	r4, r7, r5
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	0018      	movs	r0, r3
 8001678:	f000 faaa 	bl	8001bd0 <ADC_Enable>
 800167c:	0003      	movs	r3, r0
 800167e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001680:	197b      	adds	r3, r7, r5
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d119      	bne.n	80016bc <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800168c:	4a13      	ldr	r2, [pc, #76]	; (80016dc <HAL_ADC_Start+0x98>)
 800168e:	4013      	ands	r3, r2
 8001690:	2280      	movs	r2, #128	; 0x80
 8001692:	0052      	lsls	r2, r2, #1
 8001694:	431a      	orrs	r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	2200      	movs	r2, #0
 800169e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	221c      	movs	r2, #28
 80016a6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2254      	movs	r2, #84	; 0x54
 80016ac:	2100      	movs	r1, #0
 80016ae:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	0018      	movs	r0, r3
 80016b6:	f7ff fdf9 	bl	80012ac <LL_ADC_REG_StartConversion>
 80016ba:	e008      	b.n	80016ce <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2254      	movs	r2, #84	; 0x54
 80016c0:	2100      	movs	r1, #0
 80016c2:	5499      	strb	r1, [r3, r2]
 80016c4:	e003      	b.n	80016ce <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80016c6:	230f      	movs	r3, #15
 80016c8:	18fb      	adds	r3, r7, r3
 80016ca:	2202      	movs	r2, #2
 80016cc:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80016ce:	230f      	movs	r3, #15
 80016d0:	18fb      	adds	r3, r7, r3
 80016d2:	781b      	ldrb	r3, [r3, #0]
}
 80016d4:	0018      	movs	r0, r3
 80016d6:	46bd      	mov	sp, r7
 80016d8:	b004      	add	sp, #16
 80016da:	bdb0      	pop	{r4, r5, r7, pc}
 80016dc:	fffff0fe 	.word	0xfffff0fe

080016e0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	695b      	ldr	r3, [r3, #20]
 80016ee:	2b08      	cmp	r3, #8
 80016f0:	d102      	bne.n	80016f8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80016f2:	2308      	movs	r3, #8
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	e00f      	b.n	8001718 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	2201      	movs	r2, #1
 8001700:	4013      	ands	r3, r2
 8001702:	d007      	beq.n	8001714 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001708:	2220      	movs	r2, #32
 800170a:	431a      	orrs	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8001710:	2301      	movs	r3, #1
 8001712:	e072      	b.n	80017fa <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001714:	2304      	movs	r3, #4
 8001716:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001718:	f7ff fc88 	bl	800102c <HAL_GetTick>
 800171c:	0003      	movs	r3, r0
 800171e:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001720:	e01f      	b.n	8001762 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	3301      	adds	r3, #1
 8001726:	d01c      	beq.n	8001762 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001728:	f7ff fc80 	bl	800102c <HAL_GetTick>
 800172c:	0002      	movs	r2, r0
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	1ad3      	subs	r3, r2, r3
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	429a      	cmp	r2, r3
 8001736:	d302      	bcc.n	800173e <HAL_ADC_PollForConversion+0x5e>
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d111      	bne.n	8001762 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	68fa      	ldr	r2, [r7, #12]
 8001746:	4013      	ands	r3, r2
 8001748:	d10b      	bne.n	8001762 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800174e:	2204      	movs	r2, #4
 8001750:	431a      	orrs	r2, r3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2254      	movs	r2, #84	; 0x54
 800175a:	2100      	movs	r1, #0
 800175c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e04b      	b.n	80017fa <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	68fa      	ldr	r2, [r7, #12]
 800176a:	4013      	ands	r3, r2
 800176c:	d0d9      	beq.n	8001722 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001772:	2280      	movs	r2, #128	; 0x80
 8001774:	0092      	lsls	r2, r2, #2
 8001776:	431a      	orrs	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	0018      	movs	r0, r3
 8001782:	f7ff fcd6 	bl	8001132 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001786:	1e03      	subs	r3, r0, #0
 8001788:	d02e      	beq.n	80017e8 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	7e9b      	ldrb	r3, [r3, #26]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d12a      	bne.n	80017e8 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	2208      	movs	r2, #8
 800179a:	4013      	ands	r3, r2
 800179c:	2b08      	cmp	r3, #8
 800179e:	d123      	bne.n	80017e8 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	0018      	movs	r0, r3
 80017a6:	f7ff fd93 	bl	80012d0 <LL_ADC_REG_IsConversionOngoing>
 80017aa:	1e03      	subs	r3, r0, #0
 80017ac:	d110      	bne.n	80017d0 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	210c      	movs	r1, #12
 80017ba:	438a      	bics	r2, r1
 80017bc:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017c2:	4a10      	ldr	r2, [pc, #64]	; (8001804 <HAL_ADC_PollForConversion+0x124>)
 80017c4:	4013      	ands	r3, r2
 80017c6:	2201      	movs	r2, #1
 80017c8:	431a      	orrs	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	659a      	str	r2, [r3, #88]	; 0x58
 80017ce:	e00b      	b.n	80017e8 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d4:	2220      	movs	r2, #32
 80017d6:	431a      	orrs	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017e0:	2201      	movs	r2, #1
 80017e2:	431a      	orrs	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	7e1b      	ldrb	r3, [r3, #24]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d103      	bne.n	80017f8 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	220c      	movs	r2, #12
 80017f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	0018      	movs	r0, r3
 80017fc:	46bd      	mov	sp, r7
 80017fe:	b004      	add	sp, #16
 8001800:	bd80      	pop	{r7, pc}
 8001802:	46c0      	nop			; (mov r8, r8)
 8001804:	fffffefe 	.word	0xfffffefe

08001808 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001816:	0018      	movs	r0, r3
 8001818:	46bd      	mov	sp, r7
 800181a:	b002      	add	sp, #8
 800181c:	bd80      	pop	{r7, pc}
	...

08001820 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800182a:	2317      	movs	r3, #23
 800182c:	18fb      	adds	r3, r7, r3
 800182e:	2200      	movs	r2, #0
 8001830:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001832:	2300      	movs	r3, #0
 8001834:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2254      	movs	r2, #84	; 0x54
 800183a:	5c9b      	ldrb	r3, [r3, r2]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d101      	bne.n	8001844 <HAL_ADC_ConfigChannel+0x24>
 8001840:	2302      	movs	r3, #2
 8001842:	e1c0      	b.n	8001bc6 <HAL_ADC_ConfigChannel+0x3a6>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2254      	movs	r2, #84	; 0x54
 8001848:	2101      	movs	r1, #1
 800184a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	0018      	movs	r0, r3
 8001852:	f7ff fd3d 	bl	80012d0 <LL_ADC_REG_IsConversionOngoing>
 8001856:	1e03      	subs	r3, r0, #0
 8001858:	d000      	beq.n	800185c <HAL_ADC_ConfigChannel+0x3c>
 800185a:	e1a3      	b.n	8001ba4 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	2b02      	cmp	r3, #2
 8001862:	d100      	bne.n	8001866 <HAL_ADC_ConfigChannel+0x46>
 8001864:	e143      	b.n	8001aee <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	691a      	ldr	r2, [r3, #16]
 800186a:	2380      	movs	r3, #128	; 0x80
 800186c:	061b      	lsls	r3, r3, #24
 800186e:	429a      	cmp	r2, r3
 8001870:	d004      	beq.n	800187c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001876:	4ac1      	ldr	r2, [pc, #772]	; (8001b7c <HAL_ADC_ConfigChannel+0x35c>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d108      	bne.n	800188e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	0019      	movs	r1, r3
 8001886:	0010      	movs	r0, r2
 8001888:	f7ff fc84 	bl	8001194 <LL_ADC_REG_SetSequencerChAdd>
 800188c:	e0c9      	b.n	8001a22 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	211f      	movs	r1, #31
 8001898:	400b      	ands	r3, r1
 800189a:	210f      	movs	r1, #15
 800189c:	4099      	lsls	r1, r3
 800189e:	000b      	movs	r3, r1
 80018a0:	43db      	mvns	r3, r3
 80018a2:	4013      	ands	r3, r2
 80018a4:	0019      	movs	r1, r3
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	035b      	lsls	r3, r3, #13
 80018ac:	0b5b      	lsrs	r3, r3, #13
 80018ae:	d105      	bne.n	80018bc <HAL_ADC_ConfigChannel+0x9c>
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	0e9b      	lsrs	r3, r3, #26
 80018b6:	221f      	movs	r2, #31
 80018b8:	4013      	ands	r3, r2
 80018ba:	e098      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2201      	movs	r2, #1
 80018c2:	4013      	ands	r3, r2
 80018c4:	d000      	beq.n	80018c8 <HAL_ADC_ConfigChannel+0xa8>
 80018c6:	e091      	b.n	80019ec <HAL_ADC_ConfigChannel+0x1cc>
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2202      	movs	r2, #2
 80018ce:	4013      	ands	r3, r2
 80018d0:	d000      	beq.n	80018d4 <HAL_ADC_ConfigChannel+0xb4>
 80018d2:	e089      	b.n	80019e8 <HAL_ADC_ConfigChannel+0x1c8>
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	2204      	movs	r2, #4
 80018da:	4013      	ands	r3, r2
 80018dc:	d000      	beq.n	80018e0 <HAL_ADC_ConfigChannel+0xc0>
 80018de:	e081      	b.n	80019e4 <HAL_ADC_ConfigChannel+0x1c4>
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2208      	movs	r2, #8
 80018e6:	4013      	ands	r3, r2
 80018e8:	d000      	beq.n	80018ec <HAL_ADC_ConfigChannel+0xcc>
 80018ea:	e079      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x1c0>
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2210      	movs	r2, #16
 80018f2:	4013      	ands	r3, r2
 80018f4:	d000      	beq.n	80018f8 <HAL_ADC_ConfigChannel+0xd8>
 80018f6:	e071      	b.n	80019dc <HAL_ADC_ConfigChannel+0x1bc>
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2220      	movs	r2, #32
 80018fe:	4013      	ands	r3, r2
 8001900:	d000      	beq.n	8001904 <HAL_ADC_ConfigChannel+0xe4>
 8001902:	e069      	b.n	80019d8 <HAL_ADC_ConfigChannel+0x1b8>
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2240      	movs	r2, #64	; 0x40
 800190a:	4013      	ands	r3, r2
 800190c:	d000      	beq.n	8001910 <HAL_ADC_ConfigChannel+0xf0>
 800190e:	e061      	b.n	80019d4 <HAL_ADC_ConfigChannel+0x1b4>
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2280      	movs	r2, #128	; 0x80
 8001916:	4013      	ands	r3, r2
 8001918:	d000      	beq.n	800191c <HAL_ADC_ConfigChannel+0xfc>
 800191a:	e059      	b.n	80019d0 <HAL_ADC_ConfigChannel+0x1b0>
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	2380      	movs	r3, #128	; 0x80
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4013      	ands	r3, r2
 8001926:	d151      	bne.n	80019cc <HAL_ADC_ConfigChannel+0x1ac>
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	2380      	movs	r3, #128	; 0x80
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	4013      	ands	r3, r2
 8001932:	d149      	bne.n	80019c8 <HAL_ADC_ConfigChannel+0x1a8>
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	2380      	movs	r3, #128	; 0x80
 800193a:	00db      	lsls	r3, r3, #3
 800193c:	4013      	ands	r3, r2
 800193e:	d141      	bne.n	80019c4 <HAL_ADC_ConfigChannel+0x1a4>
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	2380      	movs	r3, #128	; 0x80
 8001946:	011b      	lsls	r3, r3, #4
 8001948:	4013      	ands	r3, r2
 800194a:	d139      	bne.n	80019c0 <HAL_ADC_ConfigChannel+0x1a0>
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	2380      	movs	r3, #128	; 0x80
 8001952:	015b      	lsls	r3, r3, #5
 8001954:	4013      	ands	r3, r2
 8001956:	d131      	bne.n	80019bc <HAL_ADC_ConfigChannel+0x19c>
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	2380      	movs	r3, #128	; 0x80
 800195e:	019b      	lsls	r3, r3, #6
 8001960:	4013      	ands	r3, r2
 8001962:	d129      	bne.n	80019b8 <HAL_ADC_ConfigChannel+0x198>
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	2380      	movs	r3, #128	; 0x80
 800196a:	01db      	lsls	r3, r3, #7
 800196c:	4013      	ands	r3, r2
 800196e:	d121      	bne.n	80019b4 <HAL_ADC_ConfigChannel+0x194>
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	2380      	movs	r3, #128	; 0x80
 8001976:	021b      	lsls	r3, r3, #8
 8001978:	4013      	ands	r3, r2
 800197a:	d119      	bne.n	80019b0 <HAL_ADC_ConfigChannel+0x190>
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	2380      	movs	r3, #128	; 0x80
 8001982:	025b      	lsls	r3, r3, #9
 8001984:	4013      	ands	r3, r2
 8001986:	d111      	bne.n	80019ac <HAL_ADC_ConfigChannel+0x18c>
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	2380      	movs	r3, #128	; 0x80
 800198e:	029b      	lsls	r3, r3, #10
 8001990:	4013      	ands	r3, r2
 8001992:	d109      	bne.n	80019a8 <HAL_ADC_ConfigChannel+0x188>
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	2380      	movs	r3, #128	; 0x80
 800199a:	02db      	lsls	r3, r3, #11
 800199c:	4013      	ands	r3, r2
 800199e:	d001      	beq.n	80019a4 <HAL_ADC_ConfigChannel+0x184>
 80019a0:	2312      	movs	r3, #18
 80019a2:	e024      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019a4:	2300      	movs	r3, #0
 80019a6:	e022      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019a8:	2311      	movs	r3, #17
 80019aa:	e020      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019ac:	2310      	movs	r3, #16
 80019ae:	e01e      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019b0:	230f      	movs	r3, #15
 80019b2:	e01c      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019b4:	230e      	movs	r3, #14
 80019b6:	e01a      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019b8:	230d      	movs	r3, #13
 80019ba:	e018      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019bc:	230c      	movs	r3, #12
 80019be:	e016      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019c0:	230b      	movs	r3, #11
 80019c2:	e014      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019c4:	230a      	movs	r3, #10
 80019c6:	e012      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019c8:	2309      	movs	r3, #9
 80019ca:	e010      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019cc:	2308      	movs	r3, #8
 80019ce:	e00e      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019d0:	2307      	movs	r3, #7
 80019d2:	e00c      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019d4:	2306      	movs	r3, #6
 80019d6:	e00a      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019d8:	2305      	movs	r3, #5
 80019da:	e008      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019dc:	2304      	movs	r3, #4
 80019de:	e006      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019e0:	2303      	movs	r3, #3
 80019e2:	e004      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019e4:	2302      	movs	r3, #2
 80019e6:	e002      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019e8:	2301      	movs	r3, #1
 80019ea:	e000      	b.n	80019ee <HAL_ADC_ConfigChannel+0x1ce>
 80019ec:	2300      	movs	r3, #0
 80019ee:	683a      	ldr	r2, [r7, #0]
 80019f0:	6852      	ldr	r2, [r2, #4]
 80019f2:	201f      	movs	r0, #31
 80019f4:	4002      	ands	r2, r0
 80019f6:	4093      	lsls	r3, r2
 80019f8:	000a      	movs	r2, r1
 80019fa:	431a      	orrs	r2, r3
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	089b      	lsrs	r3, r3, #2
 8001a06:	1c5a      	adds	r2, r3, #1
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	69db      	ldr	r3, [r3, #28]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d808      	bhi.n	8001a22 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6818      	ldr	r0, [r3, #0]
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	6859      	ldr	r1, [r3, #4]
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	001a      	movs	r2, r3
 8001a1e:	f7ff fb99 	bl	8001154 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6818      	ldr	r0, [r3, #0]
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	6819      	ldr	r1, [r3, #0]
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	689b      	ldr	r3, [r3, #8]
 8001a2e:	001a      	movs	r2, r3
 8001a30:	f7ff fbd4 	bl	80011dc <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	db00      	blt.n	8001a3e <HAL_ADC_ConfigChannel+0x21e>
 8001a3c:	e0bc      	b.n	8001bb8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001a3e:	4b50      	ldr	r3, [pc, #320]	; (8001b80 <HAL_ADC_ConfigChannel+0x360>)
 8001a40:	0018      	movs	r0, r3
 8001a42:	f7ff fb35 	bl	80010b0 <LL_ADC_GetCommonPathInternalCh>
 8001a46:	0003      	movs	r3, r0
 8001a48:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a4d      	ldr	r2, [pc, #308]	; (8001b84 <HAL_ADC_ConfigChannel+0x364>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d122      	bne.n	8001a9a <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001a54:	693a      	ldr	r2, [r7, #16]
 8001a56:	2380      	movs	r3, #128	; 0x80
 8001a58:	041b      	lsls	r3, r3, #16
 8001a5a:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a5c:	d11d      	bne.n	8001a9a <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	2280      	movs	r2, #128	; 0x80
 8001a62:	0412      	lsls	r2, r2, #16
 8001a64:	4313      	orrs	r3, r2
 8001a66:	4a46      	ldr	r2, [pc, #280]	; (8001b80 <HAL_ADC_ConfigChannel+0x360>)
 8001a68:	0019      	movs	r1, r3
 8001a6a:	0010      	movs	r0, r2
 8001a6c:	f7ff fb0c 	bl	8001088 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a70:	4b45      	ldr	r3, [pc, #276]	; (8001b88 <HAL_ADC_ConfigChannel+0x368>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4945      	ldr	r1, [pc, #276]	; (8001b8c <HAL_ADC_ConfigChannel+0x36c>)
 8001a76:	0018      	movs	r0, r3
 8001a78:	f7fe fb4c 	bl	8000114 <__udivsi3>
 8001a7c:	0003      	movs	r3, r0
 8001a7e:	1c5a      	adds	r2, r3, #1
 8001a80:	0013      	movs	r3, r2
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	189b      	adds	r3, r3, r2
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001a8a:	e002      	b.n	8001a92 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	3b01      	subs	r3, #1
 8001a90:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d1f9      	bne.n	8001a8c <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a98:	e08e      	b.n	8001bb8 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a3c      	ldr	r2, [pc, #240]	; (8001b90 <HAL_ADC_ConfigChannel+0x370>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d10e      	bne.n	8001ac2 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	2380      	movs	r3, #128	; 0x80
 8001aa8:	045b      	lsls	r3, r3, #17
 8001aaa:	4013      	ands	r3, r2
 8001aac:	d109      	bne.n	8001ac2 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	2280      	movs	r2, #128	; 0x80
 8001ab2:	0452      	lsls	r2, r2, #17
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	4a32      	ldr	r2, [pc, #200]	; (8001b80 <HAL_ADC_ConfigChannel+0x360>)
 8001ab8:	0019      	movs	r1, r3
 8001aba:	0010      	movs	r0, r2
 8001abc:	f7ff fae4 	bl	8001088 <LL_ADC_SetCommonPathInternalCh>
 8001ac0:	e07a      	b.n	8001bb8 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a33      	ldr	r2, [pc, #204]	; (8001b94 <HAL_ADC_ConfigChannel+0x374>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d000      	beq.n	8001ace <HAL_ADC_ConfigChannel+0x2ae>
 8001acc:	e074      	b.n	8001bb8 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	2380      	movs	r3, #128	; 0x80
 8001ad2:	03db      	lsls	r3, r3, #15
 8001ad4:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001ad6:	d000      	beq.n	8001ada <HAL_ADC_ConfigChannel+0x2ba>
 8001ad8:	e06e      	b.n	8001bb8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	2280      	movs	r2, #128	; 0x80
 8001ade:	03d2      	lsls	r2, r2, #15
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	4a27      	ldr	r2, [pc, #156]	; (8001b80 <HAL_ADC_ConfigChannel+0x360>)
 8001ae4:	0019      	movs	r1, r3
 8001ae6:	0010      	movs	r0, r2
 8001ae8:	f7ff face 	bl	8001088 <LL_ADC_SetCommonPathInternalCh>
 8001aec:	e064      	b.n	8001bb8 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	691a      	ldr	r2, [r3, #16]
 8001af2:	2380      	movs	r3, #128	; 0x80
 8001af4:	061b      	lsls	r3, r3, #24
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d004      	beq.n	8001b04 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001afe:	4a1f      	ldr	r2, [pc, #124]	; (8001b7c <HAL_ADC_ConfigChannel+0x35c>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d107      	bne.n	8001b14 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	0019      	movs	r1, r3
 8001b0e:	0010      	movs	r0, r2
 8001b10:	f7ff fb51 	bl	80011b6 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	da4d      	bge.n	8001bb8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001b1c:	4b18      	ldr	r3, [pc, #96]	; (8001b80 <HAL_ADC_ConfigChannel+0x360>)
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f7ff fac6 	bl	80010b0 <LL_ADC_GetCommonPathInternalCh>
 8001b24:	0003      	movs	r3, r0
 8001b26:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a15      	ldr	r2, [pc, #84]	; (8001b84 <HAL_ADC_ConfigChannel+0x364>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d108      	bne.n	8001b44 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	4a18      	ldr	r2, [pc, #96]	; (8001b98 <HAL_ADC_ConfigChannel+0x378>)
 8001b36:	4013      	ands	r3, r2
 8001b38:	4a11      	ldr	r2, [pc, #68]	; (8001b80 <HAL_ADC_ConfigChannel+0x360>)
 8001b3a:	0019      	movs	r1, r3
 8001b3c:	0010      	movs	r0, r2
 8001b3e:	f7ff faa3 	bl	8001088 <LL_ADC_SetCommonPathInternalCh>
 8001b42:	e039      	b.n	8001bb8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a11      	ldr	r2, [pc, #68]	; (8001b90 <HAL_ADC_ConfigChannel+0x370>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d108      	bne.n	8001b60 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	4a12      	ldr	r2, [pc, #72]	; (8001b9c <HAL_ADC_ConfigChannel+0x37c>)
 8001b52:	4013      	ands	r3, r2
 8001b54:	4a0a      	ldr	r2, [pc, #40]	; (8001b80 <HAL_ADC_ConfigChannel+0x360>)
 8001b56:	0019      	movs	r1, r3
 8001b58:	0010      	movs	r0, r2
 8001b5a:	f7ff fa95 	bl	8001088 <LL_ADC_SetCommonPathInternalCh>
 8001b5e:	e02b      	b.n	8001bb8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a0b      	ldr	r2, [pc, #44]	; (8001b94 <HAL_ADC_ConfigChannel+0x374>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d126      	bne.n	8001bb8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	4a0c      	ldr	r2, [pc, #48]	; (8001ba0 <HAL_ADC_ConfigChannel+0x380>)
 8001b6e:	4013      	ands	r3, r2
 8001b70:	4a03      	ldr	r2, [pc, #12]	; (8001b80 <HAL_ADC_ConfigChannel+0x360>)
 8001b72:	0019      	movs	r1, r3
 8001b74:	0010      	movs	r0, r2
 8001b76:	f7ff fa87 	bl	8001088 <LL_ADC_SetCommonPathInternalCh>
 8001b7a:	e01d      	b.n	8001bb8 <HAL_ADC_ConfigChannel+0x398>
 8001b7c:	80000004 	.word	0x80000004
 8001b80:	40012708 	.word	0x40012708
 8001b84:	b0001000 	.word	0xb0001000
 8001b88:	20000000 	.word	0x20000000
 8001b8c:	00030d40 	.word	0x00030d40
 8001b90:	b8004000 	.word	0xb8004000
 8001b94:	b4002000 	.word	0xb4002000
 8001b98:	ff7fffff 	.word	0xff7fffff
 8001b9c:	feffffff 	.word	0xfeffffff
 8001ba0:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ba8:	2220      	movs	r2, #32
 8001baa:	431a      	orrs	r2, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001bb0:	2317      	movs	r3, #23
 8001bb2:	18fb      	adds	r3, r7, r3
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2254      	movs	r2, #84	; 0x54
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001bc0:	2317      	movs	r3, #23
 8001bc2:	18fb      	adds	r3, r7, r3
 8001bc4:	781b      	ldrb	r3, [r3, #0]
}
 8001bc6:	0018      	movs	r0, r3
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	b006      	add	sp, #24
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	46c0      	nop			; (mov r8, r8)

08001bd0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	0018      	movs	r0, r3
 8001be2:	f7ff fb51 	bl	8001288 <LL_ADC_IsEnabled>
 8001be6:	1e03      	subs	r3, r0, #0
 8001be8:	d000      	beq.n	8001bec <ADC_Enable+0x1c>
 8001bea:	e069      	b.n	8001cc0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	4a36      	ldr	r2, [pc, #216]	; (8001ccc <ADC_Enable+0xfc>)
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	d00d      	beq.n	8001c14 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bfc:	2210      	movs	r2, #16
 8001bfe:	431a      	orrs	r2, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c08:	2201      	movs	r2, #1
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001c10:	2301      	movs	r3, #1
 8001c12:	e056      	b.n	8001cc2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	0018      	movs	r0, r3
 8001c1a:	f7ff fb23 	bl	8001264 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8001c1e:	4b2c      	ldr	r3, [pc, #176]	; (8001cd0 <ADC_Enable+0x100>)
 8001c20:	0018      	movs	r0, r3
 8001c22:	f7ff fa45 	bl	80010b0 <LL_ADC_GetCommonPathInternalCh>
 8001c26:	0002      	movs	r2, r0
 8001c28:	2380      	movs	r3, #128	; 0x80
 8001c2a:	041b      	lsls	r3, r3, #16
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	d00f      	beq.n	8001c50 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c30:	4b28      	ldr	r3, [pc, #160]	; (8001cd4 <ADC_Enable+0x104>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4928      	ldr	r1, [pc, #160]	; (8001cd8 <ADC_Enable+0x108>)
 8001c36:	0018      	movs	r0, r3
 8001c38:	f7fe fa6c 	bl	8000114 <__udivsi3>
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8001c40:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001c42:	e002      	b.n	8001c4a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	3b01      	subs	r3, #1
 8001c48:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d1f9      	bne.n	8001c44 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	7e5b      	ldrb	r3, [r3, #25]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d033      	beq.n	8001cc0 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001c58:	f7ff f9e8 	bl	800102c <HAL_GetTick>
 8001c5c:	0003      	movs	r3, r0
 8001c5e:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c60:	e027      	b.n	8001cb2 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	0018      	movs	r0, r3
 8001c68:	f7ff fb0e 	bl	8001288 <LL_ADC_IsEnabled>
 8001c6c:	1e03      	subs	r3, r0, #0
 8001c6e:	d104      	bne.n	8001c7a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	0018      	movs	r0, r3
 8001c76:	f7ff faf5 	bl	8001264 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001c7a:	f7ff f9d7 	bl	800102c <HAL_GetTick>
 8001c7e:	0002      	movs	r2, r0
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	2b02      	cmp	r3, #2
 8001c86:	d914      	bls.n	8001cb2 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2201      	movs	r2, #1
 8001c90:	4013      	ands	r3, r2
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d00d      	beq.n	8001cb2 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c9a:	2210      	movs	r2, #16
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	431a      	orrs	r2, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e007      	b.n	8001cc2 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2201      	movs	r2, #1
 8001cba:	4013      	ands	r3, r2
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d1d0      	bne.n	8001c62 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	b004      	add	sp, #16
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	46c0      	nop			; (mov r8, r8)
 8001ccc:	80000017 	.word	0x80000017
 8001cd0:	40012708 	.word	0x40012708
 8001cd4:	20000000 	.word	0x20000000
 8001cd8:	00030d40 	.word	0x00030d40

08001cdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cdc:	b590      	push	{r4, r7, lr}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	0002      	movs	r2, r0
 8001ce4:	6039      	str	r1, [r7, #0]
 8001ce6:	1dfb      	adds	r3, r7, #7
 8001ce8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001cea:	1dfb      	adds	r3, r7, #7
 8001cec:	781b      	ldrb	r3, [r3, #0]
 8001cee:	2b7f      	cmp	r3, #127	; 0x7f
 8001cf0:	d828      	bhi.n	8001d44 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cf2:	4a2f      	ldr	r2, [pc, #188]	; (8001db0 <__NVIC_SetPriority+0xd4>)
 8001cf4:	1dfb      	adds	r3, r7, #7
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	b25b      	sxtb	r3, r3
 8001cfa:	089b      	lsrs	r3, r3, #2
 8001cfc:	33c0      	adds	r3, #192	; 0xc0
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	589b      	ldr	r3, [r3, r2]
 8001d02:	1dfa      	adds	r2, r7, #7
 8001d04:	7812      	ldrb	r2, [r2, #0]
 8001d06:	0011      	movs	r1, r2
 8001d08:	2203      	movs	r2, #3
 8001d0a:	400a      	ands	r2, r1
 8001d0c:	00d2      	lsls	r2, r2, #3
 8001d0e:	21ff      	movs	r1, #255	; 0xff
 8001d10:	4091      	lsls	r1, r2
 8001d12:	000a      	movs	r2, r1
 8001d14:	43d2      	mvns	r2, r2
 8001d16:	401a      	ands	r2, r3
 8001d18:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	019b      	lsls	r3, r3, #6
 8001d1e:	22ff      	movs	r2, #255	; 0xff
 8001d20:	401a      	ands	r2, r3
 8001d22:	1dfb      	adds	r3, r7, #7
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	0018      	movs	r0, r3
 8001d28:	2303      	movs	r3, #3
 8001d2a:	4003      	ands	r3, r0
 8001d2c:	00db      	lsls	r3, r3, #3
 8001d2e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d30:	481f      	ldr	r0, [pc, #124]	; (8001db0 <__NVIC_SetPriority+0xd4>)
 8001d32:	1dfb      	adds	r3, r7, #7
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	b25b      	sxtb	r3, r3
 8001d38:	089b      	lsrs	r3, r3, #2
 8001d3a:	430a      	orrs	r2, r1
 8001d3c:	33c0      	adds	r3, #192	; 0xc0
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001d42:	e031      	b.n	8001da8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d44:	4a1b      	ldr	r2, [pc, #108]	; (8001db4 <__NVIC_SetPriority+0xd8>)
 8001d46:	1dfb      	adds	r3, r7, #7
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	0019      	movs	r1, r3
 8001d4c:	230f      	movs	r3, #15
 8001d4e:	400b      	ands	r3, r1
 8001d50:	3b08      	subs	r3, #8
 8001d52:	089b      	lsrs	r3, r3, #2
 8001d54:	3306      	adds	r3, #6
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	18d3      	adds	r3, r2, r3
 8001d5a:	3304      	adds	r3, #4
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	1dfa      	adds	r2, r7, #7
 8001d60:	7812      	ldrb	r2, [r2, #0]
 8001d62:	0011      	movs	r1, r2
 8001d64:	2203      	movs	r2, #3
 8001d66:	400a      	ands	r2, r1
 8001d68:	00d2      	lsls	r2, r2, #3
 8001d6a:	21ff      	movs	r1, #255	; 0xff
 8001d6c:	4091      	lsls	r1, r2
 8001d6e:	000a      	movs	r2, r1
 8001d70:	43d2      	mvns	r2, r2
 8001d72:	401a      	ands	r2, r3
 8001d74:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	019b      	lsls	r3, r3, #6
 8001d7a:	22ff      	movs	r2, #255	; 0xff
 8001d7c:	401a      	ands	r2, r3
 8001d7e:	1dfb      	adds	r3, r7, #7
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	0018      	movs	r0, r3
 8001d84:	2303      	movs	r3, #3
 8001d86:	4003      	ands	r3, r0
 8001d88:	00db      	lsls	r3, r3, #3
 8001d8a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d8c:	4809      	ldr	r0, [pc, #36]	; (8001db4 <__NVIC_SetPriority+0xd8>)
 8001d8e:	1dfb      	adds	r3, r7, #7
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	001c      	movs	r4, r3
 8001d94:	230f      	movs	r3, #15
 8001d96:	4023      	ands	r3, r4
 8001d98:	3b08      	subs	r3, #8
 8001d9a:	089b      	lsrs	r3, r3, #2
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	3306      	adds	r3, #6
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	18c3      	adds	r3, r0, r3
 8001da4:	3304      	adds	r3, #4
 8001da6:	601a      	str	r2, [r3, #0]
}
 8001da8:	46c0      	nop			; (mov r8, r8)
 8001daa:	46bd      	mov	sp, r7
 8001dac:	b003      	add	sp, #12
 8001dae:	bd90      	pop	{r4, r7, pc}
 8001db0:	e000e100 	.word	0xe000e100
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	1e5a      	subs	r2, r3, #1
 8001dc4:	2380      	movs	r3, #128	; 0x80
 8001dc6:	045b      	lsls	r3, r3, #17
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d301      	bcc.n	8001dd0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e010      	b.n	8001df2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dd0:	4b0a      	ldr	r3, [pc, #40]	; (8001dfc <SysTick_Config+0x44>)
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	3a01      	subs	r2, #1
 8001dd6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001dd8:	2301      	movs	r3, #1
 8001dda:	425b      	negs	r3, r3
 8001ddc:	2103      	movs	r1, #3
 8001dde:	0018      	movs	r0, r3
 8001de0:	f7ff ff7c 	bl	8001cdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001de4:	4b05      	ldr	r3, [pc, #20]	; (8001dfc <SysTick_Config+0x44>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dea:	4b04      	ldr	r3, [pc, #16]	; (8001dfc <SysTick_Config+0x44>)
 8001dec:	2207      	movs	r2, #7
 8001dee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	0018      	movs	r0, r3
 8001df4:	46bd      	mov	sp, r7
 8001df6:	b002      	add	sp, #8
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	46c0      	nop			; (mov r8, r8)
 8001dfc:	e000e010 	.word	0xe000e010

08001e00 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	60b9      	str	r1, [r7, #8]
 8001e08:	607a      	str	r2, [r7, #4]
 8001e0a:	210f      	movs	r1, #15
 8001e0c:	187b      	adds	r3, r7, r1
 8001e0e:	1c02      	adds	r2, r0, #0
 8001e10:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001e12:	68ba      	ldr	r2, [r7, #8]
 8001e14:	187b      	adds	r3, r7, r1
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	b25b      	sxtb	r3, r3
 8001e1a:	0011      	movs	r1, r2
 8001e1c:	0018      	movs	r0, r3
 8001e1e:	f7ff ff5d 	bl	8001cdc <__NVIC_SetPriority>
}
 8001e22:	46c0      	nop			; (mov r8, r8)
 8001e24:	46bd      	mov	sp, r7
 8001e26:	b004      	add	sp, #16
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	b082      	sub	sp, #8
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	0018      	movs	r0, r3
 8001e36:	f7ff ffbf 	bl	8001db8 <SysTick_Config>
 8001e3a:	0003      	movs	r3, r0
}
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	b002      	add	sp, #8
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e056      	b.n	8001f04 <HAL_CRC_Init+0xc0>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	7f5b      	ldrb	r3, [r3, #29]
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d106      	bne.n	8001e6e <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	0018      	movs	r0, r3
 8001e6a:	f7fe ff05 	bl	8000c78 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2202      	movs	r2, #2
 8001e72:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	791b      	ldrb	r3, [r3, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d10c      	bne.n	8001e96 <HAL_CRC_Init+0x52>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a22      	ldr	r2, [pc, #136]	; (8001f0c <HAL_CRC_Init+0xc8>)
 8001e82:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	689a      	ldr	r2, [r3, #8]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2118      	movs	r1, #24
 8001e90:	438a      	bics	r2, r1
 8001e92:	609a      	str	r2, [r3, #8]
 8001e94:	e00b      	b.n	8001eae <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6899      	ldr	r1, [r3, #8]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	68da      	ldr	r2, [r3, #12]
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f000 f835 	bl	8001f10 <HAL_CRCEx_Polynomial_Set>
 8001ea6:	1e03      	subs	r3, r0, #0
 8001ea8:	d001      	beq.n	8001eae <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e02a      	b.n	8001f04 <HAL_CRC_Init+0xc0>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	795b      	ldrb	r3, [r3, #5]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d105      	bne.n	8001ec2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	4252      	negs	r2, r2
 8001ebe:	611a      	str	r2, [r3, #16]
 8001ec0:	e004      	b.n	8001ecc <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	6912      	ldr	r2, [r2, #16]
 8001eca:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	2260      	movs	r2, #96	; 0x60
 8001ed4:	4393      	bics	r3, r2
 8001ed6:	0019      	movs	r1, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	695a      	ldr	r2, [r3, #20]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	2280      	movs	r2, #128	; 0x80
 8001eec:	4393      	bics	r3, r2
 8001eee:	0019      	movs	r1, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	699a      	ldr	r2, [r3, #24]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2201      	movs	r2, #1
 8001f00:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	0018      	movs	r0, r3
 8001f06:	46bd      	mov	sp, r7
 8001f08:	b002      	add	sp, #8
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	04c11db7 	.word	0x04c11db7

08001f10 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f1c:	2317      	movs	r3, #23
 8001f1e:	18fb      	adds	r3, r7, r3
 8001f20:	2200      	movs	r2, #0
 8001f22:	701a      	strb	r2, [r3, #0]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001f24:	231f      	movs	r3, #31
 8001f26:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001f28:	46c0      	nop			; (mov r8, r8)
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1e5a      	subs	r2, r3, #1
 8001f2e:	613a      	str	r2, [r7, #16]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d008      	beq.n	8001f46 <HAL_CRCEx_Polynomial_Set+0x36>
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	221f      	movs	r2, #31
 8001f38:	4013      	ands	r3, r2
 8001f3a:	68ba      	ldr	r2, [r7, #8]
 8001f3c:	40da      	lsrs	r2, r3
 8001f3e:	0013      	movs	r3, r2
 8001f40:	2201      	movs	r2, #1
 8001f42:	4013      	ands	r3, r2
 8001f44:	d0f1      	beq.n	8001f2a <HAL_CRCEx_Polynomial_Set+0x1a>
  {
  }

  switch (PolyLength)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2b18      	cmp	r3, #24
 8001f4a:	d00f      	beq.n	8001f6c <HAL_CRCEx_Polynomial_Set+0x5c>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b18      	cmp	r3, #24
 8001f50:	d824      	bhi.n	8001f9c <HAL_CRCEx_Polynomial_Set+0x8c>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2b10      	cmp	r3, #16
 8001f56:	d011      	beq.n	8001f7c <HAL_CRCEx_Polynomial_Set+0x6c>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b10      	cmp	r3, #16
 8001f5c:	d81e      	bhi.n	8001f9c <HAL_CRCEx_Polynomial_Set+0x8c>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d020      	beq.n	8001fa6 <HAL_CRCEx_Polynomial_Set+0x96>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2b08      	cmp	r3, #8
 8001f68:	d010      	beq.n	8001f8c <HAL_CRCEx_Polynomial_Set+0x7c>
 8001f6a:	e017      	b.n	8001f9c <HAL_CRCEx_Polynomial_Set+0x8c>
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	2b06      	cmp	r3, #6
 8001f70:	d91b      	bls.n	8001faa <HAL_CRCEx_Polynomial_Set+0x9a>
      {
        status =   HAL_ERROR;
 8001f72:	2317      	movs	r3, #23
 8001f74:	18fb      	adds	r3, r7, r3
 8001f76:	2201      	movs	r2, #1
 8001f78:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001f7a:	e016      	b.n	8001faa <HAL_CRCEx_Polynomial_Set+0x9a>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	2b07      	cmp	r3, #7
 8001f80:	d915      	bls.n	8001fae <HAL_CRCEx_Polynomial_Set+0x9e>
      {
        status =   HAL_ERROR;
 8001f82:	2317      	movs	r3, #23
 8001f84:	18fb      	adds	r3, r7, r3
 8001f86:	2201      	movs	r2, #1
 8001f88:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001f8a:	e010      	b.n	8001fae <HAL_CRCEx_Polynomial_Set+0x9e>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	2b0f      	cmp	r3, #15
 8001f90:	d90f      	bls.n	8001fb2 <HAL_CRCEx_Polynomial_Set+0xa2>
      {
        status =   HAL_ERROR;
 8001f92:	2317      	movs	r3, #23
 8001f94:	18fb      	adds	r3, r7, r3
 8001f96:	2201      	movs	r2, #1
 8001f98:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001f9a:	e00a      	b.n	8001fb2 <HAL_CRCEx_Polynomial_Set+0xa2>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001f9c:	2317      	movs	r3, #23
 8001f9e:	18fb      	adds	r3, r7, r3
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	701a      	strb	r2, [r3, #0]
      break;
 8001fa4:	e006      	b.n	8001fb4 <HAL_CRCEx_Polynomial_Set+0xa4>
      break;
 8001fa6:	46c0      	nop			; (mov r8, r8)
 8001fa8:	e004      	b.n	8001fb4 <HAL_CRCEx_Polynomial_Set+0xa4>
      break;
 8001faa:	46c0      	nop			; (mov r8, r8)
 8001fac:	e002      	b.n	8001fb4 <HAL_CRCEx_Polynomial_Set+0xa4>
      break;
 8001fae:	46c0      	nop			; (mov r8, r8)
 8001fb0:	e000      	b.n	8001fb4 <HAL_CRCEx_Polynomial_Set+0xa4>
      break;
 8001fb2:	46c0      	nop			; (mov r8, r8)
  }
  if (status == HAL_OK)
 8001fb4:	2317      	movs	r3, #23
 8001fb6:	18fb      	adds	r3, r7, r3
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d10e      	bne.n	8001fdc <HAL_CRCEx_Polynomial_Set+0xcc>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	68ba      	ldr	r2, [r7, #8]
 8001fc4:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	2218      	movs	r2, #24
 8001fce:	4393      	bics	r3, r2
 8001fd0:	0019      	movs	r1, r3
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8001fdc:	2317      	movs	r3, #23
 8001fde:	18fb      	adds	r3, r7, r3
 8001fe0:	781b      	ldrb	r3, [r3, #0]
}
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	b006      	add	sp, #24
 8001fe8:	bd80      	pop	{r7, pc}
	...

08001fec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b086      	sub	sp, #24
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ffa:	e147      	b.n	800228c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2101      	movs	r1, #1
 8002002:	697a      	ldr	r2, [r7, #20]
 8002004:	4091      	lsls	r1, r2
 8002006:	000a      	movs	r2, r1
 8002008:	4013      	ands	r3, r2
 800200a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d100      	bne.n	8002014 <HAL_GPIO_Init+0x28>
 8002012:	e138      	b.n	8002286 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	2203      	movs	r2, #3
 800201a:	4013      	ands	r3, r2
 800201c:	2b01      	cmp	r3, #1
 800201e:	d005      	beq.n	800202c <HAL_GPIO_Init+0x40>
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	2203      	movs	r2, #3
 8002026:	4013      	ands	r3, r2
 8002028:	2b02      	cmp	r3, #2
 800202a:	d130      	bne.n	800208e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	2203      	movs	r2, #3
 8002038:	409a      	lsls	r2, r3
 800203a:	0013      	movs	r3, r2
 800203c:	43da      	mvns	r2, r3
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	4013      	ands	r3, r2
 8002042:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	68da      	ldr	r2, [r3, #12]
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	005b      	lsls	r3, r3, #1
 800204c:	409a      	lsls	r2, r3
 800204e:	0013      	movs	r3, r2
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	4313      	orrs	r3, r2
 8002054:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002062:	2201      	movs	r2, #1
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	409a      	lsls	r2, r3
 8002068:	0013      	movs	r3, r2
 800206a:	43da      	mvns	r2, r3
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	4013      	ands	r3, r2
 8002070:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	091b      	lsrs	r3, r3, #4
 8002078:	2201      	movs	r2, #1
 800207a:	401a      	ands	r2, r3
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	409a      	lsls	r2, r3
 8002080:	0013      	movs	r3, r2
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	4313      	orrs	r3, r2
 8002086:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	2203      	movs	r2, #3
 8002094:	4013      	ands	r3, r2
 8002096:	2b03      	cmp	r3, #3
 8002098:	d017      	beq.n	80020ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	2203      	movs	r2, #3
 80020a6:	409a      	lsls	r2, r3
 80020a8:	0013      	movs	r3, r2
 80020aa:	43da      	mvns	r2, r3
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	4013      	ands	r3, r2
 80020b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	689a      	ldr	r2, [r3, #8]
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	409a      	lsls	r2, r3
 80020bc:	0013      	movs	r3, r2
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	2203      	movs	r2, #3
 80020d0:	4013      	ands	r3, r2
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d123      	bne.n	800211e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	08da      	lsrs	r2, r3, #3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	3208      	adds	r2, #8
 80020de:	0092      	lsls	r2, r2, #2
 80020e0:	58d3      	ldr	r3, [r2, r3]
 80020e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	2207      	movs	r2, #7
 80020e8:	4013      	ands	r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	220f      	movs	r2, #15
 80020ee:	409a      	lsls	r2, r3
 80020f0:	0013      	movs	r3, r2
 80020f2:	43da      	mvns	r2, r3
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	4013      	ands	r3, r2
 80020f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	691a      	ldr	r2, [r3, #16]
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	2107      	movs	r1, #7
 8002102:	400b      	ands	r3, r1
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	409a      	lsls	r2, r3
 8002108:	0013      	movs	r3, r2
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	4313      	orrs	r3, r2
 800210e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	08da      	lsrs	r2, r3, #3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3208      	adds	r2, #8
 8002118:	0092      	lsls	r2, r2, #2
 800211a:	6939      	ldr	r1, [r7, #16]
 800211c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	2203      	movs	r2, #3
 800212a:	409a      	lsls	r2, r3
 800212c:	0013      	movs	r3, r2
 800212e:	43da      	mvns	r2, r3
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	4013      	ands	r3, r2
 8002134:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2203      	movs	r2, #3
 800213c:	401a      	ands	r2, r3
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	409a      	lsls	r2, r3
 8002144:	0013      	movs	r3, r2
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4313      	orrs	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	23c0      	movs	r3, #192	; 0xc0
 8002158:	029b      	lsls	r3, r3, #10
 800215a:	4013      	ands	r3, r2
 800215c:	d100      	bne.n	8002160 <HAL_GPIO_Init+0x174>
 800215e:	e092      	b.n	8002286 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002160:	4a50      	ldr	r2, [pc, #320]	; (80022a4 <HAL_GPIO_Init+0x2b8>)
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	089b      	lsrs	r3, r3, #2
 8002166:	3318      	adds	r3, #24
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	589b      	ldr	r3, [r3, r2]
 800216c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	2203      	movs	r2, #3
 8002172:	4013      	ands	r3, r2
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	220f      	movs	r2, #15
 8002178:	409a      	lsls	r2, r3
 800217a:	0013      	movs	r3, r2
 800217c:	43da      	mvns	r2, r3
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	4013      	ands	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	23a0      	movs	r3, #160	; 0xa0
 8002188:	05db      	lsls	r3, r3, #23
 800218a:	429a      	cmp	r2, r3
 800218c:	d013      	beq.n	80021b6 <HAL_GPIO_Init+0x1ca>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a45      	ldr	r2, [pc, #276]	; (80022a8 <HAL_GPIO_Init+0x2bc>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d00d      	beq.n	80021b2 <HAL_GPIO_Init+0x1c6>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a44      	ldr	r2, [pc, #272]	; (80022ac <HAL_GPIO_Init+0x2c0>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d007      	beq.n	80021ae <HAL_GPIO_Init+0x1c2>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a43      	ldr	r2, [pc, #268]	; (80022b0 <HAL_GPIO_Init+0x2c4>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d101      	bne.n	80021aa <HAL_GPIO_Init+0x1be>
 80021a6:	2303      	movs	r3, #3
 80021a8:	e006      	b.n	80021b8 <HAL_GPIO_Init+0x1cc>
 80021aa:	2305      	movs	r3, #5
 80021ac:	e004      	b.n	80021b8 <HAL_GPIO_Init+0x1cc>
 80021ae:	2302      	movs	r3, #2
 80021b0:	e002      	b.n	80021b8 <HAL_GPIO_Init+0x1cc>
 80021b2:	2301      	movs	r3, #1
 80021b4:	e000      	b.n	80021b8 <HAL_GPIO_Init+0x1cc>
 80021b6:	2300      	movs	r3, #0
 80021b8:	697a      	ldr	r2, [r7, #20]
 80021ba:	2103      	movs	r1, #3
 80021bc:	400a      	ands	r2, r1
 80021be:	00d2      	lsls	r2, r2, #3
 80021c0:	4093      	lsls	r3, r2
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80021c8:	4936      	ldr	r1, [pc, #216]	; (80022a4 <HAL_GPIO_Init+0x2b8>)
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	089b      	lsrs	r3, r3, #2
 80021ce:	3318      	adds	r3, #24
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021d6:	4b33      	ldr	r3, [pc, #204]	; (80022a4 <HAL_GPIO_Init+0x2b8>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	43da      	mvns	r2, r3
 80021e0:	693b      	ldr	r3, [r7, #16]
 80021e2:	4013      	ands	r3, r2
 80021e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685a      	ldr	r2, [r3, #4]
 80021ea:	2380      	movs	r3, #128	; 0x80
 80021ec:	035b      	lsls	r3, r3, #13
 80021ee:	4013      	ands	r3, r2
 80021f0:	d003      	beq.n	80021fa <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80021fa:	4b2a      	ldr	r3, [pc, #168]	; (80022a4 <HAL_GPIO_Init+0x2b8>)
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002200:	4b28      	ldr	r3, [pc, #160]	; (80022a4 <HAL_GPIO_Init+0x2b8>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	43da      	mvns	r2, r3
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	4013      	ands	r3, r2
 800220e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685a      	ldr	r2, [r3, #4]
 8002214:	2380      	movs	r3, #128	; 0x80
 8002216:	039b      	lsls	r3, r3, #14
 8002218:	4013      	ands	r3, r2
 800221a:	d003      	beq.n	8002224 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	4313      	orrs	r3, r2
 8002222:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002224:	4b1f      	ldr	r3, [pc, #124]	; (80022a4 <HAL_GPIO_Init+0x2b8>)
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800222a:	4a1e      	ldr	r2, [pc, #120]	; (80022a4 <HAL_GPIO_Init+0x2b8>)
 800222c:	2384      	movs	r3, #132	; 0x84
 800222e:	58d3      	ldr	r3, [r2, r3]
 8002230:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	43da      	mvns	r2, r3
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	4013      	ands	r3, r2
 800223a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685a      	ldr	r2, [r3, #4]
 8002240:	2380      	movs	r3, #128	; 0x80
 8002242:	029b      	lsls	r3, r3, #10
 8002244:	4013      	ands	r3, r2
 8002246:	d003      	beq.n	8002250 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002248:	693a      	ldr	r2, [r7, #16]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	4313      	orrs	r3, r2
 800224e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002250:	4914      	ldr	r1, [pc, #80]	; (80022a4 <HAL_GPIO_Init+0x2b8>)
 8002252:	2284      	movs	r2, #132	; 0x84
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002258:	4a12      	ldr	r2, [pc, #72]	; (80022a4 <HAL_GPIO_Init+0x2b8>)
 800225a:	2380      	movs	r3, #128	; 0x80
 800225c:	58d3      	ldr	r3, [r2, r3]
 800225e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	43da      	mvns	r2, r3
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	4013      	ands	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685a      	ldr	r2, [r3, #4]
 800226e:	2380      	movs	r3, #128	; 0x80
 8002270:	025b      	lsls	r3, r3, #9
 8002272:	4013      	ands	r3, r2
 8002274:	d003      	beq.n	800227e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	4313      	orrs	r3, r2
 800227c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800227e:	4909      	ldr	r1, [pc, #36]	; (80022a4 <HAL_GPIO_Init+0x2b8>)
 8002280:	2280      	movs	r2, #128	; 0x80
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	3301      	adds	r3, #1
 800228a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	40da      	lsrs	r2, r3
 8002294:	1e13      	subs	r3, r2, #0
 8002296:	d000      	beq.n	800229a <HAL_GPIO_Init+0x2ae>
 8002298:	e6b0      	b.n	8001ffc <HAL_GPIO_Init+0x10>
  }
}
 800229a:	46c0      	nop			; (mov r8, r8)
 800229c:	46c0      	nop			; (mov r8, r8)
 800229e:	46bd      	mov	sp, r7
 80022a0:	b006      	add	sp, #24
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	40021800 	.word	0x40021800
 80022a8:	50000400 	.word	0x50000400
 80022ac:	50000800 	.word	0x50000800
 80022b0:	50000c00 	.word	0x50000c00

080022b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	0008      	movs	r0, r1
 80022be:	0011      	movs	r1, r2
 80022c0:	1cbb      	adds	r3, r7, #2
 80022c2:	1c02      	adds	r2, r0, #0
 80022c4:	801a      	strh	r2, [r3, #0]
 80022c6:	1c7b      	adds	r3, r7, #1
 80022c8:	1c0a      	adds	r2, r1, #0
 80022ca:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80022cc:	1c7b      	adds	r3, r7, #1
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d004      	beq.n	80022de <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80022d4:	1cbb      	adds	r3, r7, #2
 80022d6:	881a      	ldrh	r2, [r3, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80022dc:	e003      	b.n	80022e6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80022de:	1cbb      	adds	r3, r7, #2
 80022e0:	881a      	ldrh	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022e6:	46c0      	nop			; (mov r8, r8)
 80022e8:	46bd      	mov	sp, r7
 80022ea:	b002      	add	sp, #8
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80022f8:	4b19      	ldr	r3, [pc, #100]	; (8002360 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a19      	ldr	r2, [pc, #100]	; (8002364 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80022fe:	4013      	ands	r3, r2
 8002300:	0019      	movs	r1, r3
 8002302:	4b17      	ldr	r3, [pc, #92]	; (8002360 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002304:	687a      	ldr	r2, [r7, #4]
 8002306:	430a      	orrs	r2, r1
 8002308:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	2380      	movs	r3, #128	; 0x80
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	429a      	cmp	r2, r3
 8002312:	d11f      	bne.n	8002354 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002314:	4b14      	ldr	r3, [pc, #80]	; (8002368 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	0013      	movs	r3, r2
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	189b      	adds	r3, r3, r2
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	4912      	ldr	r1, [pc, #72]	; (800236c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002322:	0018      	movs	r0, r3
 8002324:	f7fd fef6 	bl	8000114 <__udivsi3>
 8002328:	0003      	movs	r3, r0
 800232a:	3301      	adds	r3, #1
 800232c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800232e:	e008      	b.n	8002342 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d003      	beq.n	800233e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	3b01      	subs	r3, #1
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	e001      	b.n	8002342 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e009      	b.n	8002356 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002342:	4b07      	ldr	r3, [pc, #28]	; (8002360 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002344:	695a      	ldr	r2, [r3, #20]
 8002346:	2380      	movs	r3, #128	; 0x80
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	401a      	ands	r2, r3
 800234c:	2380      	movs	r3, #128	; 0x80
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	429a      	cmp	r2, r3
 8002352:	d0ed      	beq.n	8002330 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002354:	2300      	movs	r3, #0
}
 8002356:	0018      	movs	r0, r3
 8002358:	46bd      	mov	sp, r7
 800235a:	b004      	add	sp, #16
 800235c:	bd80      	pop	{r7, pc}
 800235e:	46c0      	nop			; (mov r8, r8)
 8002360:	40007000 	.word	0x40007000
 8002364:	fffff9ff 	.word	0xfffff9ff
 8002368:	20000000 	.word	0x20000000
 800236c:	000f4240 	.word	0x000f4240

08002370 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002374:	4b03      	ldr	r3, [pc, #12]	; (8002384 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002376:	689a      	ldr	r2, [r3, #8]
 8002378:	23e0      	movs	r3, #224	; 0xe0
 800237a:	01db      	lsls	r3, r3, #7
 800237c:	4013      	ands	r3, r2
}
 800237e:	0018      	movs	r0, r3
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	40021000 	.word	0x40021000

08002388 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b088      	sub	sp, #32
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e2f3      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2201      	movs	r2, #1
 80023a0:	4013      	ands	r3, r2
 80023a2:	d100      	bne.n	80023a6 <HAL_RCC_OscConfig+0x1e>
 80023a4:	e07c      	b.n	80024a0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023a6:	4bc3      	ldr	r3, [pc, #780]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	2238      	movs	r2, #56	; 0x38
 80023ac:	4013      	ands	r3, r2
 80023ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023b0:	4bc0      	ldr	r3, [pc, #768]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	2203      	movs	r2, #3
 80023b6:	4013      	ands	r3, r2
 80023b8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80023ba:	69bb      	ldr	r3, [r7, #24]
 80023bc:	2b10      	cmp	r3, #16
 80023be:	d102      	bne.n	80023c6 <HAL_RCC_OscConfig+0x3e>
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	2b03      	cmp	r3, #3
 80023c4:	d002      	beq.n	80023cc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80023c6:	69bb      	ldr	r3, [r7, #24]
 80023c8:	2b08      	cmp	r3, #8
 80023ca:	d10b      	bne.n	80023e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023cc:	4bb9      	ldr	r3, [pc, #740]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	2380      	movs	r3, #128	; 0x80
 80023d2:	029b      	lsls	r3, r3, #10
 80023d4:	4013      	ands	r3, r2
 80023d6:	d062      	beq.n	800249e <HAL_RCC_OscConfig+0x116>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d15e      	bne.n	800249e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e2ce      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685a      	ldr	r2, [r3, #4]
 80023e8:	2380      	movs	r3, #128	; 0x80
 80023ea:	025b      	lsls	r3, r3, #9
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d107      	bne.n	8002400 <HAL_RCC_OscConfig+0x78>
 80023f0:	4bb0      	ldr	r3, [pc, #704]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	4baf      	ldr	r3, [pc, #700]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80023f6:	2180      	movs	r1, #128	; 0x80
 80023f8:	0249      	lsls	r1, r1, #9
 80023fa:	430a      	orrs	r2, r1
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	e020      	b.n	8002442 <HAL_RCC_OscConfig+0xba>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	23a0      	movs	r3, #160	; 0xa0
 8002406:	02db      	lsls	r3, r3, #11
 8002408:	429a      	cmp	r2, r3
 800240a:	d10e      	bne.n	800242a <HAL_RCC_OscConfig+0xa2>
 800240c:	4ba9      	ldr	r3, [pc, #676]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	4ba8      	ldr	r3, [pc, #672]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002412:	2180      	movs	r1, #128	; 0x80
 8002414:	02c9      	lsls	r1, r1, #11
 8002416:	430a      	orrs	r2, r1
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	4ba6      	ldr	r3, [pc, #664]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	4ba5      	ldr	r3, [pc, #660]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002420:	2180      	movs	r1, #128	; 0x80
 8002422:	0249      	lsls	r1, r1, #9
 8002424:	430a      	orrs	r2, r1
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	e00b      	b.n	8002442 <HAL_RCC_OscConfig+0xba>
 800242a:	4ba2      	ldr	r3, [pc, #648]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	4ba1      	ldr	r3, [pc, #644]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002430:	49a1      	ldr	r1, [pc, #644]	; (80026b8 <HAL_RCC_OscConfig+0x330>)
 8002432:	400a      	ands	r2, r1
 8002434:	601a      	str	r2, [r3, #0]
 8002436:	4b9f      	ldr	r3, [pc, #636]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	4b9e      	ldr	r3, [pc, #632]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 800243c:	499f      	ldr	r1, [pc, #636]	; (80026bc <HAL_RCC_OscConfig+0x334>)
 800243e:	400a      	ands	r2, r1
 8002440:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d014      	beq.n	8002474 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800244a:	f7fe fdef 	bl	800102c <HAL_GetTick>
 800244e:	0003      	movs	r3, r0
 8002450:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002452:	e008      	b.n	8002466 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002454:	f7fe fdea 	bl	800102c <HAL_GetTick>
 8002458:	0002      	movs	r2, r0
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b64      	cmp	r3, #100	; 0x64
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e28d      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002466:	4b93      	ldr	r3, [pc, #588]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	2380      	movs	r3, #128	; 0x80
 800246c:	029b      	lsls	r3, r3, #10
 800246e:	4013      	ands	r3, r2
 8002470:	d0f0      	beq.n	8002454 <HAL_RCC_OscConfig+0xcc>
 8002472:	e015      	b.n	80024a0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002474:	f7fe fdda 	bl	800102c <HAL_GetTick>
 8002478:	0003      	movs	r3, r0
 800247a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800247c:	e008      	b.n	8002490 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800247e:	f7fe fdd5 	bl	800102c <HAL_GetTick>
 8002482:	0002      	movs	r2, r0
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	2b64      	cmp	r3, #100	; 0x64
 800248a:	d901      	bls.n	8002490 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e278      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002490:	4b88      	ldr	r3, [pc, #544]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	2380      	movs	r3, #128	; 0x80
 8002496:	029b      	lsls	r3, r3, #10
 8002498:	4013      	ands	r3, r2
 800249a:	d1f0      	bne.n	800247e <HAL_RCC_OscConfig+0xf6>
 800249c:	e000      	b.n	80024a0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800249e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2202      	movs	r2, #2
 80024a6:	4013      	ands	r3, r2
 80024a8:	d100      	bne.n	80024ac <HAL_RCC_OscConfig+0x124>
 80024aa:	e099      	b.n	80025e0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024ac:	4b81      	ldr	r3, [pc, #516]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	2238      	movs	r2, #56	; 0x38
 80024b2:	4013      	ands	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024b6:	4b7f      	ldr	r3, [pc, #508]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	2203      	movs	r2, #3
 80024bc:	4013      	ands	r3, r2
 80024be:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	2b10      	cmp	r3, #16
 80024c4:	d102      	bne.n	80024cc <HAL_RCC_OscConfig+0x144>
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d002      	beq.n	80024d2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d135      	bne.n	800253e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024d2:	4b78      	ldr	r3, [pc, #480]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	2380      	movs	r3, #128	; 0x80
 80024d8:	00db      	lsls	r3, r3, #3
 80024da:	4013      	ands	r3, r2
 80024dc:	d005      	beq.n	80024ea <HAL_RCC_OscConfig+0x162>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d101      	bne.n	80024ea <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e24b      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ea:	4b72      	ldr	r3, [pc, #456]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	4a74      	ldr	r2, [pc, #464]	; (80026c0 <HAL_RCC_OscConfig+0x338>)
 80024f0:	4013      	ands	r3, r2
 80024f2:	0019      	movs	r1, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	695b      	ldr	r3, [r3, #20]
 80024f8:	021a      	lsls	r2, r3, #8
 80024fa:	4b6e      	ldr	r3, [pc, #440]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80024fc:	430a      	orrs	r2, r1
 80024fe:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d112      	bne.n	800252c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002506:	4b6b      	ldr	r3, [pc, #428]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a6e      	ldr	r2, [pc, #440]	; (80026c4 <HAL_RCC_OscConfig+0x33c>)
 800250c:	4013      	ands	r3, r2
 800250e:	0019      	movs	r1, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	691a      	ldr	r2, [r3, #16]
 8002514:	4b67      	ldr	r3, [pc, #412]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002516:	430a      	orrs	r2, r1
 8002518:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800251a:	4b66      	ldr	r3, [pc, #408]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	0adb      	lsrs	r3, r3, #11
 8002520:	2207      	movs	r2, #7
 8002522:	4013      	ands	r3, r2
 8002524:	4a68      	ldr	r2, [pc, #416]	; (80026c8 <HAL_RCC_OscConfig+0x340>)
 8002526:	40da      	lsrs	r2, r3
 8002528:	4b68      	ldr	r3, [pc, #416]	; (80026cc <HAL_RCC_OscConfig+0x344>)
 800252a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800252c:	4b68      	ldr	r3, [pc, #416]	; (80026d0 <HAL_RCC_OscConfig+0x348>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	0018      	movs	r0, r3
 8002532:	f7fe fd1f 	bl	8000f74 <HAL_InitTick>
 8002536:	1e03      	subs	r3, r0, #0
 8002538:	d051      	beq.n	80025de <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e221      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d030      	beq.n	80025a8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002546:	4b5b      	ldr	r3, [pc, #364]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a5e      	ldr	r2, [pc, #376]	; (80026c4 <HAL_RCC_OscConfig+0x33c>)
 800254c:	4013      	ands	r3, r2
 800254e:	0019      	movs	r1, r3
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	691a      	ldr	r2, [r3, #16]
 8002554:	4b57      	ldr	r3, [pc, #348]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002556:	430a      	orrs	r2, r1
 8002558:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800255a:	4b56      	ldr	r3, [pc, #344]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	4b55      	ldr	r3, [pc, #340]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002560:	2180      	movs	r1, #128	; 0x80
 8002562:	0049      	lsls	r1, r1, #1
 8002564:	430a      	orrs	r2, r1
 8002566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002568:	f7fe fd60 	bl	800102c <HAL_GetTick>
 800256c:	0003      	movs	r3, r0
 800256e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002570:	e008      	b.n	8002584 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002572:	f7fe fd5b 	bl	800102c <HAL_GetTick>
 8002576:	0002      	movs	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e1fe      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002584:	4b4b      	ldr	r3, [pc, #300]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	2380      	movs	r3, #128	; 0x80
 800258a:	00db      	lsls	r3, r3, #3
 800258c:	4013      	ands	r3, r2
 800258e:	d0f0      	beq.n	8002572 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002590:	4b48      	ldr	r3, [pc, #288]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	4a4a      	ldr	r2, [pc, #296]	; (80026c0 <HAL_RCC_OscConfig+0x338>)
 8002596:	4013      	ands	r3, r2
 8002598:	0019      	movs	r1, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	695b      	ldr	r3, [r3, #20]
 800259e:	021a      	lsls	r2, r3, #8
 80025a0:	4b44      	ldr	r3, [pc, #272]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80025a2:	430a      	orrs	r2, r1
 80025a4:	605a      	str	r2, [r3, #4]
 80025a6:	e01b      	b.n	80025e0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80025a8:	4b42      	ldr	r3, [pc, #264]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	4b41      	ldr	r3, [pc, #260]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80025ae:	4949      	ldr	r1, [pc, #292]	; (80026d4 <HAL_RCC_OscConfig+0x34c>)
 80025b0:	400a      	ands	r2, r1
 80025b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b4:	f7fe fd3a 	bl	800102c <HAL_GetTick>
 80025b8:	0003      	movs	r3, r0
 80025ba:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025bc:	e008      	b.n	80025d0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025be:	f7fe fd35 	bl	800102c <HAL_GetTick>
 80025c2:	0002      	movs	r2, r0
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d901      	bls.n	80025d0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e1d8      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025d0:	4b38      	ldr	r3, [pc, #224]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	2380      	movs	r3, #128	; 0x80
 80025d6:	00db      	lsls	r3, r3, #3
 80025d8:	4013      	ands	r3, r2
 80025da:	d1f0      	bne.n	80025be <HAL_RCC_OscConfig+0x236>
 80025dc:	e000      	b.n	80025e0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025de:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2208      	movs	r2, #8
 80025e6:	4013      	ands	r3, r2
 80025e8:	d047      	beq.n	800267a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80025ea:	4b32      	ldr	r3, [pc, #200]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	2238      	movs	r2, #56	; 0x38
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b18      	cmp	r3, #24
 80025f4:	d10a      	bne.n	800260c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80025f6:	4b2f      	ldr	r3, [pc, #188]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 80025f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025fa:	2202      	movs	r2, #2
 80025fc:	4013      	ands	r3, r2
 80025fe:	d03c      	beq.n	800267a <HAL_RCC_OscConfig+0x2f2>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d138      	bne.n	800267a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e1ba      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d019      	beq.n	8002648 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002614:	4b27      	ldr	r3, [pc, #156]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002616:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002618:	4b26      	ldr	r3, [pc, #152]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 800261a:	2101      	movs	r1, #1
 800261c:	430a      	orrs	r2, r1
 800261e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002620:	f7fe fd04 	bl	800102c <HAL_GetTick>
 8002624:	0003      	movs	r3, r0
 8002626:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002628:	e008      	b.n	800263c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800262a:	f7fe fcff 	bl	800102c <HAL_GetTick>
 800262e:	0002      	movs	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b02      	cmp	r3, #2
 8002636:	d901      	bls.n	800263c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002638:	2303      	movs	r3, #3
 800263a:	e1a2      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800263c:	4b1d      	ldr	r3, [pc, #116]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 800263e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002640:	2202      	movs	r2, #2
 8002642:	4013      	ands	r3, r2
 8002644:	d0f1      	beq.n	800262a <HAL_RCC_OscConfig+0x2a2>
 8002646:	e018      	b.n	800267a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002648:	4b1a      	ldr	r3, [pc, #104]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 800264a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800264c:	4b19      	ldr	r3, [pc, #100]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 800264e:	2101      	movs	r1, #1
 8002650:	438a      	bics	r2, r1
 8002652:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002654:	f7fe fcea 	bl	800102c <HAL_GetTick>
 8002658:	0003      	movs	r3, r0
 800265a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800265c:	e008      	b.n	8002670 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800265e:	f7fe fce5 	bl	800102c <HAL_GetTick>
 8002662:	0002      	movs	r2, r0
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	2b02      	cmp	r3, #2
 800266a:	d901      	bls.n	8002670 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800266c:	2303      	movs	r3, #3
 800266e:	e188      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002670:	4b10      	ldr	r3, [pc, #64]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002672:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002674:	2202      	movs	r2, #2
 8002676:	4013      	ands	r3, r2
 8002678:	d1f1      	bne.n	800265e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2204      	movs	r2, #4
 8002680:	4013      	ands	r3, r2
 8002682:	d100      	bne.n	8002686 <HAL_RCC_OscConfig+0x2fe>
 8002684:	e0c6      	b.n	8002814 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002686:	231f      	movs	r3, #31
 8002688:	18fb      	adds	r3, r7, r3
 800268a:	2200      	movs	r2, #0
 800268c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800268e:	4b09      	ldr	r3, [pc, #36]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	2238      	movs	r2, #56	; 0x38
 8002694:	4013      	ands	r3, r2
 8002696:	2b20      	cmp	r3, #32
 8002698:	d11e      	bne.n	80026d8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800269a:	4b06      	ldr	r3, [pc, #24]	; (80026b4 <HAL_RCC_OscConfig+0x32c>)
 800269c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800269e:	2202      	movs	r2, #2
 80026a0:	4013      	ands	r3, r2
 80026a2:	d100      	bne.n	80026a6 <HAL_RCC_OscConfig+0x31e>
 80026a4:	e0b6      	b.n	8002814 <HAL_RCC_OscConfig+0x48c>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d000      	beq.n	80026b0 <HAL_RCC_OscConfig+0x328>
 80026ae:	e0b1      	b.n	8002814 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e166      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
 80026b4:	40021000 	.word	0x40021000
 80026b8:	fffeffff 	.word	0xfffeffff
 80026bc:	fffbffff 	.word	0xfffbffff
 80026c0:	ffff80ff 	.word	0xffff80ff
 80026c4:	ffffc7ff 	.word	0xffffc7ff
 80026c8:	00f42400 	.word	0x00f42400
 80026cc:	20000000 	.word	0x20000000
 80026d0:	20000004 	.word	0x20000004
 80026d4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80026d8:	4bac      	ldr	r3, [pc, #688]	; (800298c <HAL_RCC_OscConfig+0x604>)
 80026da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80026dc:	2380      	movs	r3, #128	; 0x80
 80026de:	055b      	lsls	r3, r3, #21
 80026e0:	4013      	ands	r3, r2
 80026e2:	d101      	bne.n	80026e8 <HAL_RCC_OscConfig+0x360>
 80026e4:	2301      	movs	r3, #1
 80026e6:	e000      	b.n	80026ea <HAL_RCC_OscConfig+0x362>
 80026e8:	2300      	movs	r3, #0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d011      	beq.n	8002712 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80026ee:	4ba7      	ldr	r3, [pc, #668]	; (800298c <HAL_RCC_OscConfig+0x604>)
 80026f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80026f2:	4ba6      	ldr	r3, [pc, #664]	; (800298c <HAL_RCC_OscConfig+0x604>)
 80026f4:	2180      	movs	r1, #128	; 0x80
 80026f6:	0549      	lsls	r1, r1, #21
 80026f8:	430a      	orrs	r2, r1
 80026fa:	63da      	str	r2, [r3, #60]	; 0x3c
 80026fc:	4ba3      	ldr	r3, [pc, #652]	; (800298c <HAL_RCC_OscConfig+0x604>)
 80026fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002700:	2380      	movs	r3, #128	; 0x80
 8002702:	055b      	lsls	r3, r3, #21
 8002704:	4013      	ands	r3, r2
 8002706:	60fb      	str	r3, [r7, #12]
 8002708:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800270a:	231f      	movs	r3, #31
 800270c:	18fb      	adds	r3, r7, r3
 800270e:	2201      	movs	r2, #1
 8002710:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002712:	4b9f      	ldr	r3, [pc, #636]	; (8002990 <HAL_RCC_OscConfig+0x608>)
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	2380      	movs	r3, #128	; 0x80
 8002718:	005b      	lsls	r3, r3, #1
 800271a:	4013      	ands	r3, r2
 800271c:	d11a      	bne.n	8002754 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800271e:	4b9c      	ldr	r3, [pc, #624]	; (8002990 <HAL_RCC_OscConfig+0x608>)
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	4b9b      	ldr	r3, [pc, #620]	; (8002990 <HAL_RCC_OscConfig+0x608>)
 8002724:	2180      	movs	r1, #128	; 0x80
 8002726:	0049      	lsls	r1, r1, #1
 8002728:	430a      	orrs	r2, r1
 800272a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800272c:	f7fe fc7e 	bl	800102c <HAL_GetTick>
 8002730:	0003      	movs	r3, r0
 8002732:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002734:	e008      	b.n	8002748 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002736:	f7fe fc79 	bl	800102c <HAL_GetTick>
 800273a:	0002      	movs	r2, r0
 800273c:	693b      	ldr	r3, [r7, #16]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	2b02      	cmp	r3, #2
 8002742:	d901      	bls.n	8002748 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002744:	2303      	movs	r3, #3
 8002746:	e11c      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002748:	4b91      	ldr	r3, [pc, #580]	; (8002990 <HAL_RCC_OscConfig+0x608>)
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	2380      	movs	r3, #128	; 0x80
 800274e:	005b      	lsls	r3, r3, #1
 8002750:	4013      	ands	r3, r2
 8002752:	d0f0      	beq.n	8002736 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	2b01      	cmp	r3, #1
 800275a:	d106      	bne.n	800276a <HAL_RCC_OscConfig+0x3e2>
 800275c:	4b8b      	ldr	r3, [pc, #556]	; (800298c <HAL_RCC_OscConfig+0x604>)
 800275e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002760:	4b8a      	ldr	r3, [pc, #552]	; (800298c <HAL_RCC_OscConfig+0x604>)
 8002762:	2101      	movs	r1, #1
 8002764:	430a      	orrs	r2, r1
 8002766:	65da      	str	r2, [r3, #92]	; 0x5c
 8002768:	e01c      	b.n	80027a4 <HAL_RCC_OscConfig+0x41c>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	2b05      	cmp	r3, #5
 8002770:	d10c      	bne.n	800278c <HAL_RCC_OscConfig+0x404>
 8002772:	4b86      	ldr	r3, [pc, #536]	; (800298c <HAL_RCC_OscConfig+0x604>)
 8002774:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002776:	4b85      	ldr	r3, [pc, #532]	; (800298c <HAL_RCC_OscConfig+0x604>)
 8002778:	2104      	movs	r1, #4
 800277a:	430a      	orrs	r2, r1
 800277c:	65da      	str	r2, [r3, #92]	; 0x5c
 800277e:	4b83      	ldr	r3, [pc, #524]	; (800298c <HAL_RCC_OscConfig+0x604>)
 8002780:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002782:	4b82      	ldr	r3, [pc, #520]	; (800298c <HAL_RCC_OscConfig+0x604>)
 8002784:	2101      	movs	r1, #1
 8002786:	430a      	orrs	r2, r1
 8002788:	65da      	str	r2, [r3, #92]	; 0x5c
 800278a:	e00b      	b.n	80027a4 <HAL_RCC_OscConfig+0x41c>
 800278c:	4b7f      	ldr	r3, [pc, #508]	; (800298c <HAL_RCC_OscConfig+0x604>)
 800278e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002790:	4b7e      	ldr	r3, [pc, #504]	; (800298c <HAL_RCC_OscConfig+0x604>)
 8002792:	2101      	movs	r1, #1
 8002794:	438a      	bics	r2, r1
 8002796:	65da      	str	r2, [r3, #92]	; 0x5c
 8002798:	4b7c      	ldr	r3, [pc, #496]	; (800298c <HAL_RCC_OscConfig+0x604>)
 800279a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800279c:	4b7b      	ldr	r3, [pc, #492]	; (800298c <HAL_RCC_OscConfig+0x604>)
 800279e:	2104      	movs	r1, #4
 80027a0:	438a      	bics	r2, r1
 80027a2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d014      	beq.n	80027d6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027ac:	f7fe fc3e 	bl	800102c <HAL_GetTick>
 80027b0:	0003      	movs	r3, r0
 80027b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027b4:	e009      	b.n	80027ca <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027b6:	f7fe fc39 	bl	800102c <HAL_GetTick>
 80027ba:	0002      	movs	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	4a74      	ldr	r2, [pc, #464]	; (8002994 <HAL_RCC_OscConfig+0x60c>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e0db      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027ca:	4b70      	ldr	r3, [pc, #448]	; (800298c <HAL_RCC_OscConfig+0x604>)
 80027cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ce:	2202      	movs	r2, #2
 80027d0:	4013      	ands	r3, r2
 80027d2:	d0f0      	beq.n	80027b6 <HAL_RCC_OscConfig+0x42e>
 80027d4:	e013      	b.n	80027fe <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d6:	f7fe fc29 	bl	800102c <HAL_GetTick>
 80027da:	0003      	movs	r3, r0
 80027dc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027de:	e009      	b.n	80027f4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027e0:	f7fe fc24 	bl	800102c <HAL_GetTick>
 80027e4:	0002      	movs	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	4a6a      	ldr	r2, [pc, #424]	; (8002994 <HAL_RCC_OscConfig+0x60c>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e0c6      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027f4:	4b65      	ldr	r3, [pc, #404]	; (800298c <HAL_RCC_OscConfig+0x604>)
 80027f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027f8:	2202      	movs	r2, #2
 80027fa:	4013      	ands	r3, r2
 80027fc:	d1f0      	bne.n	80027e0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80027fe:	231f      	movs	r3, #31
 8002800:	18fb      	adds	r3, r7, r3
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d105      	bne.n	8002814 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002808:	4b60      	ldr	r3, [pc, #384]	; (800298c <HAL_RCC_OscConfig+0x604>)
 800280a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800280c:	4b5f      	ldr	r3, [pc, #380]	; (800298c <HAL_RCC_OscConfig+0x604>)
 800280e:	4962      	ldr	r1, [pc, #392]	; (8002998 <HAL_RCC_OscConfig+0x610>)
 8002810:	400a      	ands	r2, r1
 8002812:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	69db      	ldr	r3, [r3, #28]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d100      	bne.n	800281e <HAL_RCC_OscConfig+0x496>
 800281c:	e0b0      	b.n	8002980 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800281e:	4b5b      	ldr	r3, [pc, #364]	; (800298c <HAL_RCC_OscConfig+0x604>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	2238      	movs	r2, #56	; 0x38
 8002824:	4013      	ands	r3, r2
 8002826:	2b10      	cmp	r3, #16
 8002828:	d100      	bne.n	800282c <HAL_RCC_OscConfig+0x4a4>
 800282a:	e078      	b.n	800291e <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	69db      	ldr	r3, [r3, #28]
 8002830:	2b02      	cmp	r3, #2
 8002832:	d153      	bne.n	80028dc <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002834:	4b55      	ldr	r3, [pc, #340]	; (800298c <HAL_RCC_OscConfig+0x604>)
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	4b54      	ldr	r3, [pc, #336]	; (800298c <HAL_RCC_OscConfig+0x604>)
 800283a:	4958      	ldr	r1, [pc, #352]	; (800299c <HAL_RCC_OscConfig+0x614>)
 800283c:	400a      	ands	r2, r1
 800283e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002840:	f7fe fbf4 	bl	800102c <HAL_GetTick>
 8002844:	0003      	movs	r3, r0
 8002846:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002848:	e008      	b.n	800285c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800284a:	f7fe fbef 	bl	800102c <HAL_GetTick>
 800284e:	0002      	movs	r2, r0
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	2b02      	cmp	r3, #2
 8002856:	d901      	bls.n	800285c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e092      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800285c:	4b4b      	ldr	r3, [pc, #300]	; (800298c <HAL_RCC_OscConfig+0x604>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	2380      	movs	r3, #128	; 0x80
 8002862:	049b      	lsls	r3, r3, #18
 8002864:	4013      	ands	r3, r2
 8002866:	d1f0      	bne.n	800284a <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002868:	4b48      	ldr	r3, [pc, #288]	; (800298c <HAL_RCC_OscConfig+0x604>)
 800286a:	68db      	ldr	r3, [r3, #12]
 800286c:	4a4c      	ldr	r2, [pc, #304]	; (80029a0 <HAL_RCC_OscConfig+0x618>)
 800286e:	4013      	ands	r3, r2
 8002870:	0019      	movs	r1, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a1a      	ldr	r2, [r3, #32]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287a:	431a      	orrs	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002880:	021b      	lsls	r3, r3, #8
 8002882:	431a      	orrs	r2, r3
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002888:	431a      	orrs	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	431a      	orrs	r2, r3
 8002890:	4b3e      	ldr	r3, [pc, #248]	; (800298c <HAL_RCC_OscConfig+0x604>)
 8002892:	430a      	orrs	r2, r1
 8002894:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002896:	4b3d      	ldr	r3, [pc, #244]	; (800298c <HAL_RCC_OscConfig+0x604>)
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	4b3c      	ldr	r3, [pc, #240]	; (800298c <HAL_RCC_OscConfig+0x604>)
 800289c:	2180      	movs	r1, #128	; 0x80
 800289e:	0449      	lsls	r1, r1, #17
 80028a0:	430a      	orrs	r2, r1
 80028a2:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80028a4:	4b39      	ldr	r3, [pc, #228]	; (800298c <HAL_RCC_OscConfig+0x604>)
 80028a6:	68da      	ldr	r2, [r3, #12]
 80028a8:	4b38      	ldr	r3, [pc, #224]	; (800298c <HAL_RCC_OscConfig+0x604>)
 80028aa:	2180      	movs	r1, #128	; 0x80
 80028ac:	0549      	lsls	r1, r1, #21
 80028ae:	430a      	orrs	r2, r1
 80028b0:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b2:	f7fe fbbb 	bl	800102c <HAL_GetTick>
 80028b6:	0003      	movs	r3, r0
 80028b8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028bc:	f7fe fbb6 	bl	800102c <HAL_GetTick>
 80028c0:	0002      	movs	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e059      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ce:	4b2f      	ldr	r3, [pc, #188]	; (800298c <HAL_RCC_OscConfig+0x604>)
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	2380      	movs	r3, #128	; 0x80
 80028d4:	049b      	lsls	r3, r3, #18
 80028d6:	4013      	ands	r3, r2
 80028d8:	d0f0      	beq.n	80028bc <HAL_RCC_OscConfig+0x534>
 80028da:	e051      	b.n	8002980 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028dc:	4b2b      	ldr	r3, [pc, #172]	; (800298c <HAL_RCC_OscConfig+0x604>)
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	4b2a      	ldr	r3, [pc, #168]	; (800298c <HAL_RCC_OscConfig+0x604>)
 80028e2:	492e      	ldr	r1, [pc, #184]	; (800299c <HAL_RCC_OscConfig+0x614>)
 80028e4:	400a      	ands	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e8:	f7fe fba0 	bl	800102c <HAL_GetTick>
 80028ec:	0003      	movs	r3, r0
 80028ee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028f0:	e008      	b.n	8002904 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028f2:	f7fe fb9b 	bl	800102c <HAL_GetTick>
 80028f6:	0002      	movs	r2, r0
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	2b02      	cmp	r3, #2
 80028fe:	d901      	bls.n	8002904 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002900:	2303      	movs	r3, #3
 8002902:	e03e      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002904:	4b21      	ldr	r3, [pc, #132]	; (800298c <HAL_RCC_OscConfig+0x604>)
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	2380      	movs	r3, #128	; 0x80
 800290a:	049b      	lsls	r3, r3, #18
 800290c:	4013      	ands	r3, r2
 800290e:	d1f0      	bne.n	80028f2 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002910:	4b1e      	ldr	r3, [pc, #120]	; (800298c <HAL_RCC_OscConfig+0x604>)
 8002912:	68da      	ldr	r2, [r3, #12]
 8002914:	4b1d      	ldr	r3, [pc, #116]	; (800298c <HAL_RCC_OscConfig+0x604>)
 8002916:	4923      	ldr	r1, [pc, #140]	; (80029a4 <HAL_RCC_OscConfig+0x61c>)
 8002918:	400a      	ands	r2, r1
 800291a:	60da      	str	r2, [r3, #12]
 800291c:	e030      	b.n	8002980 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	69db      	ldr	r3, [r3, #28]
 8002922:	2b01      	cmp	r3, #1
 8002924:	d101      	bne.n	800292a <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	e02b      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800292a:	4b18      	ldr	r3, [pc, #96]	; (800298c <HAL_RCC_OscConfig+0x604>)
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	2203      	movs	r2, #3
 8002934:	401a      	ands	r2, r3
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	429a      	cmp	r2, r3
 800293c:	d11e      	bne.n	800297c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	2270      	movs	r2, #112	; 0x70
 8002942:	401a      	ands	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002948:	429a      	cmp	r2, r3
 800294a:	d117      	bne.n	800297c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800294c:	697a      	ldr	r2, [r7, #20]
 800294e:	23fe      	movs	r3, #254	; 0xfe
 8002950:	01db      	lsls	r3, r3, #7
 8002952:	401a      	ands	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002958:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800295a:	429a      	cmp	r2, r3
 800295c:	d10e      	bne.n	800297c <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800295e:	697a      	ldr	r2, [r7, #20]
 8002960:	23f8      	movs	r3, #248	; 0xf8
 8002962:	039b      	lsls	r3, r3, #14
 8002964:	401a      	ands	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800296a:	429a      	cmp	r2, r3
 800296c:	d106      	bne.n	800297c <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	0f5b      	lsrs	r3, r3, #29
 8002972:	075a      	lsls	r2, r3, #29
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002978:	429a      	cmp	r2, r3
 800297a:	d001      	beq.n	8002980 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e000      	b.n	8002982 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8002980:	2300      	movs	r3, #0
}
 8002982:	0018      	movs	r0, r3
 8002984:	46bd      	mov	sp, r7
 8002986:	b008      	add	sp, #32
 8002988:	bd80      	pop	{r7, pc}
 800298a:	46c0      	nop			; (mov r8, r8)
 800298c:	40021000 	.word	0x40021000
 8002990:	40007000 	.word	0x40007000
 8002994:	00001388 	.word	0x00001388
 8002998:	efffffff 	.word	0xefffffff
 800299c:	feffffff 	.word	0xfeffffff
 80029a0:	1fc1808c 	.word	0x1fc1808c
 80029a4:	effefffc 	.word	0xeffefffc

080029a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d101      	bne.n	80029bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e0e9      	b.n	8002b90 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029bc:	4b76      	ldr	r3, [pc, #472]	; (8002b98 <HAL_RCC_ClockConfig+0x1f0>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2207      	movs	r2, #7
 80029c2:	4013      	ands	r3, r2
 80029c4:	683a      	ldr	r2, [r7, #0]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d91e      	bls.n	8002a08 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ca:	4b73      	ldr	r3, [pc, #460]	; (8002b98 <HAL_RCC_ClockConfig+0x1f0>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	2207      	movs	r2, #7
 80029d0:	4393      	bics	r3, r2
 80029d2:	0019      	movs	r1, r3
 80029d4:	4b70      	ldr	r3, [pc, #448]	; (8002b98 <HAL_RCC_ClockConfig+0x1f0>)
 80029d6:	683a      	ldr	r2, [r7, #0]
 80029d8:	430a      	orrs	r2, r1
 80029da:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80029dc:	f7fe fb26 	bl	800102c <HAL_GetTick>
 80029e0:	0003      	movs	r3, r0
 80029e2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80029e4:	e009      	b.n	80029fa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029e6:	f7fe fb21 	bl	800102c <HAL_GetTick>
 80029ea:	0002      	movs	r2, r0
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	4a6a      	ldr	r2, [pc, #424]	; (8002b9c <HAL_RCC_ClockConfig+0x1f4>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e0ca      	b.n	8002b90 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80029fa:	4b67      	ldr	r3, [pc, #412]	; (8002b98 <HAL_RCC_ClockConfig+0x1f0>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2207      	movs	r2, #7
 8002a00:	4013      	ands	r3, r2
 8002a02:	683a      	ldr	r2, [r7, #0]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d1ee      	bne.n	80029e6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2202      	movs	r2, #2
 8002a0e:	4013      	ands	r3, r2
 8002a10:	d015      	beq.n	8002a3e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2204      	movs	r2, #4
 8002a18:	4013      	ands	r3, r2
 8002a1a:	d006      	beq.n	8002a2a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002a1c:	4b60      	ldr	r3, [pc, #384]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	4b5f      	ldr	r3, [pc, #380]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002a22:	21e0      	movs	r1, #224	; 0xe0
 8002a24:	01c9      	lsls	r1, r1, #7
 8002a26:	430a      	orrs	r2, r1
 8002a28:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a2a:	4b5d      	ldr	r3, [pc, #372]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	4a5d      	ldr	r2, [pc, #372]	; (8002ba4 <HAL_RCC_ClockConfig+0x1fc>)
 8002a30:	4013      	ands	r3, r2
 8002a32:	0019      	movs	r1, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	4b59      	ldr	r3, [pc, #356]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2201      	movs	r2, #1
 8002a44:	4013      	ands	r3, r2
 8002a46:	d057      	beq.n	8002af8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d107      	bne.n	8002a60 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a50:	4b53      	ldr	r3, [pc, #332]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	2380      	movs	r3, #128	; 0x80
 8002a56:	029b      	lsls	r3, r3, #10
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d12b      	bne.n	8002ab4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e097      	b.n	8002b90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d107      	bne.n	8002a78 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a68:	4b4d      	ldr	r3, [pc, #308]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	2380      	movs	r3, #128	; 0x80
 8002a6e:	049b      	lsls	r3, r3, #18
 8002a70:	4013      	ands	r3, r2
 8002a72:	d11f      	bne.n	8002ab4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	e08b      	b.n	8002b90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d107      	bne.n	8002a90 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a80:	4b47      	ldr	r3, [pc, #284]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	2380      	movs	r3, #128	; 0x80
 8002a86:	00db      	lsls	r3, r3, #3
 8002a88:	4013      	ands	r3, r2
 8002a8a:	d113      	bne.n	8002ab4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e07f      	b.n	8002b90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b03      	cmp	r3, #3
 8002a96:	d106      	bne.n	8002aa6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002a98:	4b41      	ldr	r3, [pc, #260]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002a9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a9c:	2202      	movs	r2, #2
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	d108      	bne.n	8002ab4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e074      	b.n	8002b90 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002aa6:	4b3e      	ldr	r3, [pc, #248]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aaa:	2202      	movs	r2, #2
 8002aac:	4013      	ands	r3, r2
 8002aae:	d101      	bne.n	8002ab4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e06d      	b.n	8002b90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ab4:	4b3a      	ldr	r3, [pc, #232]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	2207      	movs	r2, #7
 8002aba:	4393      	bics	r3, r2
 8002abc:	0019      	movs	r1, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685a      	ldr	r2, [r3, #4]
 8002ac2:	4b37      	ldr	r3, [pc, #220]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ac8:	f7fe fab0 	bl	800102c <HAL_GetTick>
 8002acc:	0003      	movs	r3, r0
 8002ace:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ad0:	e009      	b.n	8002ae6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ad2:	f7fe faab 	bl	800102c <HAL_GetTick>
 8002ad6:	0002      	movs	r2, r0
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	4a2f      	ldr	r2, [pc, #188]	; (8002b9c <HAL_RCC_ClockConfig+0x1f4>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d901      	bls.n	8002ae6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002ae2:	2303      	movs	r3, #3
 8002ae4:	e054      	b.n	8002b90 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ae6:	4b2e      	ldr	r3, [pc, #184]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	2238      	movs	r2, #56	; 0x38
 8002aec:	401a      	ands	r2, r3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	00db      	lsls	r3, r3, #3
 8002af4:	429a      	cmp	r2, r3
 8002af6:	d1ec      	bne.n	8002ad2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002af8:	4b27      	ldr	r3, [pc, #156]	; (8002b98 <HAL_RCC_ClockConfig+0x1f0>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2207      	movs	r2, #7
 8002afe:	4013      	ands	r3, r2
 8002b00:	683a      	ldr	r2, [r7, #0]
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d21e      	bcs.n	8002b44 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b06:	4b24      	ldr	r3, [pc, #144]	; (8002b98 <HAL_RCC_ClockConfig+0x1f0>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2207      	movs	r2, #7
 8002b0c:	4393      	bics	r3, r2
 8002b0e:	0019      	movs	r1, r3
 8002b10:	4b21      	ldr	r3, [pc, #132]	; (8002b98 <HAL_RCC_ClockConfig+0x1f0>)
 8002b12:	683a      	ldr	r2, [r7, #0]
 8002b14:	430a      	orrs	r2, r1
 8002b16:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b18:	f7fe fa88 	bl	800102c <HAL_GetTick>
 8002b1c:	0003      	movs	r3, r0
 8002b1e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b20:	e009      	b.n	8002b36 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b22:	f7fe fa83 	bl	800102c <HAL_GetTick>
 8002b26:	0002      	movs	r2, r0
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	4a1b      	ldr	r2, [pc, #108]	; (8002b9c <HAL_RCC_ClockConfig+0x1f4>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e02c      	b.n	8002b90 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b36:	4b18      	ldr	r3, [pc, #96]	; (8002b98 <HAL_RCC_ClockConfig+0x1f0>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2207      	movs	r2, #7
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	683a      	ldr	r2, [r7, #0]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d1ee      	bne.n	8002b22 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2204      	movs	r2, #4
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	d009      	beq.n	8002b62 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002b4e:	4b14      	ldr	r3, [pc, #80]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	4a15      	ldr	r2, [pc, #84]	; (8002ba8 <HAL_RCC_ClockConfig+0x200>)
 8002b54:	4013      	ands	r3, r2
 8002b56:	0019      	movs	r1, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68da      	ldr	r2, [r3, #12]
 8002b5c:	4b10      	ldr	r3, [pc, #64]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002b62:	f000 f829 	bl	8002bb8 <HAL_RCC_GetSysClockFreq>
 8002b66:	0001      	movs	r1, r0
 8002b68:	4b0d      	ldr	r3, [pc, #52]	; (8002ba0 <HAL_RCC_ClockConfig+0x1f8>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	0a1b      	lsrs	r3, r3, #8
 8002b6e:	220f      	movs	r2, #15
 8002b70:	401a      	ands	r2, r3
 8002b72:	4b0e      	ldr	r3, [pc, #56]	; (8002bac <HAL_RCC_ClockConfig+0x204>)
 8002b74:	0092      	lsls	r2, r2, #2
 8002b76:	58d3      	ldr	r3, [r2, r3]
 8002b78:	221f      	movs	r2, #31
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	000a      	movs	r2, r1
 8002b7e:	40da      	lsrs	r2, r3
 8002b80:	4b0b      	ldr	r3, [pc, #44]	; (8002bb0 <HAL_RCC_ClockConfig+0x208>)
 8002b82:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002b84:	4b0b      	ldr	r3, [pc, #44]	; (8002bb4 <HAL_RCC_ClockConfig+0x20c>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	0018      	movs	r0, r3
 8002b8a:	f7fe f9f3 	bl	8000f74 <HAL_InitTick>
 8002b8e:	0003      	movs	r3, r0
}
 8002b90:	0018      	movs	r0, r3
 8002b92:	46bd      	mov	sp, r7
 8002b94:	b004      	add	sp, #16
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	40022000 	.word	0x40022000
 8002b9c:	00001388 	.word	0x00001388
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	fffff0ff 	.word	0xfffff0ff
 8002ba8:	ffff8fff 	.word	0xffff8fff
 8002bac:	080044c8 	.word	0x080044c8
 8002bb0:	20000000 	.word	0x20000000
 8002bb4:	20000004 	.word	0x20000004

08002bb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b086      	sub	sp, #24
 8002bbc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bbe:	4b3c      	ldr	r3, [pc, #240]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	2238      	movs	r2, #56	; 0x38
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	d10f      	bne.n	8002be8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002bc8:	4b39      	ldr	r3, [pc, #228]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	0adb      	lsrs	r3, r3, #11
 8002bce:	2207      	movs	r2, #7
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	409a      	lsls	r2, r3
 8002bd6:	0013      	movs	r3, r2
 8002bd8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002bda:	6839      	ldr	r1, [r7, #0]
 8002bdc:	4835      	ldr	r0, [pc, #212]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002bde:	f7fd fa99 	bl	8000114 <__udivsi3>
 8002be2:	0003      	movs	r3, r0
 8002be4:	613b      	str	r3, [r7, #16]
 8002be6:	e05d      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002be8:	4b31      	ldr	r3, [pc, #196]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	2238      	movs	r2, #56	; 0x38
 8002bee:	4013      	ands	r3, r2
 8002bf0:	2b08      	cmp	r3, #8
 8002bf2:	d102      	bne.n	8002bfa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002bf4:	4b30      	ldr	r3, [pc, #192]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002bf6:	613b      	str	r3, [r7, #16]
 8002bf8:	e054      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002bfa:	4b2d      	ldr	r3, [pc, #180]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2238      	movs	r2, #56	; 0x38
 8002c00:	4013      	ands	r3, r2
 8002c02:	2b10      	cmp	r3, #16
 8002c04:	d138      	bne.n	8002c78 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002c06:	4b2a      	ldr	r3, [pc, #168]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	2203      	movs	r2, #3
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c10:	4b27      	ldr	r3, [pc, #156]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	091b      	lsrs	r3, r3, #4
 8002c16:	2207      	movs	r2, #7
 8002c18:	4013      	ands	r3, r2
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2b03      	cmp	r3, #3
 8002c22:	d10d      	bne.n	8002c40 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c24:	68b9      	ldr	r1, [r7, #8]
 8002c26:	4824      	ldr	r0, [pc, #144]	; (8002cb8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002c28:	f7fd fa74 	bl	8000114 <__udivsi3>
 8002c2c:	0003      	movs	r3, r0
 8002c2e:	0019      	movs	r1, r3
 8002c30:	4b1f      	ldr	r3, [pc, #124]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	0a1b      	lsrs	r3, r3, #8
 8002c36:	227f      	movs	r2, #127	; 0x7f
 8002c38:	4013      	ands	r3, r2
 8002c3a:	434b      	muls	r3, r1
 8002c3c:	617b      	str	r3, [r7, #20]
        break;
 8002c3e:	e00d      	b.n	8002c5c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002c40:	68b9      	ldr	r1, [r7, #8]
 8002c42:	481c      	ldr	r0, [pc, #112]	; (8002cb4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002c44:	f7fd fa66 	bl	8000114 <__udivsi3>
 8002c48:	0003      	movs	r3, r0
 8002c4a:	0019      	movs	r1, r3
 8002c4c:	4b18      	ldr	r3, [pc, #96]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	0a1b      	lsrs	r3, r3, #8
 8002c52:	227f      	movs	r2, #127	; 0x7f
 8002c54:	4013      	ands	r3, r2
 8002c56:	434b      	muls	r3, r1
 8002c58:	617b      	str	r3, [r7, #20]
        break;
 8002c5a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002c5c:	4b14      	ldr	r3, [pc, #80]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	0f5b      	lsrs	r3, r3, #29
 8002c62:	2207      	movs	r2, #7
 8002c64:	4013      	ands	r3, r2
 8002c66:	3301      	adds	r3, #1
 8002c68:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	6978      	ldr	r0, [r7, #20]
 8002c6e:	f7fd fa51 	bl	8000114 <__udivsi3>
 8002c72:	0003      	movs	r3, r0
 8002c74:	613b      	str	r3, [r7, #16]
 8002c76:	e015      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002c78:	4b0d      	ldr	r3, [pc, #52]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	2238      	movs	r2, #56	; 0x38
 8002c7e:	4013      	ands	r3, r2
 8002c80:	2b20      	cmp	r3, #32
 8002c82:	d103      	bne.n	8002c8c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002c84:	2380      	movs	r3, #128	; 0x80
 8002c86:	021b      	lsls	r3, r3, #8
 8002c88:	613b      	str	r3, [r7, #16]
 8002c8a:	e00b      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002c8c:	4b08      	ldr	r3, [pc, #32]	; (8002cb0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	2238      	movs	r2, #56	; 0x38
 8002c92:	4013      	ands	r3, r2
 8002c94:	2b18      	cmp	r3, #24
 8002c96:	d103      	bne.n	8002ca0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002c98:	23fa      	movs	r3, #250	; 0xfa
 8002c9a:	01db      	lsls	r3, r3, #7
 8002c9c:	613b      	str	r3, [r7, #16]
 8002c9e:	e001      	b.n	8002ca4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002ca4:	693b      	ldr	r3, [r7, #16]
}
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	b006      	add	sp, #24
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	46c0      	nop			; (mov r8, r8)
 8002cb0:	40021000 	.word	0x40021000
 8002cb4:	00f42400 	.word	0x00f42400
 8002cb8:	007a1200 	.word	0x007a1200

08002cbc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cc0:	4b02      	ldr	r3, [pc, #8]	; (8002ccc <HAL_RCC_GetHCLKFreq+0x10>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
}
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	46c0      	nop			; (mov r8, r8)
 8002ccc:	20000000 	.word	0x20000000

08002cd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cd0:	b5b0      	push	{r4, r5, r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002cd4:	f7ff fff2 	bl	8002cbc <HAL_RCC_GetHCLKFreq>
 8002cd8:	0004      	movs	r4, r0
 8002cda:	f7ff fb49 	bl	8002370 <LL_RCC_GetAPB1Prescaler>
 8002cde:	0003      	movs	r3, r0
 8002ce0:	0b1a      	lsrs	r2, r3, #12
 8002ce2:	4b05      	ldr	r3, [pc, #20]	; (8002cf8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002ce4:	0092      	lsls	r2, r2, #2
 8002ce6:	58d3      	ldr	r3, [r2, r3]
 8002ce8:	221f      	movs	r2, #31
 8002cea:	4013      	ands	r3, r2
 8002cec:	40dc      	lsrs	r4, r3
 8002cee:	0023      	movs	r3, r4
}
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bdb0      	pop	{r4, r5, r7, pc}
 8002cf6:	46c0      	nop			; (mov r8, r8)
 8002cf8:	08004508 	.word	0x08004508

08002cfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002d04:	2313      	movs	r3, #19
 8002d06:	18fb      	adds	r3, r7, r3
 8002d08:	2200      	movs	r2, #0
 8002d0a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d0c:	2312      	movs	r3, #18
 8002d0e:	18fb      	adds	r3, r7, r3
 8002d10:	2200      	movs	r2, #0
 8002d12:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	2380      	movs	r3, #128	; 0x80
 8002d1a:	029b      	lsls	r3, r3, #10
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	d100      	bne.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002d20:	e0a3      	b.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d22:	2011      	movs	r0, #17
 8002d24:	183b      	adds	r3, r7, r0
 8002d26:	2200      	movs	r2, #0
 8002d28:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d2a:	4b86      	ldr	r3, [pc, #536]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002d2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d2e:	2380      	movs	r3, #128	; 0x80
 8002d30:	055b      	lsls	r3, r3, #21
 8002d32:	4013      	ands	r3, r2
 8002d34:	d110      	bne.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d36:	4b83      	ldr	r3, [pc, #524]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002d38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d3a:	4b82      	ldr	r3, [pc, #520]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002d3c:	2180      	movs	r1, #128	; 0x80
 8002d3e:	0549      	lsls	r1, r1, #21
 8002d40:	430a      	orrs	r2, r1
 8002d42:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d44:	4b7f      	ldr	r3, [pc, #508]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002d46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d48:	2380      	movs	r3, #128	; 0x80
 8002d4a:	055b      	lsls	r3, r3, #21
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	60bb      	str	r3, [r7, #8]
 8002d50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d52:	183b      	adds	r3, r7, r0
 8002d54:	2201      	movs	r2, #1
 8002d56:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d58:	4b7b      	ldr	r3, [pc, #492]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	4b7a      	ldr	r3, [pc, #488]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002d5e:	2180      	movs	r1, #128	; 0x80
 8002d60:	0049      	lsls	r1, r1, #1
 8002d62:	430a      	orrs	r2, r1
 8002d64:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d66:	f7fe f961 	bl	800102c <HAL_GetTick>
 8002d6a:	0003      	movs	r3, r0
 8002d6c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d6e:	e00b      	b.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d70:	f7fe f95c 	bl	800102c <HAL_GetTick>
 8002d74:	0002      	movs	r2, r0
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d904      	bls.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002d7e:	2313      	movs	r3, #19
 8002d80:	18fb      	adds	r3, r7, r3
 8002d82:	2203      	movs	r2, #3
 8002d84:	701a      	strb	r2, [r3, #0]
        break;
 8002d86:	e005      	b.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d88:	4b6f      	ldr	r3, [pc, #444]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	2380      	movs	r3, #128	; 0x80
 8002d8e:	005b      	lsls	r3, r3, #1
 8002d90:	4013      	ands	r3, r2
 8002d92:	d0ed      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002d94:	2313      	movs	r3, #19
 8002d96:	18fb      	adds	r3, r7, r3
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d154      	bne.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d9e:	4b69      	ldr	r3, [pc, #420]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002da0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002da2:	23c0      	movs	r3, #192	; 0xc0
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4013      	ands	r3, r2
 8002da8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d019      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d014      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002dba:	4b62      	ldr	r3, [pc, #392]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002dbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dbe:	4a63      	ldr	r2, [pc, #396]	; (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002dc4:	4b5f      	ldr	r3, [pc, #380]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002dc6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002dc8:	4b5e      	ldr	r3, [pc, #376]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002dca:	2180      	movs	r1, #128	; 0x80
 8002dcc:	0249      	lsls	r1, r1, #9
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002dd2:	4b5c      	ldr	r3, [pc, #368]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002dd4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002dd6:	4b5b      	ldr	r3, [pc, #364]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002dd8:	495d      	ldr	r1, [pc, #372]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002dda:	400a      	ands	r2, r1
 8002ddc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002dde:	4b59      	ldr	r3, [pc, #356]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	2201      	movs	r2, #1
 8002de8:	4013      	ands	r3, r2
 8002dea:	d016      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dec:	f7fe f91e 	bl	800102c <HAL_GetTick>
 8002df0:	0003      	movs	r3, r0
 8002df2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002df4:	e00c      	b.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002df6:	f7fe f919 	bl	800102c <HAL_GetTick>
 8002dfa:	0002      	movs	r2, r0
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	1ad3      	subs	r3, r2, r3
 8002e00:	4a54      	ldr	r2, [pc, #336]	; (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d904      	bls.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002e06:	2313      	movs	r3, #19
 8002e08:	18fb      	adds	r3, r7, r3
 8002e0a:	2203      	movs	r2, #3
 8002e0c:	701a      	strb	r2, [r3, #0]
            break;
 8002e0e:	e004      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e10:	4b4c      	ldr	r3, [pc, #304]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e14:	2202      	movs	r2, #2
 8002e16:	4013      	ands	r3, r2
 8002e18:	d0ed      	beq.n	8002df6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002e1a:	2313      	movs	r3, #19
 8002e1c:	18fb      	adds	r3, r7, r3
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d10a      	bne.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e24:	4b47      	ldr	r3, [pc, #284]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e28:	4a48      	ldr	r2, [pc, #288]	; (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	0019      	movs	r1, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	699a      	ldr	r2, [r3, #24]
 8002e32:	4b44      	ldr	r3, [pc, #272]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e34:	430a      	orrs	r2, r1
 8002e36:	65da      	str	r2, [r3, #92]	; 0x5c
 8002e38:	e00c      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002e3a:	2312      	movs	r3, #18
 8002e3c:	18fb      	adds	r3, r7, r3
 8002e3e:	2213      	movs	r2, #19
 8002e40:	18ba      	adds	r2, r7, r2
 8002e42:	7812      	ldrb	r2, [r2, #0]
 8002e44:	701a      	strb	r2, [r3, #0]
 8002e46:	e005      	b.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e48:	2312      	movs	r3, #18
 8002e4a:	18fb      	adds	r3, r7, r3
 8002e4c:	2213      	movs	r2, #19
 8002e4e:	18ba      	adds	r2, r7, r2
 8002e50:	7812      	ldrb	r2, [r2, #0]
 8002e52:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e54:	2311      	movs	r3, #17
 8002e56:	18fb      	adds	r3, r7, r3
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d105      	bne.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e5e:	4b39      	ldr	r3, [pc, #228]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e60:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e62:	4b38      	ldr	r3, [pc, #224]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e64:	493c      	ldr	r1, [pc, #240]	; (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002e66:	400a      	ands	r2, r1
 8002e68:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	4013      	ands	r3, r2
 8002e72:	d009      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e74:	4b33      	ldr	r3, [pc, #204]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e78:	2203      	movs	r2, #3
 8002e7a:	4393      	bics	r3, r2
 8002e7c:	0019      	movs	r1, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685a      	ldr	r2, [r3, #4]
 8002e82:	4b30      	ldr	r3, [pc, #192]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e84:	430a      	orrs	r2, r1
 8002e86:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d009      	beq.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e92:	4b2c      	ldr	r3, [pc, #176]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e96:	220c      	movs	r2, #12
 8002e98:	4393      	bics	r3, r2
 8002e9a:	0019      	movs	r1, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	689a      	ldr	r2, [r3, #8]
 8002ea0:	4b28      	ldr	r3, [pc, #160]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2220      	movs	r2, #32
 8002eac:	4013      	ands	r3, r2
 8002eae:	d009      	beq.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002eb0:	4b24      	ldr	r3, [pc, #144]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002eb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb4:	4a29      	ldr	r2, [pc, #164]	; (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	0019      	movs	r1, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	68da      	ldr	r2, [r3, #12]
 8002ebe:	4b21      	ldr	r3, [pc, #132]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	2380      	movs	r3, #128	; 0x80
 8002eca:	01db      	lsls	r3, r3, #7
 8002ecc:	4013      	ands	r3, r2
 8002ece:	d015      	beq.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ed0:	4b1c      	ldr	r3, [pc, #112]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	0899      	lsrs	r1, r3, #2
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	695a      	ldr	r2, [r3, #20]
 8002edc:	4b19      	ldr	r3, [pc, #100]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	695a      	ldr	r2, [r3, #20]
 8002ee6:	2380      	movs	r3, #128	; 0x80
 8002ee8:	05db      	lsls	r3, r3, #23
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d106      	bne.n	8002efc <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002eee:	4b15      	ldr	r3, [pc, #84]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ef0:	68da      	ldr	r2, [r3, #12]
 8002ef2:	4b14      	ldr	r3, [pc, #80]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ef4:	2180      	movs	r1, #128	; 0x80
 8002ef6:	0249      	lsls	r1, r1, #9
 8002ef8:	430a      	orrs	r2, r1
 8002efa:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	2380      	movs	r3, #128	; 0x80
 8002f02:	011b      	lsls	r3, r3, #4
 8002f04:	4013      	ands	r3, r2
 8002f06:	d016      	beq.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002f08:	4b0e      	ldr	r3, [pc, #56]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f0c:	4a14      	ldr	r2, [pc, #80]	; (8002f60 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f0e:	4013      	ands	r3, r2
 8002f10:	0019      	movs	r1, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	691a      	ldr	r2, [r3, #16]
 8002f16:	4b0b      	ldr	r3, [pc, #44]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	691a      	ldr	r2, [r3, #16]
 8002f20:	2380      	movs	r3, #128	; 0x80
 8002f22:	01db      	lsls	r3, r3, #7
 8002f24:	429a      	cmp	r2, r3
 8002f26:	d106      	bne.n	8002f36 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002f28:	4b06      	ldr	r3, [pc, #24]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f2a:	68da      	ldr	r2, [r3, #12]
 8002f2c:	4b05      	ldr	r3, [pc, #20]	; (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f2e:	2180      	movs	r1, #128	; 0x80
 8002f30:	0249      	lsls	r1, r1, #9
 8002f32:	430a      	orrs	r2, r1
 8002f34:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002f36:	2312      	movs	r3, #18
 8002f38:	18fb      	adds	r3, r7, r3
 8002f3a:	781b      	ldrb	r3, [r3, #0]
}
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	b006      	add	sp, #24
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	40021000 	.word	0x40021000
 8002f48:	40007000 	.word	0x40007000
 8002f4c:	fffffcff 	.word	0xfffffcff
 8002f50:	fffeffff 	.word	0xfffeffff
 8002f54:	00001388 	.word	0x00001388
 8002f58:	efffffff 	.word	0xefffffff
 8002f5c:	ffffcfff 	.word	0xffffcfff
 8002f60:	ffff3fff 	.word	0xffff3fff

08002f64 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e046      	b.n	8003004 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2288      	movs	r2, #136	; 0x88
 8002f7a:	589b      	ldr	r3, [r3, r2]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d107      	bne.n	8002f90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2284      	movs	r2, #132	; 0x84
 8002f84:	2100      	movs	r1, #0
 8002f86:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	0018      	movs	r0, r3
 8002f8c:	f7fd fe94 	bl	8000cb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2288      	movs	r2, #136	; 0x88
 8002f94:	2124      	movs	r1, #36	; 0x24
 8002f96:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	438a      	bics	r2, r1
 8002fa6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	0018      	movs	r0, r3
 8002fac:	f000 f8cc 	bl	8003148 <UART_SetConfig>
 8002fb0:	0003      	movs	r3, r0
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d101      	bne.n	8002fba <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e024      	b.n	8003004 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d003      	beq.n	8002fca <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	0018      	movs	r0, r3
 8002fc6:	f000 fa63 	bl	8003490 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	685a      	ldr	r2, [r3, #4]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	490d      	ldr	r1, [pc, #52]	; (800300c <HAL_UART_Init+0xa8>)
 8002fd6:	400a      	ands	r2, r1
 8002fd8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	212a      	movs	r1, #42	; 0x2a
 8002fe6:	438a      	bics	r2, r1
 8002fe8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2101      	movs	r1, #1
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	f000 fafb 	bl	80035f8 <UART_CheckIdleState>
 8003002:	0003      	movs	r3, r0
}
 8003004:	0018      	movs	r0, r3
 8003006:	46bd      	mov	sp, r7
 8003008:	b002      	add	sp, #8
 800300a:	bd80      	pop	{r7, pc}
 800300c:	ffffb7ff 	.word	0xffffb7ff

08003010 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b08a      	sub	sp, #40	; 0x28
 8003014:	af02      	add	r7, sp, #8
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	603b      	str	r3, [r7, #0]
 800301c:	1dbb      	adds	r3, r7, #6
 800301e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2288      	movs	r2, #136	; 0x88
 8003024:	589b      	ldr	r3, [r3, r2]
 8003026:	2b20      	cmp	r3, #32
 8003028:	d000      	beq.n	800302c <HAL_UART_Transmit+0x1c>
 800302a:	e088      	b.n	800313e <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d003      	beq.n	800303a <HAL_UART_Transmit+0x2a>
 8003032:	1dbb      	adds	r3, r7, #6
 8003034:	881b      	ldrh	r3, [r3, #0]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d101      	bne.n	800303e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e080      	b.n	8003140 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	689a      	ldr	r2, [r3, #8]
 8003042:	2380      	movs	r3, #128	; 0x80
 8003044:	015b      	lsls	r3, r3, #5
 8003046:	429a      	cmp	r2, r3
 8003048:	d109      	bne.n	800305e <HAL_UART_Transmit+0x4e>
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d105      	bne.n	800305e <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2201      	movs	r2, #1
 8003056:	4013      	ands	r3, r2
 8003058:	d001      	beq.n	800305e <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e070      	b.n	8003140 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2290      	movs	r2, #144	; 0x90
 8003062:	2100      	movs	r1, #0
 8003064:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	2288      	movs	r2, #136	; 0x88
 800306a:	2121      	movs	r1, #33	; 0x21
 800306c:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800306e:	f7fd ffdd 	bl	800102c <HAL_GetTick>
 8003072:	0003      	movs	r3, r0
 8003074:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	1dba      	adds	r2, r7, #6
 800307a:	2154      	movs	r1, #84	; 0x54
 800307c:	8812      	ldrh	r2, [r2, #0]
 800307e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	1dba      	adds	r2, r7, #6
 8003084:	2156      	movs	r1, #86	; 0x56
 8003086:	8812      	ldrh	r2, [r2, #0]
 8003088:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	689a      	ldr	r2, [r3, #8]
 800308e:	2380      	movs	r3, #128	; 0x80
 8003090:	015b      	lsls	r3, r3, #5
 8003092:	429a      	cmp	r2, r3
 8003094:	d108      	bne.n	80030a8 <HAL_UART_Transmit+0x98>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	691b      	ldr	r3, [r3, #16]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d104      	bne.n	80030a8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800309e:	2300      	movs	r3, #0
 80030a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	61bb      	str	r3, [r7, #24]
 80030a6:	e003      	b.n	80030b0 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030ac:	2300      	movs	r3, #0
 80030ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80030b0:	e02c      	b.n	800310c <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030b2:	697a      	ldr	r2, [r7, #20]
 80030b4:	68f8      	ldr	r0, [r7, #12]
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	9300      	str	r3, [sp, #0]
 80030ba:	0013      	movs	r3, r2
 80030bc:	2200      	movs	r2, #0
 80030be:	2180      	movs	r1, #128	; 0x80
 80030c0:	f000 fae8 	bl	8003694 <UART_WaitOnFlagUntilTimeout>
 80030c4:	1e03      	subs	r3, r0, #0
 80030c6:	d001      	beq.n	80030cc <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e039      	b.n	8003140 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d10b      	bne.n	80030ea <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	881b      	ldrh	r3, [r3, #0]
 80030d6:	001a      	movs	r2, r3
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	05d2      	lsls	r2, r2, #23
 80030de:	0dd2      	lsrs	r2, r2, #23
 80030e0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	3302      	adds	r3, #2
 80030e6:	61bb      	str	r3, [r7, #24]
 80030e8:	e007      	b.n	80030fa <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80030ea:	69fb      	ldr	r3, [r7, #28]
 80030ec:	781a      	ldrb	r2, [r3, #0]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	3301      	adds	r3, #1
 80030f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2256      	movs	r2, #86	; 0x56
 80030fe:	5a9b      	ldrh	r3, [r3, r2]
 8003100:	b29b      	uxth	r3, r3
 8003102:	3b01      	subs	r3, #1
 8003104:	b299      	uxth	r1, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2256      	movs	r2, #86	; 0x56
 800310a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2256      	movs	r2, #86	; 0x56
 8003110:	5a9b      	ldrh	r3, [r3, r2]
 8003112:	b29b      	uxth	r3, r3
 8003114:	2b00      	cmp	r3, #0
 8003116:	d1cc      	bne.n	80030b2 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	68f8      	ldr	r0, [r7, #12]
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	9300      	str	r3, [sp, #0]
 8003120:	0013      	movs	r3, r2
 8003122:	2200      	movs	r2, #0
 8003124:	2140      	movs	r1, #64	; 0x40
 8003126:	f000 fab5 	bl	8003694 <UART_WaitOnFlagUntilTimeout>
 800312a:	1e03      	subs	r3, r0, #0
 800312c:	d001      	beq.n	8003132 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e006      	b.n	8003140 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2288      	movs	r2, #136	; 0x88
 8003136:	2120      	movs	r1, #32
 8003138:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800313a:	2300      	movs	r3, #0
 800313c:	e000      	b.n	8003140 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 800313e:	2302      	movs	r3, #2
  }
}
 8003140:	0018      	movs	r0, r3
 8003142:	46bd      	mov	sp, r7
 8003144:	b008      	add	sp, #32
 8003146:	bd80      	pop	{r7, pc}

08003148 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b088      	sub	sp, #32
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003150:	231a      	movs	r3, #26
 8003152:	18fb      	adds	r3, r7, r3
 8003154:	2200      	movs	r2, #0
 8003156:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689a      	ldr	r2, [r3, #8]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	431a      	orrs	r2, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	695b      	ldr	r3, [r3, #20]
 8003166:	431a      	orrs	r2, r3
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	69db      	ldr	r3, [r3, #28]
 800316c:	4313      	orrs	r3, r2
 800316e:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4abc      	ldr	r2, [pc, #752]	; (8003468 <UART_SetConfig+0x320>)
 8003178:	4013      	ands	r3, r2
 800317a:	0019      	movs	r1, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	69fa      	ldr	r2, [r7, #28]
 8003182:	430a      	orrs	r2, r1
 8003184:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	4ab7      	ldr	r2, [pc, #732]	; (800346c <UART_SetConfig+0x324>)
 800318e:	4013      	ands	r3, r2
 8003190:	0019      	movs	r1, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	68da      	ldr	r2, [r3, #12]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	430a      	orrs	r2, r1
 800319c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a1b      	ldr	r3, [r3, #32]
 80031a8:	69fa      	ldr	r2, [r7, #28]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	4aae      	ldr	r2, [pc, #696]	; (8003470 <UART_SetConfig+0x328>)
 80031b6:	4013      	ands	r3, r2
 80031b8:	0019      	movs	r1, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	69fa      	ldr	r2, [r7, #28]
 80031c0:	430a      	orrs	r2, r1
 80031c2:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ca:	220f      	movs	r2, #15
 80031cc:	4393      	bics	r3, r2
 80031ce:	0019      	movs	r1, r3
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	430a      	orrs	r2, r1
 80031da:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4aa4      	ldr	r2, [pc, #656]	; (8003474 <UART_SetConfig+0x32c>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d127      	bne.n	8003236 <UART_SetConfig+0xee>
 80031e6:	4ba4      	ldr	r3, [pc, #656]	; (8003478 <UART_SetConfig+0x330>)
 80031e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ea:	2203      	movs	r2, #3
 80031ec:	4013      	ands	r3, r2
 80031ee:	2b03      	cmp	r3, #3
 80031f0:	d017      	beq.n	8003222 <UART_SetConfig+0xda>
 80031f2:	d81b      	bhi.n	800322c <UART_SetConfig+0xe4>
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d00a      	beq.n	800320e <UART_SetConfig+0xc6>
 80031f8:	d818      	bhi.n	800322c <UART_SetConfig+0xe4>
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d002      	beq.n	8003204 <UART_SetConfig+0xbc>
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d00a      	beq.n	8003218 <UART_SetConfig+0xd0>
 8003202:	e013      	b.n	800322c <UART_SetConfig+0xe4>
 8003204:	231b      	movs	r3, #27
 8003206:	18fb      	adds	r3, r7, r3
 8003208:	2200      	movs	r2, #0
 800320a:	701a      	strb	r2, [r3, #0]
 800320c:	e058      	b.n	80032c0 <UART_SetConfig+0x178>
 800320e:	231b      	movs	r3, #27
 8003210:	18fb      	adds	r3, r7, r3
 8003212:	2202      	movs	r2, #2
 8003214:	701a      	strb	r2, [r3, #0]
 8003216:	e053      	b.n	80032c0 <UART_SetConfig+0x178>
 8003218:	231b      	movs	r3, #27
 800321a:	18fb      	adds	r3, r7, r3
 800321c:	2204      	movs	r2, #4
 800321e:	701a      	strb	r2, [r3, #0]
 8003220:	e04e      	b.n	80032c0 <UART_SetConfig+0x178>
 8003222:	231b      	movs	r3, #27
 8003224:	18fb      	adds	r3, r7, r3
 8003226:	2208      	movs	r2, #8
 8003228:	701a      	strb	r2, [r3, #0]
 800322a:	e049      	b.n	80032c0 <UART_SetConfig+0x178>
 800322c:	231b      	movs	r3, #27
 800322e:	18fb      	adds	r3, r7, r3
 8003230:	2210      	movs	r2, #16
 8003232:	701a      	strb	r2, [r3, #0]
 8003234:	e044      	b.n	80032c0 <UART_SetConfig+0x178>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a90      	ldr	r2, [pc, #576]	; (800347c <UART_SetConfig+0x334>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d127      	bne.n	8003290 <UART_SetConfig+0x148>
 8003240:	4b8d      	ldr	r3, [pc, #564]	; (8003478 <UART_SetConfig+0x330>)
 8003242:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003244:	220c      	movs	r2, #12
 8003246:	4013      	ands	r3, r2
 8003248:	2b0c      	cmp	r3, #12
 800324a:	d017      	beq.n	800327c <UART_SetConfig+0x134>
 800324c:	d81b      	bhi.n	8003286 <UART_SetConfig+0x13e>
 800324e:	2b08      	cmp	r3, #8
 8003250:	d00a      	beq.n	8003268 <UART_SetConfig+0x120>
 8003252:	d818      	bhi.n	8003286 <UART_SetConfig+0x13e>
 8003254:	2b00      	cmp	r3, #0
 8003256:	d002      	beq.n	800325e <UART_SetConfig+0x116>
 8003258:	2b04      	cmp	r3, #4
 800325a:	d00a      	beq.n	8003272 <UART_SetConfig+0x12a>
 800325c:	e013      	b.n	8003286 <UART_SetConfig+0x13e>
 800325e:	231b      	movs	r3, #27
 8003260:	18fb      	adds	r3, r7, r3
 8003262:	2200      	movs	r2, #0
 8003264:	701a      	strb	r2, [r3, #0]
 8003266:	e02b      	b.n	80032c0 <UART_SetConfig+0x178>
 8003268:	231b      	movs	r3, #27
 800326a:	18fb      	adds	r3, r7, r3
 800326c:	2202      	movs	r2, #2
 800326e:	701a      	strb	r2, [r3, #0]
 8003270:	e026      	b.n	80032c0 <UART_SetConfig+0x178>
 8003272:	231b      	movs	r3, #27
 8003274:	18fb      	adds	r3, r7, r3
 8003276:	2204      	movs	r2, #4
 8003278:	701a      	strb	r2, [r3, #0]
 800327a:	e021      	b.n	80032c0 <UART_SetConfig+0x178>
 800327c:	231b      	movs	r3, #27
 800327e:	18fb      	adds	r3, r7, r3
 8003280:	2208      	movs	r2, #8
 8003282:	701a      	strb	r2, [r3, #0]
 8003284:	e01c      	b.n	80032c0 <UART_SetConfig+0x178>
 8003286:	231b      	movs	r3, #27
 8003288:	18fb      	adds	r3, r7, r3
 800328a:	2210      	movs	r2, #16
 800328c:	701a      	strb	r2, [r3, #0]
 800328e:	e017      	b.n	80032c0 <UART_SetConfig+0x178>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a7a      	ldr	r2, [pc, #488]	; (8003480 <UART_SetConfig+0x338>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d104      	bne.n	80032a4 <UART_SetConfig+0x15c>
 800329a:	231b      	movs	r3, #27
 800329c:	18fb      	adds	r3, r7, r3
 800329e:	2200      	movs	r2, #0
 80032a0:	701a      	strb	r2, [r3, #0]
 80032a2:	e00d      	b.n	80032c0 <UART_SetConfig+0x178>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a76      	ldr	r2, [pc, #472]	; (8003484 <UART_SetConfig+0x33c>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d104      	bne.n	80032b8 <UART_SetConfig+0x170>
 80032ae:	231b      	movs	r3, #27
 80032b0:	18fb      	adds	r3, r7, r3
 80032b2:	2200      	movs	r2, #0
 80032b4:	701a      	strb	r2, [r3, #0]
 80032b6:	e003      	b.n	80032c0 <UART_SetConfig+0x178>
 80032b8:	231b      	movs	r3, #27
 80032ba:	18fb      	adds	r3, r7, r3
 80032bc:	2210      	movs	r2, #16
 80032be:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	69da      	ldr	r2, [r3, #28]
 80032c4:	2380      	movs	r3, #128	; 0x80
 80032c6:	021b      	lsls	r3, r3, #8
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d000      	beq.n	80032ce <UART_SetConfig+0x186>
 80032cc:	e065      	b.n	800339a <UART_SetConfig+0x252>
  {
    switch (clocksource)
 80032ce:	231b      	movs	r3, #27
 80032d0:	18fb      	adds	r3, r7, r3
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	2b08      	cmp	r3, #8
 80032d6:	d015      	beq.n	8003304 <UART_SetConfig+0x1bc>
 80032d8:	dc18      	bgt.n	800330c <UART_SetConfig+0x1c4>
 80032da:	2b04      	cmp	r3, #4
 80032dc:	d00d      	beq.n	80032fa <UART_SetConfig+0x1b2>
 80032de:	dc15      	bgt.n	800330c <UART_SetConfig+0x1c4>
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d002      	beq.n	80032ea <UART_SetConfig+0x1a2>
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d005      	beq.n	80032f4 <UART_SetConfig+0x1ac>
 80032e8:	e010      	b.n	800330c <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032ea:	f7ff fcf1 	bl	8002cd0 <HAL_RCC_GetPCLK1Freq>
 80032ee:	0003      	movs	r3, r0
 80032f0:	617b      	str	r3, [r7, #20]
        break;
 80032f2:	e012      	b.n	800331a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032f4:	4b64      	ldr	r3, [pc, #400]	; (8003488 <UART_SetConfig+0x340>)
 80032f6:	617b      	str	r3, [r7, #20]
        break;
 80032f8:	e00f      	b.n	800331a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032fa:	f7ff fc5d 	bl	8002bb8 <HAL_RCC_GetSysClockFreq>
 80032fe:	0003      	movs	r3, r0
 8003300:	617b      	str	r3, [r7, #20]
        break;
 8003302:	e00a      	b.n	800331a <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003304:	2380      	movs	r3, #128	; 0x80
 8003306:	021b      	lsls	r3, r3, #8
 8003308:	617b      	str	r3, [r7, #20]
        break;
 800330a:	e006      	b.n	800331a <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 800330c:	2300      	movs	r3, #0
 800330e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003310:	231a      	movs	r3, #26
 8003312:	18fb      	adds	r3, r7, r3
 8003314:	2201      	movs	r2, #1
 8003316:	701a      	strb	r2, [r3, #0]
        break;
 8003318:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d100      	bne.n	8003322 <UART_SetConfig+0x1da>
 8003320:	e08d      	b.n	800343e <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003326:	4b59      	ldr	r3, [pc, #356]	; (800348c <UART_SetConfig+0x344>)
 8003328:	0052      	lsls	r2, r2, #1
 800332a:	5ad3      	ldrh	r3, [r2, r3]
 800332c:	0019      	movs	r1, r3
 800332e:	6978      	ldr	r0, [r7, #20]
 8003330:	f7fc fef0 	bl	8000114 <__udivsi3>
 8003334:	0003      	movs	r3, r0
 8003336:	005a      	lsls	r2, r3, #1
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	085b      	lsrs	r3, r3, #1
 800333e:	18d2      	adds	r2, r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	0019      	movs	r1, r3
 8003346:	0010      	movs	r0, r2
 8003348:	f7fc fee4 	bl	8000114 <__udivsi3>
 800334c:	0003      	movs	r3, r0
 800334e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	2b0f      	cmp	r3, #15
 8003354:	d91c      	bls.n	8003390 <UART_SetConfig+0x248>
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	2380      	movs	r3, #128	; 0x80
 800335a:	025b      	lsls	r3, r3, #9
 800335c:	429a      	cmp	r2, r3
 800335e:	d217      	bcs.n	8003390 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	b29a      	uxth	r2, r3
 8003364:	200e      	movs	r0, #14
 8003366:	183b      	adds	r3, r7, r0
 8003368:	210f      	movs	r1, #15
 800336a:	438a      	bics	r2, r1
 800336c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	085b      	lsrs	r3, r3, #1
 8003372:	b29b      	uxth	r3, r3
 8003374:	2207      	movs	r2, #7
 8003376:	4013      	ands	r3, r2
 8003378:	b299      	uxth	r1, r3
 800337a:	183b      	adds	r3, r7, r0
 800337c:	183a      	adds	r2, r7, r0
 800337e:	8812      	ldrh	r2, [r2, #0]
 8003380:	430a      	orrs	r2, r1
 8003382:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	183a      	adds	r2, r7, r0
 800338a:	8812      	ldrh	r2, [r2, #0]
 800338c:	60da      	str	r2, [r3, #12]
 800338e:	e056      	b.n	800343e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8003390:	231a      	movs	r3, #26
 8003392:	18fb      	adds	r3, r7, r3
 8003394:	2201      	movs	r2, #1
 8003396:	701a      	strb	r2, [r3, #0]
 8003398:	e051      	b.n	800343e <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800339a:	231b      	movs	r3, #27
 800339c:	18fb      	adds	r3, r7, r3
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	2b08      	cmp	r3, #8
 80033a2:	d015      	beq.n	80033d0 <UART_SetConfig+0x288>
 80033a4:	dc18      	bgt.n	80033d8 <UART_SetConfig+0x290>
 80033a6:	2b04      	cmp	r3, #4
 80033a8:	d00d      	beq.n	80033c6 <UART_SetConfig+0x27e>
 80033aa:	dc15      	bgt.n	80033d8 <UART_SetConfig+0x290>
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d002      	beq.n	80033b6 <UART_SetConfig+0x26e>
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d005      	beq.n	80033c0 <UART_SetConfig+0x278>
 80033b4:	e010      	b.n	80033d8 <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033b6:	f7ff fc8b 	bl	8002cd0 <HAL_RCC_GetPCLK1Freq>
 80033ba:	0003      	movs	r3, r0
 80033bc:	617b      	str	r3, [r7, #20]
        break;
 80033be:	e012      	b.n	80033e6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033c0:	4b31      	ldr	r3, [pc, #196]	; (8003488 <UART_SetConfig+0x340>)
 80033c2:	617b      	str	r3, [r7, #20]
        break;
 80033c4:	e00f      	b.n	80033e6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033c6:	f7ff fbf7 	bl	8002bb8 <HAL_RCC_GetSysClockFreq>
 80033ca:	0003      	movs	r3, r0
 80033cc:	617b      	str	r3, [r7, #20]
        break;
 80033ce:	e00a      	b.n	80033e6 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033d0:	2380      	movs	r3, #128	; 0x80
 80033d2:	021b      	lsls	r3, r3, #8
 80033d4:	617b      	str	r3, [r7, #20]
        break;
 80033d6:	e006      	b.n	80033e6 <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 80033d8:	2300      	movs	r3, #0
 80033da:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80033dc:	231a      	movs	r3, #26
 80033de:	18fb      	adds	r3, r7, r3
 80033e0:	2201      	movs	r2, #1
 80033e2:	701a      	strb	r2, [r3, #0]
        break;
 80033e4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d028      	beq.n	800343e <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033f0:	4b26      	ldr	r3, [pc, #152]	; (800348c <UART_SetConfig+0x344>)
 80033f2:	0052      	lsls	r2, r2, #1
 80033f4:	5ad3      	ldrh	r3, [r2, r3]
 80033f6:	0019      	movs	r1, r3
 80033f8:	6978      	ldr	r0, [r7, #20]
 80033fa:	f7fc fe8b 	bl	8000114 <__udivsi3>
 80033fe:	0003      	movs	r3, r0
 8003400:	001a      	movs	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	085b      	lsrs	r3, r3, #1
 8003408:	18d2      	adds	r2, r2, r3
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	0019      	movs	r1, r3
 8003410:	0010      	movs	r0, r2
 8003412:	f7fc fe7f 	bl	8000114 <__udivsi3>
 8003416:	0003      	movs	r3, r0
 8003418:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	2b0f      	cmp	r3, #15
 800341e:	d90a      	bls.n	8003436 <UART_SetConfig+0x2ee>
 8003420:	693a      	ldr	r2, [r7, #16]
 8003422:	2380      	movs	r3, #128	; 0x80
 8003424:	025b      	lsls	r3, r3, #9
 8003426:	429a      	cmp	r2, r3
 8003428:	d205      	bcs.n	8003436 <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	b29a      	uxth	r2, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	60da      	str	r2, [r3, #12]
 8003434:	e003      	b.n	800343e <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8003436:	231a      	movs	r3, #26
 8003438:	18fb      	adds	r3, r7, r3
 800343a:	2201      	movs	r2, #1
 800343c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	226a      	movs	r2, #106	; 0x6a
 8003442:	2101      	movs	r1, #1
 8003444:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2268      	movs	r2, #104	; 0x68
 800344a:	2101      	movs	r1, #1
 800344c:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800345a:	231a      	movs	r3, #26
 800345c:	18fb      	adds	r3, r7, r3
 800345e:	781b      	ldrb	r3, [r3, #0]
}
 8003460:	0018      	movs	r0, r3
 8003462:	46bd      	mov	sp, r7
 8003464:	b008      	add	sp, #32
 8003466:	bd80      	pop	{r7, pc}
 8003468:	cfff69f3 	.word	0xcfff69f3
 800346c:	ffffcfff 	.word	0xffffcfff
 8003470:	11fff4ff 	.word	0x11fff4ff
 8003474:	40013800 	.word	0x40013800
 8003478:	40021000 	.word	0x40021000
 800347c:	40004400 	.word	0x40004400
 8003480:	40004800 	.word	0x40004800
 8003484:	40004c00 	.word	0x40004c00
 8003488:	00f42400 	.word	0x00f42400
 800348c:	08004528 	.word	0x08004528

08003490 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800349c:	2201      	movs	r2, #1
 800349e:	4013      	ands	r3, r2
 80034a0:	d00b      	beq.n	80034ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	4a4a      	ldr	r2, [pc, #296]	; (80035d4 <UART_AdvFeatureConfig+0x144>)
 80034aa:	4013      	ands	r3, r2
 80034ac:	0019      	movs	r1, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	430a      	orrs	r2, r1
 80034b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034be:	2202      	movs	r2, #2
 80034c0:	4013      	ands	r3, r2
 80034c2:	d00b      	beq.n	80034dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	4a43      	ldr	r2, [pc, #268]	; (80035d8 <UART_AdvFeatureConfig+0x148>)
 80034cc:	4013      	ands	r3, r2
 80034ce:	0019      	movs	r1, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	430a      	orrs	r2, r1
 80034da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034e0:	2204      	movs	r2, #4
 80034e2:	4013      	ands	r3, r2
 80034e4:	d00b      	beq.n	80034fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	4a3b      	ldr	r2, [pc, #236]	; (80035dc <UART_AdvFeatureConfig+0x14c>)
 80034ee:	4013      	ands	r3, r2
 80034f0:	0019      	movs	r1, r3
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	430a      	orrs	r2, r1
 80034fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003502:	2208      	movs	r2, #8
 8003504:	4013      	ands	r3, r2
 8003506:	d00b      	beq.n	8003520 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	4a34      	ldr	r2, [pc, #208]	; (80035e0 <UART_AdvFeatureConfig+0x150>)
 8003510:	4013      	ands	r3, r2
 8003512:	0019      	movs	r1, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	430a      	orrs	r2, r1
 800351e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003524:	2210      	movs	r2, #16
 8003526:	4013      	ands	r3, r2
 8003528:	d00b      	beq.n	8003542 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	4a2c      	ldr	r2, [pc, #176]	; (80035e4 <UART_AdvFeatureConfig+0x154>)
 8003532:	4013      	ands	r3, r2
 8003534:	0019      	movs	r1, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003546:	2220      	movs	r2, #32
 8003548:	4013      	ands	r3, r2
 800354a:	d00b      	beq.n	8003564 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	4a25      	ldr	r2, [pc, #148]	; (80035e8 <UART_AdvFeatureConfig+0x158>)
 8003554:	4013      	ands	r3, r2
 8003556:	0019      	movs	r1, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	430a      	orrs	r2, r1
 8003562:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003568:	2240      	movs	r2, #64	; 0x40
 800356a:	4013      	ands	r3, r2
 800356c:	d01d      	beq.n	80035aa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	4a1d      	ldr	r2, [pc, #116]	; (80035ec <UART_AdvFeatureConfig+0x15c>)
 8003576:	4013      	ands	r3, r2
 8003578:	0019      	movs	r1, r3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	430a      	orrs	r2, r1
 8003584:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800358a:	2380      	movs	r3, #128	; 0x80
 800358c:	035b      	lsls	r3, r3, #13
 800358e:	429a      	cmp	r2, r3
 8003590:	d10b      	bne.n	80035aa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	4a15      	ldr	r2, [pc, #84]	; (80035f0 <UART_AdvFeatureConfig+0x160>)
 800359a:	4013      	ands	r3, r2
 800359c:	0019      	movs	r1, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	430a      	orrs	r2, r1
 80035a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ae:	2280      	movs	r2, #128	; 0x80
 80035b0:	4013      	ands	r3, r2
 80035b2:	d00b      	beq.n	80035cc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	4a0e      	ldr	r2, [pc, #56]	; (80035f4 <UART_AdvFeatureConfig+0x164>)
 80035bc:	4013      	ands	r3, r2
 80035be:	0019      	movs	r1, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	430a      	orrs	r2, r1
 80035ca:	605a      	str	r2, [r3, #4]
  }
}
 80035cc:	46c0      	nop			; (mov r8, r8)
 80035ce:	46bd      	mov	sp, r7
 80035d0:	b002      	add	sp, #8
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	fffdffff 	.word	0xfffdffff
 80035d8:	fffeffff 	.word	0xfffeffff
 80035dc:	fffbffff 	.word	0xfffbffff
 80035e0:	ffff7fff 	.word	0xffff7fff
 80035e4:	ffffefff 	.word	0xffffefff
 80035e8:	ffffdfff 	.word	0xffffdfff
 80035ec:	ffefffff 	.word	0xffefffff
 80035f0:	ff9fffff 	.word	0xff9fffff
 80035f4:	fff7ffff 	.word	0xfff7ffff

080035f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af02      	add	r7, sp, #8
 80035fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2290      	movs	r2, #144	; 0x90
 8003604:	2100      	movs	r1, #0
 8003606:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003608:	f7fd fd10 	bl	800102c <HAL_GetTick>
 800360c:	0003      	movs	r3, r0
 800360e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2208      	movs	r2, #8
 8003618:	4013      	ands	r3, r2
 800361a:	2b08      	cmp	r3, #8
 800361c:	d10c      	bne.n	8003638 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2280      	movs	r2, #128	; 0x80
 8003622:	0391      	lsls	r1, r2, #14
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	4a1a      	ldr	r2, [pc, #104]	; (8003690 <UART_CheckIdleState+0x98>)
 8003628:	9200      	str	r2, [sp, #0]
 800362a:	2200      	movs	r2, #0
 800362c:	f000 f832 	bl	8003694 <UART_WaitOnFlagUntilTimeout>
 8003630:	1e03      	subs	r3, r0, #0
 8003632:	d001      	beq.n	8003638 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	e026      	b.n	8003686 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2204      	movs	r2, #4
 8003640:	4013      	ands	r3, r2
 8003642:	2b04      	cmp	r3, #4
 8003644:	d10c      	bne.n	8003660 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2280      	movs	r2, #128	; 0x80
 800364a:	03d1      	lsls	r1, r2, #15
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	4a10      	ldr	r2, [pc, #64]	; (8003690 <UART_CheckIdleState+0x98>)
 8003650:	9200      	str	r2, [sp, #0]
 8003652:	2200      	movs	r2, #0
 8003654:	f000 f81e 	bl	8003694 <UART_WaitOnFlagUntilTimeout>
 8003658:	1e03      	subs	r3, r0, #0
 800365a:	d001      	beq.n	8003660 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e012      	b.n	8003686 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2288      	movs	r2, #136	; 0x88
 8003664:	2120      	movs	r1, #32
 8003666:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	228c      	movs	r2, #140	; 0x8c
 800366c:	2120      	movs	r1, #32
 800366e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2284      	movs	r2, #132	; 0x84
 8003680:	2100      	movs	r1, #0
 8003682:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	0018      	movs	r0, r3
 8003688:	46bd      	mov	sp, r7
 800368a:	b004      	add	sp, #16
 800368c:	bd80      	pop	{r7, pc}
 800368e:	46c0      	nop			; (mov r8, r8)
 8003690:	01ffffff 	.word	0x01ffffff

08003694 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b094      	sub	sp, #80	; 0x50
 8003698:	af00      	add	r7, sp, #0
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	603b      	str	r3, [r7, #0]
 80036a0:	1dfb      	adds	r3, r7, #7
 80036a2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036a4:	e0a7      	b.n	80037f6 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036a8:	3301      	adds	r3, #1
 80036aa:	d100      	bne.n	80036ae <UART_WaitOnFlagUntilTimeout+0x1a>
 80036ac:	e0a3      	b.n	80037f6 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ae:	f7fd fcbd 	bl	800102c <HAL_GetTick>
 80036b2:	0002      	movs	r2, r0
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d302      	bcc.n	80036c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80036be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d13f      	bne.n	8003744 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036c4:	f3ef 8310 	mrs	r3, PRIMASK
 80036c8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80036ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80036cc:	647b      	str	r3, [r7, #68]	; 0x44
 80036ce:	2301      	movs	r3, #1
 80036d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036d4:	f383 8810 	msr	PRIMASK, r3
}
 80036d8:	46c0      	nop			; (mov r8, r8)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	494e      	ldr	r1, [pc, #312]	; (8003820 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80036e6:	400a      	ands	r2, r1
 80036e8:	601a      	str	r2, [r3, #0]
 80036ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036ec:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f0:	f383 8810 	msr	PRIMASK, r3
}
 80036f4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036f6:	f3ef 8310 	mrs	r3, PRIMASK
 80036fa:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80036fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036fe:	643b      	str	r3, [r7, #64]	; 0x40
 8003700:	2301      	movs	r3, #1
 8003702:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003706:	f383 8810 	msr	PRIMASK, r3
}
 800370a:	46c0      	nop			; (mov r8, r8)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	689a      	ldr	r2, [r3, #8]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2101      	movs	r1, #1
 8003718:	438a      	bics	r2, r1
 800371a:	609a      	str	r2, [r3, #8]
 800371c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800371e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003720:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003722:	f383 8810 	msr	PRIMASK, r3
}
 8003726:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2288      	movs	r2, #136	; 0x88
 800372c:	2120      	movs	r1, #32
 800372e:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	228c      	movs	r2, #140	; 0x8c
 8003734:	2120      	movs	r1, #32
 8003736:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2284      	movs	r2, #132	; 0x84
 800373c:	2100      	movs	r1, #0
 800373e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e069      	b.n	8003818 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2204      	movs	r2, #4
 800374c:	4013      	ands	r3, r2
 800374e:	d052      	beq.n	80037f6 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	69da      	ldr	r2, [r3, #28]
 8003756:	2380      	movs	r3, #128	; 0x80
 8003758:	011b      	lsls	r3, r3, #4
 800375a:	401a      	ands	r2, r3
 800375c:	2380      	movs	r3, #128	; 0x80
 800375e:	011b      	lsls	r3, r3, #4
 8003760:	429a      	cmp	r2, r3
 8003762:	d148      	bne.n	80037f6 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2280      	movs	r2, #128	; 0x80
 800376a:	0112      	lsls	r2, r2, #4
 800376c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800376e:	f3ef 8310 	mrs	r3, PRIMASK
 8003772:	613b      	str	r3, [r7, #16]
  return(result);
 8003774:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003776:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003778:	2301      	movs	r3, #1
 800377a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	f383 8810 	msr	PRIMASK, r3
}
 8003782:	46c0      	nop			; (mov r8, r8)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4924      	ldr	r1, [pc, #144]	; (8003820 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003790:	400a      	ands	r2, r1
 8003792:	601a      	str	r2, [r3, #0]
 8003794:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003796:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	f383 8810 	msr	PRIMASK, r3
}
 800379e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037a0:	f3ef 8310 	mrs	r3, PRIMASK
 80037a4:	61fb      	str	r3, [r7, #28]
  return(result);
 80037a6:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037a8:	64bb      	str	r3, [r7, #72]	; 0x48
 80037aa:	2301      	movs	r3, #1
 80037ac:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ae:	6a3b      	ldr	r3, [r7, #32]
 80037b0:	f383 8810 	msr	PRIMASK, r3
}
 80037b4:	46c0      	nop			; (mov r8, r8)
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	689a      	ldr	r2, [r3, #8]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2101      	movs	r1, #1
 80037c2:	438a      	bics	r2, r1
 80037c4:	609a      	str	r2, [r3, #8]
 80037c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037c8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037cc:	f383 8810 	msr	PRIMASK, r3
}
 80037d0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2288      	movs	r2, #136	; 0x88
 80037d6:	2120      	movs	r1, #32
 80037d8:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	228c      	movs	r2, #140	; 0x8c
 80037de:	2120      	movs	r1, #32
 80037e0:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2290      	movs	r2, #144	; 0x90
 80037e6:	2120      	movs	r1, #32
 80037e8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2284      	movs	r2, #132	; 0x84
 80037ee:	2100      	movs	r1, #0
 80037f0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e010      	b.n	8003818 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	69db      	ldr	r3, [r3, #28]
 80037fc:	68ba      	ldr	r2, [r7, #8]
 80037fe:	4013      	ands	r3, r2
 8003800:	68ba      	ldr	r2, [r7, #8]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	425a      	negs	r2, r3
 8003806:	4153      	adcs	r3, r2
 8003808:	b2db      	uxtb	r3, r3
 800380a:	001a      	movs	r2, r3
 800380c:	1dfb      	adds	r3, r7, #7
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	429a      	cmp	r2, r3
 8003812:	d100      	bne.n	8003816 <UART_WaitOnFlagUntilTimeout+0x182>
 8003814:	e747      	b.n	80036a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	0018      	movs	r0, r3
 800381a:	46bd      	mov	sp, r7
 800381c:	b014      	add	sp, #80	; 0x50
 800381e:	bd80      	pop	{r7, pc}
 8003820:	fffffe5f 	.word	0xfffffe5f

08003824 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
 8003830:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d101      	bne.n	800383c <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e05d      	b.n	80038f8 <HAL_RS485Ex_Init+0xd4>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2288      	movs	r2, #136	; 0x88
 8003840:	589b      	ldr	r3, [r3, r2]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d107      	bne.n	8003856 <HAL_RS485Ex_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2284      	movs	r2, #132	; 0x84
 800384a:	2100      	movs	r1, #0
 800384c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	0018      	movs	r0, r3
 8003852:	f7fd fa31 	bl	8000cb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2288      	movs	r2, #136	; 0x88
 800385a:	2124      	movs	r1, #36	; 0x24
 800385c:	5099      	str	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2101      	movs	r1, #1
 800386a:	438a      	bics	r2, r1
 800386c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	0018      	movs	r0, r3
 8003872:	f7ff fc69 	bl	8003148 <UART_SetConfig>
 8003876:	0003      	movs	r3, r0
 8003878:	2b01      	cmp	r3, #1
 800387a:	d101      	bne.n	8003880 <HAL_RS485Ex_Init+0x5c>
  {
    return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e03b      	b.n	80038f8 <HAL_RS485Ex_Init+0xd4>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003884:	2b00      	cmp	r3, #0
 8003886:	d003      	beq.n	8003890 <HAL_RS485Ex_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	0018      	movs	r0, r3
 800388c:	f7ff fe00 	bl	8003490 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	689a      	ldr	r2, [r3, #8]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	2180      	movs	r1, #128	; 0x80
 800389c:	01c9      	lsls	r1, r1, #7
 800389e:	430a      	orrs	r2, r1
 80038a0:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	4a15      	ldr	r2, [pc, #84]	; (8003900 <HAL_RS485Ex_Init+0xdc>)
 80038aa:	4013      	ands	r3, r2
 80038ac:	0019      	movs	r1, r3
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68ba      	ldr	r2, [r7, #8]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	055b      	lsls	r3, r3, #21
 80038bc:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	041b      	lsls	r3, r3, #16
 80038c2:	697a      	ldr	r2, [r7, #20]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a0d      	ldr	r2, [pc, #52]	; (8003904 <HAL_RS485Ex_Init+0xe0>)
 80038d0:	4013      	ands	r3, r2
 80038d2:	0019      	movs	r1, r3
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	697a      	ldr	r2, [r7, #20]
 80038da:	430a      	orrs	r2, r1
 80038dc:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2101      	movs	r1, #1
 80038ea:	430a      	orrs	r2, r1
 80038ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	0018      	movs	r0, r3
 80038f2:	f7ff fe81 	bl	80035f8 <UART_CheckIdleState>
 80038f6:	0003      	movs	r3, r0
}
 80038f8:	0018      	movs	r0, r3
 80038fa:	46bd      	mov	sp, r7
 80038fc:	b006      	add	sp, #24
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	ffff7fff 	.word	0xffff7fff
 8003904:	fc00ffff 	.word	0xfc00ffff

08003908 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2284      	movs	r2, #132	; 0x84
 8003914:	5c9b      	ldrb	r3, [r3, r2]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d101      	bne.n	800391e <HAL_UARTEx_DisableFifoMode+0x16>
 800391a:	2302      	movs	r3, #2
 800391c:	e027      	b.n	800396e <HAL_UARTEx_DisableFifoMode+0x66>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2284      	movs	r2, #132	; 0x84
 8003922:	2101      	movs	r1, #1
 8003924:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2288      	movs	r2, #136	; 0x88
 800392a:	2124      	movs	r1, #36	; 0x24
 800392c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2101      	movs	r1, #1
 8003942:	438a      	bics	r2, r1
 8003944:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	4a0b      	ldr	r2, [pc, #44]	; (8003978 <HAL_UARTEx_DisableFifoMode+0x70>)
 800394a:	4013      	ands	r3, r2
 800394c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2288      	movs	r2, #136	; 0x88
 8003960:	2120      	movs	r1, #32
 8003962:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2284      	movs	r2, #132	; 0x84
 8003968:	2100      	movs	r1, #0
 800396a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800396c:	2300      	movs	r3, #0
}
 800396e:	0018      	movs	r0, r3
 8003970:	46bd      	mov	sp, r7
 8003972:	b004      	add	sp, #16
 8003974:	bd80      	pop	{r7, pc}
 8003976:	46c0      	nop			; (mov r8, r8)
 8003978:	dfffffff 	.word	0xdfffffff

0800397c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
 8003984:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2284      	movs	r2, #132	; 0x84
 800398a:	5c9b      	ldrb	r3, [r3, r2]
 800398c:	2b01      	cmp	r3, #1
 800398e:	d101      	bne.n	8003994 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003990:	2302      	movs	r3, #2
 8003992:	e02e      	b.n	80039f2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2284      	movs	r2, #132	; 0x84
 8003998:	2101      	movs	r1, #1
 800399a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2288      	movs	r2, #136	; 0x88
 80039a0:	2124      	movs	r1, #36	; 0x24
 80039a2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2101      	movs	r1, #1
 80039b8:	438a      	bics	r2, r1
 80039ba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	00db      	lsls	r3, r3, #3
 80039c4:	08d9      	lsrs	r1, r3, #3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	430a      	orrs	r2, r1
 80039ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	0018      	movs	r0, r3
 80039d4:	f000 f854 	bl	8003a80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	68fa      	ldr	r2, [r7, #12]
 80039de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2288      	movs	r2, #136	; 0x88
 80039e4:	2120      	movs	r1, #32
 80039e6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2284      	movs	r2, #132	; 0x84
 80039ec:	2100      	movs	r1, #0
 80039ee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	0018      	movs	r0, r3
 80039f4:	46bd      	mov	sp, r7
 80039f6:	b004      	add	sp, #16
 80039f8:	bd80      	pop	{r7, pc}
	...

080039fc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2284      	movs	r2, #132	; 0x84
 8003a0a:	5c9b      	ldrb	r3, [r3, r2]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d101      	bne.n	8003a14 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003a10:	2302      	movs	r3, #2
 8003a12:	e02f      	b.n	8003a74 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2284      	movs	r2, #132	; 0x84
 8003a18:	2101      	movs	r1, #1
 8003a1a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2288      	movs	r2, #136	; 0x88
 8003a20:	2124      	movs	r1, #36	; 0x24
 8003a22:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2101      	movs	r1, #1
 8003a38:	438a      	bics	r2, r1
 8003a3a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	4a0e      	ldr	r2, [pc, #56]	; (8003a7c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003a44:	4013      	ands	r3, r2
 8003a46:	0019      	movs	r1, r3
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	683a      	ldr	r2, [r7, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	0018      	movs	r0, r3
 8003a56:	f000 f813 	bl	8003a80 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	68fa      	ldr	r2, [r7, #12]
 8003a60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2288      	movs	r2, #136	; 0x88
 8003a66:	2120      	movs	r1, #32
 8003a68:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2284      	movs	r2, #132	; 0x84
 8003a6e:	2100      	movs	r1, #0
 8003a70:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	0018      	movs	r0, r3
 8003a76:	46bd      	mov	sp, r7
 8003a78:	b004      	add	sp, #16
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	f1ffffff 	.word	0xf1ffffff

08003a80 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003a80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d108      	bne.n	8003aa2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	226a      	movs	r2, #106	; 0x6a
 8003a94:	2101      	movs	r1, #1
 8003a96:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2268      	movs	r2, #104	; 0x68
 8003a9c:	2101      	movs	r1, #1
 8003a9e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003aa0:	e043      	b.n	8003b2a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003aa2:	260f      	movs	r6, #15
 8003aa4:	19bb      	adds	r3, r7, r6
 8003aa6:	2208      	movs	r2, #8
 8003aa8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003aaa:	200e      	movs	r0, #14
 8003aac:	183b      	adds	r3, r7, r0
 8003aae:	2208      	movs	r2, #8
 8003ab0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	0e5b      	lsrs	r3, r3, #25
 8003aba:	b2da      	uxtb	r2, r3
 8003abc:	240d      	movs	r4, #13
 8003abe:	193b      	adds	r3, r7, r4
 8003ac0:	2107      	movs	r1, #7
 8003ac2:	400a      	ands	r2, r1
 8003ac4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	0f5b      	lsrs	r3, r3, #29
 8003ace:	b2da      	uxtb	r2, r3
 8003ad0:	250c      	movs	r5, #12
 8003ad2:	197b      	adds	r3, r7, r5
 8003ad4:	2107      	movs	r1, #7
 8003ad6:	400a      	ands	r2, r1
 8003ad8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003ada:	183b      	adds	r3, r7, r0
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	197a      	adds	r2, r7, r5
 8003ae0:	7812      	ldrb	r2, [r2, #0]
 8003ae2:	4914      	ldr	r1, [pc, #80]	; (8003b34 <UARTEx_SetNbDataToProcess+0xb4>)
 8003ae4:	5c8a      	ldrb	r2, [r1, r2]
 8003ae6:	435a      	muls	r2, r3
 8003ae8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003aea:	197b      	adds	r3, r7, r5
 8003aec:	781b      	ldrb	r3, [r3, #0]
 8003aee:	4a12      	ldr	r2, [pc, #72]	; (8003b38 <UARTEx_SetNbDataToProcess+0xb8>)
 8003af0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003af2:	0019      	movs	r1, r3
 8003af4:	f7fc fb98 	bl	8000228 <__divsi3>
 8003af8:	0003      	movs	r3, r0
 8003afa:	b299      	uxth	r1, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	226a      	movs	r2, #106	; 0x6a
 8003b00:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003b02:	19bb      	adds	r3, r7, r6
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	193a      	adds	r2, r7, r4
 8003b08:	7812      	ldrb	r2, [r2, #0]
 8003b0a:	490a      	ldr	r1, [pc, #40]	; (8003b34 <UARTEx_SetNbDataToProcess+0xb4>)
 8003b0c:	5c8a      	ldrb	r2, [r1, r2]
 8003b0e:	435a      	muls	r2, r3
 8003b10:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003b12:	193b      	adds	r3, r7, r4
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	4a08      	ldr	r2, [pc, #32]	; (8003b38 <UARTEx_SetNbDataToProcess+0xb8>)
 8003b18:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003b1a:	0019      	movs	r1, r3
 8003b1c:	f7fc fb84 	bl	8000228 <__divsi3>
 8003b20:	0003      	movs	r3, r0
 8003b22:	b299      	uxth	r1, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2268      	movs	r2, #104	; 0x68
 8003b28:	5299      	strh	r1, [r3, r2]
}
 8003b2a:	46c0      	nop			; (mov r8, r8)
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	b005      	add	sp, #20
 8003b30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b32:	46c0      	nop			; (mov r8, r8)
 8003b34:	08004540 	.word	0x08004540
 8003b38:	08004548 	.word	0x08004548

08003b3c <__errno>:
 8003b3c:	4b01      	ldr	r3, [pc, #4]	; (8003b44 <__errno+0x8>)
 8003b3e:	6818      	ldr	r0, [r3, #0]
 8003b40:	4770      	bx	lr
 8003b42:	46c0      	nop			; (mov r8, r8)
 8003b44:	2000000c 	.word	0x2000000c

08003b48 <__libc_init_array>:
 8003b48:	b570      	push	{r4, r5, r6, lr}
 8003b4a:	2600      	movs	r6, #0
 8003b4c:	4d0c      	ldr	r5, [pc, #48]	; (8003b80 <__libc_init_array+0x38>)
 8003b4e:	4c0d      	ldr	r4, [pc, #52]	; (8003b84 <__libc_init_array+0x3c>)
 8003b50:	1b64      	subs	r4, r4, r5
 8003b52:	10a4      	asrs	r4, r4, #2
 8003b54:	42a6      	cmp	r6, r4
 8003b56:	d109      	bne.n	8003b6c <__libc_init_array+0x24>
 8003b58:	2600      	movs	r6, #0
 8003b5a:	f000 fc8b 	bl	8004474 <_init>
 8003b5e:	4d0a      	ldr	r5, [pc, #40]	; (8003b88 <__libc_init_array+0x40>)
 8003b60:	4c0a      	ldr	r4, [pc, #40]	; (8003b8c <__libc_init_array+0x44>)
 8003b62:	1b64      	subs	r4, r4, r5
 8003b64:	10a4      	asrs	r4, r4, #2
 8003b66:	42a6      	cmp	r6, r4
 8003b68:	d105      	bne.n	8003b76 <__libc_init_array+0x2e>
 8003b6a:	bd70      	pop	{r4, r5, r6, pc}
 8003b6c:	00b3      	lsls	r3, r6, #2
 8003b6e:	58eb      	ldr	r3, [r5, r3]
 8003b70:	4798      	blx	r3
 8003b72:	3601      	adds	r6, #1
 8003b74:	e7ee      	b.n	8003b54 <__libc_init_array+0xc>
 8003b76:	00b3      	lsls	r3, r6, #2
 8003b78:	58eb      	ldr	r3, [r5, r3]
 8003b7a:	4798      	blx	r3
 8003b7c:	3601      	adds	r6, #1
 8003b7e:	e7f2      	b.n	8003b66 <__libc_init_array+0x1e>
 8003b80:	08004584 	.word	0x08004584
 8003b84:	08004584 	.word	0x08004584
 8003b88:	08004584 	.word	0x08004584
 8003b8c:	08004588 	.word	0x08004588

08003b90 <memset>:
 8003b90:	0003      	movs	r3, r0
 8003b92:	1882      	adds	r2, r0, r2
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d100      	bne.n	8003b9a <memset+0xa>
 8003b98:	4770      	bx	lr
 8003b9a:	7019      	strb	r1, [r3, #0]
 8003b9c:	3301      	adds	r3, #1
 8003b9e:	e7f9      	b.n	8003b94 <memset+0x4>

08003ba0 <siprintf>:
 8003ba0:	b40e      	push	{r1, r2, r3}
 8003ba2:	b500      	push	{lr}
 8003ba4:	490b      	ldr	r1, [pc, #44]	; (8003bd4 <siprintf+0x34>)
 8003ba6:	b09c      	sub	sp, #112	; 0x70
 8003ba8:	ab1d      	add	r3, sp, #116	; 0x74
 8003baa:	9002      	str	r0, [sp, #8]
 8003bac:	9006      	str	r0, [sp, #24]
 8003bae:	9107      	str	r1, [sp, #28]
 8003bb0:	9104      	str	r1, [sp, #16]
 8003bb2:	4809      	ldr	r0, [pc, #36]	; (8003bd8 <siprintf+0x38>)
 8003bb4:	4909      	ldr	r1, [pc, #36]	; (8003bdc <siprintf+0x3c>)
 8003bb6:	cb04      	ldmia	r3!, {r2}
 8003bb8:	9105      	str	r1, [sp, #20]
 8003bba:	6800      	ldr	r0, [r0, #0]
 8003bbc:	a902      	add	r1, sp, #8
 8003bbe:	9301      	str	r3, [sp, #4]
 8003bc0:	f000 f870 	bl	8003ca4 <_svfiprintf_r>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	9a02      	ldr	r2, [sp, #8]
 8003bc8:	7013      	strb	r3, [r2, #0]
 8003bca:	b01c      	add	sp, #112	; 0x70
 8003bcc:	bc08      	pop	{r3}
 8003bce:	b003      	add	sp, #12
 8003bd0:	4718      	bx	r3
 8003bd2:	46c0      	nop			; (mov r8, r8)
 8003bd4:	7fffffff 	.word	0x7fffffff
 8003bd8:	2000000c 	.word	0x2000000c
 8003bdc:	ffff0208 	.word	0xffff0208

08003be0 <__ssputs_r>:
 8003be0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003be2:	688e      	ldr	r6, [r1, #8]
 8003be4:	b085      	sub	sp, #20
 8003be6:	0007      	movs	r7, r0
 8003be8:	000c      	movs	r4, r1
 8003bea:	9203      	str	r2, [sp, #12]
 8003bec:	9301      	str	r3, [sp, #4]
 8003bee:	429e      	cmp	r6, r3
 8003bf0:	d83c      	bhi.n	8003c6c <__ssputs_r+0x8c>
 8003bf2:	2390      	movs	r3, #144	; 0x90
 8003bf4:	898a      	ldrh	r2, [r1, #12]
 8003bf6:	00db      	lsls	r3, r3, #3
 8003bf8:	421a      	tst	r2, r3
 8003bfa:	d034      	beq.n	8003c66 <__ssputs_r+0x86>
 8003bfc:	6909      	ldr	r1, [r1, #16]
 8003bfe:	6823      	ldr	r3, [r4, #0]
 8003c00:	6960      	ldr	r0, [r4, #20]
 8003c02:	1a5b      	subs	r3, r3, r1
 8003c04:	9302      	str	r3, [sp, #8]
 8003c06:	2303      	movs	r3, #3
 8003c08:	4343      	muls	r3, r0
 8003c0a:	0fdd      	lsrs	r5, r3, #31
 8003c0c:	18ed      	adds	r5, r5, r3
 8003c0e:	9b01      	ldr	r3, [sp, #4]
 8003c10:	9802      	ldr	r0, [sp, #8]
 8003c12:	3301      	adds	r3, #1
 8003c14:	181b      	adds	r3, r3, r0
 8003c16:	106d      	asrs	r5, r5, #1
 8003c18:	42ab      	cmp	r3, r5
 8003c1a:	d900      	bls.n	8003c1e <__ssputs_r+0x3e>
 8003c1c:	001d      	movs	r5, r3
 8003c1e:	0553      	lsls	r3, r2, #21
 8003c20:	d532      	bpl.n	8003c88 <__ssputs_r+0xa8>
 8003c22:	0029      	movs	r1, r5
 8003c24:	0038      	movs	r0, r7
 8003c26:	f000 fb53 	bl	80042d0 <_malloc_r>
 8003c2a:	1e06      	subs	r6, r0, #0
 8003c2c:	d109      	bne.n	8003c42 <__ssputs_r+0x62>
 8003c2e:	230c      	movs	r3, #12
 8003c30:	603b      	str	r3, [r7, #0]
 8003c32:	2340      	movs	r3, #64	; 0x40
 8003c34:	2001      	movs	r0, #1
 8003c36:	89a2      	ldrh	r2, [r4, #12]
 8003c38:	4240      	negs	r0, r0
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	81a3      	strh	r3, [r4, #12]
 8003c3e:	b005      	add	sp, #20
 8003c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c42:	9a02      	ldr	r2, [sp, #8]
 8003c44:	6921      	ldr	r1, [r4, #16]
 8003c46:	f000 faba 	bl	80041be <memcpy>
 8003c4a:	89a3      	ldrh	r3, [r4, #12]
 8003c4c:	4a14      	ldr	r2, [pc, #80]	; (8003ca0 <__ssputs_r+0xc0>)
 8003c4e:	401a      	ands	r2, r3
 8003c50:	2380      	movs	r3, #128	; 0x80
 8003c52:	4313      	orrs	r3, r2
 8003c54:	81a3      	strh	r3, [r4, #12]
 8003c56:	9b02      	ldr	r3, [sp, #8]
 8003c58:	6126      	str	r6, [r4, #16]
 8003c5a:	18f6      	adds	r6, r6, r3
 8003c5c:	6026      	str	r6, [r4, #0]
 8003c5e:	6165      	str	r5, [r4, #20]
 8003c60:	9e01      	ldr	r6, [sp, #4]
 8003c62:	1aed      	subs	r5, r5, r3
 8003c64:	60a5      	str	r5, [r4, #8]
 8003c66:	9b01      	ldr	r3, [sp, #4]
 8003c68:	429e      	cmp	r6, r3
 8003c6a:	d900      	bls.n	8003c6e <__ssputs_r+0x8e>
 8003c6c:	9e01      	ldr	r6, [sp, #4]
 8003c6e:	0032      	movs	r2, r6
 8003c70:	9903      	ldr	r1, [sp, #12]
 8003c72:	6820      	ldr	r0, [r4, #0]
 8003c74:	f000 faac 	bl	80041d0 <memmove>
 8003c78:	68a3      	ldr	r3, [r4, #8]
 8003c7a:	2000      	movs	r0, #0
 8003c7c:	1b9b      	subs	r3, r3, r6
 8003c7e:	60a3      	str	r3, [r4, #8]
 8003c80:	6823      	ldr	r3, [r4, #0]
 8003c82:	199e      	adds	r6, r3, r6
 8003c84:	6026      	str	r6, [r4, #0]
 8003c86:	e7da      	b.n	8003c3e <__ssputs_r+0x5e>
 8003c88:	002a      	movs	r2, r5
 8003c8a:	0038      	movs	r0, r7
 8003c8c:	f000 fb96 	bl	80043bc <_realloc_r>
 8003c90:	1e06      	subs	r6, r0, #0
 8003c92:	d1e0      	bne.n	8003c56 <__ssputs_r+0x76>
 8003c94:	0038      	movs	r0, r7
 8003c96:	6921      	ldr	r1, [r4, #16]
 8003c98:	f000 faae 	bl	80041f8 <_free_r>
 8003c9c:	e7c7      	b.n	8003c2e <__ssputs_r+0x4e>
 8003c9e:	46c0      	nop			; (mov r8, r8)
 8003ca0:	fffffb7f 	.word	0xfffffb7f

08003ca4 <_svfiprintf_r>:
 8003ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ca6:	b0a1      	sub	sp, #132	; 0x84
 8003ca8:	9003      	str	r0, [sp, #12]
 8003caa:	001d      	movs	r5, r3
 8003cac:	898b      	ldrh	r3, [r1, #12]
 8003cae:	000f      	movs	r7, r1
 8003cb0:	0016      	movs	r6, r2
 8003cb2:	061b      	lsls	r3, r3, #24
 8003cb4:	d511      	bpl.n	8003cda <_svfiprintf_r+0x36>
 8003cb6:	690b      	ldr	r3, [r1, #16]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d10e      	bne.n	8003cda <_svfiprintf_r+0x36>
 8003cbc:	2140      	movs	r1, #64	; 0x40
 8003cbe:	f000 fb07 	bl	80042d0 <_malloc_r>
 8003cc2:	6038      	str	r0, [r7, #0]
 8003cc4:	6138      	str	r0, [r7, #16]
 8003cc6:	2800      	cmp	r0, #0
 8003cc8:	d105      	bne.n	8003cd6 <_svfiprintf_r+0x32>
 8003cca:	230c      	movs	r3, #12
 8003ccc:	9a03      	ldr	r2, [sp, #12]
 8003cce:	3801      	subs	r0, #1
 8003cd0:	6013      	str	r3, [r2, #0]
 8003cd2:	b021      	add	sp, #132	; 0x84
 8003cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cd6:	2340      	movs	r3, #64	; 0x40
 8003cd8:	617b      	str	r3, [r7, #20]
 8003cda:	2300      	movs	r3, #0
 8003cdc:	ac08      	add	r4, sp, #32
 8003cde:	6163      	str	r3, [r4, #20]
 8003ce0:	3320      	adds	r3, #32
 8003ce2:	7663      	strb	r3, [r4, #25]
 8003ce4:	3310      	adds	r3, #16
 8003ce6:	76a3      	strb	r3, [r4, #26]
 8003ce8:	9507      	str	r5, [sp, #28]
 8003cea:	0035      	movs	r5, r6
 8003cec:	782b      	ldrb	r3, [r5, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d001      	beq.n	8003cf6 <_svfiprintf_r+0x52>
 8003cf2:	2b25      	cmp	r3, #37	; 0x25
 8003cf4:	d147      	bne.n	8003d86 <_svfiprintf_r+0xe2>
 8003cf6:	1bab      	subs	r3, r5, r6
 8003cf8:	9305      	str	r3, [sp, #20]
 8003cfa:	42b5      	cmp	r5, r6
 8003cfc:	d00c      	beq.n	8003d18 <_svfiprintf_r+0x74>
 8003cfe:	0032      	movs	r2, r6
 8003d00:	0039      	movs	r1, r7
 8003d02:	9803      	ldr	r0, [sp, #12]
 8003d04:	f7ff ff6c 	bl	8003be0 <__ssputs_r>
 8003d08:	1c43      	adds	r3, r0, #1
 8003d0a:	d100      	bne.n	8003d0e <_svfiprintf_r+0x6a>
 8003d0c:	e0ae      	b.n	8003e6c <_svfiprintf_r+0x1c8>
 8003d0e:	6962      	ldr	r2, [r4, #20]
 8003d10:	9b05      	ldr	r3, [sp, #20]
 8003d12:	4694      	mov	ip, r2
 8003d14:	4463      	add	r3, ip
 8003d16:	6163      	str	r3, [r4, #20]
 8003d18:	782b      	ldrb	r3, [r5, #0]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d100      	bne.n	8003d20 <_svfiprintf_r+0x7c>
 8003d1e:	e0a5      	b.n	8003e6c <_svfiprintf_r+0x1c8>
 8003d20:	2201      	movs	r2, #1
 8003d22:	2300      	movs	r3, #0
 8003d24:	4252      	negs	r2, r2
 8003d26:	6062      	str	r2, [r4, #4]
 8003d28:	a904      	add	r1, sp, #16
 8003d2a:	3254      	adds	r2, #84	; 0x54
 8003d2c:	1852      	adds	r2, r2, r1
 8003d2e:	1c6e      	adds	r6, r5, #1
 8003d30:	6023      	str	r3, [r4, #0]
 8003d32:	60e3      	str	r3, [r4, #12]
 8003d34:	60a3      	str	r3, [r4, #8]
 8003d36:	7013      	strb	r3, [r2, #0]
 8003d38:	65a3      	str	r3, [r4, #88]	; 0x58
 8003d3a:	2205      	movs	r2, #5
 8003d3c:	7831      	ldrb	r1, [r6, #0]
 8003d3e:	4854      	ldr	r0, [pc, #336]	; (8003e90 <_svfiprintf_r+0x1ec>)
 8003d40:	f000 fa32 	bl	80041a8 <memchr>
 8003d44:	1c75      	adds	r5, r6, #1
 8003d46:	2800      	cmp	r0, #0
 8003d48:	d11f      	bne.n	8003d8a <_svfiprintf_r+0xe6>
 8003d4a:	6822      	ldr	r2, [r4, #0]
 8003d4c:	06d3      	lsls	r3, r2, #27
 8003d4e:	d504      	bpl.n	8003d5a <_svfiprintf_r+0xb6>
 8003d50:	2353      	movs	r3, #83	; 0x53
 8003d52:	a904      	add	r1, sp, #16
 8003d54:	185b      	adds	r3, r3, r1
 8003d56:	2120      	movs	r1, #32
 8003d58:	7019      	strb	r1, [r3, #0]
 8003d5a:	0713      	lsls	r3, r2, #28
 8003d5c:	d504      	bpl.n	8003d68 <_svfiprintf_r+0xc4>
 8003d5e:	2353      	movs	r3, #83	; 0x53
 8003d60:	a904      	add	r1, sp, #16
 8003d62:	185b      	adds	r3, r3, r1
 8003d64:	212b      	movs	r1, #43	; 0x2b
 8003d66:	7019      	strb	r1, [r3, #0]
 8003d68:	7833      	ldrb	r3, [r6, #0]
 8003d6a:	2b2a      	cmp	r3, #42	; 0x2a
 8003d6c:	d016      	beq.n	8003d9c <_svfiprintf_r+0xf8>
 8003d6e:	0035      	movs	r5, r6
 8003d70:	2100      	movs	r1, #0
 8003d72:	200a      	movs	r0, #10
 8003d74:	68e3      	ldr	r3, [r4, #12]
 8003d76:	782a      	ldrb	r2, [r5, #0]
 8003d78:	1c6e      	adds	r6, r5, #1
 8003d7a:	3a30      	subs	r2, #48	; 0x30
 8003d7c:	2a09      	cmp	r2, #9
 8003d7e:	d94e      	bls.n	8003e1e <_svfiprintf_r+0x17a>
 8003d80:	2900      	cmp	r1, #0
 8003d82:	d111      	bne.n	8003da8 <_svfiprintf_r+0x104>
 8003d84:	e017      	b.n	8003db6 <_svfiprintf_r+0x112>
 8003d86:	3501      	adds	r5, #1
 8003d88:	e7b0      	b.n	8003cec <_svfiprintf_r+0x48>
 8003d8a:	4b41      	ldr	r3, [pc, #260]	; (8003e90 <_svfiprintf_r+0x1ec>)
 8003d8c:	6822      	ldr	r2, [r4, #0]
 8003d8e:	1ac0      	subs	r0, r0, r3
 8003d90:	2301      	movs	r3, #1
 8003d92:	4083      	lsls	r3, r0
 8003d94:	4313      	orrs	r3, r2
 8003d96:	002e      	movs	r6, r5
 8003d98:	6023      	str	r3, [r4, #0]
 8003d9a:	e7ce      	b.n	8003d3a <_svfiprintf_r+0x96>
 8003d9c:	9b07      	ldr	r3, [sp, #28]
 8003d9e:	1d19      	adds	r1, r3, #4
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	9107      	str	r1, [sp, #28]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	db01      	blt.n	8003dac <_svfiprintf_r+0x108>
 8003da8:	930b      	str	r3, [sp, #44]	; 0x2c
 8003daa:	e004      	b.n	8003db6 <_svfiprintf_r+0x112>
 8003dac:	425b      	negs	r3, r3
 8003dae:	60e3      	str	r3, [r4, #12]
 8003db0:	2302      	movs	r3, #2
 8003db2:	4313      	orrs	r3, r2
 8003db4:	6023      	str	r3, [r4, #0]
 8003db6:	782b      	ldrb	r3, [r5, #0]
 8003db8:	2b2e      	cmp	r3, #46	; 0x2e
 8003dba:	d10a      	bne.n	8003dd2 <_svfiprintf_r+0x12e>
 8003dbc:	786b      	ldrb	r3, [r5, #1]
 8003dbe:	2b2a      	cmp	r3, #42	; 0x2a
 8003dc0:	d135      	bne.n	8003e2e <_svfiprintf_r+0x18a>
 8003dc2:	9b07      	ldr	r3, [sp, #28]
 8003dc4:	3502      	adds	r5, #2
 8003dc6:	1d1a      	adds	r2, r3, #4
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	9207      	str	r2, [sp, #28]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	db2b      	blt.n	8003e28 <_svfiprintf_r+0x184>
 8003dd0:	9309      	str	r3, [sp, #36]	; 0x24
 8003dd2:	4e30      	ldr	r6, [pc, #192]	; (8003e94 <_svfiprintf_r+0x1f0>)
 8003dd4:	2203      	movs	r2, #3
 8003dd6:	0030      	movs	r0, r6
 8003dd8:	7829      	ldrb	r1, [r5, #0]
 8003dda:	f000 f9e5 	bl	80041a8 <memchr>
 8003dde:	2800      	cmp	r0, #0
 8003de0:	d006      	beq.n	8003df0 <_svfiprintf_r+0x14c>
 8003de2:	2340      	movs	r3, #64	; 0x40
 8003de4:	1b80      	subs	r0, r0, r6
 8003de6:	4083      	lsls	r3, r0
 8003de8:	6822      	ldr	r2, [r4, #0]
 8003dea:	3501      	adds	r5, #1
 8003dec:	4313      	orrs	r3, r2
 8003dee:	6023      	str	r3, [r4, #0]
 8003df0:	7829      	ldrb	r1, [r5, #0]
 8003df2:	2206      	movs	r2, #6
 8003df4:	4828      	ldr	r0, [pc, #160]	; (8003e98 <_svfiprintf_r+0x1f4>)
 8003df6:	1c6e      	adds	r6, r5, #1
 8003df8:	7621      	strb	r1, [r4, #24]
 8003dfa:	f000 f9d5 	bl	80041a8 <memchr>
 8003dfe:	2800      	cmp	r0, #0
 8003e00:	d03c      	beq.n	8003e7c <_svfiprintf_r+0x1d8>
 8003e02:	4b26      	ldr	r3, [pc, #152]	; (8003e9c <_svfiprintf_r+0x1f8>)
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d125      	bne.n	8003e54 <_svfiprintf_r+0x1b0>
 8003e08:	2207      	movs	r2, #7
 8003e0a:	9b07      	ldr	r3, [sp, #28]
 8003e0c:	3307      	adds	r3, #7
 8003e0e:	4393      	bics	r3, r2
 8003e10:	3308      	adds	r3, #8
 8003e12:	9307      	str	r3, [sp, #28]
 8003e14:	6963      	ldr	r3, [r4, #20]
 8003e16:	9a04      	ldr	r2, [sp, #16]
 8003e18:	189b      	adds	r3, r3, r2
 8003e1a:	6163      	str	r3, [r4, #20]
 8003e1c:	e765      	b.n	8003cea <_svfiprintf_r+0x46>
 8003e1e:	4343      	muls	r3, r0
 8003e20:	0035      	movs	r5, r6
 8003e22:	2101      	movs	r1, #1
 8003e24:	189b      	adds	r3, r3, r2
 8003e26:	e7a6      	b.n	8003d76 <_svfiprintf_r+0xd2>
 8003e28:	2301      	movs	r3, #1
 8003e2a:	425b      	negs	r3, r3
 8003e2c:	e7d0      	b.n	8003dd0 <_svfiprintf_r+0x12c>
 8003e2e:	2300      	movs	r3, #0
 8003e30:	200a      	movs	r0, #10
 8003e32:	001a      	movs	r2, r3
 8003e34:	3501      	adds	r5, #1
 8003e36:	6063      	str	r3, [r4, #4]
 8003e38:	7829      	ldrb	r1, [r5, #0]
 8003e3a:	1c6e      	adds	r6, r5, #1
 8003e3c:	3930      	subs	r1, #48	; 0x30
 8003e3e:	2909      	cmp	r1, #9
 8003e40:	d903      	bls.n	8003e4a <_svfiprintf_r+0x1a6>
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d0c5      	beq.n	8003dd2 <_svfiprintf_r+0x12e>
 8003e46:	9209      	str	r2, [sp, #36]	; 0x24
 8003e48:	e7c3      	b.n	8003dd2 <_svfiprintf_r+0x12e>
 8003e4a:	4342      	muls	r2, r0
 8003e4c:	0035      	movs	r5, r6
 8003e4e:	2301      	movs	r3, #1
 8003e50:	1852      	adds	r2, r2, r1
 8003e52:	e7f1      	b.n	8003e38 <_svfiprintf_r+0x194>
 8003e54:	ab07      	add	r3, sp, #28
 8003e56:	9300      	str	r3, [sp, #0]
 8003e58:	003a      	movs	r2, r7
 8003e5a:	0021      	movs	r1, r4
 8003e5c:	4b10      	ldr	r3, [pc, #64]	; (8003ea0 <_svfiprintf_r+0x1fc>)
 8003e5e:	9803      	ldr	r0, [sp, #12]
 8003e60:	e000      	b.n	8003e64 <_svfiprintf_r+0x1c0>
 8003e62:	bf00      	nop
 8003e64:	9004      	str	r0, [sp, #16]
 8003e66:	9b04      	ldr	r3, [sp, #16]
 8003e68:	3301      	adds	r3, #1
 8003e6a:	d1d3      	bne.n	8003e14 <_svfiprintf_r+0x170>
 8003e6c:	89bb      	ldrh	r3, [r7, #12]
 8003e6e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003e70:	065b      	lsls	r3, r3, #25
 8003e72:	d400      	bmi.n	8003e76 <_svfiprintf_r+0x1d2>
 8003e74:	e72d      	b.n	8003cd2 <_svfiprintf_r+0x2e>
 8003e76:	2001      	movs	r0, #1
 8003e78:	4240      	negs	r0, r0
 8003e7a:	e72a      	b.n	8003cd2 <_svfiprintf_r+0x2e>
 8003e7c:	ab07      	add	r3, sp, #28
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	003a      	movs	r2, r7
 8003e82:	0021      	movs	r1, r4
 8003e84:	4b06      	ldr	r3, [pc, #24]	; (8003ea0 <_svfiprintf_r+0x1fc>)
 8003e86:	9803      	ldr	r0, [sp, #12]
 8003e88:	f000 f87c 	bl	8003f84 <_printf_i>
 8003e8c:	e7ea      	b.n	8003e64 <_svfiprintf_r+0x1c0>
 8003e8e:	46c0      	nop			; (mov r8, r8)
 8003e90:	08004550 	.word	0x08004550
 8003e94:	08004556 	.word	0x08004556
 8003e98:	0800455a 	.word	0x0800455a
 8003e9c:	00000000 	.word	0x00000000
 8003ea0:	08003be1 	.word	0x08003be1

08003ea4 <_printf_common>:
 8003ea4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ea6:	0015      	movs	r5, r2
 8003ea8:	9301      	str	r3, [sp, #4]
 8003eaa:	688a      	ldr	r2, [r1, #8]
 8003eac:	690b      	ldr	r3, [r1, #16]
 8003eae:	000c      	movs	r4, r1
 8003eb0:	9000      	str	r0, [sp, #0]
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	da00      	bge.n	8003eb8 <_printf_common+0x14>
 8003eb6:	0013      	movs	r3, r2
 8003eb8:	0022      	movs	r2, r4
 8003eba:	602b      	str	r3, [r5, #0]
 8003ebc:	3243      	adds	r2, #67	; 0x43
 8003ebe:	7812      	ldrb	r2, [r2, #0]
 8003ec0:	2a00      	cmp	r2, #0
 8003ec2:	d001      	beq.n	8003ec8 <_printf_common+0x24>
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	602b      	str	r3, [r5, #0]
 8003ec8:	6823      	ldr	r3, [r4, #0]
 8003eca:	069b      	lsls	r3, r3, #26
 8003ecc:	d502      	bpl.n	8003ed4 <_printf_common+0x30>
 8003ece:	682b      	ldr	r3, [r5, #0]
 8003ed0:	3302      	adds	r3, #2
 8003ed2:	602b      	str	r3, [r5, #0]
 8003ed4:	6822      	ldr	r2, [r4, #0]
 8003ed6:	2306      	movs	r3, #6
 8003ed8:	0017      	movs	r7, r2
 8003eda:	401f      	ands	r7, r3
 8003edc:	421a      	tst	r2, r3
 8003ede:	d027      	beq.n	8003f30 <_printf_common+0x8c>
 8003ee0:	0023      	movs	r3, r4
 8003ee2:	3343      	adds	r3, #67	; 0x43
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	1e5a      	subs	r2, r3, #1
 8003ee8:	4193      	sbcs	r3, r2
 8003eea:	6822      	ldr	r2, [r4, #0]
 8003eec:	0692      	lsls	r2, r2, #26
 8003eee:	d430      	bmi.n	8003f52 <_printf_common+0xae>
 8003ef0:	0022      	movs	r2, r4
 8003ef2:	9901      	ldr	r1, [sp, #4]
 8003ef4:	9800      	ldr	r0, [sp, #0]
 8003ef6:	9e08      	ldr	r6, [sp, #32]
 8003ef8:	3243      	adds	r2, #67	; 0x43
 8003efa:	47b0      	blx	r6
 8003efc:	1c43      	adds	r3, r0, #1
 8003efe:	d025      	beq.n	8003f4c <_printf_common+0xa8>
 8003f00:	2306      	movs	r3, #6
 8003f02:	6820      	ldr	r0, [r4, #0]
 8003f04:	682a      	ldr	r2, [r5, #0]
 8003f06:	68e1      	ldr	r1, [r4, #12]
 8003f08:	2500      	movs	r5, #0
 8003f0a:	4003      	ands	r3, r0
 8003f0c:	2b04      	cmp	r3, #4
 8003f0e:	d103      	bne.n	8003f18 <_printf_common+0x74>
 8003f10:	1a8d      	subs	r5, r1, r2
 8003f12:	43eb      	mvns	r3, r5
 8003f14:	17db      	asrs	r3, r3, #31
 8003f16:	401d      	ands	r5, r3
 8003f18:	68a3      	ldr	r3, [r4, #8]
 8003f1a:	6922      	ldr	r2, [r4, #16]
 8003f1c:	4293      	cmp	r3, r2
 8003f1e:	dd01      	ble.n	8003f24 <_printf_common+0x80>
 8003f20:	1a9b      	subs	r3, r3, r2
 8003f22:	18ed      	adds	r5, r5, r3
 8003f24:	2700      	movs	r7, #0
 8003f26:	42bd      	cmp	r5, r7
 8003f28:	d120      	bne.n	8003f6c <_printf_common+0xc8>
 8003f2a:	2000      	movs	r0, #0
 8003f2c:	e010      	b.n	8003f50 <_printf_common+0xac>
 8003f2e:	3701      	adds	r7, #1
 8003f30:	68e3      	ldr	r3, [r4, #12]
 8003f32:	682a      	ldr	r2, [r5, #0]
 8003f34:	1a9b      	subs	r3, r3, r2
 8003f36:	42bb      	cmp	r3, r7
 8003f38:	ddd2      	ble.n	8003ee0 <_printf_common+0x3c>
 8003f3a:	0022      	movs	r2, r4
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	9901      	ldr	r1, [sp, #4]
 8003f40:	9800      	ldr	r0, [sp, #0]
 8003f42:	9e08      	ldr	r6, [sp, #32]
 8003f44:	3219      	adds	r2, #25
 8003f46:	47b0      	blx	r6
 8003f48:	1c43      	adds	r3, r0, #1
 8003f4a:	d1f0      	bne.n	8003f2e <_printf_common+0x8a>
 8003f4c:	2001      	movs	r0, #1
 8003f4e:	4240      	negs	r0, r0
 8003f50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003f52:	2030      	movs	r0, #48	; 0x30
 8003f54:	18e1      	adds	r1, r4, r3
 8003f56:	3143      	adds	r1, #67	; 0x43
 8003f58:	7008      	strb	r0, [r1, #0]
 8003f5a:	0021      	movs	r1, r4
 8003f5c:	1c5a      	adds	r2, r3, #1
 8003f5e:	3145      	adds	r1, #69	; 0x45
 8003f60:	7809      	ldrb	r1, [r1, #0]
 8003f62:	18a2      	adds	r2, r4, r2
 8003f64:	3243      	adds	r2, #67	; 0x43
 8003f66:	3302      	adds	r3, #2
 8003f68:	7011      	strb	r1, [r2, #0]
 8003f6a:	e7c1      	b.n	8003ef0 <_printf_common+0x4c>
 8003f6c:	0022      	movs	r2, r4
 8003f6e:	2301      	movs	r3, #1
 8003f70:	9901      	ldr	r1, [sp, #4]
 8003f72:	9800      	ldr	r0, [sp, #0]
 8003f74:	9e08      	ldr	r6, [sp, #32]
 8003f76:	321a      	adds	r2, #26
 8003f78:	47b0      	blx	r6
 8003f7a:	1c43      	adds	r3, r0, #1
 8003f7c:	d0e6      	beq.n	8003f4c <_printf_common+0xa8>
 8003f7e:	3701      	adds	r7, #1
 8003f80:	e7d1      	b.n	8003f26 <_printf_common+0x82>
	...

08003f84 <_printf_i>:
 8003f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f86:	b08b      	sub	sp, #44	; 0x2c
 8003f88:	9206      	str	r2, [sp, #24]
 8003f8a:	000a      	movs	r2, r1
 8003f8c:	3243      	adds	r2, #67	; 0x43
 8003f8e:	9307      	str	r3, [sp, #28]
 8003f90:	9005      	str	r0, [sp, #20]
 8003f92:	9204      	str	r2, [sp, #16]
 8003f94:	7e0a      	ldrb	r2, [r1, #24]
 8003f96:	000c      	movs	r4, r1
 8003f98:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003f9a:	2a78      	cmp	r2, #120	; 0x78
 8003f9c:	d807      	bhi.n	8003fae <_printf_i+0x2a>
 8003f9e:	2a62      	cmp	r2, #98	; 0x62
 8003fa0:	d809      	bhi.n	8003fb6 <_printf_i+0x32>
 8003fa2:	2a00      	cmp	r2, #0
 8003fa4:	d100      	bne.n	8003fa8 <_printf_i+0x24>
 8003fa6:	e0c1      	b.n	800412c <_printf_i+0x1a8>
 8003fa8:	2a58      	cmp	r2, #88	; 0x58
 8003faa:	d100      	bne.n	8003fae <_printf_i+0x2a>
 8003fac:	e08c      	b.n	80040c8 <_printf_i+0x144>
 8003fae:	0026      	movs	r6, r4
 8003fb0:	3642      	adds	r6, #66	; 0x42
 8003fb2:	7032      	strb	r2, [r6, #0]
 8003fb4:	e022      	b.n	8003ffc <_printf_i+0x78>
 8003fb6:	0010      	movs	r0, r2
 8003fb8:	3863      	subs	r0, #99	; 0x63
 8003fba:	2815      	cmp	r0, #21
 8003fbc:	d8f7      	bhi.n	8003fae <_printf_i+0x2a>
 8003fbe:	f7fc f89f 	bl	8000100 <__gnu_thumb1_case_shi>
 8003fc2:	0016      	.short	0x0016
 8003fc4:	fff6001f 	.word	0xfff6001f
 8003fc8:	fff6fff6 	.word	0xfff6fff6
 8003fcc:	001ffff6 	.word	0x001ffff6
 8003fd0:	fff6fff6 	.word	0xfff6fff6
 8003fd4:	fff6fff6 	.word	0xfff6fff6
 8003fd8:	003600a8 	.word	0x003600a8
 8003fdc:	fff6009a 	.word	0xfff6009a
 8003fe0:	00b9fff6 	.word	0x00b9fff6
 8003fe4:	0036fff6 	.word	0x0036fff6
 8003fe8:	fff6fff6 	.word	0xfff6fff6
 8003fec:	009e      	.short	0x009e
 8003fee:	0026      	movs	r6, r4
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	3642      	adds	r6, #66	; 0x42
 8003ff4:	1d11      	adds	r1, r2, #4
 8003ff6:	6019      	str	r1, [r3, #0]
 8003ff8:	6813      	ldr	r3, [r2, #0]
 8003ffa:	7033      	strb	r3, [r6, #0]
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e0a7      	b.n	8004150 <_printf_i+0x1cc>
 8004000:	6808      	ldr	r0, [r1, #0]
 8004002:	6819      	ldr	r1, [r3, #0]
 8004004:	1d0a      	adds	r2, r1, #4
 8004006:	0605      	lsls	r5, r0, #24
 8004008:	d50b      	bpl.n	8004022 <_printf_i+0x9e>
 800400a:	680d      	ldr	r5, [r1, #0]
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	2d00      	cmp	r5, #0
 8004010:	da03      	bge.n	800401a <_printf_i+0x96>
 8004012:	232d      	movs	r3, #45	; 0x2d
 8004014:	9a04      	ldr	r2, [sp, #16]
 8004016:	426d      	negs	r5, r5
 8004018:	7013      	strb	r3, [r2, #0]
 800401a:	4b61      	ldr	r3, [pc, #388]	; (80041a0 <_printf_i+0x21c>)
 800401c:	270a      	movs	r7, #10
 800401e:	9303      	str	r3, [sp, #12]
 8004020:	e01b      	b.n	800405a <_printf_i+0xd6>
 8004022:	680d      	ldr	r5, [r1, #0]
 8004024:	601a      	str	r2, [r3, #0]
 8004026:	0641      	lsls	r1, r0, #25
 8004028:	d5f1      	bpl.n	800400e <_printf_i+0x8a>
 800402a:	b22d      	sxth	r5, r5
 800402c:	e7ef      	b.n	800400e <_printf_i+0x8a>
 800402e:	680d      	ldr	r5, [r1, #0]
 8004030:	6819      	ldr	r1, [r3, #0]
 8004032:	1d08      	adds	r0, r1, #4
 8004034:	6018      	str	r0, [r3, #0]
 8004036:	062e      	lsls	r6, r5, #24
 8004038:	d501      	bpl.n	800403e <_printf_i+0xba>
 800403a:	680d      	ldr	r5, [r1, #0]
 800403c:	e003      	b.n	8004046 <_printf_i+0xc2>
 800403e:	066d      	lsls	r5, r5, #25
 8004040:	d5fb      	bpl.n	800403a <_printf_i+0xb6>
 8004042:	680d      	ldr	r5, [r1, #0]
 8004044:	b2ad      	uxth	r5, r5
 8004046:	4b56      	ldr	r3, [pc, #344]	; (80041a0 <_printf_i+0x21c>)
 8004048:	2708      	movs	r7, #8
 800404a:	9303      	str	r3, [sp, #12]
 800404c:	2a6f      	cmp	r2, #111	; 0x6f
 800404e:	d000      	beq.n	8004052 <_printf_i+0xce>
 8004050:	3702      	adds	r7, #2
 8004052:	0023      	movs	r3, r4
 8004054:	2200      	movs	r2, #0
 8004056:	3343      	adds	r3, #67	; 0x43
 8004058:	701a      	strb	r2, [r3, #0]
 800405a:	6863      	ldr	r3, [r4, #4]
 800405c:	60a3      	str	r3, [r4, #8]
 800405e:	2b00      	cmp	r3, #0
 8004060:	db03      	blt.n	800406a <_printf_i+0xe6>
 8004062:	2204      	movs	r2, #4
 8004064:	6821      	ldr	r1, [r4, #0]
 8004066:	4391      	bics	r1, r2
 8004068:	6021      	str	r1, [r4, #0]
 800406a:	2d00      	cmp	r5, #0
 800406c:	d102      	bne.n	8004074 <_printf_i+0xf0>
 800406e:	9e04      	ldr	r6, [sp, #16]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d00c      	beq.n	800408e <_printf_i+0x10a>
 8004074:	9e04      	ldr	r6, [sp, #16]
 8004076:	0028      	movs	r0, r5
 8004078:	0039      	movs	r1, r7
 800407a:	f7fc f8d1 	bl	8000220 <__aeabi_uidivmod>
 800407e:	9b03      	ldr	r3, [sp, #12]
 8004080:	3e01      	subs	r6, #1
 8004082:	5c5b      	ldrb	r3, [r3, r1]
 8004084:	7033      	strb	r3, [r6, #0]
 8004086:	002b      	movs	r3, r5
 8004088:	0005      	movs	r5, r0
 800408a:	429f      	cmp	r7, r3
 800408c:	d9f3      	bls.n	8004076 <_printf_i+0xf2>
 800408e:	2f08      	cmp	r7, #8
 8004090:	d109      	bne.n	80040a6 <_printf_i+0x122>
 8004092:	6823      	ldr	r3, [r4, #0]
 8004094:	07db      	lsls	r3, r3, #31
 8004096:	d506      	bpl.n	80040a6 <_printf_i+0x122>
 8004098:	6863      	ldr	r3, [r4, #4]
 800409a:	6922      	ldr	r2, [r4, #16]
 800409c:	4293      	cmp	r3, r2
 800409e:	dc02      	bgt.n	80040a6 <_printf_i+0x122>
 80040a0:	2330      	movs	r3, #48	; 0x30
 80040a2:	3e01      	subs	r6, #1
 80040a4:	7033      	strb	r3, [r6, #0]
 80040a6:	9b04      	ldr	r3, [sp, #16]
 80040a8:	1b9b      	subs	r3, r3, r6
 80040aa:	6123      	str	r3, [r4, #16]
 80040ac:	9b07      	ldr	r3, [sp, #28]
 80040ae:	0021      	movs	r1, r4
 80040b0:	9300      	str	r3, [sp, #0]
 80040b2:	9805      	ldr	r0, [sp, #20]
 80040b4:	9b06      	ldr	r3, [sp, #24]
 80040b6:	aa09      	add	r2, sp, #36	; 0x24
 80040b8:	f7ff fef4 	bl	8003ea4 <_printf_common>
 80040bc:	1c43      	adds	r3, r0, #1
 80040be:	d14c      	bne.n	800415a <_printf_i+0x1d6>
 80040c0:	2001      	movs	r0, #1
 80040c2:	4240      	negs	r0, r0
 80040c4:	b00b      	add	sp, #44	; 0x2c
 80040c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040c8:	3145      	adds	r1, #69	; 0x45
 80040ca:	700a      	strb	r2, [r1, #0]
 80040cc:	4a34      	ldr	r2, [pc, #208]	; (80041a0 <_printf_i+0x21c>)
 80040ce:	9203      	str	r2, [sp, #12]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	6821      	ldr	r1, [r4, #0]
 80040d4:	ca20      	ldmia	r2!, {r5}
 80040d6:	601a      	str	r2, [r3, #0]
 80040d8:	0608      	lsls	r0, r1, #24
 80040da:	d516      	bpl.n	800410a <_printf_i+0x186>
 80040dc:	07cb      	lsls	r3, r1, #31
 80040de:	d502      	bpl.n	80040e6 <_printf_i+0x162>
 80040e0:	2320      	movs	r3, #32
 80040e2:	4319      	orrs	r1, r3
 80040e4:	6021      	str	r1, [r4, #0]
 80040e6:	2710      	movs	r7, #16
 80040e8:	2d00      	cmp	r5, #0
 80040ea:	d1b2      	bne.n	8004052 <_printf_i+0xce>
 80040ec:	2320      	movs	r3, #32
 80040ee:	6822      	ldr	r2, [r4, #0]
 80040f0:	439a      	bics	r2, r3
 80040f2:	6022      	str	r2, [r4, #0]
 80040f4:	e7ad      	b.n	8004052 <_printf_i+0xce>
 80040f6:	2220      	movs	r2, #32
 80040f8:	6809      	ldr	r1, [r1, #0]
 80040fa:	430a      	orrs	r2, r1
 80040fc:	6022      	str	r2, [r4, #0]
 80040fe:	0022      	movs	r2, r4
 8004100:	2178      	movs	r1, #120	; 0x78
 8004102:	3245      	adds	r2, #69	; 0x45
 8004104:	7011      	strb	r1, [r2, #0]
 8004106:	4a27      	ldr	r2, [pc, #156]	; (80041a4 <_printf_i+0x220>)
 8004108:	e7e1      	b.n	80040ce <_printf_i+0x14a>
 800410a:	0648      	lsls	r0, r1, #25
 800410c:	d5e6      	bpl.n	80040dc <_printf_i+0x158>
 800410e:	b2ad      	uxth	r5, r5
 8004110:	e7e4      	b.n	80040dc <_printf_i+0x158>
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	680d      	ldr	r5, [r1, #0]
 8004116:	1d10      	adds	r0, r2, #4
 8004118:	6949      	ldr	r1, [r1, #20]
 800411a:	6018      	str	r0, [r3, #0]
 800411c:	6813      	ldr	r3, [r2, #0]
 800411e:	062e      	lsls	r6, r5, #24
 8004120:	d501      	bpl.n	8004126 <_printf_i+0x1a2>
 8004122:	6019      	str	r1, [r3, #0]
 8004124:	e002      	b.n	800412c <_printf_i+0x1a8>
 8004126:	066d      	lsls	r5, r5, #25
 8004128:	d5fb      	bpl.n	8004122 <_printf_i+0x19e>
 800412a:	8019      	strh	r1, [r3, #0]
 800412c:	2300      	movs	r3, #0
 800412e:	9e04      	ldr	r6, [sp, #16]
 8004130:	6123      	str	r3, [r4, #16]
 8004132:	e7bb      	b.n	80040ac <_printf_i+0x128>
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	1d11      	adds	r1, r2, #4
 8004138:	6019      	str	r1, [r3, #0]
 800413a:	6816      	ldr	r6, [r2, #0]
 800413c:	2100      	movs	r1, #0
 800413e:	0030      	movs	r0, r6
 8004140:	6862      	ldr	r2, [r4, #4]
 8004142:	f000 f831 	bl	80041a8 <memchr>
 8004146:	2800      	cmp	r0, #0
 8004148:	d001      	beq.n	800414e <_printf_i+0x1ca>
 800414a:	1b80      	subs	r0, r0, r6
 800414c:	6060      	str	r0, [r4, #4]
 800414e:	6863      	ldr	r3, [r4, #4]
 8004150:	6123      	str	r3, [r4, #16]
 8004152:	2300      	movs	r3, #0
 8004154:	9a04      	ldr	r2, [sp, #16]
 8004156:	7013      	strb	r3, [r2, #0]
 8004158:	e7a8      	b.n	80040ac <_printf_i+0x128>
 800415a:	6923      	ldr	r3, [r4, #16]
 800415c:	0032      	movs	r2, r6
 800415e:	9906      	ldr	r1, [sp, #24]
 8004160:	9805      	ldr	r0, [sp, #20]
 8004162:	9d07      	ldr	r5, [sp, #28]
 8004164:	47a8      	blx	r5
 8004166:	1c43      	adds	r3, r0, #1
 8004168:	d0aa      	beq.n	80040c0 <_printf_i+0x13c>
 800416a:	6823      	ldr	r3, [r4, #0]
 800416c:	079b      	lsls	r3, r3, #30
 800416e:	d415      	bmi.n	800419c <_printf_i+0x218>
 8004170:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004172:	68e0      	ldr	r0, [r4, #12]
 8004174:	4298      	cmp	r0, r3
 8004176:	daa5      	bge.n	80040c4 <_printf_i+0x140>
 8004178:	0018      	movs	r0, r3
 800417a:	e7a3      	b.n	80040c4 <_printf_i+0x140>
 800417c:	0022      	movs	r2, r4
 800417e:	2301      	movs	r3, #1
 8004180:	9906      	ldr	r1, [sp, #24]
 8004182:	9805      	ldr	r0, [sp, #20]
 8004184:	9e07      	ldr	r6, [sp, #28]
 8004186:	3219      	adds	r2, #25
 8004188:	47b0      	blx	r6
 800418a:	1c43      	adds	r3, r0, #1
 800418c:	d098      	beq.n	80040c0 <_printf_i+0x13c>
 800418e:	3501      	adds	r5, #1
 8004190:	68e3      	ldr	r3, [r4, #12]
 8004192:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004194:	1a9b      	subs	r3, r3, r2
 8004196:	42ab      	cmp	r3, r5
 8004198:	dcf0      	bgt.n	800417c <_printf_i+0x1f8>
 800419a:	e7e9      	b.n	8004170 <_printf_i+0x1ec>
 800419c:	2500      	movs	r5, #0
 800419e:	e7f7      	b.n	8004190 <_printf_i+0x20c>
 80041a0:	08004561 	.word	0x08004561
 80041a4:	08004572 	.word	0x08004572

080041a8 <memchr>:
 80041a8:	b2c9      	uxtb	r1, r1
 80041aa:	1882      	adds	r2, r0, r2
 80041ac:	4290      	cmp	r0, r2
 80041ae:	d101      	bne.n	80041b4 <memchr+0xc>
 80041b0:	2000      	movs	r0, #0
 80041b2:	4770      	bx	lr
 80041b4:	7803      	ldrb	r3, [r0, #0]
 80041b6:	428b      	cmp	r3, r1
 80041b8:	d0fb      	beq.n	80041b2 <memchr+0xa>
 80041ba:	3001      	adds	r0, #1
 80041bc:	e7f6      	b.n	80041ac <memchr+0x4>

080041be <memcpy>:
 80041be:	2300      	movs	r3, #0
 80041c0:	b510      	push	{r4, lr}
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d100      	bne.n	80041c8 <memcpy+0xa>
 80041c6:	bd10      	pop	{r4, pc}
 80041c8:	5ccc      	ldrb	r4, [r1, r3]
 80041ca:	54c4      	strb	r4, [r0, r3]
 80041cc:	3301      	adds	r3, #1
 80041ce:	e7f8      	b.n	80041c2 <memcpy+0x4>

080041d0 <memmove>:
 80041d0:	b510      	push	{r4, lr}
 80041d2:	4288      	cmp	r0, r1
 80041d4:	d902      	bls.n	80041dc <memmove+0xc>
 80041d6:	188b      	adds	r3, r1, r2
 80041d8:	4298      	cmp	r0, r3
 80041da:	d303      	bcc.n	80041e4 <memmove+0x14>
 80041dc:	2300      	movs	r3, #0
 80041de:	e007      	b.n	80041f0 <memmove+0x20>
 80041e0:	5c8b      	ldrb	r3, [r1, r2]
 80041e2:	5483      	strb	r3, [r0, r2]
 80041e4:	3a01      	subs	r2, #1
 80041e6:	d2fb      	bcs.n	80041e0 <memmove+0x10>
 80041e8:	bd10      	pop	{r4, pc}
 80041ea:	5ccc      	ldrb	r4, [r1, r3]
 80041ec:	54c4      	strb	r4, [r0, r3]
 80041ee:	3301      	adds	r3, #1
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d1fa      	bne.n	80041ea <memmove+0x1a>
 80041f4:	e7f8      	b.n	80041e8 <memmove+0x18>
	...

080041f8 <_free_r>:
 80041f8:	b570      	push	{r4, r5, r6, lr}
 80041fa:	0005      	movs	r5, r0
 80041fc:	2900      	cmp	r1, #0
 80041fe:	d010      	beq.n	8004222 <_free_r+0x2a>
 8004200:	1f0c      	subs	r4, r1, #4
 8004202:	6823      	ldr	r3, [r4, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	da00      	bge.n	800420a <_free_r+0x12>
 8004208:	18e4      	adds	r4, r4, r3
 800420a:	0028      	movs	r0, r5
 800420c:	f000 f918 	bl	8004440 <__malloc_lock>
 8004210:	4a1d      	ldr	r2, [pc, #116]	; (8004288 <_free_r+0x90>)
 8004212:	6813      	ldr	r3, [r2, #0]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d105      	bne.n	8004224 <_free_r+0x2c>
 8004218:	6063      	str	r3, [r4, #4]
 800421a:	6014      	str	r4, [r2, #0]
 800421c:	0028      	movs	r0, r5
 800421e:	f000 f917 	bl	8004450 <__malloc_unlock>
 8004222:	bd70      	pop	{r4, r5, r6, pc}
 8004224:	42a3      	cmp	r3, r4
 8004226:	d908      	bls.n	800423a <_free_r+0x42>
 8004228:	6821      	ldr	r1, [r4, #0]
 800422a:	1860      	adds	r0, r4, r1
 800422c:	4283      	cmp	r3, r0
 800422e:	d1f3      	bne.n	8004218 <_free_r+0x20>
 8004230:	6818      	ldr	r0, [r3, #0]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	1841      	adds	r1, r0, r1
 8004236:	6021      	str	r1, [r4, #0]
 8004238:	e7ee      	b.n	8004218 <_free_r+0x20>
 800423a:	001a      	movs	r2, r3
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d001      	beq.n	8004246 <_free_r+0x4e>
 8004242:	42a3      	cmp	r3, r4
 8004244:	d9f9      	bls.n	800423a <_free_r+0x42>
 8004246:	6811      	ldr	r1, [r2, #0]
 8004248:	1850      	adds	r0, r2, r1
 800424a:	42a0      	cmp	r0, r4
 800424c:	d10b      	bne.n	8004266 <_free_r+0x6e>
 800424e:	6820      	ldr	r0, [r4, #0]
 8004250:	1809      	adds	r1, r1, r0
 8004252:	1850      	adds	r0, r2, r1
 8004254:	6011      	str	r1, [r2, #0]
 8004256:	4283      	cmp	r3, r0
 8004258:	d1e0      	bne.n	800421c <_free_r+0x24>
 800425a:	6818      	ldr	r0, [r3, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	1841      	adds	r1, r0, r1
 8004260:	6011      	str	r1, [r2, #0]
 8004262:	6053      	str	r3, [r2, #4]
 8004264:	e7da      	b.n	800421c <_free_r+0x24>
 8004266:	42a0      	cmp	r0, r4
 8004268:	d902      	bls.n	8004270 <_free_r+0x78>
 800426a:	230c      	movs	r3, #12
 800426c:	602b      	str	r3, [r5, #0]
 800426e:	e7d5      	b.n	800421c <_free_r+0x24>
 8004270:	6821      	ldr	r1, [r4, #0]
 8004272:	1860      	adds	r0, r4, r1
 8004274:	4283      	cmp	r3, r0
 8004276:	d103      	bne.n	8004280 <_free_r+0x88>
 8004278:	6818      	ldr	r0, [r3, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	1841      	adds	r1, r0, r1
 800427e:	6021      	str	r1, [r4, #0]
 8004280:	6063      	str	r3, [r4, #4]
 8004282:	6054      	str	r4, [r2, #4]
 8004284:	e7ca      	b.n	800421c <_free_r+0x24>
 8004286:	46c0      	nop			; (mov r8, r8)
 8004288:	20000378 	.word	0x20000378

0800428c <sbrk_aligned>:
 800428c:	b570      	push	{r4, r5, r6, lr}
 800428e:	4e0f      	ldr	r6, [pc, #60]	; (80042cc <sbrk_aligned+0x40>)
 8004290:	000d      	movs	r5, r1
 8004292:	6831      	ldr	r1, [r6, #0]
 8004294:	0004      	movs	r4, r0
 8004296:	2900      	cmp	r1, #0
 8004298:	d102      	bne.n	80042a0 <sbrk_aligned+0x14>
 800429a:	f000 f8bf 	bl	800441c <_sbrk_r>
 800429e:	6030      	str	r0, [r6, #0]
 80042a0:	0029      	movs	r1, r5
 80042a2:	0020      	movs	r0, r4
 80042a4:	f000 f8ba 	bl	800441c <_sbrk_r>
 80042a8:	1c43      	adds	r3, r0, #1
 80042aa:	d00a      	beq.n	80042c2 <sbrk_aligned+0x36>
 80042ac:	2303      	movs	r3, #3
 80042ae:	1cc5      	adds	r5, r0, #3
 80042b0:	439d      	bics	r5, r3
 80042b2:	42a8      	cmp	r0, r5
 80042b4:	d007      	beq.n	80042c6 <sbrk_aligned+0x3a>
 80042b6:	1a29      	subs	r1, r5, r0
 80042b8:	0020      	movs	r0, r4
 80042ba:	f000 f8af 	bl	800441c <_sbrk_r>
 80042be:	1c43      	adds	r3, r0, #1
 80042c0:	d101      	bne.n	80042c6 <sbrk_aligned+0x3a>
 80042c2:	2501      	movs	r5, #1
 80042c4:	426d      	negs	r5, r5
 80042c6:	0028      	movs	r0, r5
 80042c8:	bd70      	pop	{r4, r5, r6, pc}
 80042ca:	46c0      	nop			; (mov r8, r8)
 80042cc:	2000037c 	.word	0x2000037c

080042d0 <_malloc_r>:
 80042d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042d2:	2203      	movs	r2, #3
 80042d4:	1ccb      	adds	r3, r1, #3
 80042d6:	4393      	bics	r3, r2
 80042d8:	3308      	adds	r3, #8
 80042da:	0006      	movs	r6, r0
 80042dc:	001f      	movs	r7, r3
 80042de:	2b0c      	cmp	r3, #12
 80042e0:	d232      	bcs.n	8004348 <_malloc_r+0x78>
 80042e2:	270c      	movs	r7, #12
 80042e4:	42b9      	cmp	r1, r7
 80042e6:	d831      	bhi.n	800434c <_malloc_r+0x7c>
 80042e8:	0030      	movs	r0, r6
 80042ea:	f000 f8a9 	bl	8004440 <__malloc_lock>
 80042ee:	4d32      	ldr	r5, [pc, #200]	; (80043b8 <_malloc_r+0xe8>)
 80042f0:	682b      	ldr	r3, [r5, #0]
 80042f2:	001c      	movs	r4, r3
 80042f4:	2c00      	cmp	r4, #0
 80042f6:	d12e      	bne.n	8004356 <_malloc_r+0x86>
 80042f8:	0039      	movs	r1, r7
 80042fa:	0030      	movs	r0, r6
 80042fc:	f7ff ffc6 	bl	800428c <sbrk_aligned>
 8004300:	0004      	movs	r4, r0
 8004302:	1c43      	adds	r3, r0, #1
 8004304:	d11e      	bne.n	8004344 <_malloc_r+0x74>
 8004306:	682c      	ldr	r4, [r5, #0]
 8004308:	0025      	movs	r5, r4
 800430a:	2d00      	cmp	r5, #0
 800430c:	d14a      	bne.n	80043a4 <_malloc_r+0xd4>
 800430e:	6823      	ldr	r3, [r4, #0]
 8004310:	0029      	movs	r1, r5
 8004312:	18e3      	adds	r3, r4, r3
 8004314:	0030      	movs	r0, r6
 8004316:	9301      	str	r3, [sp, #4]
 8004318:	f000 f880 	bl	800441c <_sbrk_r>
 800431c:	9b01      	ldr	r3, [sp, #4]
 800431e:	4283      	cmp	r3, r0
 8004320:	d143      	bne.n	80043aa <_malloc_r+0xda>
 8004322:	6823      	ldr	r3, [r4, #0]
 8004324:	3703      	adds	r7, #3
 8004326:	1aff      	subs	r7, r7, r3
 8004328:	2303      	movs	r3, #3
 800432a:	439f      	bics	r7, r3
 800432c:	3708      	adds	r7, #8
 800432e:	2f0c      	cmp	r7, #12
 8004330:	d200      	bcs.n	8004334 <_malloc_r+0x64>
 8004332:	270c      	movs	r7, #12
 8004334:	0039      	movs	r1, r7
 8004336:	0030      	movs	r0, r6
 8004338:	f7ff ffa8 	bl	800428c <sbrk_aligned>
 800433c:	1c43      	adds	r3, r0, #1
 800433e:	d034      	beq.n	80043aa <_malloc_r+0xda>
 8004340:	6823      	ldr	r3, [r4, #0]
 8004342:	19df      	adds	r7, r3, r7
 8004344:	6027      	str	r7, [r4, #0]
 8004346:	e013      	b.n	8004370 <_malloc_r+0xa0>
 8004348:	2b00      	cmp	r3, #0
 800434a:	dacb      	bge.n	80042e4 <_malloc_r+0x14>
 800434c:	230c      	movs	r3, #12
 800434e:	2500      	movs	r5, #0
 8004350:	6033      	str	r3, [r6, #0]
 8004352:	0028      	movs	r0, r5
 8004354:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004356:	6822      	ldr	r2, [r4, #0]
 8004358:	1bd1      	subs	r1, r2, r7
 800435a:	d420      	bmi.n	800439e <_malloc_r+0xce>
 800435c:	290b      	cmp	r1, #11
 800435e:	d917      	bls.n	8004390 <_malloc_r+0xc0>
 8004360:	19e2      	adds	r2, r4, r7
 8004362:	6027      	str	r7, [r4, #0]
 8004364:	42a3      	cmp	r3, r4
 8004366:	d111      	bne.n	800438c <_malloc_r+0xbc>
 8004368:	602a      	str	r2, [r5, #0]
 800436a:	6863      	ldr	r3, [r4, #4]
 800436c:	6011      	str	r1, [r2, #0]
 800436e:	6053      	str	r3, [r2, #4]
 8004370:	0030      	movs	r0, r6
 8004372:	0025      	movs	r5, r4
 8004374:	f000 f86c 	bl	8004450 <__malloc_unlock>
 8004378:	2207      	movs	r2, #7
 800437a:	350b      	adds	r5, #11
 800437c:	1d23      	adds	r3, r4, #4
 800437e:	4395      	bics	r5, r2
 8004380:	1aea      	subs	r2, r5, r3
 8004382:	429d      	cmp	r5, r3
 8004384:	d0e5      	beq.n	8004352 <_malloc_r+0x82>
 8004386:	1b5b      	subs	r3, r3, r5
 8004388:	50a3      	str	r3, [r4, r2]
 800438a:	e7e2      	b.n	8004352 <_malloc_r+0x82>
 800438c:	605a      	str	r2, [r3, #4]
 800438e:	e7ec      	b.n	800436a <_malloc_r+0x9a>
 8004390:	6862      	ldr	r2, [r4, #4]
 8004392:	42a3      	cmp	r3, r4
 8004394:	d101      	bne.n	800439a <_malloc_r+0xca>
 8004396:	602a      	str	r2, [r5, #0]
 8004398:	e7ea      	b.n	8004370 <_malloc_r+0xa0>
 800439a:	605a      	str	r2, [r3, #4]
 800439c:	e7e8      	b.n	8004370 <_malloc_r+0xa0>
 800439e:	0023      	movs	r3, r4
 80043a0:	6864      	ldr	r4, [r4, #4]
 80043a2:	e7a7      	b.n	80042f4 <_malloc_r+0x24>
 80043a4:	002c      	movs	r4, r5
 80043a6:	686d      	ldr	r5, [r5, #4]
 80043a8:	e7af      	b.n	800430a <_malloc_r+0x3a>
 80043aa:	230c      	movs	r3, #12
 80043ac:	0030      	movs	r0, r6
 80043ae:	6033      	str	r3, [r6, #0]
 80043b0:	f000 f84e 	bl	8004450 <__malloc_unlock>
 80043b4:	e7cd      	b.n	8004352 <_malloc_r+0x82>
 80043b6:	46c0      	nop			; (mov r8, r8)
 80043b8:	20000378 	.word	0x20000378

080043bc <_realloc_r>:
 80043bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043be:	0007      	movs	r7, r0
 80043c0:	000e      	movs	r6, r1
 80043c2:	0014      	movs	r4, r2
 80043c4:	2900      	cmp	r1, #0
 80043c6:	d105      	bne.n	80043d4 <_realloc_r+0x18>
 80043c8:	0011      	movs	r1, r2
 80043ca:	f7ff ff81 	bl	80042d0 <_malloc_r>
 80043ce:	0005      	movs	r5, r0
 80043d0:	0028      	movs	r0, r5
 80043d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80043d4:	2a00      	cmp	r2, #0
 80043d6:	d103      	bne.n	80043e0 <_realloc_r+0x24>
 80043d8:	f7ff ff0e 	bl	80041f8 <_free_r>
 80043dc:	0025      	movs	r5, r4
 80043de:	e7f7      	b.n	80043d0 <_realloc_r+0x14>
 80043e0:	f000 f83e 	bl	8004460 <_malloc_usable_size_r>
 80043e4:	9001      	str	r0, [sp, #4]
 80043e6:	4284      	cmp	r4, r0
 80043e8:	d803      	bhi.n	80043f2 <_realloc_r+0x36>
 80043ea:	0035      	movs	r5, r6
 80043ec:	0843      	lsrs	r3, r0, #1
 80043ee:	42a3      	cmp	r3, r4
 80043f0:	d3ee      	bcc.n	80043d0 <_realloc_r+0x14>
 80043f2:	0021      	movs	r1, r4
 80043f4:	0038      	movs	r0, r7
 80043f6:	f7ff ff6b 	bl	80042d0 <_malloc_r>
 80043fa:	1e05      	subs	r5, r0, #0
 80043fc:	d0e8      	beq.n	80043d0 <_realloc_r+0x14>
 80043fe:	9b01      	ldr	r3, [sp, #4]
 8004400:	0022      	movs	r2, r4
 8004402:	429c      	cmp	r4, r3
 8004404:	d900      	bls.n	8004408 <_realloc_r+0x4c>
 8004406:	001a      	movs	r2, r3
 8004408:	0031      	movs	r1, r6
 800440a:	0028      	movs	r0, r5
 800440c:	f7ff fed7 	bl	80041be <memcpy>
 8004410:	0031      	movs	r1, r6
 8004412:	0038      	movs	r0, r7
 8004414:	f7ff fef0 	bl	80041f8 <_free_r>
 8004418:	e7da      	b.n	80043d0 <_realloc_r+0x14>
	...

0800441c <_sbrk_r>:
 800441c:	2300      	movs	r3, #0
 800441e:	b570      	push	{r4, r5, r6, lr}
 8004420:	4d06      	ldr	r5, [pc, #24]	; (800443c <_sbrk_r+0x20>)
 8004422:	0004      	movs	r4, r0
 8004424:	0008      	movs	r0, r1
 8004426:	602b      	str	r3, [r5, #0]
 8004428:	f7fc fd1e 	bl	8000e68 <_sbrk>
 800442c:	1c43      	adds	r3, r0, #1
 800442e:	d103      	bne.n	8004438 <_sbrk_r+0x1c>
 8004430:	682b      	ldr	r3, [r5, #0]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d000      	beq.n	8004438 <_sbrk_r+0x1c>
 8004436:	6023      	str	r3, [r4, #0]
 8004438:	bd70      	pop	{r4, r5, r6, pc}
 800443a:	46c0      	nop			; (mov r8, r8)
 800443c:	20000380 	.word	0x20000380

08004440 <__malloc_lock>:
 8004440:	b510      	push	{r4, lr}
 8004442:	4802      	ldr	r0, [pc, #8]	; (800444c <__malloc_lock+0xc>)
 8004444:	f000 f814 	bl	8004470 <__retarget_lock_acquire_recursive>
 8004448:	bd10      	pop	{r4, pc}
 800444a:	46c0      	nop			; (mov r8, r8)
 800444c:	20000384 	.word	0x20000384

08004450 <__malloc_unlock>:
 8004450:	b510      	push	{r4, lr}
 8004452:	4802      	ldr	r0, [pc, #8]	; (800445c <__malloc_unlock+0xc>)
 8004454:	f000 f80d 	bl	8004472 <__retarget_lock_release_recursive>
 8004458:	bd10      	pop	{r4, pc}
 800445a:	46c0      	nop			; (mov r8, r8)
 800445c:	20000384 	.word	0x20000384

08004460 <_malloc_usable_size_r>:
 8004460:	1f0b      	subs	r3, r1, #4
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	1f18      	subs	r0, r3, #4
 8004466:	2b00      	cmp	r3, #0
 8004468:	da01      	bge.n	800446e <_malloc_usable_size_r+0xe>
 800446a:	580b      	ldr	r3, [r1, r0]
 800446c:	18c0      	adds	r0, r0, r3
 800446e:	4770      	bx	lr

08004470 <__retarget_lock_acquire_recursive>:
 8004470:	4770      	bx	lr

08004472 <__retarget_lock_release_recursive>:
 8004472:	4770      	bx	lr

08004474 <_init>:
 8004474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004476:	46c0      	nop			; (mov r8, r8)
 8004478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800447a:	bc08      	pop	{r3}
 800447c:	469e      	mov	lr, r3
 800447e:	4770      	bx	lr

08004480 <_fini>:
 8004480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004482:	46c0      	nop			; (mov r8, r8)
 8004484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004486:	bc08      	pop	{r3}
 8004488:	469e      	mov	lr, r3
 800448a:	4770      	bx	lr
