{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 31 16:42:41 2018 " "Info: Processing started: Mon Dec 31 16:42:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Z_Register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Z_Register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z_Register-str " "Info: Found design unit 1: Z_Register-str" {  } { { "Z_Register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/Z_Register.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Z_Register " "Info: Found entity 1: Z_Register" {  } { { "Z_Register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/Z_Register.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C_Register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file C_Register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C_Register-str " "Info: Found design unit 1: C_Register-str" {  } { { "C_Register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/C_Register.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 C_Register " "Info: Found entity 1: C_Register" {  } { { "C_Register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/C_Register.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-str " "Info: Found design unit 1: ALU-str" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_signal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_signal-beh " "Info: Found design unit 1: control_signal-beh" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_signal " "Info: Found entity 1: control_signal" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_vhdl.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file full_adder_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-str1 " "Info: Found design unit 1: half_adder-str1" {  } { { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-str2 " "Info: Found design unit 2: full_adder-str2" {  } { { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Info: Found entity 1: half_adder" {  } { { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info: Found entity 2: full_adder" {  } { { "full_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_purpose_registers.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file general_purpose_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_purpose_registers-str " "Info: Found design unit 1: general_purpose_registers-str" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 general_purpose_registers " "Info: Found entity 1: general_purpose_registers" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionDecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file InstructionDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecoder-RTL " "Info: Found design unit 1: InstructionDecoder-RTL" {  } { { "InstructionDecoder.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/InstructionDecoder.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Info: Found entity 1: InstructionDecoder" {  } { { "InstructionDecoder.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/InstructionDecoder.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "order_register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file order_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 order_register-str " "Info: Found design unit 1: order_register-str" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 order_register " "Info: Found entity 1: order_register" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_adder_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file parallel_adder_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_adder_vhdl-str " "Info: Found design unit 1: parallel_adder_vhdl-str" {  } { { "parallel_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/parallel_adder_vhdl.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 parallel_adder_vhdl " "Info: Found entity 1: parallel_adder_vhdl" {  } { { "parallel_adder_vhdl.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/parallel_adder_vhdl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Program_Counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Program_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Program_Counter-str " "Info: Found design unit 1: Program_Counter-str" {  } { { "Program_Counter.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/Program_Counter.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Info: Found entity 1: Program_Counter" {  } { { "Program_Counter.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/Program_Counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_8.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file Register_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger-str " "Info: Found design unit 1: trigger-str" {  } { { "Register_8.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/Register_8.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Register_8-str " "Info: Found design unit 2: Register_8-str" {  } { { "Register_8.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/Register_8.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Info: Found entity 1: trigger" {  } { { "Register_8.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/Register_8.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Register_8 " "Info: Found entity 2: Register_8" {  } { { "Register_8.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/Register_8.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector-beh " "Info: Found design unit 1: selector-beh" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 selector " "Info: Found entity 1: selector" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_lr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shift_lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_lr-beh " "Info: Found design unit 1: shift_lr-beh" {  } { { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_lr " "Info: Found entity 1: shift_lr" {  } { { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SM-beh " "Info: Found design unit 1: SM-beh" {  } { { "SM.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/SM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SM " "Info: Found entity 1: SM" {  } { { "SM.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/SM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_signal control_signal:inst1 " "Info: Elaborating entity \"control_signal\" for hierarchy \"control_signal:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 80 1368 1520 464 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MADD control_signal.vhd(17) " "Warning (10631): VHDL Process Statement warning at control_signal.vhd(17): inferring latch(es) for signal or variable \"MADD\", which holds its previous value in one or more paths through the process" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[0\] control_signal.vhd(17) " "Info (10041): Inferred latch for \"MADD\[0\]\" at control_signal.vhd(17)" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[1\] control_signal.vhd(17) " "Info (10041): Inferred latch for \"MADD\[1\]\" at control_signal.vhd(17)" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SM SM:inst8 " "Info: Elaborating entity \"SM\" for hierarchy \"SM:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { -64 1264 1360 32 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder InstructionDecoder:inst3 " "Info: Elaborating entity \"InstructionDecoder\" for hierarchy \"InstructionDecoder:inst3\"" {  } { { "CPU.bdf" "inst3" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 96 1160 1296 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "order_register order_register:inst4 " "Info: Elaborating entity \"order_register\" for hierarchy \"order_register:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 112 1024 1144 240 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst14 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst14\"" {  } { { "CPU.bdf" "inst14" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 32 784 912 160 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst14 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst14\"" {  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 32 784 912 160 "inst14" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst14 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./cpu.mif " "Info: Parameter \"LPM_FILE\" = \"./cpu.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 32 784 912 160 "inst14" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst14\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst14\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 32 784 912 160 "inst14" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst14\|altram:sram LPM_RAM_IO:inst14 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst14\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst14\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 32 784 912 160 "inst14" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst14\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst14\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst14\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst14 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst14\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst14\"" {  } { { "altram.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 32 784 912 160 "inst14" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9891.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9891 " "Info: Found entity 1: altsyncram_9891" {  } { { "db/altsyncram_9891.tdf" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/db/altsyncram_9891.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9891 LPM_RAM_IO:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated " "Info: Elaborating entity \"altsyncram_9891\" for hierarchy \"LPM_RAM_IO:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:inst6 " "Info: Elaborating entity \"selector\" for hierarchy \"selector:inst6\"" {  } { { "CPU.bdf" "inst6" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 24 528 696 152 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 selector.vhd(18) " "Warning (10492): VHDL Process Statement warning at selector.vhd(18): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 selector.vhd(20) " "Warning (10492): VHDL Process Statement warning at selector.vhd(20): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S2 selector.vhd(22) " "Warning (10492): VHDL Process Statement warning at selector.vhd(22): signal \"S2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUT selector.vhd(15) " "Warning (10631): VHDL Process Statement warning at selector.vhd(15): inferring latch(es) for signal or variable \"COUT\", which holds its previous value in one or more paths through the process" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUT\[0\] selector.vhd(15) " "Info (10041): Inferred latch for \"COUT\[0\]\" at selector.vhd(15)" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUT\[1\] selector.vhd(15) " "Info (10041): Inferred latch for \"COUT\[1\]\" at selector.vhd(15)" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUT\[2\] selector.vhd(15) " "Info (10041): Inferred latch for \"COUT\[2\]\" at selector.vhd(15)" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUT\[3\] selector.vhd(15) " "Info (10041): Inferred latch for \"COUT\[3\]\" at selector.vhd(15)" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUT\[4\] selector.vhd(15) " "Info (10041): Inferred latch for \"COUT\[4\]\" at selector.vhd(15)" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUT\[5\] selector.vhd(15) " "Info (10041): Inferred latch for \"COUT\[5\]\" at selector.vhd(15)" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUT\[6\] selector.vhd(15) " "Info (10041): Inferred latch for \"COUT\[6\]\" at selector.vhd(15)" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUT\[7\] selector.vhd(15) " "Info (10041): Inferred latch for \"COUT\[7\]\" at selector.vhd(15)" {  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:inst5 " "Info: Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:inst5\"" {  } { { "CPU.bdf" "inst5" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 40 304 424 168 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_purpose_registers general_purpose_registers:inst2 " "Info: Elaborating entity \"general_purpose_registers\" for hierarchy \"general_purpose_registers:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 296 280 432 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[0\] general_purpose_registers.vhd(40) " "Info (10041): Inferred latch for \"BO\[0\]\" at general_purpose_registers.vhd(40)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[1\] general_purpose_registers.vhd(40) " "Info (10041): Inferred latch for \"BO\[1\]\" at general_purpose_registers.vhd(40)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[2\] general_purpose_registers.vhd(40) " "Info (10041): Inferred latch for \"BO\[2\]\" at general_purpose_registers.vhd(40)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[3\] general_purpose_registers.vhd(40) " "Info (10041): Inferred latch for \"BO\[3\]\" at general_purpose_registers.vhd(40)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[4\] general_purpose_registers.vhd(40) " "Info (10041): Inferred latch for \"BO\[4\]\" at general_purpose_registers.vhd(40)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[5\] general_purpose_registers.vhd(40) " "Info (10041): Inferred latch for \"BO\[5\]\" at general_purpose_registers.vhd(40)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[6\] general_purpose_registers.vhd(40) " "Info (10041): Inferred latch for \"BO\[6\]\" at general_purpose_registers.vhd(40)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BO\[7\] general_purpose_registers.vhd(40) " "Info (10041): Inferred latch for \"BO\[7\]\" at general_purpose_registers.vhd(40)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[0\] general_purpose_registers.vhd(37) " "Info (10041): Inferred latch for \"AO\[0\]\" at general_purpose_registers.vhd(37)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[1\] general_purpose_registers.vhd(37) " "Info (10041): Inferred latch for \"AO\[1\]\" at general_purpose_registers.vhd(37)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[2\] general_purpose_registers.vhd(37) " "Info (10041): Inferred latch for \"AO\[2\]\" at general_purpose_registers.vhd(37)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[3\] general_purpose_registers.vhd(37) " "Info (10041): Inferred latch for \"AO\[3\]\" at general_purpose_registers.vhd(37)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[4\] general_purpose_registers.vhd(37) " "Info (10041): Inferred latch for \"AO\[4\]\" at general_purpose_registers.vhd(37)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[5\] general_purpose_registers.vhd(37) " "Info (10041): Inferred latch for \"AO\[5\]\" at general_purpose_registers.vhd(37)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[6\] general_purpose_registers.vhd(37) " "Info (10041): Inferred latch for \"AO\[6\]\" at general_purpose_registers.vhd(37)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AO\[7\] general_purpose_registers.vhd(37) " "Info (10041): Inferred latch for \"AO\[7\]\" at general_purpose_registers.vhd(37)" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_lr shift_lr:inst7 " "Info: Elaborating entity \"shift_lr\" for hierarchy \"shift_lr:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 248 832 976 376 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I shift_lr.vhd(17) " "Warning (10492): VHDL Process Statement warning at shift_lr.vhd(17): signal \"I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I shift_lr.vhd(19) " "Warning (10492): VHDL Process Statement warning at shift_lr.vhd(19): signal \"I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I shift_lr.vhd(20) " "Warning (10492): VHDL Process Statement warning at shift_lr.vhd(20): signal \"I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I shift_lr.vhd(22) " "Warning (10492): VHDL Process Statement warning at shift_lr.vhd(22): signal \"I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I shift_lr.vhd(23) " "Warning (10492): VHDL Process Statement warning at shift_lr.vhd(23): signal \"I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shift shift_lr.vhd(14) " "Warning (10631): VHDL Process Statement warning at shift_lr.vhd(14): inferring latch(es) for signal or variable \"shift\", which holds its previous value in one or more paths through the process" {  } { { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C shift_lr.vhd(14) " "Warning (10631): VHDL Process Statement warning at shift_lr.vhd(14): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C shift_lr.vhd(14) " "Info (10041): Inferred latch for \"C\" at shift_lr.vhd(14)" {  } { { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 264 536 680 392 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cf ALU.vhd(24) " "Warning (10036): Verilog HDL or VHDL warning at ALU.vhd(24): object \"Cf\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add ALU.vhd(30) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(30): signal \"add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ca ALU.vhd(31) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(31): signal \"Ca\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "subf ALU.vhd(33) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(33): signal \"subf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Cs ALU.vhd(34) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(34): signal \"Cs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(36) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(36): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(36) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(36): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(39) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(39): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(43) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(43): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum ALU.vhd(26) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(26): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ALU.vhd(26) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(26): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C ALU.vhd(26) " "Info (10041): Inferred latch for \"C\" at ALU.vhd(26)" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] ALU.vhd(26) " "Info (10041): Inferred latch for \"sum\[0\]\" at ALU.vhd(26)" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] ALU.vhd(26) " "Info (10041): Inferred latch for \"sum\[1\]\" at ALU.vhd(26)" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] ALU.vhd(26) " "Info (10041): Inferred latch for \"sum\[2\]\" at ALU.vhd(26)" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] ALU.vhd(26) " "Info (10041): Inferred latch for \"sum\[3\]\" at ALU.vhd(26)" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] ALU.vhd(26) " "Info (10041): Inferred latch for \"sum\[4\]\" at ALU.vhd(26)" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] ALU.vhd(26) " "Info (10041): Inferred latch for \"sum\[5\]\" at ALU.vhd(26)" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] ALU.vhd(26) " "Info (10041): Inferred latch for \"sum\[6\]\" at ALU.vhd(26)" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] ALU.vhd(26) " "Info (10041): Inferred latch for \"sum\[7\]\" at ALU.vhd(26)" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_adder_vhdl ALU:inst\|parallel_adder_vhdl:A1 " "Info: Elaborating entity \"parallel_adder_vhdl\" for hierarchy \"ALU:inst\|parallel_adder_vhdl:A1\"" {  } { { "ALU.vhd" "A1" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA1 " "Info: Elaborating entity \"full_adder\" for hierarchy \"ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA1\"" {  } { { "parallel_adder_vhdl.vhd" "FA1" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/parallel_adder_vhdl.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA1\|half_adder:HA1 " "Info: Elaborating entity \"half_adder\" for hierarchy \"ALU:inst\|parallel_adder_vhdl:A1\|full_adder:FA1\|half_adder:HA1\"" {  } { { "full_adder_vhdl.vhd" "HA1" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/full_adder_vhdl.vhd" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_Register Z_Register:inst17 " "Info: Elaborating entity \"Z_Register\" for hierarchy \"Z_Register:inst17\"" {  } { { "CPU.bdf" "inst17" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 456 688 784 552 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C_Register C_Register:inst15 " "Info: Elaborating entity \"C_Register\" for hierarchy \"C_Register:inst15\"" {  } { { "CPU.bdf" "inst15" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 456 584 680 552 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"C_Register:inst15\|Q\" " "Warning: Converted tri-state node feeding \"C_Register:inst15\|Q\" into a selector" {  } { { "C_Register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/C_Register.vhd" 16 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "order_register:inst4\|x\[0\] " "Warning: Converted tri-state buffer \"order_register:inst4\|x\[0\]\" feeding internal logic into a wire" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "order_register:inst4\|x\[1\] " "Warning: Converted tri-state buffer \"order_register:inst4\|x\[1\]\" feeding internal logic into a wire" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "order_register:inst4\|x\[4\] " "Warning: Converted tri-state buffer \"order_register:inst4\|x\[4\]\" feeding internal logic into a wire" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "order_register:inst4\|x\[5\] " "Warning: Converted tri-state buffer \"order_register:inst4\|x\[5\]\" feeding internal logic into a wire" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "order_register:inst4\|x\[6\] " "Warning: Converted tri-state buffer \"order_register:inst4\|x\[6\]\" feeding internal logic into a wire" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "order_register:inst4\|x\[7\] " "Warning: Converted tri-state buffer \"order_register:inst4\|x\[7\]\" feeding internal logic into a wire" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 10 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|BO\[0\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|BO\[0\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|BO\[1\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|BO\[1\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|BO\[2\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|BO\[2\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|BO\[3\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|BO\[3\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|BO\[4\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|BO\[4\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|BO\[5\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|BO\[5\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|BO\[6\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|BO\[6\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|BO\[7\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|BO\[7\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 40 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|AO\[0\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|AO\[0\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|AO\[1\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|AO\[1\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|AO\[2\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|AO\[2\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|AO\[3\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|AO\[3\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|AO\[4\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|AO\[4\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|AO\[5\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|AO\[5\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|AO\[6\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|AO\[6\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "general_purpose_registers:inst2\|AO\[7\] " "Warning: LATCH primitive \"general_purpose_registers:inst2\|AO\[7\]\" is permanently enabled" {  } { { "general_purpose_registers.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/general_purpose_registers.vhd" 37 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "order_register:inst4\|x\[2\] InstructionDecoder:inst3\|MOVB " "Warning: Converted the fan-out from the tri-state buffer \"order_register:inst4\|x\[2\]\" to the node \"InstructionDecoder:inst3\|MOVB\" into an OR gate" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "order_register:inst4\|x\[3\] general_purpose_registers:inst2\|BO\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"order_register:inst4\|x\[3\]\" to the node \"general_purpose_registers:inst2\|BO\[7\]\" into an OR gate" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst24\[7\] lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst24\[7\]\" to the node \"lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst24\[6\] lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst24\[6\]\" to the node \"lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst24\[5\] lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst24\[5\]\" to the node \"lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst24\[4\] lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst24\[4\]\" to the node \"lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst24\[3\] lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst24\[3\]\" to the node \"lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst24\[2\] lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst24\[2\]\" to the node \"lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst24\[1\] lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst24\[1\]\" to the node \"lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst24\[0\] lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst24\[0\]\" to the node \"lpm_ram_io:inst14\|altram:sram\|altsyncram:ram_block\|altsyncram_9891:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "CPU.bdf" "" { Schematic "F:/大二/数字电路与逻辑设计/实验课/CPU/CPU.bdf" { { 344 120 168 376 "inst24" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[7\] " "Warning: Latch ALU:inst\|sum\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|M" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[6\] " "Warning: Latch ALU:inst\|sum\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|M" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[5\] " "Warning: Latch ALU:inst\|sum\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|M" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[4\] " "Warning: Latch ALU:inst\|sum\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|M" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[3\] " "Warning: Latch ALU:inst\|sum\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|M" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[2\] " "Warning: Latch ALU:inst\|sum\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|M" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[1\] " "Warning: Latch ALU:inst\|sum\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|M" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|sum\[0\] " "Warning: Latch ALU:inst\|sum\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|M " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|M" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALU:inst\|C " "Warning: Latch ALU:inst\|C has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA order_register:inst4\|Q\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal order_register:inst4\|Q\[4\]" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR order_register:inst4\|Q\[4\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal order_register:inst4\|Q\[4\]" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "shift_lr:inst7\|C " "Warning: Latch shift_lr:inst7\|C has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA order_register:inst4\|Q\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal order_register:inst4\|Q\[0\]" {  } { { "order_register.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/order_register.vhd" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "shift_lr.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/shift_lr.vhd" 8 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selector:inst6\|COUT\[0\] " "Warning: Latch selector:inst6\|COUT\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|MADD\[1\]" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selector:inst6\|COUT\[1\] " "Warning: Latch selector:inst6\|COUT\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|MADD\[1\]" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selector:inst6\|COUT\[2\] " "Warning: Latch selector:inst6\|COUT\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|MADD\[1\]" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selector:inst6\|COUT\[3\] " "Warning: Latch selector:inst6\|COUT\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|MADD\[1\]" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selector:inst6\|COUT\[4\] " "Warning: Latch selector:inst6\|COUT\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|MADD\[1\]" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selector:inst6\|COUT\[5\] " "Warning: Latch selector:inst6\|COUT\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|MADD\[1\]" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selector:inst6\|COUT\[6\] " "Warning: Latch selector:inst6\|COUT\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|MADD\[1\]" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "selector:inst6\|COUT\[7\] " "Warning: Latch selector:inst6\|COUT\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_signal:inst1\|MADD\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal control_signal:inst1\|MADD\[1\]" {  } { { "control_signal.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/control_signal.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "selector.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/selector.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst\|sum\[7\] " "Warning: LATCH primitive \"ALU:inst\|sum\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst\|sum\[6\] " "Warning: LATCH primitive \"ALU:inst\|sum\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst\|sum\[5\] " "Warning: LATCH primitive \"ALU:inst\|sum\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst\|sum\[4\] " "Warning: LATCH primitive \"ALU:inst\|sum\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst\|sum\[3\] " "Warning: LATCH primitive \"ALU:inst\|sum\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst\|sum\[2\] " "Warning: LATCH primitive \"ALU:inst\|sum\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst\|sum\[1\] " "Warning: LATCH primitive \"ALU:inst\|sum\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst\|sum\[0\] " "Warning: LATCH primitive \"ALU:inst\|sum\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "F:/大二/数字电路与逻辑设计/实验课/CPU/ALU.vhd" 26 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "order_register:inst4\|Q\[0\]~en " "Info: Register \"order_register:inst4\|Q\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "order_register:inst4\|Q\[1\]~en " "Info: Register \"order_register:inst4\|Q\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "order_register:inst4\|Q\[4\]~en " "Info: Register \"order_register:inst4\|Q\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "order_register:inst4\|Q\[5\]~en " "Info: Register \"order_register:inst4\|Q\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "order_register:inst4\|Q\[6\]~en " "Info: Register \"order_register:inst4\|Q\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "order_register:inst4\|Q\[7\]~en " "Info: Register \"order_register:inst4\|Q\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "345 " "Info: Implemented 345 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Info: Implemented 62 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "266 " "Info: Implemented 266 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 31 16:42:45 2018 " "Info: Processing ended: Mon Dec 31 16:42:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
