
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126493                       # Number of seconds simulated
sim_ticks                                126492906757                       # Number of ticks simulated
final_tick                               1268128242388                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84938                       # Simulator instruction rate (inst/s)
host_op_rate                                   109513                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3087035                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911572                       # Number of bytes of host memory used
host_seconds                                 40975.53                       # Real time elapsed on the host
sim_insts                                  3480397501                       # Number of instructions simulated
sim_ops                                    4487345030                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1772032                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       620288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2080384                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4477568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1283200                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1283200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13844                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4846                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16253                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34981                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10025                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10025                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14008944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4903737                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16446646                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35397779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10119                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              38453                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10144442                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10144442                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10144442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14008944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4903737                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16446646                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45542222                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151852230                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22310764                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19552917                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739744                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11043824                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10773480                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552634                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54509                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117653320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124008690                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22310764                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12326114                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25229295                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5690940                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2097827                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13409151                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1094237                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148921457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123692162     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1269750      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2326558      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946556      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3564892      2.39%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3864984      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844669      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          662864      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10749022      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148921457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146924                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.816641                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116723002                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3219565                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25018017                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25029                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3935836                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398312                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139954635                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3935836                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117192425                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1582405                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       793877                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24562023                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       854884                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138964749                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89442                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       518837                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184564257                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630524362                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630524362                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35668086                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19862                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9941                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2698914                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23125505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492101                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82739                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001416                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137355053                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19863                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129043629                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103984                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22800728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48924167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148921457                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866521                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477796                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95198221     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21894550     14.70%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10982010      7.37%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7202516      4.84%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7504707      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3877556      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1744618      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435037      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82242      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148921457                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323327     59.79%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136805     25.30%     85.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80629     14.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101873219     78.94%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081966      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21619164     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459359      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129043629                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.849797                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             540761                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004191                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407653460                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160175950                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126121726                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129584390                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241852                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4195434                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138746                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3935836                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1080921                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52048                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137374916                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48665                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23125505                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492101                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9941                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34209                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          204                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       839683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1035459                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875142                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127659599                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21284422                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1384030                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25743561                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19663463                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459139                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.840683                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126234872                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126121726                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72840131                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172952470                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.830556                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421157                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23764298                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1744513                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144985621                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783606                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659610                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102775619     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16389392     11.30%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837371      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2649530      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012987      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069683      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4453828      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902157      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895054      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144985621                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895054                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280466451                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278687687                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2930773                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.518522                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.518522                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.658535                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.658535                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590546966                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165702027                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146783750                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151852230                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25453997                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20643007                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2174592                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10073759                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9762269                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2732945                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99529                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110988527                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             139249935                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25453997                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12495214                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30632051                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7114729                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2860130                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12968160                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1706828                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    149393178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.141023                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.545274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118761127     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2146285      1.44%     80.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3941809      2.64%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3581852      2.40%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2295438      1.54%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1844097      1.23%     88.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1082412      0.72%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1132321      0.76%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14607837      9.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    149393178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167623                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.917009                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109863911                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4337274                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30233941                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52017                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4906034                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4399628                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6421                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168471528                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50881                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4906034                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       110757508                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1166301                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1908166                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29372182                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1282985                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     166583845                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        245090                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       553017                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    235588901                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    775749791                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    775749791                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    186147218                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        49441675                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36656                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18328                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4602904                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15816704                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7827031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88822                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1749959                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         163416518                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36656                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151678209                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       169773                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28918588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63810363                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    149393178                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015295                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560808                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85890335     57.49%     57.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26115005     17.48%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13724556      9.19%     84.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7968384      5.33%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8798057      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3269661      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2897539      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       553955      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       175686      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    149393178                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         604975     68.48%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128975     14.60%     83.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       149482     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127733511     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2144855      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18328      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13992677      9.23%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7788838      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151678209                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.998854                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             883432                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005824                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    453802801                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    192371990                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148357762                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152561641                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       292290                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3681875                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       139883                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4906034                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         753595                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       116103                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    163453175                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15816704                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7827031                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18328                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100757                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1205792                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1221565                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2427357                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149189506                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13438893                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2488703                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21227355                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21221490                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7788462                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.982465                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148493568                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148357762                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86552852                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        243237414                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.976988                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355837                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    108412093                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    133487082                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29966549                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36656                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2195665                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144487144                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.923868                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694172                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89577430     62.00%     62.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25440481     17.61%     79.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12636090      8.75%     88.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4288880      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5299889      3.67%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1848831      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1309942      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1080390      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3005211      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144487144                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    108412093                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     133487082                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19821977                       # Number of memory references committed
system.switch_cpus1.commit.loads             12134829                       # Number of loads committed
system.switch_cpus1.commit.membars              18328                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19267651                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        120261417                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2753228                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3005211                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           304935564                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          331813497                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2459052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          108412093                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            133487082                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    108412093                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.400695                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.400695                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.713932                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.713932                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671738041                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207644050                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156981915                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36656                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151852230                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24376991                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20079328                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2032529                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9938780                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9121704                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2562434                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92069                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109947800                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             134722241                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24376991                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11684138                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28603292                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6592650                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5700222                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12736871                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1653191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    148777775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.102938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.544860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       120174483     80.77%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2925822      1.97%     82.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2485880      1.67%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2504764      1.68%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2385704      1.60%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1180491      0.79%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          821459      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2086660      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14212512      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    148777775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.160531                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.887193                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108711197                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7194085                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28237403                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       115451                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4519635                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3919857                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6826                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     162489343                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        54104                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4519635                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109254379                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4457102                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1510836                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27799861                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1235958                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     160962313                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2372                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        423270                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       657001                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        24353                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    225110247                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    750291709                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    750291709                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176892365                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        48217870                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35296                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18463                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4008349                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16024373                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8342542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       326045                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1771510                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         156903667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35296                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146442768                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       113657                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     26518743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60147941                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1628                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    148777775                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.984305                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.582412                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88405438     59.42%     59.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24962302     16.78%     76.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12572722      8.45%     84.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8233935      5.53%     90.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7255772      4.88%     95.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2851535      1.92%     96.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3220852      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1174410      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       100809      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    148777775                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1025995     74.54%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164091     11.92%     86.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       186292     13.53%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120876424     82.54%     82.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2114656      1.44%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16833      0.01%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15152571     10.35%     94.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8282284      5.66%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146442768                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.964377                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1376378                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009399                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    443153346                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183458418                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142118356                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147819146                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       211259                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3138027                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1392                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          729                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       169617                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          644                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4519635                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3726869                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       268106                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    156938963                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1221447                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16024373                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8342542                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18462                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        213488                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13845                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          729                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1210779                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1141172                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2351951                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143950148                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14891306                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2492620                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23171805                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20291458                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8280499                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.947962                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142125066                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142118356                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85747909                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        232513791                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.935899                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368786                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105190977                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128763522                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28185208                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33668                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2058796                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144258140                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.892591                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.709839                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     92626670     64.21%     64.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23663500     16.40%     80.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11365685      7.88%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5063390      3.51%     92.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3954695      2.74%     94.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1623108      1.13%     95.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1644128      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1156318      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3160646      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144258140                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105190977                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128763522                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21059267                       # Number of memory references committed
system.switch_cpus2.commit.loads             12886342                       # Number of loads committed
system.switch_cpus2.commit.membars              16834                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18479698                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115849797                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2535469                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3160646                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           298046224                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          318417385                       # The number of ROB writes
system.switch_cpus2.timesIdled                  59764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3074455                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105190977                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128763522                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105190977                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.443586                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.443586                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.692719                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.692719                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       650643194                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196020671                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      153498421                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33668                       # number of misc regfile writes
system.l20.replacements                         13858                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          214933                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24098                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.919122                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.151041                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.869210                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5363.507794                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4671.471956                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019253                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000768                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523780                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456198                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35654                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35654                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9356                       # number of Writeback hits
system.l20.Writeback_hits::total                 9356                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35654                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35654                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35654                       # number of overall hits
system.l20.overall_hits::total                  35654                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13844                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13858                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13844                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13858                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13844                       # number of overall misses
system.l20.overall_misses::total                13858                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4049389                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3990541230                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3994590619                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4049389                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3990541230                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3994590619                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4049389                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3990541230                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3994590619                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49498                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49512                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9356                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9356                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49498                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49512                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49498                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49512                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279688                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279892                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279688                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279892                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279688                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279892                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 288250.594481                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 288251.596118                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 288250.594481                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 288251.596118                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 288250.594481                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 288251.596118                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2212                       # number of writebacks
system.l20.writebacks::total                     2212                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13844                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13858                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13844                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13858                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13844                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13858                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3133052579                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3136233833                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3133052579                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3136233833                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3133052579                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3136233833                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279688                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279892                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279688                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279892                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279688                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279892                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 226311.223563                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 226312.154207                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 226311.223563                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 226312.154207                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 226311.223563                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 226312.154207                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4861                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          403591                       # Total number of references to valid blocks.
system.l21.sampled_refs                         15101                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.726111                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          301.478735                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.726827                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2258.013267                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7667.781171                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.029441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001243                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.220509                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.748807                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37292                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37292                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11184                       # number of Writeback hits
system.l21.Writeback_hits::total                11184                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37292                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37292                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37292                       # number of overall hits
system.l21.overall_hits::total                  37292                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4846                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4860                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4846                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4860                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4846                       # number of overall misses
system.l21.overall_misses::total                 4860                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3574279                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1433503516                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1437077795                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3574279                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1433503516                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1437077795                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3574279                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1433503516                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1437077795                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        42138                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              42152                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11184                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11184                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        42138                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               42152                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        42138                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              42152                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115003                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.115297                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115003                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.115297                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115003                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.115297                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 255305.642857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 295811.703673                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 295695.019547                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 255305.642857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 295811.703673                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 295695.019547                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 255305.642857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 295811.703673                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 295695.019547                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3486                       # number of writebacks
system.l21.writebacks::total                     3486                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4846                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4860                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4846                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4860                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4846                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4860                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2706441                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1133385989                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1136092430                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2706441                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1133385989                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1136092430                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2706441                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1133385989                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1136092430                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115003                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.115297                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115003                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.115297                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115003                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.115297                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193317.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 233880.724102                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 233763.874486                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 193317.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 233880.724102                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 233763.874486                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 193317.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 233880.724102                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 233763.874486                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         16263                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          787416                       # Total number of references to valid blocks.
system.l22.sampled_refs                         28551                       # Sample count of references to valid blocks.
system.l22.avg_refs                         27.579279                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           31.526721                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.881467                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6194.010206                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6056.581606                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002566                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000479                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.504070                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.492886                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        86344                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  86344                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           20357                       # number of Writeback hits
system.l22.Writeback_hits::total                20357                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        86344                       # number of demand (read+write) hits
system.l22.demand_hits::total                   86344                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        86344                       # number of overall hits
system.l22.overall_hits::total                  86344                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        16253                       # number of ReadReq misses
system.l22.ReadReq_misses::total                16263                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        16253                       # number of demand (read+write) misses
system.l22.demand_misses::total                 16263                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        16253                       # number of overall misses
system.l22.overall_misses::total                16263                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2968714                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4761141359                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4764110073                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2968714                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4761141359                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4764110073                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2968714                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4761141359                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4764110073                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data       102597                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total             102607                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        20357                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            20357                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data       102597                       # number of demand (read+write) accesses
system.l22.demand_accesses::total              102607                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data       102597                       # number of overall (read+write) accesses
system.l22.overall_accesses::total             102607                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158416                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158498                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158416                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158498                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158416                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158498                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 296871.400000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 292939.233311                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 292941.651171                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 296871.400000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 292939.233311                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 292941.651171                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 296871.400000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 292939.233311                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 292941.651171                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4327                       # number of writebacks
system.l22.writebacks::total                     4327                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        16253                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           16263                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        16253                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            16263                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        16253                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           16263                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2349572                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3754685574                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3757035146                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2349572                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3754685574                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3757035146                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2349572                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3754685574                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3757035146                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158416                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158498                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158416                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158498                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158416                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158498                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 234957.200000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 231014.924875                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 231017.348952                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 234957.200000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 231014.924875                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 231017.348952                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 234957.200000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 231014.924875                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 231017.348952                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.977892                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013441248                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873274.025878                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.977892                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022400                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866952                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13409134                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13409134                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13409134                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13409134                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13409134                       # number of overall hits
system.cpu0.icache.overall_hits::total       13409134                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5139305                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5139305                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13409151                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13409151                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13409151                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13409151                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13409151                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13409151                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49498                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245037213                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49754                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4924.975138                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.320343                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.679657                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825470                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174530                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19254443                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19254443                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23587935                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23587935                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23587935                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23587935                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184835                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184835                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184835                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184835                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184835                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184835                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29324075240                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29324075240                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29324075240                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29324075240                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29324075240                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29324075240                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19439278                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19439278                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23772770                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23772770                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23772770                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23772770                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009508                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009508                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007775                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007775                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007775                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007775                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 158650.013471                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 158650.013471                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 158650.013471                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 158650.013471                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 158650.013471                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 158650.013471                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9356                       # number of writebacks
system.cpu0.dcache.writebacks::total             9356                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135337                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135337                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135337                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135337                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135337                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135337                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49498                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49498                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49498                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49498                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49498                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49498                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6427779318                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6427779318                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6427779318                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6427779318                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6427779318                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6427779318                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 129859.374480                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 129859.374480                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 129859.374480                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129859.374480                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 129859.374480                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129859.374480                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997232                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097607829                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370643.259179                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997232                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12968145                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12968145                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12968145                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12968145                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12968145                       # number of overall hits
system.cpu1.icache.overall_hits::total       12968145                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4106480                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4106480                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4106480                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4106480                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4106480                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4106480                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12968160                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12968160                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12968160                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12968160                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12968160                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12968160                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 273765.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 273765.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 273765.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 273765.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 273765.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 273765.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3690479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3690479                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3690479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3690479                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3690479                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3690479                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 263605.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 263605.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 263605.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 263605.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 263605.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 263605.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 42138                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182354322                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42394                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4301.418172                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.655678                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.344322                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908811                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091189                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10110152                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10110152                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7651072                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7651072                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18328                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18328                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17761224                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17761224                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17761224                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17761224                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       127614                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       127614                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       127614                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        127614                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       127614                       # number of overall misses
system.cpu1.dcache.overall_misses::total       127614                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15252688621                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15252688621                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15252688621                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15252688621                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15252688621                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15252688621                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10237766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10237766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7651072                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7651072                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18328                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18328                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17888838                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17888838                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17888838                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17888838                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012465                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007134                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007134                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007134                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007134                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 119522.063575                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 119522.063575                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 119522.063575                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 119522.063575                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 119522.063575                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 119522.063575                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11184                       # number of writebacks
system.cpu1.dcache.writebacks::total            11184                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        85476                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        85476                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85476                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85476                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85476                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85476                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        42138                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        42138                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        42138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        42138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        42138                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        42138                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3899609287                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3899609287                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3899609287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3899609287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3899609287                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3899609287                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002356                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002356                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92543.767787                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92543.767787                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92543.767787                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92543.767787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92543.767787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92543.767787                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.996907                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1094906910                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1990739.836364                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.996907                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016021                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12736859                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12736859                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12736859                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12736859                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12736859                       # number of overall hits
system.cpu2.icache.overall_hits::total       12736859                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3689909                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3689909                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3689909                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3689909                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3689909                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3689909                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12736871                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12736871                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12736871                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12736871                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12736871                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12736871                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 307492.416667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 307492.416667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 307492.416667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 307492.416667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 307492.416667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 307492.416667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3051714                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3051714                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3051714                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3051714                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3051714                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3051714                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 305171.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 305171.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 305171.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 305171.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 305171.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 305171.400000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                102597                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205369360                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                102853                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1996.726979                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.456872                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.543128                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915847                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084153                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11580888                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11580888                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8139088                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8139088                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18044                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18044                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16834                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16834                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19719976                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19719976                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19719976                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19719976                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       426292                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       426292                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           50                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       426342                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        426342                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       426342                       # number of overall misses
system.cpu2.dcache.overall_misses::total       426342                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  46335353447                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  46335353447                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7964720                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7964720                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  46343318167                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  46343318167                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  46343318167                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  46343318167                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12007180                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12007180                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8139138                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8139138                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16834                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16834                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20146318                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20146318                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20146318                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20146318                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035503                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035503                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000006                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021162                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021162                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021162                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021162                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108693.931500                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108693.931500                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 159294.400000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 159294.400000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108699.865758                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108699.865758                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108699.865758                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108699.865758                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20357                       # number of writebacks
system.cpu2.dcache.writebacks::total            20357                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       323695                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       323695                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           50                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       323745                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       323745                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       323745                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       323745                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       102597                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       102597                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       102597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       102597                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       102597                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       102597                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  10629052814                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10629052814                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  10629052814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10629052814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  10629052814                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10629052814                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008545                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008545                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005093                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005093                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005093                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005093                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 103600.035225                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103600.035225                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 103600.035225                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103600.035225                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 103600.035225                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103600.035225                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
