library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Controller is
	port(clk,reset: in std_logic;
		  ostate: out std_logic_vector(4 downto 0));
end entity;

architecture str of Controller is
	begin	
		change_proc: process(y_next, reset) begin
			if reset = '1' then
				y_present <= init;
			else
				y_present <= y_next;
			end if;
		end process;

		
		state_proc: process(clk,reset)
		variable temp_IR_data : std_logic_vector(15 downto 0);
		begin
			if reset = '1' then
				y_next <= init;
			elsif rising_edge(clk) then
				case y_present is
					when init =>
						y_next <= s0;
					when s0 =>
						ostate <= "00000";
						case Mem_data_read(15 downto 12) is
							when "0000"|"0001"|"0010"|"0011"|"0100"|"0101"|"0110"|"1011" => y_next <= s1;
							when "1000"|"1001"|"1110" => y_next <= s7;
							when "1010" => 
								report "going to s10" ;
								y_next <= s10;
							when "1100"|"1101"|"1111" => y_next <= s17;
							when others => report "kahi nahi jaara";
						end case;
					when s1 =>
						ostate <= "00001";
						case IR_data_read(15 downto 12) is
							when "0000"|"0010"|"0011"|"0100"|"0101"|"0110" => y_next <= s2;
							when "0001" => y_next <= s5;
							when "1011" => y_next <= s15;
							when others => null;
						end case;
					when s2 =>
						ostate <= "00010";
						y_next <= s3;
					when s3 =>
						ostate <= "00011";
						y_next <= s0;
					when s10 =>
						ostate <= "01010";
						y_next <= s11;
					when s11 =>
						ostate <= "01011";
						y_next <= s12;
					when s12 =>
						ostate <= "01100";
						y_next <= s6;
					when s6 =>
						ostate <= "00110";
						y_next <= s0;
					when s15 =>
						ostate <= "01111";
						y_next <= s16;
					when s16 =>
						ostate <= "10000";
						y_next <= s0;
					when others => null;
				end case;
			end if;
		end process;
end architecture;
						
	
		
		
	
		