# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../wheatfox_zcu102.gen/sources_1/bd/mpsoc_preset/ipshared/ec67/hdl" --include "../../../../wheatfox_zcu102.gen/sources_1/bd/mpsoc_preset/ipshared/a317/hdl" --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../wheatfox_zcu102.ip_user_files/bd/mpsoc_preset/ip/mpsoc_preset_zynq_ultra_ps_e_0_0/sim/mpsoc_preset_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../../wheatfox_zcu102.ip_user_files/bd/mpsoc_preset/ip/mpsoc_preset_xbar_0/sim/mpsoc_preset_xbar_0.v" \
"../../../../wheatfox_zcu102.ip_user_files/bd/mpsoc_preset/ip/mpsoc_preset_auto_ds_0/sim/mpsoc_preset_auto_ds_0.v" \
"../../../../wheatfox_zcu102.ip_user_files/bd/mpsoc_preset/ip/mpsoc_preset_auto_pc_0/sim/mpsoc_preset_auto_pc_0.v" \
"../../../../wheatfox_zcu102.ip_user_files/bd/mpsoc_preset/ip/mpsoc_preset_auto_ds_1/sim/mpsoc_preset_auto_ds_1.v" \
"../../../../wheatfox_zcu102.ip_user_files/bd/mpsoc_preset/ip/mpsoc_preset_axi_bram_ctrl_0_bram_0/sim/mpsoc_preset_axi_bram_ctrl_0_bram_0.v" \
"../../../../wheatfox_zcu102.ip_user_files/bd/mpsoc_preset/sim/mpsoc_preset.v" \
"../../../../wheatfox_zcu102.srcs/sources_1/imports/hdl/mpsoc_preset_wrapper.v" \
"../../../../wheatfox_zcu102.srcs/sim_1/imports/mpsoc_preset/mpsoc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
