$date
  Tue Apr 26 21:49:35 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module reg16bits $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # wr_en $end
$var reg 16 $ data_in[15:0] $end
$var reg 16 % data_out[15:0] $end
$var reg 16 & reg[15:0] $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
bUUUUUUUUUUUUUUUU $
bUUUUUUUUUUUUUUUU %
bUUUUUUUUUUUUUUUU &
