
*** Running vivado
    with args -log ALU_System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_System.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ALU_System.tcl -notrace
Command: synth_design -top ALU_System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 282.637 ; gain = 72.633
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_System' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:21]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:5' bound to instance 'alu_inst' of component 'ALU' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:59]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:17]
INFO: [Synth 8-226] default block is never used [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:17]
INFO: [Synth 8-3491] module 'SevenSegmentDisplay' declared at 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/SSD.vhd:6' bound to instance 'ssd_inst' of component 'SevenSegmentDisplay' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:71]
INFO: [Synth 8-638] synthesizing module 'SevenSegmentDisplay' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/SSD.vhd:16]
INFO: [Synth 8-226] default block is never used [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/SSD.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'SevenSegmentDisplay' (2#1) [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/SSD.vhd:16]
INFO: [Synth 8-226] default block is never used [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'ALU_System' (3#1) [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/Calculator.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 321.055 ; gain = 111.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 321.055 ; gain = 111.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'done'. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'done'. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 613.184 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 613.184 ; gain = 403.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 613.184 ; gain = 403.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 613.184 ; gain = 403.180
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:59]
INFO: [Synth 8-5545] ROM "LED_BCD1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LED_BCD4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LED_BCD4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LED_BCD4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:32]
WARNING: [Synth 8-327] inferring latch for variable 'underflow_reg' [D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.srcs/sources_1/new/ALU8Bits.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 613.184 ; gain = 403.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU_System 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module SevenSegmentDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "LED_BCD4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LED_BCD4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LED_BCD4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "LED_BCD1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 613.184 ; gain = 403.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 613.184 ; gain = 403.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 613.184 ; gain = 403.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 660.754 ; gain = 450.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 660.754 ; gain = 450.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 660.754 ; gain = 450.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 660.754 ; gain = 450.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 660.754 ; gain = 450.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 660.754 ; gain = 450.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 660.754 ; gain = 450.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   354|
|3     |LUT1   |   123|
|4     |LUT2   |   405|
|5     |LUT3   |   497|
|6     |LUT4   |   342|
|7     |LUT5   |   268|
|8     |LUT6   |   482|
|9     |MUXF7  |     4|
|10    |FDCE   |   113|
|11    |LD     |     2|
|12    |IBUF   |    15|
|13    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------------------+------+
|      |Instance   |Module              |Cells |
+------+-----------+--------------------+------+
|1     |top        |                    |  2628|
|2     |  alu_inst |ALU                 |   222|
|3     |  ssd_inst |SevenSegmentDisplay |   579|
+------+-----------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 660.754 ; gain = 450.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 660.754 ; gain = 158.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 660.754 ; gain = 450.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 371 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 660.754 ; gain = 450.750
INFO: [Common 17-1381] The checkpoint 'D:/Facultate/Year1/Sem2/Digital System Design/project/Calculator/Calculator.runs/synth_2/ALU_System.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 660.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 06 11:45:52 2024...
