{"Source Block": ["zipcpu/rtl/core/dcache.v@90:100@HdlIdDef", "\t\t\tLGNLINES=5, // Log of the number of separate cache lines\n\t\t\tNAUX=5;\t// # of aux d-wires to keep aligned w/memops\n\tparameter [0:0]\tOPT_LOCAL_BUS=1'b1;\n\tparameter [0:0]\tOPT_LOCK=1'b1;\n\tlocalparam \tSDRAM_BIT = 26;\n\tlocalparam\tFLASH_BIT = 22;\n\tlocalparam\tBLKRAM_BIT= 15;\n\tlocalparam\tAW = ADDRESS_WIDTH; // Just for ease of notation below\n\tlocalparam\tCS = LGCACHELEN; // Number of bits in a cache address\n\tlocalparam\tLS = CS-LGNLINES; // Bits to spec position w/in cline\n\tlocalparam\tLGAUX = 3; // log_2 of the maximum number of piped data\n"], "Clone Blocks": [["zipcpu/rtl/core/dcache.v@92:102", "\tparameter [0:0]\tOPT_LOCAL_BUS=1'b1;\n\tparameter [0:0]\tOPT_LOCK=1'b1;\n\tlocalparam \tSDRAM_BIT = 26;\n\tlocalparam\tFLASH_BIT = 22;\n\tlocalparam\tBLKRAM_BIT= 15;\n\tlocalparam\tAW = ADDRESS_WIDTH; // Just for ease of notation below\n\tlocalparam\tCS = LGCACHELEN; // Number of bits in a cache address\n\tlocalparam\tLS = CS-LGNLINES; // Bits to spec position w/in cline\n\tlocalparam\tLGAUX = 3; // log_2 of the maximum number of piped data\n\tlocalparam\tDW = 32; // Bus data width\n\tinput\t\t\ti_clk, i_reset;\n"], ["zipcpu/rtl/core/dcache.v@89:99", "\t\t\tADDRESS_WIDTH=30,\n\t\t\tLGNLINES=5, // Log of the number of separate cache lines\n\t\t\tNAUX=5;\t// # of aux d-wires to keep aligned w/memops\n\tparameter [0:0]\tOPT_LOCAL_BUS=1'b1;\n\tparameter [0:0]\tOPT_LOCK=1'b1;\n\tlocalparam \tSDRAM_BIT = 26;\n\tlocalparam\tFLASH_BIT = 22;\n\tlocalparam\tBLKRAM_BIT= 15;\n\tlocalparam\tAW = ADDRESS_WIDTH; // Just for ease of notation below\n\tlocalparam\tCS = LGCACHELEN; // Number of bits in a cache address\n\tlocalparam\tLS = CS-LGNLINES; // Bits to spec position w/in cline\n"], ["zipcpu/rtl/core/dcache.v@91:101", "\t\t\tNAUX=5;\t// # of aux d-wires to keep aligned w/memops\n\tparameter [0:0]\tOPT_LOCAL_BUS=1'b1;\n\tparameter [0:0]\tOPT_LOCK=1'b1;\n\tlocalparam \tSDRAM_BIT = 26;\n\tlocalparam\tFLASH_BIT = 22;\n\tlocalparam\tBLKRAM_BIT= 15;\n\tlocalparam\tAW = ADDRESS_WIDTH; // Just for ease of notation below\n\tlocalparam\tCS = LGCACHELEN; // Number of bits in a cache address\n\tlocalparam\tLS = CS-LGNLINES; // Bits to spec position w/in cline\n\tlocalparam\tLGAUX = 3; // log_2 of the maximum number of piped data\n\tlocalparam\tDW = 32; // Bus data width\n"], ["zipcpu/rtl/core/dcache.v@93:103", "\tparameter [0:0]\tOPT_LOCK=1'b1;\n\tlocalparam \tSDRAM_BIT = 26;\n\tlocalparam\tFLASH_BIT = 22;\n\tlocalparam\tBLKRAM_BIT= 15;\n\tlocalparam\tAW = ADDRESS_WIDTH; // Just for ease of notation below\n\tlocalparam\tCS = LGCACHELEN; // Number of bits in a cache address\n\tlocalparam\tLS = CS-LGNLINES; // Bits to spec position w/in cline\n\tlocalparam\tLGAUX = 3; // log_2 of the maximum number of piped data\n\tlocalparam\tDW = 32; // Bus data width\n\tinput\t\t\ti_clk, i_reset;\n\t// Interface from the CPU\n"]], "Diff Content": {"Delete": [[95, "\tlocalparam\tFLASH_BIT = 22;\n"]], "Add": []}}