// Copyright (C) 1991-2014 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition"

// DATE "07/12/2020 12:17:53"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module brainfuck_main (
	clk,
	rst,
	led,
	uart_out,
	Segments,
	Cathodes);
input 	clk;
input 	rst;
output 	[3:0] led;
output 	uart_out;
output 	[6:0] Segments;
output 	[3:0] Cathodes;

// Design Ports Information
// led[0]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// led[1]	=>  Location: PIN_85,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// led[2]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// led[3]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// uart_out	=>  Location: PIN_11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Segments[0]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Segments[1]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Segments[2]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Segments[3]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Segments[4]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Segments[5]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Segments[6]	=>  Location: PIN_124,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Cathodes[0]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Cathodes[1]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Cathodes[2]	=>  Location: PIN_136,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// Cathodes[3]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// clk	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// rst	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("brainfuck_cpu_v.sdo");
// synopsys translate_on

wire \led[0]~output_o ;
wire \led[1]~output_o ;
wire \led[2]~output_o ;
wire \led[3]~output_o ;
wire \uart_out~output_o ;
wire \Segments[0]~output_o ;
wire \Segments[1]~output_o ;
wire \Segments[2]~output_o ;
wire \Segments[3]~output_o ;
wire \Segments[4]~output_o ;
wire \Segments[5]~output_o ;
wire \Segments[6]~output_o ;
wire \Cathodes[0]~output_o ;
wire \Cathodes[1]~output_o ;
wire \Cathodes[2]~output_o ;
wire \Cathodes[3]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \clk_counter[0]~32_combout ;
wire \clk_counter~44_combout ;
wire \clk_counter[4]~41 ;
wire \clk_counter[5]~42_combout ;
wire \clk_counter[5]~43 ;
wire \clk_counter[6]~46_combout ;
wire \clk_counter[6]~47 ;
wire \clk_counter[7]~48_combout ;
wire \clk_counter[7]~49 ;
wire \clk_counter[8]~50_combout ;
wire \clk_counter[8]~51 ;
wire \clk_counter[9]~52_combout ;
wire \clk_counter[9]~53 ;
wire \clk_counter[10]~54_combout ;
wire \clk_counter[10]~55 ;
wire \clk_counter[11]~56_combout ;
wire \clk_counter[11]~57 ;
wire \clk_counter[12]~58_combout ;
wire \clk_counter[12]~59 ;
wire \clk_counter[13]~60_combout ;
wire \clk_counter[13]~61 ;
wire \clk_counter[14]~62_combout ;
wire \clk_counter[14]~63 ;
wire \clk_counter[15]~64_combout ;
wire \clk_counter[15]~65 ;
wire \clk_counter[16]~66_combout ;
wire \clk_counter[16]~67 ;
wire \clk_counter[17]~68_combout ;
wire \clk_counter[17]~69 ;
wire \clk_counter[18]~70_combout ;
wire \clk_counter[18]~71 ;
wire \clk_counter[19]~72_combout ;
wire \clk_counter[19]~73 ;
wire \clk_counter[20]~74_combout ;
wire \clk_counter[20]~75 ;
wire \clk_counter[21]~76_combout ;
wire \clk_counter[21]~77 ;
wire \clk_counter[22]~78_combout ;
wire \clk_counter[22]~79 ;
wire \clk_counter[23]~80_combout ;
wire \clk_counter[23]~81 ;
wire \clk_counter[24]~82_combout ;
wire \Equal0~5_combout ;
wire \clk_counter[24]~83 ;
wire \clk_counter[25]~84_combout ;
wire \clk_counter[25]~85 ;
wire \clk_counter[26]~86_combout ;
wire \clk_counter[26]~87 ;
wire \clk_counter[27]~88_combout ;
wire \clk_counter[27]~89 ;
wire \clk_counter[28]~90_combout ;
wire \clk_counter[28]~91 ;
wire \clk_counter[29]~92_combout ;
wire \clk_counter[29]~93 ;
wire \clk_counter[30]~94_combout ;
wire \clk_counter[30]~95 ;
wire \clk_counter[31]~96_combout ;
wire \Equal0~7_combout ;
wire \Equal0~6_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \Equal0~8_combout ;
wire \clk_counter~45_combout ;
wire \clk_counter[0]~33 ;
wire \clk_counter[1]~34_combout ;
wire \clk_counter[1]~35 ;
wire \clk_counter[2]~36_combout ;
wire \clk_counter[2]~37 ;
wire \clk_counter[3]~38_combout ;
wire \clk_counter[3]~39 ;
wire \clk_counter[4]~40_combout ;
wire \Equal0~9_combout ;
wire \Equal0~10_combout ;
wire \clk_slow_reg~0_combout ;
wire \clk_slow_reg~feeder_combout ;
wire \clk_slow_reg~q ;
wire \clk_slow_reg~clkctrl_outclk ;
wire \BRAINFUCK_INST|Add4~2_combout ;
wire \BRAINFUCK_INST|cpu_state.00000000~feeder_combout ;
wire \BRAINFUCK_INST|cpu_state.00000000~q ;
wire \~GND~combout ;
wire \BRAINFUCK_INST|Add4~3 ;
wire \BRAINFUCK_INST|Add4~8 ;
wire \BRAINFUCK_INST|Add4~10_combout ;
wire \BRAINFUCK_INST|Add4~12_combout ;
wire \BRAINFUCK_INST|Selector108~1_combout ;
wire \BRAINFUCK_INST|cpu_state.WAIT~q ;
wire \BRAINFUCK_INST|Add4~11 ;
wire \BRAINFUCK_INST|Add4~13_combout ;
wire \BRAINFUCK_INST|Add4~15_combout ;
wire \BRAINFUCK_INST|Add4~14 ;
wire \BRAINFUCK_INST|Add4~16_combout ;
wire \BRAINFUCK_INST|Add4~18_combout ;
wire \BRAINFUCK_INST|Add4~17 ;
wire \BRAINFUCK_INST|Add4~19_combout ;
wire \BRAINFUCK_INST|Add4~21_combout ;
wire \BRAINFUCK_INST|Add4~20 ;
wire \BRAINFUCK_INST|Add4~22_combout ;
wire \BRAINFUCK_INST|Add4~24_combout ;
wire \BRAINFUCK_INST|Add4~23 ;
wire \BRAINFUCK_INST|Add4~25_combout ;
wire \BRAINFUCK_INST|Add4~27_combout ;
wire \BRAINFUCK_INST|Add4~26 ;
wire \BRAINFUCK_INST|Add4~28_combout ;
wire \BRAINFUCK_INST|Add4~30_combout ;
wire \BRAINFUCK_INST|Add4~29 ;
wire \BRAINFUCK_INST|Add4~31_combout ;
wire \BRAINFUCK_INST|Add4~33_combout ;
wire \BRAINFUCK_INST|LessThan0~1_combout ;
wire \BRAINFUCK_INST|LessThan0~0_combout ;
wire \BRAINFUCK_INST|LessThan0~2_combout ;
wire \BRAINFUCK_INST|Selector106~0_combout ;
wire \BRAINFUCK_INST|cpu_state.WAIT1~q ;
wire \BRAINFUCK_INST|cpu_state.WAIT2~q ;
wire \BRAINFUCK_INST|Selector93~0_combout ;
wire \BRAINFUCK_INST|prog_address_sig_reg[3]~feeder_combout ;
wire \BRAINFUCK_INST|wren_sig_reg~0_combout ;
wire \BRAINFUCK_INST|cpu_state.HALT~0_combout ;
wire \BRAINFUCK_INST|cpu_state.HALT~q ;
wire \BRAINFUCK_INST|Selector93~1_combout ;
wire \BRAINFUCK_INST|Selector93~2_combout ;
wire \BRAINFUCK_INST|wren_sig_reg~q ;
wire \BRAINFUCK_INST|rden_sig_reg~0_combout ;
wire \BRAINFUCK_INST|rden_sig_reg~q ;
wire \BRAINFUCK_INST|Add0~0_combout ;
wire \BRAINFUCK_INST|Add0~2_combout ;
wire \BRAINFUCK_INST|Add3~5_combout ;
wire \BRAINFUCK_INST|Add0~1 ;
wire \BRAINFUCK_INST|Add0~8_combout ;
wire \BRAINFUCK_INST|Add0~10_combout ;
wire \BRAINFUCK_INST|Add0~9 ;
wire \BRAINFUCK_INST|Add0~11_combout ;
wire \BRAINFUCK_INST|Add0~13_combout ;
wire \BRAINFUCK_INST|Add0~12 ;
wire \BRAINFUCK_INST|Add0~14_combout ;
wire \BRAINFUCK_INST|Add0~16_combout ;
wire \BRAINFUCK_INST|Add0~15 ;
wire \BRAINFUCK_INST|Add0~17_combout ;
wire \BRAINFUCK_INST|Add0~19_combout ;
wire \BRAINFUCK_INST|Add0~18 ;
wire \BRAINFUCK_INST|Add0~20_combout ;
wire \BRAINFUCK_INST|Add0~22_combout ;
wire \BRAINFUCK_INST|Add0~21 ;
wire \BRAINFUCK_INST|Add0~23_combout ;
wire \BRAINFUCK_INST|Add0~25_combout ;
wire \BRAINFUCK_INST|Add0~24 ;
wire \BRAINFUCK_INST|Add0~26_combout ;
wire \BRAINFUCK_INST|Add0~28_combout ;
wire \BRAINFUCK_INST|Add0~27 ;
wire \BRAINFUCK_INST|Add0~29_combout ;
wire \BRAINFUCK_INST|Add0~31_combout ;
wire \BRAINFUCK_INST|Add0~30 ;
wire \BRAINFUCK_INST|Add0~32_combout ;
wire \BRAINFUCK_INST|Add0~34_combout ;
wire \BRAINFUCK_INST|Add0~3_combout ;
wire \BRAINFUCK_INST|Add0~4_combout ;
wire \BRAINFUCK_INST|Add0~5_combout ;
wire \BRAINFUCK_INST|Add0~6_combout ;
wire \BRAINFUCK_INST|Add4~5_combout ;
wire \BRAINFUCK_INST|Add0~7_combout ;
wire \BRAINFUCK_INST|Add3~3 ;
wire \BRAINFUCK_INST|Add3~8 ;
wire \BRAINFUCK_INST|Add3~11 ;
wire \BRAINFUCK_INST|Add3~14 ;
wire \BRAINFUCK_INST|Add3~16_combout ;
wire \BRAINFUCK_INST|Add3~18_combout ;
wire \BRAINFUCK_INST|Add3~6_combout ;
wire \BRAINFUCK_INST|Add3~28_combout ;
wire \BRAINFUCK_INST|Add3~17 ;
wire \BRAINFUCK_INST|Add3~20 ;
wire \BRAINFUCK_INST|Add3~23 ;
wire \BRAINFUCK_INST|Add3~25_combout ;
wire \BRAINFUCK_INST|Add3~27_combout ;
wire \BRAINFUCK_INST|Add3~22_combout ;
wire \BRAINFUCK_INST|Add3~24_combout ;
wire \BRAINFUCK_INST|Add3~19_combout ;
wire \BRAINFUCK_INST|Add3~21_combout ;
wire \BRAINFUCK_INST|Add3~13_combout ;
wire \BRAINFUCK_INST|Add3~15_combout ;
wire \BRAINFUCK_INST|Add3~10_combout ;
wire \BRAINFUCK_INST|Add3~12_combout ;
wire \BRAINFUCK_INST|Add3~7_combout ;
wire \BRAINFUCK_INST|Add3~9_combout ;
wire \BRAINFUCK_INST|Add3~2_combout ;
wire \BRAINFUCK_INST|Add3~4_combout ;
wire \BRAINFUCK_INST|Equal1~1_combout ;
wire \BRAINFUCK_INST|Equal1~0_combout ;
wire \BRAINFUCK_INST|Equal1~2_combout ;
wire \BRAINFUCK_INST|Selector63~1_combout ;
wire \BRAINFUCK_INST|Selector112~1_combout ;
wire \BRAINFUCK_INST|Selector112~0_combout ;
wire \BRAINFUCK_INST|Selector63~2_combout ;
wire \BRAINFUCK_INST|Selector111~1_combout ;
wire \BRAINFUCK_INST|Selector112~2_combout ;
wire \BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET~q ;
wire \BRAINFUCK_INST|Equal3~0_combout ;
wire \BRAINFUCK_INST|Selector53~1_combout ;
wire \BRAINFUCK_INST|Selector66~2_combout ;
wire \BRAINFUCK_INST|Add6~20_combout ;
wire \BRAINFUCK_INST|Selector66~0_combout ;
wire \BRAINFUCK_INST|Selector66~1_combout ;
wire \BRAINFUCK_INST|Add7~0_combout ;
wire \BRAINFUCK_INST|Add6~42_combout ;
wire \BRAINFUCK_INST|Add6~21 ;
wire \BRAINFUCK_INST|Add6~22_combout ;
wire \BRAINFUCK_INST|Add7~1 ;
wire \BRAINFUCK_INST|Add7~2_combout ;
wire \BRAINFUCK_INST|Add6~41_combout ;
wire \BRAINFUCK_INST|Add6~23 ;
wire \BRAINFUCK_INST|Add6~24_combout ;
wire \BRAINFUCK_INST|Add7~3 ;
wire \BRAINFUCK_INST|Add7~4_combout ;
wire \BRAINFUCK_INST|Add6~40_combout ;
wire \BRAINFUCK_INST|Add6~25 ;
wire \BRAINFUCK_INST|Add6~26_combout ;
wire \BRAINFUCK_INST|Add7~5 ;
wire \BRAINFUCK_INST|Add7~6_combout ;
wire \BRAINFUCK_INST|Add6~43_combout ;
wire \BRAINFUCK_INST|Add6~27 ;
wire \BRAINFUCK_INST|Add6~28_combout ;
wire \BRAINFUCK_INST|Add7~7 ;
wire \BRAINFUCK_INST|Add7~8_combout ;
wire \BRAINFUCK_INST|Add6~44_combout ;
wire \BRAINFUCK_INST|Add6~29 ;
wire \BRAINFUCK_INST|Add6~30_combout ;
wire \BRAINFUCK_INST|Add7~9 ;
wire \BRAINFUCK_INST|Add7~10_combout ;
wire \BRAINFUCK_INST|Add6~45_combout ;
wire \BRAINFUCK_INST|Add6~31 ;
wire \BRAINFUCK_INST|Add6~32_combout ;
wire \BRAINFUCK_INST|Add7~11 ;
wire \BRAINFUCK_INST|Add7~12_combout ;
wire \BRAINFUCK_INST|Add6~46_combout ;
wire \BRAINFUCK_INST|Add6~33 ;
wire \BRAINFUCK_INST|Add6~34_combout ;
wire \BRAINFUCK_INST|Add7~13 ;
wire \BRAINFUCK_INST|Add7~14_combout ;
wire \BRAINFUCK_INST|Add6~47_combout ;
wire \BRAINFUCK_INST|Add6~35 ;
wire \BRAINFUCK_INST|Add6~36_combout ;
wire \BRAINFUCK_INST|Add7~15 ;
wire \BRAINFUCK_INST|Add7~16_combout ;
wire \BRAINFUCK_INST|Add6~48_combout ;
wire \BRAINFUCK_INST|Add7~17 ;
wire \BRAINFUCK_INST|Add7~18_combout ;
wire \BRAINFUCK_INST|Add6~37 ;
wire \BRAINFUCK_INST|Add6~38_combout ;
wire \BRAINFUCK_INST|Add6~49_combout ;
wire \BRAINFUCK_INST|Equal2~0_combout ;
wire \BRAINFUCK_INST|Equal2~1_combout ;
wire \BRAINFUCK_INST|Equal2~2_combout ;
wire \BRAINFUCK_INST|Selector63~0_combout ;
wire \BRAINFUCK_INST|Selector110~1_combout ;
wire \BRAINFUCK_INST|Selector110~0_combout ;
wire \BRAINFUCK_INST|Selector110~2_combout ;
wire \BRAINFUCK_INST|Selector110~3_combout ;
wire \BRAINFUCK_INST|bracket_flag.0000~q ;
wire \BRAINFUCK_INST|Selector123~0_combout ;
wire \BRAINFUCK_INST|Selector123~1_combout ;
wire \BRAINFUCK_INST|flag_output_begin_reg~q ;
wire \flag_output_edge_detect~feeder_combout ;
wire \flag_output_edge_detect~q ;
wire \UART_TX_INST|r_Clock_Count[0]~16_combout ;
wire \UART_TX_INST|r_SM_Main~9_combout ;
wire \UART_TX_INST|r_SM_Main.s_CLEANUP~q ;
wire \r_Tx_DV_reg~0_combout ;
wire \r_Tx_DV_reg~q ;
wire \UART_TX_INST|Selector22~0_combout ;
wire \UART_TX_INST|r_SM_Main.000~q ;
wire \UART_TX_INST|r_Clock_Count[13]~46_combout ;
wire \UART_TX_INST|r_Clock_Count[0]~17 ;
wire \UART_TX_INST|r_Clock_Count[1]~18_combout ;
wire \UART_TX_INST|r_Clock_Count[1]~19 ;
wire \UART_TX_INST|r_Clock_Count[2]~20_combout ;
wire \UART_TX_INST|r_Clock_Count[2]~21 ;
wire \UART_TX_INST|r_Clock_Count[3]~22_combout ;
wire \UART_TX_INST|r_Clock_Count[3]~23 ;
wire \UART_TX_INST|r_Clock_Count[4]~24_combout ;
wire \UART_TX_INST|r_Clock_Count[4]~25 ;
wire \UART_TX_INST|r_Clock_Count[5]~26_combout ;
wire \UART_TX_INST|r_Clock_Count[5]~27 ;
wire \UART_TX_INST|r_Clock_Count[6]~28_combout ;
wire \UART_TX_INST|r_Clock_Count[6]~29 ;
wire \UART_TX_INST|r_Clock_Count[7]~30_combout ;
wire \UART_TX_INST|r_Clock_Count[7]~31 ;
wire \UART_TX_INST|r_Clock_Count[8]~32_combout ;
wire \UART_TX_INST|r_Clock_Count[8]~33 ;
wire \UART_TX_INST|r_Clock_Count[9]~34_combout ;
wire \UART_TX_INST|LessThan1~0_combout ;
wire \UART_TX_INST|r_Clock_Count[9]~35 ;
wire \UART_TX_INST|r_Clock_Count[10]~36_combout ;
wire \UART_TX_INST|r_Clock_Count[10]~37 ;
wire \UART_TX_INST|r_Clock_Count[11]~38_combout ;
wire \UART_TX_INST|r_Clock_Count[11]~39 ;
wire \UART_TX_INST|r_Clock_Count[12]~40_combout ;
wire \UART_TX_INST|r_Clock_Count[12]~41 ;
wire \UART_TX_INST|r_Clock_Count[13]~42_combout ;
wire \UART_TX_INST|r_Clock_Count[13]~43 ;
wire \UART_TX_INST|r_Clock_Count[14]~44_combout ;
wire \UART_TX_INST|LessThan1~1_combout ;
wire \UART_TX_INST|r_Clock_Count[14]~45 ;
wire \UART_TX_INST|r_Clock_Count[15]~47_combout ;
wire \UART_TX_INST|LessThan1~2_combout ;
wire \UART_TX_INST|LessThan1~3_combout ;
wire \UART_TX_INST|LessThan1~4_combout ;
wire \UART_TX_INST|Selector23~1_combout ;
wire \UART_TX_INST|r_SM_Main.s_TX_START_BIT~q ;
wire \UART_TX_INST|Selector20~0_combout ;
wire \UART_TX_INST|Selector18~0_combout ;
wire \UART_TX_INST|Selector19~0_combout ;
wire \UART_TX_INST|Selector18~1_combout ;
wire \UART_TX_INST|Selector18~2_combout ;
wire \UART_TX_INST|Selector24~0_combout ;
wire \UART_TX_INST|Selector24~1_combout ;
wire \UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q ;
wire \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~0_combout ;
wire \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~1_combout ;
wire \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~q ;
wire \UART_TX_INST|Selector1~0_combout ;
wire \UART_TX_INST|Selector1~1_combout ;
wire \UART_TX_INST|r_Tx_Done~q ;
wire \flag_output_active_reg~0_combout ;
wire \flag_output_active_reg~q ;
wire \BRAINFUCK_INST|Selector105~0_combout ;
wire \BRAINFUCK_INST|Selector105~1_combout ;
wire \BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ;
wire \BRAINFUCK_INST|Add4~6_combout ;
wire \BRAINFUCK_INST|Add4~34_combout ;
wire \BRAINFUCK_INST|prog_address_sig_reg[2]~feeder_combout ;
wire \BRAINFUCK_INST|Selector111~0_combout ;
wire \BRAINFUCK_INST|Selector111~2_combout ;
wire \BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET~q ;
wire \BRAINFUCK_INST|Selector53~2_combout ;
wire \BRAINFUCK_INST|Selector53~3_combout ;
wire \BRAINFUCK_INST|Add4~7_combout ;
wire \BRAINFUCK_INST|Add4~9_combout ;
wire \BRAINFUCK_INST|Selector53~0_combout ;
wire \BRAINFUCK_INST|Selector108~0_combout ;
wire \BRAINFUCK_INST|Add4~4_combout ;
wire \led_reg[0]~0_combout ;
wire \led_reg[1]~1_combout ;
wire \led_reg[2]~2_combout ;
wire \led_reg[3]~3_combout ;
wire \UART_TX_INST|Selector0~1_combout ;
wire \r_Tx_Byte_reg[6]~feeder_combout ;
wire \always2~0_combout ;
wire \UART_TX_INST|r_Tx_Data[6]~feeder_combout ;
wire \UART_TX_INST|Selector23~0_combout ;
wire \r_Tx_Byte_reg[7]~feeder_combout ;
wire \r_Tx_Byte_reg[5]~feeder_combout ;
wire \UART_TX_INST|r_Tx_Data[5]~feeder_combout ;
wire \r_Tx_Byte_reg[4]~feeder_combout ;
wire \UART_TX_INST|Mux0~0_combout ;
wire \UART_TX_INST|Mux0~1_combout ;
wire \r_Tx_Byte_reg[2]~feeder_combout ;
wire \UART_TX_INST|r_Tx_Data[2]~feeder_combout ;
wire \r_Tx_Byte_reg[3]~feeder_combout ;
wire \r_Tx_Byte_reg[1]~feeder_combout ;
wire \UART_TX_INST|r_Tx_Data[1]~feeder_combout ;
wire \r_Tx_Byte_reg[0]~feeder_combout ;
wire \UART_TX_INST|Mux0~2_combout ;
wire \UART_TX_INST|Mux0~3_combout ;
wire \UART_TX_INST|Selector0~0_combout ;
wire \UART_TX_INST|Selector0~2_combout ;
wire \UART_TX_INST|o_Tx_Serial~q ;
wire \Binary_Num_reg_4[1]~feeder_combout ;
wire \SEVEN_SEG_INST|i_Binary_Num_reg_4[1]~feeder_combout ;
wire \Binary_Num_reg_2[1]~feeder_combout ;
wire \SEVEN_SEG_INST|i_Binary_Num_reg_2[1]~feeder_combout ;
wire \SEVEN_SEG_INST|refresh_counter[0]~42_combout ;
wire \SEVEN_SEG_INST|refresh_counter[1]~14_combout ;
wire \SEVEN_SEG_INST|refresh_counter[1]~15 ;
wire \SEVEN_SEG_INST|refresh_counter[2]~16_combout ;
wire \SEVEN_SEG_INST|refresh_counter[2]~17 ;
wire \SEVEN_SEG_INST|refresh_counter[3]~18_combout ;
wire \SEVEN_SEG_INST|refresh_counter[3]~19 ;
wire \SEVEN_SEG_INST|refresh_counter[4]~20_combout ;
wire \SEVEN_SEG_INST|refresh_counter[4]~21 ;
wire \SEVEN_SEG_INST|refresh_counter[5]~22_combout ;
wire \SEVEN_SEG_INST|refresh_counter[5]~23 ;
wire \SEVEN_SEG_INST|refresh_counter[6]~24_combout ;
wire \SEVEN_SEG_INST|refresh_counter[6]~25 ;
wire \SEVEN_SEG_INST|refresh_counter[7]~26_combout ;
wire \SEVEN_SEG_INST|refresh_counter[7]~27 ;
wire \SEVEN_SEG_INST|refresh_counter[8]~28_combout ;
wire \SEVEN_SEG_INST|refresh_counter[8]~29 ;
wire \SEVEN_SEG_INST|refresh_counter[9]~30_combout ;
wire \SEVEN_SEG_INST|refresh_counter[9]~31 ;
wire \SEVEN_SEG_INST|refresh_counter[10]~32_combout ;
wire \SEVEN_SEG_INST|refresh_counter[10]~33 ;
wire \SEVEN_SEG_INST|refresh_counter[11]~34_combout ;
wire \SEVEN_SEG_INST|refresh_counter[11]~35 ;
wire \SEVEN_SEG_INST|refresh_counter[12]~36_combout ;
wire \SEVEN_SEG_INST|refresh_counter[12]~37 ;
wire \SEVEN_SEG_INST|refresh_counter[13]~38_combout ;
wire \SEVEN_SEG_INST|refresh_counter[13]~39 ;
wire \SEVEN_SEG_INST|refresh_counter[14]~40_combout ;
wire \Binary_Num_reg_3[1]~feeder_combout ;
wire \SEVEN_SEG_INST|i_Binary_Num_reg_3[1]~feeder_combout ;
wire \SEVEN_SEG_INST|Mux2~0_combout ;
wire \SEVEN_SEG_INST|Mux2~1_combout ;
wire \Binary_Num_reg_4[0]~feeder_combout ;
wire \SEVEN_SEG_INST|i_Binary_Num_reg_4[0]~feeder_combout ;
wire \Binary_Num_reg_3[0]~feeder_combout ;
wire \SEVEN_SEG_INST|i_Binary_Num_reg_3[0]~feeder_combout ;
wire \Binary_Num_reg_2[0]~feeder_combout ;
wire \SEVEN_SEG_INST|i_Binary_Num_reg_2[0]~feeder_combout ;
wire \Binary_Num_reg_1[0]~feeder_combout ;
wire \SEVEN_SEG_INST|Mux3~0_combout ;
wire \SEVEN_SEG_INST|Mux3~1_combout ;
wire \Binary_Num_reg_3[2]~feeder_combout ;
wire \SEVEN_SEG_INST|i_Binary_Num_reg_3[2]~feeder_combout ;
wire \Binary_Num_reg_4[2]~feeder_combout ;
wire \SEVEN_SEG_INST|i_Binary_Num_reg_4[2]~feeder_combout ;
wire \Binary_Num_reg_2[2]~feeder_combout ;
wire \SEVEN_SEG_INST|i_Binary_Num_reg_2[2]~feeder_combout ;
wire \Binary_Num_reg_1[2]~feeder_combout ;
wire \SEVEN_SEG_INST|Mux1~0_combout ;
wire \SEVEN_SEG_INST|Mux1~1_combout ;
wire \Binary_Num_reg_4[3]~feeder_combout ;
wire \SEVEN_SEG_INST|i_Binary_Num_reg_4[3]~feeder_combout ;
wire \Binary_Num_reg_2[3]~feeder_combout ;
wire \SEVEN_SEG_INST|i_Binary_Num_reg_2[3]~feeder_combout ;
wire \Binary_Num_reg_3[3]~feeder_combout ;
wire \SEVEN_SEG_INST|i_Binary_Num_reg_3[3]~feeder_combout ;
wire \Binary_Num_reg_1[3]~feeder_combout ;
wire \SEVEN_SEG_INST|Mux0~0_combout ;
wire \SEVEN_SEG_INST|Mux0~1_combout ;
wire \SEVEN_SEG_INST|WideOr6~0_combout ;
wire \SEVEN_SEG_INST|WideOr5~0_combout ;
wire \SEVEN_SEG_INST|WideOr4~0_combout ;
wire \SEVEN_SEG_INST|WideOr3~0_combout ;
wire \SEVEN_SEG_INST|WideOr2~0_combout ;
wire \SEVEN_SEG_INST|WideOr1~0_combout ;
wire \SEVEN_SEG_INST|WideOr0~0_combout ;
wire \SEVEN_SEG_INST|Decoder0~0_combout ;
wire \SEVEN_SEG_INST|Decoder0~1_combout ;
wire \SEVEN_SEG_INST|Decoder0~2_combout ;
wire \SEVEN_SEG_INST|Decoder0~3_combout ;
wire [3:0] Binary_Num_reg_2;
wire [3:0] Binary_Num_reg_4;
wire [3:0] \SEVEN_SEG_INST|o_Cathode ;
wire [9:0] \BRAINFUCK_INST|bracket_delta ;
wire [3:0] \PROG_RAM_INST|altsyncram_component|auto_generated|q_a ;
wire [9:0] \BRAINFUCK_INST|prog_address_sig_reg ;
wire [3:0] Binary_Num_reg_3;
wire [3:0] led_reg;
wire [7:0] \UART_TX_INST|r_Tx_Data ;
wire [7:0] \BRAINFUCK_INST|data_sig_reg ;
wire [7:0] \RAM_INST|altsyncram_component|auto_generated|q_a ;
wire [2:0] \UART_TX_INST|r_Bit_Index ;
wire [9:0] \BRAINFUCK_INST|address_sig_reg ;
wire [3:0] Binary_Num_reg_1;
wire [3:0] \SEVEN_SEG_INST|i_Binary_Num_reg_4 ;
wire [6:0] \SEVEN_SEG_INST|o_Segment ;
wire [9:0] \BRAINFUCK_INST|program_counter ;
wire [15:0] \UART_TX_INST|r_Clock_Count ;
wire [19:0] \SEVEN_SEG_INST|refresh_counter ;
wire [31:0] clk_counter;
wire [7:0] r_Tx_Byte_reg;
wire [3:0] \SEVEN_SEG_INST|i_Binary_Num_reg_3 ;
wire [3:0] \SEVEN_SEG_INST|i_Binary_Num_reg_2 ;
wire [3:0] \SEVEN_SEG_INST|i_Binary_Num_reg_1 ;
wire [3:0] \SEVEN_SEG_INST|LED_BCD ;

wire [8:0] \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [8:0] \RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] = \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] = \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] = \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3] = \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \RAM_INST|altsyncram_component|auto_generated|q_a [0] = \RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RAM_INST|altsyncram_component|auto_generated|q_a [1] = \RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RAM_INST|altsyncram_component|auto_generated|q_a [2] = \RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RAM_INST|altsyncram_component|auto_generated|q_a [3] = \RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RAM_INST|altsyncram_component|auto_generated|q_a [4] = \RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RAM_INST|altsyncram_component|auto_generated|q_a [5] = \RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RAM_INST|altsyncram_component|auto_generated|q_a [6] = \RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RAM_INST|altsyncram_component|auto_generated|q_a [7] = \RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \led[0]~output (
	.i(led_reg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \led[1]~output (
	.i(led_reg[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \led[2]~output (
	.i(led_reg[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \led[3]~output (
	.i(led_reg[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \uart_out~output (
	.i(\UART_TX_INST|o_Tx_Serial~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\uart_out~output_o ),
	.obar());
// synopsys translate_off
defparam \uart_out~output .bus_hold = "false";
defparam \uart_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \Segments[0]~output (
	.i(\SEVEN_SEG_INST|o_Segment [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Segments[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Segments[0]~output .bus_hold = "false";
defparam \Segments[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \Segments[1]~output (
	.i(\SEVEN_SEG_INST|o_Segment [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Segments[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Segments[1]~output .bus_hold = "false";
defparam \Segments[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \Segments[2]~output (
	.i(\SEVEN_SEG_INST|o_Segment [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Segments[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Segments[2]~output .bus_hold = "false";
defparam \Segments[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \Segments[3]~output (
	.i(\SEVEN_SEG_INST|o_Segment [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Segments[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Segments[3]~output .bus_hold = "false";
defparam \Segments[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \Segments[4]~output (
	.i(\SEVEN_SEG_INST|o_Segment [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Segments[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Segments[4]~output .bus_hold = "false";
defparam \Segments[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \Segments[5]~output (
	.i(\SEVEN_SEG_INST|o_Segment [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Segments[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Segments[5]~output .bus_hold = "false";
defparam \Segments[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \Segments[6]~output (
	.i(\SEVEN_SEG_INST|o_Segment [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Segments[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Segments[6]~output .bus_hold = "false";
defparam \Segments[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \Cathodes[0]~output (
	.i(\SEVEN_SEG_INST|o_Cathode [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cathodes[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cathodes[0]~output .bus_hold = "false";
defparam \Cathodes[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \Cathodes[1]~output (
	.i(\SEVEN_SEG_INST|o_Cathode [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cathodes[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cathodes[1]~output .bus_hold = "false";
defparam \Cathodes[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \Cathodes[2]~output (
	.i(\SEVEN_SEG_INST|o_Cathode [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cathodes[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cathodes[2]~output .bus_hold = "false";
defparam \Cathodes[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \Cathodes[3]~output (
	.i(\SEVEN_SEG_INST|o_Cathode [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Cathodes[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Cathodes[3]~output .bus_hold = "false";
defparam \Cathodes[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N0
cycloneive_lcell_comb \clk_counter[0]~32 (
// Equation(s):
// \clk_counter[0]~32_combout  = clk_counter[0] $ (VCC)
// \clk_counter[0]~33  = CARRY(clk_counter[0])

	.dataa(gnd),
	.datab(clk_counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk_counter[0]~32_combout ),
	.cout(\clk_counter[0]~33 ));
// synopsys translate_off
defparam \clk_counter[0]~32 .lut_mask = 16'h33CC;
defparam \clk_counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N10
cycloneive_lcell_comb \clk_counter~44 (
// Equation(s):
// \clk_counter~44_combout  = (clk_counter[3]) # ((clk_counter[2] & ((clk_counter[0]) # (clk_counter[1]))))

	.dataa(clk_counter[0]),
	.datab(clk_counter[3]),
	.datac(clk_counter[2]),
	.datad(clk_counter[1]),
	.cin(gnd),
	.combout(\clk_counter~44_combout ),
	.cout());
// synopsys translate_off
defparam \clk_counter~44 .lut_mask = 16'hFCEC;
defparam \clk_counter~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N8
cycloneive_lcell_comb \clk_counter[4]~40 (
// Equation(s):
// \clk_counter[4]~40_combout  = (clk_counter[4] & (\clk_counter[3]~39  $ (GND))) # (!clk_counter[4] & (!\clk_counter[3]~39  & VCC))
// \clk_counter[4]~41  = CARRY((clk_counter[4] & !\clk_counter[3]~39 ))

	.dataa(gnd),
	.datab(clk_counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[3]~39 ),
	.combout(\clk_counter[4]~40_combout ),
	.cout(\clk_counter[4]~41 ));
// synopsys translate_off
defparam \clk_counter[4]~40 .lut_mask = 16'hC30C;
defparam \clk_counter[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N10
cycloneive_lcell_comb \clk_counter[5]~42 (
// Equation(s):
// \clk_counter[5]~42_combout  = (clk_counter[5] & (!\clk_counter[4]~41 )) # (!clk_counter[5] & ((\clk_counter[4]~41 ) # (GND)))
// \clk_counter[5]~43  = CARRY((!\clk_counter[4]~41 ) # (!clk_counter[5]))

	.dataa(clk_counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[4]~41 ),
	.combout(\clk_counter[5]~42_combout ),
	.cout(\clk_counter[5]~43 ));
// synopsys translate_off
defparam \clk_counter[5]~42 .lut_mask = 16'h5A5F;
defparam \clk_counter[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N11
dffeas \clk_counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[5] .is_wysiwyg = "true";
defparam \clk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N12
cycloneive_lcell_comb \clk_counter[6]~46 (
// Equation(s):
// \clk_counter[6]~46_combout  = (clk_counter[6] & (\clk_counter[5]~43  $ (GND))) # (!clk_counter[6] & (!\clk_counter[5]~43  & VCC))
// \clk_counter[6]~47  = CARRY((clk_counter[6] & !\clk_counter[5]~43 ))

	.dataa(clk_counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[5]~43 ),
	.combout(\clk_counter[6]~46_combout ),
	.cout(\clk_counter[6]~47 ));
// synopsys translate_off
defparam \clk_counter[6]~46 .lut_mask = 16'hA50A;
defparam \clk_counter[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N13
dffeas \clk_counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[6]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[6] .is_wysiwyg = "true";
defparam \clk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N14
cycloneive_lcell_comb \clk_counter[7]~48 (
// Equation(s):
// \clk_counter[7]~48_combout  = (clk_counter[7] & (!\clk_counter[6]~47 )) # (!clk_counter[7] & ((\clk_counter[6]~47 ) # (GND)))
// \clk_counter[7]~49  = CARRY((!\clk_counter[6]~47 ) # (!clk_counter[7]))

	.dataa(gnd),
	.datab(clk_counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[6]~47 ),
	.combout(\clk_counter[7]~48_combout ),
	.cout(\clk_counter[7]~49 ));
// synopsys translate_off
defparam \clk_counter[7]~48 .lut_mask = 16'h3C3F;
defparam \clk_counter[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N15
dffeas \clk_counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[7]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[7] .is_wysiwyg = "true";
defparam \clk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N16
cycloneive_lcell_comb \clk_counter[8]~50 (
// Equation(s):
// \clk_counter[8]~50_combout  = (clk_counter[8] & (\clk_counter[7]~49  $ (GND))) # (!clk_counter[8] & (!\clk_counter[7]~49  & VCC))
// \clk_counter[8]~51  = CARRY((clk_counter[8] & !\clk_counter[7]~49 ))

	.dataa(gnd),
	.datab(clk_counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[7]~49 ),
	.combout(\clk_counter[8]~50_combout ),
	.cout(\clk_counter[8]~51 ));
// synopsys translate_off
defparam \clk_counter[8]~50 .lut_mask = 16'hC30C;
defparam \clk_counter[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N17
dffeas \clk_counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[8]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[8] .is_wysiwyg = "true";
defparam \clk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N18
cycloneive_lcell_comb \clk_counter[9]~52 (
// Equation(s):
// \clk_counter[9]~52_combout  = (clk_counter[9] & (!\clk_counter[8]~51 )) # (!clk_counter[9] & ((\clk_counter[8]~51 ) # (GND)))
// \clk_counter[9]~53  = CARRY((!\clk_counter[8]~51 ) # (!clk_counter[9]))

	.dataa(gnd),
	.datab(clk_counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[8]~51 ),
	.combout(\clk_counter[9]~52_combout ),
	.cout(\clk_counter[9]~53 ));
// synopsys translate_off
defparam \clk_counter[9]~52 .lut_mask = 16'h3C3F;
defparam \clk_counter[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N19
dffeas \clk_counter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[9]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[9] .is_wysiwyg = "true";
defparam \clk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N20
cycloneive_lcell_comb \clk_counter[10]~54 (
// Equation(s):
// \clk_counter[10]~54_combout  = (clk_counter[10] & (\clk_counter[9]~53  $ (GND))) # (!clk_counter[10] & (!\clk_counter[9]~53  & VCC))
// \clk_counter[10]~55  = CARRY((clk_counter[10] & !\clk_counter[9]~53 ))

	.dataa(gnd),
	.datab(clk_counter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[9]~53 ),
	.combout(\clk_counter[10]~54_combout ),
	.cout(\clk_counter[10]~55 ));
// synopsys translate_off
defparam \clk_counter[10]~54 .lut_mask = 16'hC30C;
defparam \clk_counter[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N21
dffeas \clk_counter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[10]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[10] .is_wysiwyg = "true";
defparam \clk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N22
cycloneive_lcell_comb \clk_counter[11]~56 (
// Equation(s):
// \clk_counter[11]~56_combout  = (clk_counter[11] & (!\clk_counter[10]~55 )) # (!clk_counter[11] & ((\clk_counter[10]~55 ) # (GND)))
// \clk_counter[11]~57  = CARRY((!\clk_counter[10]~55 ) # (!clk_counter[11]))

	.dataa(clk_counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[10]~55 ),
	.combout(\clk_counter[11]~56_combout ),
	.cout(\clk_counter[11]~57 ));
// synopsys translate_off
defparam \clk_counter[11]~56 .lut_mask = 16'h5A5F;
defparam \clk_counter[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N23
dffeas \clk_counter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[11]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[11] .is_wysiwyg = "true";
defparam \clk_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N24
cycloneive_lcell_comb \clk_counter[12]~58 (
// Equation(s):
// \clk_counter[12]~58_combout  = (clk_counter[12] & (\clk_counter[11]~57  $ (GND))) # (!clk_counter[12] & (!\clk_counter[11]~57  & VCC))
// \clk_counter[12]~59  = CARRY((clk_counter[12] & !\clk_counter[11]~57 ))

	.dataa(gnd),
	.datab(clk_counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[11]~57 ),
	.combout(\clk_counter[12]~58_combout ),
	.cout(\clk_counter[12]~59 ));
// synopsys translate_off
defparam \clk_counter[12]~58 .lut_mask = 16'hC30C;
defparam \clk_counter[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N25
dffeas \clk_counter[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[12]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[12] .is_wysiwyg = "true";
defparam \clk_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N26
cycloneive_lcell_comb \clk_counter[13]~60 (
// Equation(s):
// \clk_counter[13]~60_combout  = (clk_counter[13] & (!\clk_counter[12]~59 )) # (!clk_counter[13] & ((\clk_counter[12]~59 ) # (GND)))
// \clk_counter[13]~61  = CARRY((!\clk_counter[12]~59 ) # (!clk_counter[13]))

	.dataa(clk_counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[12]~59 ),
	.combout(\clk_counter[13]~60_combout ),
	.cout(\clk_counter[13]~61 ));
// synopsys translate_off
defparam \clk_counter[13]~60 .lut_mask = 16'h5A5F;
defparam \clk_counter[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X1_Y11_N13
dffeas \clk_counter[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\clk_counter[13]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[13] .is_wysiwyg = "true";
defparam \clk_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N28
cycloneive_lcell_comb \clk_counter[14]~62 (
// Equation(s):
// \clk_counter[14]~62_combout  = (clk_counter[14] & (\clk_counter[13]~61  $ (GND))) # (!clk_counter[14] & (!\clk_counter[13]~61  & VCC))
// \clk_counter[14]~63  = CARRY((clk_counter[14] & !\clk_counter[13]~61 ))

	.dataa(gnd),
	.datab(clk_counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[13]~61 ),
	.combout(\clk_counter[14]~62_combout ),
	.cout(\clk_counter[14]~63 ));
// synopsys translate_off
defparam \clk_counter[14]~62 .lut_mask = 16'hC30C;
defparam \clk_counter[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N29
dffeas \clk_counter[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[14]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[14] .is_wysiwyg = "true";
defparam \clk_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N30
cycloneive_lcell_comb \clk_counter[15]~64 (
// Equation(s):
// \clk_counter[15]~64_combout  = (clk_counter[15] & (!\clk_counter[14]~63 )) # (!clk_counter[15] & ((\clk_counter[14]~63 ) # (GND)))
// \clk_counter[15]~65  = CARRY((!\clk_counter[14]~63 ) # (!clk_counter[15]))

	.dataa(clk_counter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[14]~63 ),
	.combout(\clk_counter[15]~64_combout ),
	.cout(\clk_counter[15]~65 ));
// synopsys translate_off
defparam \clk_counter[15]~64 .lut_mask = 16'h5A5F;
defparam \clk_counter[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N31
dffeas \clk_counter[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[15]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[15] .is_wysiwyg = "true";
defparam \clk_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N0
cycloneive_lcell_comb \clk_counter[16]~66 (
// Equation(s):
// \clk_counter[16]~66_combout  = (clk_counter[16] & (\clk_counter[15]~65  $ (GND))) # (!clk_counter[16] & (!\clk_counter[15]~65  & VCC))
// \clk_counter[16]~67  = CARRY((clk_counter[16] & !\clk_counter[15]~65 ))

	.dataa(gnd),
	.datab(clk_counter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[15]~65 ),
	.combout(\clk_counter[16]~66_combout ),
	.cout(\clk_counter[16]~67 ));
// synopsys translate_off
defparam \clk_counter[16]~66 .lut_mask = 16'hC30C;
defparam \clk_counter[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N1
dffeas \clk_counter[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[16]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[16] .is_wysiwyg = "true";
defparam \clk_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N2
cycloneive_lcell_comb \clk_counter[17]~68 (
// Equation(s):
// \clk_counter[17]~68_combout  = (clk_counter[17] & (!\clk_counter[16]~67 )) # (!clk_counter[17] & ((\clk_counter[16]~67 ) # (GND)))
// \clk_counter[17]~69  = CARRY((!\clk_counter[16]~67 ) # (!clk_counter[17]))

	.dataa(gnd),
	.datab(clk_counter[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[16]~67 ),
	.combout(\clk_counter[17]~68_combout ),
	.cout(\clk_counter[17]~69 ));
// synopsys translate_off
defparam \clk_counter[17]~68 .lut_mask = 16'h3C3F;
defparam \clk_counter[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N3
dffeas \clk_counter[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[17]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[17] .is_wysiwyg = "true";
defparam \clk_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N4
cycloneive_lcell_comb \clk_counter[18]~70 (
// Equation(s):
// \clk_counter[18]~70_combout  = (clk_counter[18] & (\clk_counter[17]~69  $ (GND))) # (!clk_counter[18] & (!\clk_counter[17]~69  & VCC))
// \clk_counter[18]~71  = CARRY((clk_counter[18] & !\clk_counter[17]~69 ))

	.dataa(gnd),
	.datab(clk_counter[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[17]~69 ),
	.combout(\clk_counter[18]~70_combout ),
	.cout(\clk_counter[18]~71 ));
// synopsys translate_off
defparam \clk_counter[18]~70 .lut_mask = 16'hC30C;
defparam \clk_counter[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N5
dffeas \clk_counter[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[18]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[18] .is_wysiwyg = "true";
defparam \clk_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N6
cycloneive_lcell_comb \clk_counter[19]~72 (
// Equation(s):
// \clk_counter[19]~72_combout  = (clk_counter[19] & (!\clk_counter[18]~71 )) # (!clk_counter[19] & ((\clk_counter[18]~71 ) # (GND)))
// \clk_counter[19]~73  = CARRY((!\clk_counter[18]~71 ) # (!clk_counter[19]))

	.dataa(clk_counter[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[18]~71 ),
	.combout(\clk_counter[19]~72_combout ),
	.cout(\clk_counter[19]~73 ));
// synopsys translate_off
defparam \clk_counter[19]~72 .lut_mask = 16'h5A5F;
defparam \clk_counter[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N7
dffeas \clk_counter[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[19]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[19] .is_wysiwyg = "true";
defparam \clk_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N8
cycloneive_lcell_comb \clk_counter[20]~74 (
// Equation(s):
// \clk_counter[20]~74_combout  = (clk_counter[20] & (\clk_counter[19]~73  $ (GND))) # (!clk_counter[20] & (!\clk_counter[19]~73  & VCC))
// \clk_counter[20]~75  = CARRY((clk_counter[20] & !\clk_counter[19]~73 ))

	.dataa(gnd),
	.datab(clk_counter[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[19]~73 ),
	.combout(\clk_counter[20]~74_combout ),
	.cout(\clk_counter[20]~75 ));
// synopsys translate_off
defparam \clk_counter[20]~74 .lut_mask = 16'hC30C;
defparam \clk_counter[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N9
dffeas \clk_counter[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[20]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[20] .is_wysiwyg = "true";
defparam \clk_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N10
cycloneive_lcell_comb \clk_counter[21]~76 (
// Equation(s):
// \clk_counter[21]~76_combout  = (clk_counter[21] & (!\clk_counter[20]~75 )) # (!clk_counter[21] & ((\clk_counter[20]~75 ) # (GND)))
// \clk_counter[21]~77  = CARRY((!\clk_counter[20]~75 ) # (!clk_counter[21]))

	.dataa(clk_counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[20]~75 ),
	.combout(\clk_counter[21]~76_combout ),
	.cout(\clk_counter[21]~77 ));
// synopsys translate_off
defparam \clk_counter[21]~76 .lut_mask = 16'h5A5F;
defparam \clk_counter[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N11
dffeas \clk_counter[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[21]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[21] .is_wysiwyg = "true";
defparam \clk_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N12
cycloneive_lcell_comb \clk_counter[22]~78 (
// Equation(s):
// \clk_counter[22]~78_combout  = (clk_counter[22] & (\clk_counter[21]~77  $ (GND))) # (!clk_counter[22] & (!\clk_counter[21]~77  & VCC))
// \clk_counter[22]~79  = CARRY((clk_counter[22] & !\clk_counter[21]~77 ))

	.dataa(clk_counter[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[21]~77 ),
	.combout(\clk_counter[22]~78_combout ),
	.cout(\clk_counter[22]~79 ));
// synopsys translate_off
defparam \clk_counter[22]~78 .lut_mask = 16'hA50A;
defparam \clk_counter[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N13
dffeas \clk_counter[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[22]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[22] .is_wysiwyg = "true";
defparam \clk_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N14
cycloneive_lcell_comb \clk_counter[23]~80 (
// Equation(s):
// \clk_counter[23]~80_combout  = (clk_counter[23] & (!\clk_counter[22]~79 )) # (!clk_counter[23] & ((\clk_counter[22]~79 ) # (GND)))
// \clk_counter[23]~81  = CARRY((!\clk_counter[22]~79 ) # (!clk_counter[23]))

	.dataa(gnd),
	.datab(clk_counter[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[22]~79 ),
	.combout(\clk_counter[23]~80_combout ),
	.cout(\clk_counter[23]~81 ));
// synopsys translate_off
defparam \clk_counter[23]~80 .lut_mask = 16'h3C3F;
defparam \clk_counter[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N15
dffeas \clk_counter[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[23]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[23] .is_wysiwyg = "true";
defparam \clk_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N16
cycloneive_lcell_comb \clk_counter[24]~82 (
// Equation(s):
// \clk_counter[24]~82_combout  = (clk_counter[24] & (\clk_counter[23]~81  $ (GND))) # (!clk_counter[24] & (!\clk_counter[23]~81  & VCC))
// \clk_counter[24]~83  = CARRY((clk_counter[24] & !\clk_counter[23]~81 ))

	.dataa(gnd),
	.datab(clk_counter[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[23]~81 ),
	.combout(\clk_counter[24]~82_combout ),
	.cout(\clk_counter[24]~83 ));
// synopsys translate_off
defparam \clk_counter[24]~82 .lut_mask = 16'hC30C;
defparam \clk_counter[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N17
dffeas \clk_counter[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[24]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[24] .is_wysiwyg = "true";
defparam \clk_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N22
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!clk_counter[23] & (!clk_counter[21] & (!clk_counter[22] & !clk_counter[24])))

	.dataa(clk_counter[23]),
	.datab(clk_counter[21]),
	.datac(clk_counter[22]),
	.datad(clk_counter[24]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N18
cycloneive_lcell_comb \clk_counter[25]~84 (
// Equation(s):
// \clk_counter[25]~84_combout  = (clk_counter[25] & (!\clk_counter[24]~83 )) # (!clk_counter[25] & ((\clk_counter[24]~83 ) # (GND)))
// \clk_counter[25]~85  = CARRY((!\clk_counter[24]~83 ) # (!clk_counter[25]))

	.dataa(gnd),
	.datab(clk_counter[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[24]~83 ),
	.combout(\clk_counter[25]~84_combout ),
	.cout(\clk_counter[25]~85 ));
// synopsys translate_off
defparam \clk_counter[25]~84 .lut_mask = 16'h3C3F;
defparam \clk_counter[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N19
dffeas \clk_counter[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[25]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[25] .is_wysiwyg = "true";
defparam \clk_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N20
cycloneive_lcell_comb \clk_counter[26]~86 (
// Equation(s):
// \clk_counter[26]~86_combout  = (clk_counter[26] & (\clk_counter[25]~85  $ (GND))) # (!clk_counter[26] & (!\clk_counter[25]~85  & VCC))
// \clk_counter[26]~87  = CARRY((clk_counter[26] & !\clk_counter[25]~85 ))

	.dataa(gnd),
	.datab(clk_counter[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[25]~85 ),
	.combout(\clk_counter[26]~86_combout ),
	.cout(\clk_counter[26]~87 ));
// synopsys translate_off
defparam \clk_counter[26]~86 .lut_mask = 16'hC30C;
defparam \clk_counter[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N21
dffeas \clk_counter[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[26]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[26] .is_wysiwyg = "true";
defparam \clk_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N22
cycloneive_lcell_comb \clk_counter[27]~88 (
// Equation(s):
// \clk_counter[27]~88_combout  = (clk_counter[27] & (!\clk_counter[26]~87 )) # (!clk_counter[27] & ((\clk_counter[26]~87 ) # (GND)))
// \clk_counter[27]~89  = CARRY((!\clk_counter[26]~87 ) # (!clk_counter[27]))

	.dataa(clk_counter[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[26]~87 ),
	.combout(\clk_counter[27]~88_combout ),
	.cout(\clk_counter[27]~89 ));
// synopsys translate_off
defparam \clk_counter[27]~88 .lut_mask = 16'h5A5F;
defparam \clk_counter[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N23
dffeas \clk_counter[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[27]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[27]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[27] .is_wysiwyg = "true";
defparam \clk_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N24
cycloneive_lcell_comb \clk_counter[28]~90 (
// Equation(s):
// \clk_counter[28]~90_combout  = (clk_counter[28] & (\clk_counter[27]~89  $ (GND))) # (!clk_counter[28] & (!\clk_counter[27]~89  & VCC))
// \clk_counter[28]~91  = CARRY((clk_counter[28] & !\clk_counter[27]~89 ))

	.dataa(gnd),
	.datab(clk_counter[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[27]~89 ),
	.combout(\clk_counter[28]~90_combout ),
	.cout(\clk_counter[28]~91 ));
// synopsys translate_off
defparam \clk_counter[28]~90 .lut_mask = 16'hC30C;
defparam \clk_counter[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N25
dffeas \clk_counter[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[28]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[28]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[28] .is_wysiwyg = "true";
defparam \clk_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N26
cycloneive_lcell_comb \clk_counter[29]~92 (
// Equation(s):
// \clk_counter[29]~92_combout  = (clk_counter[29] & (!\clk_counter[28]~91 )) # (!clk_counter[29] & ((\clk_counter[28]~91 ) # (GND)))
// \clk_counter[29]~93  = CARRY((!\clk_counter[28]~91 ) # (!clk_counter[29]))

	.dataa(clk_counter[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[28]~91 ),
	.combout(\clk_counter[29]~92_combout ),
	.cout(\clk_counter[29]~93 ));
// synopsys translate_off
defparam \clk_counter[29]~92 .lut_mask = 16'h5A5F;
defparam \clk_counter[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N27
dffeas \clk_counter[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[29]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[29]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[29] .is_wysiwyg = "true";
defparam \clk_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N28
cycloneive_lcell_comb \clk_counter[30]~94 (
// Equation(s):
// \clk_counter[30]~94_combout  = (clk_counter[30] & (\clk_counter[29]~93  $ (GND))) # (!clk_counter[30] & (!\clk_counter[29]~93  & VCC))
// \clk_counter[30]~95  = CARRY((clk_counter[30] & !\clk_counter[29]~93 ))

	.dataa(gnd),
	.datab(clk_counter[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[29]~93 ),
	.combout(\clk_counter[30]~94_combout ),
	.cout(\clk_counter[30]~95 ));
// synopsys translate_off
defparam \clk_counter[30]~94 .lut_mask = 16'hC30C;
defparam \clk_counter[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N29
dffeas \clk_counter[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[30]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[30]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[30] .is_wysiwyg = "true";
defparam \clk_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y10_N30
cycloneive_lcell_comb \clk_counter[31]~96 (
// Equation(s):
// \clk_counter[31]~96_combout  = clk_counter[31] $ (\clk_counter[30]~95 )

	.dataa(clk_counter[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\clk_counter[30]~95 ),
	.combout(\clk_counter[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \clk_counter[31]~96 .lut_mask = 16'h5A5A;
defparam \clk_counter[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y10_N31
dffeas \clk_counter[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[31]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[31]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[31] .is_wysiwyg = "true";
defparam \clk_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N24
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!clk_counter[31] & (!clk_counter[29] & !clk_counter[30]))

	.dataa(clk_counter[31]),
	.datab(gnd),
	.datac(clk_counter[29]),
	.datad(clk_counter[30]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0005;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N4
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!clk_counter[25] & (!clk_counter[28] & (!clk_counter[27] & !clk_counter[26])))

	.dataa(clk_counter[25]),
	.datab(clk_counter[28]),
	.datac(clk_counter[27]),
	.datad(clk_counter[26]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N6
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!clk_counter[11] & (!clk_counter[9] & (!clk_counter[10] & !clk_counter[12])))

	.dataa(clk_counter[11]),
	.datab(clk_counter[9]),
	.datac(clk_counter[10]),
	.datad(clk_counter[12]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N16
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!clk_counter[13] & (!clk_counter[14] & (!clk_counter[15] & !clk_counter[16])))

	.dataa(clk_counter[13]),
	.datab(clk_counter[14]),
	.datac(clk_counter[15]),
	.datad(clk_counter[16]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N26
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!clk_counter[5] & (!clk_counter[8] & (!clk_counter[7] & !clk_counter[6])))

	.dataa(clk_counter[5]),
	.datab(clk_counter[8]),
	.datac(clk_counter[7]),
	.datad(clk_counter[6]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N20
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!clk_counter[19] & (!clk_counter[17] & (!clk_counter[20] & !clk_counter[18])))

	.dataa(clk_counter[19]),
	.datab(clk_counter[17]),
	.datac(clk_counter[20]),
	.datad(clk_counter[18]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N0
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout  & (\Equal0~2_combout  & (\Equal0~0_combout  & \Equal0~3_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N2
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\Equal0~5_combout  & (\Equal0~7_combout  & (\Equal0~6_combout  & \Equal0~4_combout )))

	.dataa(\Equal0~5_combout ),
	.datab(\Equal0~7_combout ),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h8000;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N30
cycloneive_lcell_comb \clk_counter~45 (
// Equation(s):
// \clk_counter~45_combout  = (((clk_counter[4] & \clk_counter~44_combout )) # (!\Equal0~8_combout )) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(clk_counter[4]),
	.datac(\clk_counter~44_combout ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\clk_counter~45_combout ),
	.cout());
// synopsys translate_off
defparam \clk_counter~45 .lut_mask = 16'hD5FF;
defparam \clk_counter~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y11_N1
dffeas \clk_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[0] .is_wysiwyg = "true";
defparam \clk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N2
cycloneive_lcell_comb \clk_counter[1]~34 (
// Equation(s):
// \clk_counter[1]~34_combout  = (clk_counter[1] & (!\clk_counter[0]~33 )) # (!clk_counter[1] & ((\clk_counter[0]~33 ) # (GND)))
// \clk_counter[1]~35  = CARRY((!\clk_counter[0]~33 ) # (!clk_counter[1]))

	.dataa(gnd),
	.datab(clk_counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[0]~33 ),
	.combout(\clk_counter[1]~34_combout ),
	.cout(\clk_counter[1]~35 ));
// synopsys translate_off
defparam \clk_counter[1]~34 .lut_mask = 16'h3C3F;
defparam \clk_counter[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N3
dffeas \clk_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[1] .is_wysiwyg = "true";
defparam \clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N4
cycloneive_lcell_comb \clk_counter[2]~36 (
// Equation(s):
// \clk_counter[2]~36_combout  = (clk_counter[2] & (\clk_counter[1]~35  $ (GND))) # (!clk_counter[2] & (!\clk_counter[1]~35  & VCC))
// \clk_counter[2]~37  = CARRY((clk_counter[2] & !\clk_counter[1]~35 ))

	.dataa(gnd),
	.datab(clk_counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[1]~35 ),
	.combout(\clk_counter[2]~36_combout ),
	.cout(\clk_counter[2]~37 ));
// synopsys translate_off
defparam \clk_counter[2]~36 .lut_mask = 16'hC30C;
defparam \clk_counter[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N5
dffeas \clk_counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[2] .is_wysiwyg = "true";
defparam \clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N6
cycloneive_lcell_comb \clk_counter[3]~38 (
// Equation(s):
// \clk_counter[3]~38_combout  = (clk_counter[3] & (!\clk_counter[2]~37 )) # (!clk_counter[3] & ((\clk_counter[2]~37 ) # (GND)))
// \clk_counter[3]~39  = CARRY((!\clk_counter[2]~37 ) # (!clk_counter[3]))

	.dataa(clk_counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\clk_counter[2]~37 ),
	.combout(\clk_counter[3]~38_combout ),
	.cout(\clk_counter[3]~39 ));
// synopsys translate_off
defparam \clk_counter[3]~38 .lut_mask = 16'h5A5F;
defparam \clk_counter[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y11_N7
dffeas \clk_counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[3] .is_wysiwyg = "true";
defparam \clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y11_N9
dffeas \clk_counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_counter[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_counter~45_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(clk_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_counter[4] .is_wysiwyg = "true";
defparam \clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y11_N24
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (!clk_counter[0] & (clk_counter[2] & (!clk_counter[3] & !clk_counter[1])))

	.dataa(clk_counter[0]),
	.datab(clk_counter[2]),
	.datac(clk_counter[3]),
	.datad(clk_counter[1]),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h0004;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N8
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (clk_counter[4] & \Equal0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(clk_counter[4]),
	.datad(\Equal0~9_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'hF000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N28
cycloneive_lcell_comb \clk_slow_reg~0 (
// Equation(s):
// \clk_slow_reg~0_combout  = (\clk_slow_reg~q  $ (((\Equal0~10_combout  & \Equal0~8_combout )))) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(\Equal0~10_combout ),
	.datac(\clk_slow_reg~q ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\clk_slow_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk_slow_reg~0 .lut_mask = 16'h7DF5;
defparam \clk_slow_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N14
cycloneive_lcell_comb \clk_slow_reg~feeder (
// Equation(s):
// \clk_slow_reg~feeder_combout  = \clk_slow_reg~0_combout 

	.dataa(gnd),
	.datab(\clk_slow_reg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\clk_slow_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \clk_slow_reg~feeder .lut_mask = 16'hCCCC;
defparam \clk_slow_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N15
dffeas clk_slow_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\clk_slow_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_slow_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam clk_slow_reg.is_wysiwyg = "true";
defparam clk_slow_reg.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \clk_slow_reg~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_slow_reg~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_slow_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_slow_reg~clkctrl .clock_type = "global clock";
defparam \clk_slow_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~2 (
// Equation(s):
// \BRAINFUCK_INST|Add4~2_combout  = \BRAINFUCK_INST|program_counter [0] $ (VCC)
// \BRAINFUCK_INST|Add4~3  = CARRY(\BRAINFUCK_INST|program_counter [0])

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|program_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~2_combout ),
	.cout(\BRAINFUCK_INST|Add4~3 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~2 .lut_mask = 16'h33CC;
defparam \BRAINFUCK_INST|Add4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \BRAINFUCK_INST|cpu_state.00000000~feeder (
// Equation(s):
// \BRAINFUCK_INST|cpu_state.00000000~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|cpu_state.00000000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|cpu_state.00000000~feeder .lut_mask = 16'hFFFF;
defparam \BRAINFUCK_INST|cpu_state.00000000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \BRAINFUCK_INST|cpu_state.00000000 (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|cpu_state.00000000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|cpu_state.00000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|cpu_state.00000000 .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|cpu_state.00000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~7 (
// Equation(s):
// \BRAINFUCK_INST|Add4~7_combout  = (\BRAINFUCK_INST|program_counter [1] & ((\BRAINFUCK_INST|Selector53~3_combout  & (\BRAINFUCK_INST|Add4~3  & VCC)) # (!\BRAINFUCK_INST|Selector53~3_combout  & (!\BRAINFUCK_INST|Add4~3 )))) # 
// (!\BRAINFUCK_INST|program_counter [1] & ((\BRAINFUCK_INST|Selector53~3_combout  & (!\BRAINFUCK_INST|Add4~3 )) # (!\BRAINFUCK_INST|Selector53~3_combout  & ((\BRAINFUCK_INST|Add4~3 ) # (GND)))))
// \BRAINFUCK_INST|Add4~8  = CARRY((\BRAINFUCK_INST|program_counter [1] & (!\BRAINFUCK_INST|Selector53~3_combout  & !\BRAINFUCK_INST|Add4~3 )) # (!\BRAINFUCK_INST|program_counter [1] & ((!\BRAINFUCK_INST|Add4~3 ) # (!\BRAINFUCK_INST|Selector53~3_combout ))))

	.dataa(\BRAINFUCK_INST|program_counter [1]),
	.datab(\BRAINFUCK_INST|Selector53~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add4~3 ),
	.combout(\BRAINFUCK_INST|Add4~7_combout ),
	.cout(\BRAINFUCK_INST|Add4~8 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~7 .lut_mask = 16'h9617;
defparam \BRAINFUCK_INST|Add4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~10 (
// Equation(s):
// \BRAINFUCK_INST|Add4~10_combout  = ((\BRAINFUCK_INST|program_counter [2] $ (\BRAINFUCK_INST|Selector53~3_combout  $ (!\BRAINFUCK_INST|Add4~8 )))) # (GND)
// \BRAINFUCK_INST|Add4~11  = CARRY((\BRAINFUCK_INST|program_counter [2] & ((\BRAINFUCK_INST|Selector53~3_combout ) # (!\BRAINFUCK_INST|Add4~8 ))) # (!\BRAINFUCK_INST|program_counter [2] & (\BRAINFUCK_INST|Selector53~3_combout  & !\BRAINFUCK_INST|Add4~8 )))

	.dataa(\BRAINFUCK_INST|program_counter [2]),
	.datab(\BRAINFUCK_INST|Selector53~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add4~8 ),
	.combout(\BRAINFUCK_INST|Add4~10_combout ),
	.cout(\BRAINFUCK_INST|Add4~11 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~10 .lut_mask = 16'h698E;
defparam \BRAINFUCK_INST|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~12 (
// Equation(s):
// \BRAINFUCK_INST|Add4~12_combout  = (\BRAINFUCK_INST|Selector108~0_combout  & \BRAINFUCK_INST|Add4~10_combout )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|Selector108~0_combout ),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add4~10_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~12_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~12 .lut_mask = 16'hCC00;
defparam \BRAINFUCK_INST|Add4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \BRAINFUCK_INST|Selector108~1 (
// Equation(s):
// \BRAINFUCK_INST|Selector108~1_combout  = (\BRAINFUCK_INST|Selector108~0_combout ) # (!\BRAINFUCK_INST|cpu_state.00000000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|cpu_state.00000000~q ),
	.datad(\BRAINFUCK_INST|Selector108~0_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector108~1_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector108~1 .lut_mask = 16'hFF0F;
defparam \BRAINFUCK_INST|Selector108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \BRAINFUCK_INST|cpu_state.WAIT (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Selector108~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|cpu_state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|cpu_state.WAIT .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|cpu_state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~13 (
// Equation(s):
// \BRAINFUCK_INST|Add4~13_combout  = (\BRAINFUCK_INST|program_counter [3] & ((\BRAINFUCK_INST|Selector53~3_combout  & (\BRAINFUCK_INST|Add4~11  & VCC)) # (!\BRAINFUCK_INST|Selector53~3_combout  & (!\BRAINFUCK_INST|Add4~11 )))) # 
// (!\BRAINFUCK_INST|program_counter [3] & ((\BRAINFUCK_INST|Selector53~3_combout  & (!\BRAINFUCK_INST|Add4~11 )) # (!\BRAINFUCK_INST|Selector53~3_combout  & ((\BRAINFUCK_INST|Add4~11 ) # (GND)))))
// \BRAINFUCK_INST|Add4~14  = CARRY((\BRAINFUCK_INST|program_counter [3] & (!\BRAINFUCK_INST|Selector53~3_combout  & !\BRAINFUCK_INST|Add4~11 )) # (!\BRAINFUCK_INST|program_counter [3] & ((!\BRAINFUCK_INST|Add4~11 ) # (!\BRAINFUCK_INST|Selector53~3_combout 
// ))))

	.dataa(\BRAINFUCK_INST|program_counter [3]),
	.datab(\BRAINFUCK_INST|Selector53~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add4~11 ),
	.combout(\BRAINFUCK_INST|Add4~13_combout ),
	.cout(\BRAINFUCK_INST|Add4~14 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~13 .lut_mask = 16'h9617;
defparam \BRAINFUCK_INST|Add4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~15 (
// Equation(s):
// \BRAINFUCK_INST|Add4~15_combout  = (\BRAINFUCK_INST|Selector108~0_combout  & \BRAINFUCK_INST|Add4~13_combout )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|Selector108~0_combout ),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add4~13_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~15_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~15 .lut_mask = 16'hCC00;
defparam \BRAINFUCK_INST|Add4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \BRAINFUCK_INST|program_counter[3] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add4~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add4~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|program_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|program_counter[3] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|program_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~16 (
// Equation(s):
// \BRAINFUCK_INST|Add4~16_combout  = ((\BRAINFUCK_INST|program_counter [4] $ (\BRAINFUCK_INST|Selector53~3_combout  $ (!\BRAINFUCK_INST|Add4~14 )))) # (GND)
// \BRAINFUCK_INST|Add4~17  = CARRY((\BRAINFUCK_INST|program_counter [4] & ((\BRAINFUCK_INST|Selector53~3_combout ) # (!\BRAINFUCK_INST|Add4~14 ))) # (!\BRAINFUCK_INST|program_counter [4] & (\BRAINFUCK_INST|Selector53~3_combout  & !\BRAINFUCK_INST|Add4~14 
// )))

	.dataa(\BRAINFUCK_INST|program_counter [4]),
	.datab(\BRAINFUCK_INST|Selector53~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add4~14 ),
	.combout(\BRAINFUCK_INST|Add4~16_combout ),
	.cout(\BRAINFUCK_INST|Add4~17 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~16 .lut_mask = 16'h698E;
defparam \BRAINFUCK_INST|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~18 (
// Equation(s):
// \BRAINFUCK_INST|Add4~18_combout  = (\BRAINFUCK_INST|Add4~16_combout  & \BRAINFUCK_INST|Selector108~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|Add4~16_combout ),
	.datad(\BRAINFUCK_INST|Selector108~0_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~18 .lut_mask = 16'hF000;
defparam \BRAINFUCK_INST|Add4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \BRAINFUCK_INST|program_counter[4] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add4~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add4~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|program_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|program_counter[4] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|program_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~19 (
// Equation(s):
// \BRAINFUCK_INST|Add4~19_combout  = (\BRAINFUCK_INST|program_counter [5] & ((\BRAINFUCK_INST|Selector53~3_combout  & (\BRAINFUCK_INST|Add4~17  & VCC)) # (!\BRAINFUCK_INST|Selector53~3_combout  & (!\BRAINFUCK_INST|Add4~17 )))) # 
// (!\BRAINFUCK_INST|program_counter [5] & ((\BRAINFUCK_INST|Selector53~3_combout  & (!\BRAINFUCK_INST|Add4~17 )) # (!\BRAINFUCK_INST|Selector53~3_combout  & ((\BRAINFUCK_INST|Add4~17 ) # (GND)))))
// \BRAINFUCK_INST|Add4~20  = CARRY((\BRAINFUCK_INST|program_counter [5] & (!\BRAINFUCK_INST|Selector53~3_combout  & !\BRAINFUCK_INST|Add4~17 )) # (!\BRAINFUCK_INST|program_counter [5] & ((!\BRAINFUCK_INST|Add4~17 ) # (!\BRAINFUCK_INST|Selector53~3_combout 
// ))))

	.dataa(\BRAINFUCK_INST|program_counter [5]),
	.datab(\BRAINFUCK_INST|Selector53~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add4~17 ),
	.combout(\BRAINFUCK_INST|Add4~19_combout ),
	.cout(\BRAINFUCK_INST|Add4~20 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~19 .lut_mask = 16'h9617;
defparam \BRAINFUCK_INST|Add4~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~21 (
// Equation(s):
// \BRAINFUCK_INST|Add4~21_combout  = (\BRAINFUCK_INST|Selector108~0_combout  & \BRAINFUCK_INST|Add4~19_combout )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|Selector108~0_combout ),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add4~19_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~21_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~21 .lut_mask = 16'hCC00;
defparam \BRAINFUCK_INST|Add4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \BRAINFUCK_INST|program_counter[5] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add4~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add4~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|program_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|program_counter[5] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|program_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~22 (
// Equation(s):
// \BRAINFUCK_INST|Add4~22_combout  = ((\BRAINFUCK_INST|program_counter [6] $ (\BRAINFUCK_INST|Selector53~3_combout  $ (!\BRAINFUCK_INST|Add4~20 )))) # (GND)
// \BRAINFUCK_INST|Add4~23  = CARRY((\BRAINFUCK_INST|program_counter [6] & ((\BRAINFUCK_INST|Selector53~3_combout ) # (!\BRAINFUCK_INST|Add4~20 ))) # (!\BRAINFUCK_INST|program_counter [6] & (\BRAINFUCK_INST|Selector53~3_combout  & !\BRAINFUCK_INST|Add4~20 
// )))

	.dataa(\BRAINFUCK_INST|program_counter [6]),
	.datab(\BRAINFUCK_INST|Selector53~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add4~20 ),
	.combout(\BRAINFUCK_INST|Add4~22_combout ),
	.cout(\BRAINFUCK_INST|Add4~23 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~22 .lut_mask = 16'h698E;
defparam \BRAINFUCK_INST|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~24 (
// Equation(s):
// \BRAINFUCK_INST|Add4~24_combout  = (\BRAINFUCK_INST|Selector108~0_combout  & \BRAINFUCK_INST|Add4~22_combout )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|Selector108~0_combout ),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add4~22_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~24_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~24 .lut_mask = 16'hCC00;
defparam \BRAINFUCK_INST|Add4~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \BRAINFUCK_INST|program_counter[6] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add4~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add4~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|program_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|program_counter[6] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|program_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~25 (
// Equation(s):
// \BRAINFUCK_INST|Add4~25_combout  = (\BRAINFUCK_INST|program_counter [7] & ((\BRAINFUCK_INST|Selector53~3_combout  & (\BRAINFUCK_INST|Add4~23  & VCC)) # (!\BRAINFUCK_INST|Selector53~3_combout  & (!\BRAINFUCK_INST|Add4~23 )))) # 
// (!\BRAINFUCK_INST|program_counter [7] & ((\BRAINFUCK_INST|Selector53~3_combout  & (!\BRAINFUCK_INST|Add4~23 )) # (!\BRAINFUCK_INST|Selector53~3_combout  & ((\BRAINFUCK_INST|Add4~23 ) # (GND)))))
// \BRAINFUCK_INST|Add4~26  = CARRY((\BRAINFUCK_INST|program_counter [7] & (!\BRAINFUCK_INST|Selector53~3_combout  & !\BRAINFUCK_INST|Add4~23 )) # (!\BRAINFUCK_INST|program_counter [7] & ((!\BRAINFUCK_INST|Add4~23 ) # (!\BRAINFUCK_INST|Selector53~3_combout 
// ))))

	.dataa(\BRAINFUCK_INST|program_counter [7]),
	.datab(\BRAINFUCK_INST|Selector53~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add4~23 ),
	.combout(\BRAINFUCK_INST|Add4~25_combout ),
	.cout(\BRAINFUCK_INST|Add4~26 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~25 .lut_mask = 16'h9617;
defparam \BRAINFUCK_INST|Add4~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~27 (
// Equation(s):
// \BRAINFUCK_INST|Add4~27_combout  = (\BRAINFUCK_INST|Selector108~0_combout  & \BRAINFUCK_INST|Add4~25_combout )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|Selector108~0_combout ),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add4~25_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~27_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~27 .lut_mask = 16'hCC00;
defparam \BRAINFUCK_INST|Add4~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \BRAINFUCK_INST|program_counter[7] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add4~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add4~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|program_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|program_counter[7] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|program_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~28 (
// Equation(s):
// \BRAINFUCK_INST|Add4~28_combout  = ((\BRAINFUCK_INST|program_counter [8] $ (\BRAINFUCK_INST|Selector53~3_combout  $ (!\BRAINFUCK_INST|Add4~26 )))) # (GND)
// \BRAINFUCK_INST|Add4~29  = CARRY((\BRAINFUCK_INST|program_counter [8] & ((\BRAINFUCK_INST|Selector53~3_combout ) # (!\BRAINFUCK_INST|Add4~26 ))) # (!\BRAINFUCK_INST|program_counter [8] & (\BRAINFUCK_INST|Selector53~3_combout  & !\BRAINFUCK_INST|Add4~26 
// )))

	.dataa(\BRAINFUCK_INST|program_counter [8]),
	.datab(\BRAINFUCK_INST|Selector53~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add4~26 ),
	.combout(\BRAINFUCK_INST|Add4~28_combout ),
	.cout(\BRAINFUCK_INST|Add4~29 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~28 .lut_mask = 16'h698E;
defparam \BRAINFUCK_INST|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~30 (
// Equation(s):
// \BRAINFUCK_INST|Add4~30_combout  = (\BRAINFUCK_INST|Selector108~0_combout  & \BRAINFUCK_INST|Add4~28_combout )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|Selector108~0_combout ),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add4~28_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~30_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~30 .lut_mask = 16'hCC00;
defparam \BRAINFUCK_INST|Add4~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \BRAINFUCK_INST|program_counter[8] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add4~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add4~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|program_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|program_counter[8] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|program_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~31 (
// Equation(s):
// \BRAINFUCK_INST|Add4~31_combout  = \BRAINFUCK_INST|program_counter [9] $ (\BRAINFUCK_INST|Add4~29  $ (\BRAINFUCK_INST|Selector53~3_combout ))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|program_counter [9]),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Selector53~3_combout ),
	.cin(\BRAINFUCK_INST|Add4~29 ),
	.combout(\BRAINFUCK_INST|Add4~31_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~31 .lut_mask = 16'hC33C;
defparam \BRAINFUCK_INST|Add4~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~33 (
// Equation(s):
// \BRAINFUCK_INST|Add4~33_combout  = (\BRAINFUCK_INST|Add4~31_combout  & \BRAINFUCK_INST|Selector108~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|Add4~31_combout ),
	.datad(\BRAINFUCK_INST|Selector108~0_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~33_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~33 .lut_mask = 16'hF000;
defparam \BRAINFUCK_INST|Add4~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \BRAINFUCK_INST|program_counter[9] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add4~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add4~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|program_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|program_counter[9] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|program_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \BRAINFUCK_INST|LessThan0~1 (
// Equation(s):
// \BRAINFUCK_INST|LessThan0~1_combout  = (((!\BRAINFUCK_INST|program_counter [4]) # (!\BRAINFUCK_INST|program_counter [6])) # (!\BRAINFUCK_INST|program_counter [5])) # (!\BRAINFUCK_INST|program_counter [7])

	.dataa(\BRAINFUCK_INST|program_counter [7]),
	.datab(\BRAINFUCK_INST|program_counter [5]),
	.datac(\BRAINFUCK_INST|program_counter [6]),
	.datad(\BRAINFUCK_INST|program_counter [4]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \BRAINFUCK_INST|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \BRAINFUCK_INST|LessThan0~0 (
// Equation(s):
// \BRAINFUCK_INST|LessThan0~0_combout  = (((!\BRAINFUCK_INST|program_counter [3]) # (!\BRAINFUCK_INST|program_counter [0])) # (!\BRAINFUCK_INST|program_counter [2])) # (!\BRAINFUCK_INST|program_counter [1])

	.dataa(\BRAINFUCK_INST|program_counter [1]),
	.datab(\BRAINFUCK_INST|program_counter [2]),
	.datac(\BRAINFUCK_INST|program_counter [0]),
	.datad(\BRAINFUCK_INST|program_counter [3]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \BRAINFUCK_INST|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \BRAINFUCK_INST|LessThan0~2 (
// Equation(s):
// \BRAINFUCK_INST|LessThan0~2_combout  = (((\BRAINFUCK_INST|LessThan0~1_combout ) # (\BRAINFUCK_INST|LessThan0~0_combout )) # (!\BRAINFUCK_INST|program_counter [8])) # (!\BRAINFUCK_INST|program_counter [9])

	.dataa(\BRAINFUCK_INST|program_counter [9]),
	.datab(\BRAINFUCK_INST|program_counter [8]),
	.datac(\BRAINFUCK_INST|LessThan0~1_combout ),
	.datad(\BRAINFUCK_INST|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|LessThan0~2 .lut_mask = 16'hFFF7;
defparam \BRAINFUCK_INST|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \BRAINFUCK_INST|Selector106~0 (
// Equation(s):
// \BRAINFUCK_INST|Selector106~0_combout  = (\BRAINFUCK_INST|cpu_state.WAIT~q  & \BRAINFUCK_INST|LessThan0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|cpu_state.WAIT~q ),
	.datad(\BRAINFUCK_INST|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector106~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector106~0 .lut_mask = 16'hF000;
defparam \BRAINFUCK_INST|Selector106~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \BRAINFUCK_INST|cpu_state.WAIT1 (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Selector106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|cpu_state.WAIT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|cpu_state.WAIT1 .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|cpu_state.WAIT1 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \BRAINFUCK_INST|cpu_state.WAIT2 (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BRAINFUCK_INST|cpu_state.WAIT1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|cpu_state.WAIT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|cpu_state.WAIT2 .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|cpu_state.WAIT2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cycloneive_lcell_comb \BRAINFUCK_INST|Selector93~0 (
// Equation(s):
// \BRAINFUCK_INST|Selector93~0_combout  = (!\BRAINFUCK_INST|bracket_flag.0000~q  & \BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_flag.0000~q ),
	.datac(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector93~0 .lut_mask = 16'h3030;
defparam \BRAINFUCK_INST|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \BRAINFUCK_INST|prog_address_sig_reg[3]~feeder (
// Equation(s):
// \BRAINFUCK_INST|prog_address_sig_reg[3]~feeder_combout  = \BRAINFUCK_INST|program_counter [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|program_counter [3]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|prog_address_sig_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|prog_address_sig_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \BRAINFUCK_INST|prog_address_sig_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \BRAINFUCK_INST|prog_address_sig_reg[3] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|prog_address_sig_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|prog_address_sig_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|prog_address_sig_reg[3] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|prog_address_sig_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \BRAINFUCK_INST|prog_address_sig_reg[4] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BRAINFUCK_INST|program_counter [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|prog_address_sig_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|prog_address_sig_reg[4] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|prog_address_sig_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N21
dffeas \BRAINFUCK_INST|prog_address_sig_reg[5] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BRAINFUCK_INST|program_counter [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|prog_address_sig_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|prog_address_sig_reg[5] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|prog_address_sig_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N17
dffeas \BRAINFUCK_INST|prog_address_sig_reg[6] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BRAINFUCK_INST|program_counter [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|prog_address_sig_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|prog_address_sig_reg[6] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|prog_address_sig_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \BRAINFUCK_INST|prog_address_sig_reg[7] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BRAINFUCK_INST|program_counter [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|prog_address_sig_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|prog_address_sig_reg[7] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|prog_address_sig_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \BRAINFUCK_INST|prog_address_sig_reg[8] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BRAINFUCK_INST|program_counter [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|prog_address_sig_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|prog_address_sig_reg[8] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|prog_address_sig_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \BRAINFUCK_INST|prog_address_sig_reg[9] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BRAINFUCK_INST|program_counter [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|prog_address_sig_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|prog_address_sig_reg[9] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|prog_address_sig_reg[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y16_N0
cycloneive_ram_block \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(\BRAINFUCK_INST|cpu_state.00000000~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_slow_reg~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\BRAINFUCK_INST|prog_address_sig_reg [9],\BRAINFUCK_INST|prog_address_sig_reg [8],\BRAINFUCK_INST|prog_address_sig_reg [7],\BRAINFUCK_INST|prog_address_sig_reg [6],\BRAINFUCK_INST|prog_address_sig_reg [5],\BRAINFUCK_INST|prog_address_sig_reg [4],
\BRAINFUCK_INST|prog_address_sig_reg [3],\BRAINFUCK_INST|prog_address_sig_reg [2],\BRAINFUCK_INST|prog_address_sig_reg [1],\BRAINFUCK_INST|prog_address_sig_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .init_file = "program2.hex";
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "prog_ram:PROG_RAM_INST|altsyncram:altsyncram_component|altsyncram_rci1:auto_generated|ALTSYNCRAM";
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \PROG_RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400804020400402010182010080402010080402010080200806010381004020100C02030082008070081C0802018040E040100C02070200806010381004030081C0802018040E040100C02070200806010381004030081C0802018040E020401002030080C04020380402080200806010380810040381C02010280410020100806080200808040201008040201002070180C06030180C04050082008020180C06030180C06030081C06030180C06070380C02030080C06030180C06030180C0601;
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cycloneive_lcell_comb \BRAINFUCK_INST|wren_sig_reg~0 (
// Equation(s):
// \BRAINFUCK_INST|wren_sig_reg~0_combout  = (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3] & ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] & 
// !\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2])) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] & \PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datac(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0]),
	.datad(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|wren_sig_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|wren_sig_reg~0 .lut_mask = 16'h0140;
defparam \BRAINFUCK_INST|wren_sig_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneive_lcell_comb \BRAINFUCK_INST|cpu_state.HALT~0 (
// Equation(s):
// \BRAINFUCK_INST|cpu_state.HALT~0_combout  = (\BRAINFUCK_INST|cpu_state.HALT~q ) # ((\BRAINFUCK_INST|cpu_state.WAIT~q  & !\BRAINFUCK_INST|LessThan0~2_combout ))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|cpu_state.WAIT~q ),
	.datac(\BRAINFUCK_INST|cpu_state.HALT~q ),
	.datad(\BRAINFUCK_INST|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|cpu_state.HALT~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|cpu_state.HALT~0 .lut_mask = 16'hF0FC;
defparam \BRAINFUCK_INST|cpu_state.HALT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \BRAINFUCK_INST|cpu_state.HALT (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|cpu_state.HALT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|cpu_state.HALT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|cpu_state.HALT .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|cpu_state.HALT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \BRAINFUCK_INST|Selector93~1 (
// Equation(s):
// \BRAINFUCK_INST|Selector93~1_combout  = (!\BRAINFUCK_INST|cpu_state.HALT~q  & (!\BRAINFUCK_INST|cpu_state.WAIT1~q  & (!\BRAINFUCK_INST|cpu_state.WAIT2~q  & !\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q )))

	.dataa(\BRAINFUCK_INST|cpu_state.HALT~q ),
	.datab(\BRAINFUCK_INST|cpu_state.WAIT1~q ),
	.datac(\BRAINFUCK_INST|cpu_state.WAIT2~q ),
	.datad(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector93~1_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector93~1 .lut_mask = 16'h0001;
defparam \BRAINFUCK_INST|Selector93~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneive_lcell_comb \BRAINFUCK_INST|Selector93~2 (
// Equation(s):
// \BRAINFUCK_INST|Selector93~2_combout  = (\BRAINFUCK_INST|Selector93~1_combout ) # ((\BRAINFUCK_INST|wren_sig_reg~0_combout  & (!\BRAINFUCK_INST|bracket_flag.0000~q  & \BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q )))

	.dataa(\BRAINFUCK_INST|wren_sig_reg~0_combout ),
	.datab(\BRAINFUCK_INST|bracket_flag.0000~q ),
	.datac(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datad(\BRAINFUCK_INST|Selector93~1_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector93~2_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector93~2 .lut_mask = 16'hFF20;
defparam \BRAINFUCK_INST|Selector93~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N29
dffeas \BRAINFUCK_INST|wren_sig_reg (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BRAINFUCK_INST|Selector93~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|wren_sig_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|wren_sig_reg .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|wren_sig_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneive_lcell_comb \BRAINFUCK_INST|rden_sig_reg~0 (
// Equation(s):
// \BRAINFUCK_INST|rden_sig_reg~0_combout  = !\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|rden_sig_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|rden_sig_reg~0 .lut_mask = 16'h0F0F;
defparam \BRAINFUCK_INST|rden_sig_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N31
dffeas \BRAINFUCK_INST|rden_sig_reg (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|rden_sig_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Selector93~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|rden_sig_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|rden_sig_reg .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|rden_sig_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~0 (
// Equation(s):
// \BRAINFUCK_INST|Add0~0_combout  = \BRAINFUCK_INST|address_sig_reg [0] $ (VCC)
// \BRAINFUCK_INST|Add0~1  = CARRY(\BRAINFUCK_INST|address_sig_reg [0])

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|address_sig_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~0_combout ),
	.cout(\BRAINFUCK_INST|Add0~1 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~0 .lut_mask = 16'h33CC;
defparam \BRAINFUCK_INST|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~2 (
// Equation(s):
// \BRAINFUCK_INST|Add0~2_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add0~0_combout )

	.dataa(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add0~0_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~2 .lut_mask = 16'hAA00;
defparam \BRAINFUCK_INST|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~5 (
// Equation(s):
// \BRAINFUCK_INST|Add3~5_combout  = (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3] & (!\BRAINFUCK_INST|bracket_flag.0000~q  & \BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ))

	.dataa(gnd),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.datac(\BRAINFUCK_INST|bracket_flag.0000~q ),
	.datad(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add3~5_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~5 .lut_mask = 16'h0300;
defparam \BRAINFUCK_INST|Add3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~8 (
// Equation(s):
// \BRAINFUCK_INST|Add0~8_combout  = (\BRAINFUCK_INST|address_sig_reg [1] & ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & (\BRAINFUCK_INST|Add0~1  & VCC)) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & 
// (!\BRAINFUCK_INST|Add0~1 )))) # (!\BRAINFUCK_INST|address_sig_reg [1] & ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & (!\BRAINFUCK_INST|Add0~1 )) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & ((\BRAINFUCK_INST|Add0~1 ) 
// # (GND)))))
// \BRAINFUCK_INST|Add0~9  = CARRY((\BRAINFUCK_INST|address_sig_reg [1] & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & !\BRAINFUCK_INST|Add0~1 )) # (!\BRAINFUCK_INST|address_sig_reg [1] & ((!\BRAINFUCK_INST|Add0~1 ) # 
// (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\BRAINFUCK_INST|address_sig_reg [1]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add0~1 ),
	.combout(\BRAINFUCK_INST|Add0~8_combout ),
	.cout(\BRAINFUCK_INST|Add0~9 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~8 .lut_mask = 16'h9617;
defparam \BRAINFUCK_INST|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~10 (
// Equation(s):
// \BRAINFUCK_INST|Add0~10_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add0~8_combout )

	.dataa(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add0~8_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~10 .lut_mask = 16'hAA00;
defparam \BRAINFUCK_INST|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N11
dffeas \BRAINFUCK_INST|address_sig_reg[1] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|address_sig_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|address_sig_reg[1] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|address_sig_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~11 (
// Equation(s):
// \BRAINFUCK_INST|Add0~11_combout  = ((\BRAINFUCK_INST|address_sig_reg [2] $ (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] $ (!\BRAINFUCK_INST|Add0~9 )))) # (GND)
// \BRAINFUCK_INST|Add0~12  = CARRY((\BRAINFUCK_INST|address_sig_reg [2] & ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]) # (!\BRAINFUCK_INST|Add0~9 ))) # (!\BRAINFUCK_INST|address_sig_reg [2] & 
// (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & !\BRAINFUCK_INST|Add0~9 )))

	.dataa(\BRAINFUCK_INST|address_sig_reg [2]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add0~9 ),
	.combout(\BRAINFUCK_INST|Add0~11_combout ),
	.cout(\BRAINFUCK_INST|Add0~12 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~11 .lut_mask = 16'h698E;
defparam \BRAINFUCK_INST|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~13 (
// Equation(s):
// \BRAINFUCK_INST|Add0~13_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add0~11_combout )

	.dataa(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|Add0~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~13 .lut_mask = 16'hA0A0;
defparam \BRAINFUCK_INST|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \BRAINFUCK_INST|address_sig_reg[2] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|address_sig_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|address_sig_reg[2] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|address_sig_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~14 (
// Equation(s):
// \BRAINFUCK_INST|Add0~14_combout  = (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & ((\BRAINFUCK_INST|address_sig_reg [3] & (\BRAINFUCK_INST|Add0~12  & VCC)) # (!\BRAINFUCK_INST|address_sig_reg [3] & (!\BRAINFUCK_INST|Add0~12 )))) # 
// (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & ((\BRAINFUCK_INST|address_sig_reg [3] & (!\BRAINFUCK_INST|Add0~12 )) # (!\BRAINFUCK_INST|address_sig_reg [3] & ((\BRAINFUCK_INST|Add0~12 ) # (GND)))))
// \BRAINFUCK_INST|Add0~15  = CARRY((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & (!\BRAINFUCK_INST|address_sig_reg [3] & !\BRAINFUCK_INST|Add0~12 )) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & ((!\BRAINFUCK_INST|Add0~12 
// ) # (!\BRAINFUCK_INST|address_sig_reg [3]))))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datab(\BRAINFUCK_INST|address_sig_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add0~12 ),
	.combout(\BRAINFUCK_INST|Add0~14_combout ),
	.cout(\BRAINFUCK_INST|Add0~15 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~14 .lut_mask = 16'h9617;
defparam \BRAINFUCK_INST|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~16 (
// Equation(s):
// \BRAINFUCK_INST|Add0~16_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add0~14_combout )

	.dataa(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add0~14_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~16 .lut_mask = 16'hAA00;
defparam \BRAINFUCK_INST|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \BRAINFUCK_INST|address_sig_reg[3] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|address_sig_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|address_sig_reg[3] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|address_sig_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~17 (
// Equation(s):
// \BRAINFUCK_INST|Add0~17_combout  = ((\BRAINFUCK_INST|address_sig_reg [4] $ (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] $ (!\BRAINFUCK_INST|Add0~15 )))) # (GND)
// \BRAINFUCK_INST|Add0~18  = CARRY((\BRAINFUCK_INST|address_sig_reg [4] & ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]) # (!\BRAINFUCK_INST|Add0~15 ))) # (!\BRAINFUCK_INST|address_sig_reg [4] & 
// (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & !\BRAINFUCK_INST|Add0~15 )))

	.dataa(\BRAINFUCK_INST|address_sig_reg [4]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add0~15 ),
	.combout(\BRAINFUCK_INST|Add0~17_combout ),
	.cout(\BRAINFUCK_INST|Add0~18 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~17 .lut_mask = 16'h698E;
defparam \BRAINFUCK_INST|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~19 (
// Equation(s):
// \BRAINFUCK_INST|Add0~19_combout  = (\BRAINFUCK_INST|Add0~17_combout  & \BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|Add0~17_combout ),
	.datad(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~19 .lut_mask = 16'hF000;
defparam \BRAINFUCK_INST|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N25
dffeas \BRAINFUCK_INST|address_sig_reg[4] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|address_sig_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|address_sig_reg[4] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|address_sig_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~20 (
// Equation(s):
// \BRAINFUCK_INST|Add0~20_combout  = (\BRAINFUCK_INST|address_sig_reg [5] & ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & (\BRAINFUCK_INST|Add0~18  & VCC)) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & 
// (!\BRAINFUCK_INST|Add0~18 )))) # (!\BRAINFUCK_INST|address_sig_reg [5] & ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & (!\BRAINFUCK_INST|Add0~18 )) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & ((\BRAINFUCK_INST|Add0~18 
// ) # (GND)))))
// \BRAINFUCK_INST|Add0~21  = CARRY((\BRAINFUCK_INST|address_sig_reg [5] & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & !\BRAINFUCK_INST|Add0~18 )) # (!\BRAINFUCK_INST|address_sig_reg [5] & ((!\BRAINFUCK_INST|Add0~18 ) # 
// (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\BRAINFUCK_INST|address_sig_reg [5]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add0~18 ),
	.combout(\BRAINFUCK_INST|Add0~20_combout ),
	.cout(\BRAINFUCK_INST|Add0~21 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~20 .lut_mask = 16'h9617;
defparam \BRAINFUCK_INST|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~22 (
// Equation(s):
// \BRAINFUCK_INST|Add0~22_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add0~20_combout )

	.dataa(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add0~20_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~22 .lut_mask = 16'hAA00;
defparam \BRAINFUCK_INST|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N31
dffeas \BRAINFUCK_INST|address_sig_reg[5] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|address_sig_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|address_sig_reg[5] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|address_sig_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~23 (
// Equation(s):
// \BRAINFUCK_INST|Add0~23_combout  = ((\BRAINFUCK_INST|address_sig_reg [6] $ (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] $ (!\BRAINFUCK_INST|Add0~21 )))) # (GND)
// \BRAINFUCK_INST|Add0~24  = CARRY((\BRAINFUCK_INST|address_sig_reg [6] & ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]) # (!\BRAINFUCK_INST|Add0~21 ))) # (!\BRAINFUCK_INST|address_sig_reg [6] & 
// (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & !\BRAINFUCK_INST|Add0~21 )))

	.dataa(\BRAINFUCK_INST|address_sig_reg [6]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add0~21 ),
	.combout(\BRAINFUCK_INST|Add0~23_combout ),
	.cout(\BRAINFUCK_INST|Add0~24 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~23 .lut_mask = 16'h698E;
defparam \BRAINFUCK_INST|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~25 (
// Equation(s):
// \BRAINFUCK_INST|Add0~25_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add0~23_combout )

	.dataa(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add0~23_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~25 .lut_mask = 16'hAA00;
defparam \BRAINFUCK_INST|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N29
dffeas \BRAINFUCK_INST|address_sig_reg[6] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add0~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|address_sig_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|address_sig_reg[6] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|address_sig_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~26 (
// Equation(s):
// \BRAINFUCK_INST|Add0~26_combout  = (\BRAINFUCK_INST|address_sig_reg [7] & ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & (\BRAINFUCK_INST|Add0~24  & VCC)) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & 
// (!\BRAINFUCK_INST|Add0~24 )))) # (!\BRAINFUCK_INST|address_sig_reg [7] & ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & (!\BRAINFUCK_INST|Add0~24 )) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & ((\BRAINFUCK_INST|Add0~24 
// ) # (GND)))))
// \BRAINFUCK_INST|Add0~27  = CARRY((\BRAINFUCK_INST|address_sig_reg [7] & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & !\BRAINFUCK_INST|Add0~24 )) # (!\BRAINFUCK_INST|address_sig_reg [7] & ((!\BRAINFUCK_INST|Add0~24 ) # 
// (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\BRAINFUCK_INST|address_sig_reg [7]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add0~24 ),
	.combout(\BRAINFUCK_INST|Add0~26_combout ),
	.cout(\BRAINFUCK_INST|Add0~27 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~26 .lut_mask = 16'h9617;
defparam \BRAINFUCK_INST|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~28 (
// Equation(s):
// \BRAINFUCK_INST|Add0~28_combout  = (\BRAINFUCK_INST|Add0~26_combout  & \BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|Add0~26_combout ),
	.datad(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~28 .lut_mask = 16'hF000;
defparam \BRAINFUCK_INST|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N23
dffeas \BRAINFUCK_INST|address_sig_reg[7] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|address_sig_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|address_sig_reg[7] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|address_sig_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~29 (
// Equation(s):
// \BRAINFUCK_INST|Add0~29_combout  = ((\BRAINFUCK_INST|address_sig_reg [8] $ (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] $ (!\BRAINFUCK_INST|Add0~27 )))) # (GND)
// \BRAINFUCK_INST|Add0~30  = CARRY((\BRAINFUCK_INST|address_sig_reg [8] & ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]) # (!\BRAINFUCK_INST|Add0~27 ))) # (!\BRAINFUCK_INST|address_sig_reg [8] & 
// (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & !\BRAINFUCK_INST|Add0~27 )))

	.dataa(\BRAINFUCK_INST|address_sig_reg [8]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add0~27 ),
	.combout(\BRAINFUCK_INST|Add0~29_combout ),
	.cout(\BRAINFUCK_INST|Add0~30 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~29 .lut_mask = 16'h698E;
defparam \BRAINFUCK_INST|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~31 (
// Equation(s):
// \BRAINFUCK_INST|Add0~31_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add0~29_combout )

	.dataa(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add0~29_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~31 .lut_mask = 16'hAA00;
defparam \BRAINFUCK_INST|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \BRAINFUCK_INST|address_sig_reg[8] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add0~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|address_sig_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|address_sig_reg[8] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|address_sig_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~32 (
// Equation(s):
// \BRAINFUCK_INST|Add0~32_combout  = \BRAINFUCK_INST|address_sig_reg [9] $ (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] $ (\BRAINFUCK_INST|Add0~30 ))

	.dataa(\BRAINFUCK_INST|address_sig_reg [9]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(\BRAINFUCK_INST|Add0~30 ),
	.combout(\BRAINFUCK_INST|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~32 .lut_mask = 16'h9696;
defparam \BRAINFUCK_INST|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~34 (
// Equation(s):
// \BRAINFUCK_INST|Add0~34_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add0~32_combout )

	.dataa(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add0~32_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~34 .lut_mask = 16'hAA00;
defparam \BRAINFUCK_INST|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \BRAINFUCK_INST|address_sig_reg[9] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|address_sig_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|address_sig_reg[9] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|address_sig_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~3 (
// Equation(s):
// \BRAINFUCK_INST|Add0~3_combout  = (\BRAINFUCK_INST|address_sig_reg [1]) # ((\BRAINFUCK_INST|address_sig_reg [2]) # ((\BRAINFUCK_INST|address_sig_reg [3]) # (\BRAINFUCK_INST|address_sig_reg [0])))

	.dataa(\BRAINFUCK_INST|address_sig_reg [1]),
	.datab(\BRAINFUCK_INST|address_sig_reg [2]),
	.datac(\BRAINFUCK_INST|address_sig_reg [3]),
	.datad(\BRAINFUCK_INST|address_sig_reg [0]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~3 .lut_mask = 16'hFFFE;
defparam \BRAINFUCK_INST|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~4 (
// Equation(s):
// \BRAINFUCK_INST|Add0~4_combout  = (\BRAINFUCK_INST|address_sig_reg [7]) # ((\BRAINFUCK_INST|address_sig_reg [6]) # ((\BRAINFUCK_INST|address_sig_reg [5]) # (\BRAINFUCK_INST|address_sig_reg [4])))

	.dataa(\BRAINFUCK_INST|address_sig_reg [7]),
	.datab(\BRAINFUCK_INST|address_sig_reg [6]),
	.datac(\BRAINFUCK_INST|address_sig_reg [5]),
	.datad(\BRAINFUCK_INST|address_sig_reg [4]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~4 .lut_mask = 16'hFFFE;
defparam \BRAINFUCK_INST|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~5 (
// Equation(s):
// \BRAINFUCK_INST|Add0~5_combout  = (\BRAINFUCK_INST|address_sig_reg [9]) # ((\BRAINFUCK_INST|Add0~3_combout ) # ((\BRAINFUCK_INST|Add0~4_combout ) # (\BRAINFUCK_INST|address_sig_reg [8])))

	.dataa(\BRAINFUCK_INST|address_sig_reg [9]),
	.datab(\BRAINFUCK_INST|Add0~3_combout ),
	.datac(\BRAINFUCK_INST|Add0~4_combout ),
	.datad(\BRAINFUCK_INST|address_sig_reg [8]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~5 .lut_mask = 16'hFFFE;
defparam \BRAINFUCK_INST|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~6 (
// Equation(s):
// \BRAINFUCK_INST|Add0~6_combout  = (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1])) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] & 
// (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & \BRAINFUCK_INST|Add0~5_combout ))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add0~5_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~6 .lut_mask = 16'h6622;
defparam \BRAINFUCK_INST|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~5 (
// Equation(s):
// \BRAINFUCK_INST|Add4~5_combout  = (!\BRAINFUCK_INST|cpu_state.00000000~q  & !\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|cpu_state.00000000~q ),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~5_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~5 .lut_mask = 16'h0033;
defparam \BRAINFUCK_INST|Add4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cycloneive_lcell_comb \BRAINFUCK_INST|Add0~7 (
// Equation(s):
// \BRAINFUCK_INST|Add0~7_combout  = (\BRAINFUCK_INST|Add4~5_combout ) # ((!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & (\BRAINFUCK_INST|Add3~5_combout  & \BRAINFUCK_INST|Add0~6_combout )))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datab(\BRAINFUCK_INST|Add3~5_combout ),
	.datac(\BRAINFUCK_INST|Add0~6_combout ),
	.datad(\BRAINFUCK_INST|Add4~5_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add0~7 .lut_mask = 16'hFF40;
defparam \BRAINFUCK_INST|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N1
dffeas \BRAINFUCK_INST|address_sig_reg[0] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|address_sig_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|address_sig_reg[0] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|address_sig_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~2 (
// Equation(s):
// \BRAINFUCK_INST|Add3~2_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [0] $ (VCC)
// \BRAINFUCK_INST|Add3~3  = CARRY(\RAM_INST|altsyncram_component|auto_generated|q_a [0])

	.dataa(\RAM_INST|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add3~2_combout ),
	.cout(\BRAINFUCK_INST|Add3~3 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~2 .lut_mask = 16'h55AA;
defparam \BRAINFUCK_INST|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~7 (
// Equation(s):
// \BRAINFUCK_INST|Add3~7_combout  = (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & ((\RAM_INST|altsyncram_component|auto_generated|q_a [1] & (\BRAINFUCK_INST|Add3~3  & VCC)) # (!\RAM_INST|altsyncram_component|auto_generated|q_a [1] & 
// (!\BRAINFUCK_INST|Add3~3 )))) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & ((\RAM_INST|altsyncram_component|auto_generated|q_a [1] & (!\BRAINFUCK_INST|Add3~3 )) # (!\RAM_INST|altsyncram_component|auto_generated|q_a [1] & 
// ((\BRAINFUCK_INST|Add3~3 ) # (GND)))))
// \BRAINFUCK_INST|Add3~8  = CARRY((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & (!\RAM_INST|altsyncram_component|auto_generated|q_a [1] & !\BRAINFUCK_INST|Add3~3 )) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & 
// ((!\BRAINFUCK_INST|Add3~3 ) # (!\RAM_INST|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add3~3 ),
	.combout(\BRAINFUCK_INST|Add3~7_combout ),
	.cout(\BRAINFUCK_INST|Add3~8 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~7 .lut_mask = 16'h9617;
defparam \BRAINFUCK_INST|Add3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~10 (
// Equation(s):
// \BRAINFUCK_INST|Add3~10_combout  = ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] $ (\RAM_INST|altsyncram_component|auto_generated|q_a [2] $ (!\BRAINFUCK_INST|Add3~8 )))) # (GND)
// \BRAINFUCK_INST|Add3~11  = CARRY((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & ((\RAM_INST|altsyncram_component|auto_generated|q_a [2]) # (!\BRAINFUCK_INST|Add3~8 ))) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & 
// (\RAM_INST|altsyncram_component|auto_generated|q_a [2] & !\BRAINFUCK_INST|Add3~8 )))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add3~8 ),
	.combout(\BRAINFUCK_INST|Add3~10_combout ),
	.cout(\BRAINFUCK_INST|Add3~11 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~10 .lut_mask = 16'h698E;
defparam \BRAINFUCK_INST|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~13 (
// Equation(s):
// \BRAINFUCK_INST|Add3~13_combout  = (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & ((\RAM_INST|altsyncram_component|auto_generated|q_a [3] & (\BRAINFUCK_INST|Add3~11  & VCC)) # (!\RAM_INST|altsyncram_component|auto_generated|q_a [3] & 
// (!\BRAINFUCK_INST|Add3~11 )))) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & ((\RAM_INST|altsyncram_component|auto_generated|q_a [3] & (!\BRAINFUCK_INST|Add3~11 )) # (!\RAM_INST|altsyncram_component|auto_generated|q_a [3] & 
// ((\BRAINFUCK_INST|Add3~11 ) # (GND)))))
// \BRAINFUCK_INST|Add3~14  = CARRY((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & (!\RAM_INST|altsyncram_component|auto_generated|q_a [3] & !\BRAINFUCK_INST|Add3~11 )) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & 
// ((!\BRAINFUCK_INST|Add3~11 ) # (!\RAM_INST|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add3~11 ),
	.combout(\BRAINFUCK_INST|Add3~13_combout ),
	.cout(\BRAINFUCK_INST|Add3~14 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~13 .lut_mask = 16'h9617;
defparam \BRAINFUCK_INST|Add3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~16 (
// Equation(s):
// \BRAINFUCK_INST|Add3~16_combout  = ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] $ (\RAM_INST|altsyncram_component|auto_generated|q_a [4] $ (!\BRAINFUCK_INST|Add3~14 )))) # (GND)
// \BRAINFUCK_INST|Add3~17  = CARRY((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & ((\RAM_INST|altsyncram_component|auto_generated|q_a [4]) # (!\BRAINFUCK_INST|Add3~14 ))) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & 
// (\RAM_INST|altsyncram_component|auto_generated|q_a [4] & !\BRAINFUCK_INST|Add3~14 )))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RAM_INST|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add3~14 ),
	.combout(\BRAINFUCK_INST|Add3~16_combout ),
	.cout(\BRAINFUCK_INST|Add3~17 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~16 .lut_mask = 16'h698E;
defparam \BRAINFUCK_INST|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~18 (
// Equation(s):
// \BRAINFUCK_INST|Add3~18_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add3~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datad(\BRAINFUCK_INST|Add3~16_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add3~18_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~18 .lut_mask = 16'hF000;
defparam \BRAINFUCK_INST|Add3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~6 (
// Equation(s):
// \BRAINFUCK_INST|Add3~6_combout  = (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & \PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1])) # 
// (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] & (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & !\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datad(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~6 .lut_mask = 16'h0A50;
defparam \BRAINFUCK_INST|Add3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~28 (
// Equation(s):
// \BRAINFUCK_INST|Add3~28_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & (((\BRAINFUCK_INST|Add3~6_combout  & \BRAINFUCK_INST|Add3~5_combout )))) # (!\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & (((\BRAINFUCK_INST|Add3~6_combout  & 
// \BRAINFUCK_INST|Add3~5_combout )) # (!\BRAINFUCK_INST|cpu_state.00000000~q )))

	.dataa(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datab(\BRAINFUCK_INST|cpu_state.00000000~q ),
	.datac(\BRAINFUCK_INST|Add3~6_combout ),
	.datad(\BRAINFUCK_INST|Add3~5_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~28 .lut_mask = 16'hF111;
defparam \BRAINFUCK_INST|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \BRAINFUCK_INST|data_sig_reg[4] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add3~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add3~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|data_sig_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|data_sig_reg[4] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|data_sig_reg[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y15_N0
cycloneive_ram_block \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\BRAINFUCK_INST|wren_sig_reg~q ),
	.portare(\BRAINFUCK_INST|rden_sig_reg~q ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk_slow_reg~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\BRAINFUCK_INST|data_sig_reg [7],\BRAINFUCK_INST|data_sig_reg [6],\BRAINFUCK_INST|data_sig_reg [5],\BRAINFUCK_INST|data_sig_reg [4],\BRAINFUCK_INST|data_sig_reg [3],\BRAINFUCK_INST|data_sig_reg [2],\BRAINFUCK_INST|data_sig_reg [1],\BRAINFUCK_INST|data_sig_reg [0]}),
	.portaaddr({\BRAINFUCK_INST|address_sig_reg [9],\BRAINFUCK_INST|address_sig_reg [8],\BRAINFUCK_INST|address_sig_reg [7],\BRAINFUCK_INST|address_sig_reg [6],\BRAINFUCK_INST|address_sig_reg [5],\BRAINFUCK_INST|address_sig_reg [4],\BRAINFUCK_INST|address_sig_reg [3],\BRAINFUCK_INST|address_sig_reg [2],
\BRAINFUCK_INST|address_sig_reg [1],\BRAINFUCK_INST|address_sig_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM_INST|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:RAM_INST|altsyncram:altsyncram_component|altsyncram_e5g1:auto_generated|ALTSYNCRAM";
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \RAM_INST|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~19 (
// Equation(s):
// \BRAINFUCK_INST|Add3~19_combout  = (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & ((\RAM_INST|altsyncram_component|auto_generated|q_a [5] & (\BRAINFUCK_INST|Add3~17  & VCC)) # (!\RAM_INST|altsyncram_component|auto_generated|q_a [5] & 
// (!\BRAINFUCK_INST|Add3~17 )))) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & ((\RAM_INST|altsyncram_component|auto_generated|q_a [5] & (!\BRAINFUCK_INST|Add3~17 )) # (!\RAM_INST|altsyncram_component|auto_generated|q_a [5] & 
// ((\BRAINFUCK_INST|Add3~17 ) # (GND)))))
// \BRAINFUCK_INST|Add3~20  = CARRY((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & (!\RAM_INST|altsyncram_component|auto_generated|q_a [5] & !\BRAINFUCK_INST|Add3~17 )) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & 
// ((!\BRAINFUCK_INST|Add3~17 ) # (!\RAM_INST|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RAM_INST|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add3~17 ),
	.combout(\BRAINFUCK_INST|Add3~19_combout ),
	.cout(\BRAINFUCK_INST|Add3~20 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~19 .lut_mask = 16'h9617;
defparam \BRAINFUCK_INST|Add3~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~22 (
// Equation(s):
// \BRAINFUCK_INST|Add3~22_combout  = ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] $ (\RAM_INST|altsyncram_component|auto_generated|q_a [6] $ (!\BRAINFUCK_INST|Add3~20 )))) # (GND)
// \BRAINFUCK_INST|Add3~23  = CARRY((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & ((\RAM_INST|altsyncram_component|auto_generated|q_a [6]) # (!\BRAINFUCK_INST|Add3~20 ))) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & 
// (\RAM_INST|altsyncram_component|auto_generated|q_a [6] & !\BRAINFUCK_INST|Add3~20 )))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datab(\RAM_INST|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add3~20 ),
	.combout(\BRAINFUCK_INST|Add3~22_combout ),
	.cout(\BRAINFUCK_INST|Add3~23 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~22 .lut_mask = 16'h698E;
defparam \BRAINFUCK_INST|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~25 (
// Equation(s):
// \BRAINFUCK_INST|Add3~25_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [7] $ (\BRAINFUCK_INST|Add3~23  $ (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]))

	.dataa(gnd),
	.datab(\RAM_INST|altsyncram_component|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.cin(\BRAINFUCK_INST|Add3~23 ),
	.combout(\BRAINFUCK_INST|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~25 .lut_mask = 16'hC33C;
defparam \BRAINFUCK_INST|Add3~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~27 (
// Equation(s):
// \BRAINFUCK_INST|Add3~27_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add3~25_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datad(\BRAINFUCK_INST|Add3~25_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add3~27_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~27 .lut_mask = 16'hF000;
defparam \BRAINFUCK_INST|Add3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \BRAINFUCK_INST|data_sig_reg[7] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add3~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add3~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|data_sig_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|data_sig_reg[7] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|data_sig_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~24 (
// Equation(s):
// \BRAINFUCK_INST|Add3~24_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add3~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datad(\BRAINFUCK_INST|Add3~22_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add3~24_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~24 .lut_mask = 16'hF000;
defparam \BRAINFUCK_INST|Add3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \BRAINFUCK_INST|data_sig_reg[6] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add3~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add3~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|data_sig_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|data_sig_reg[6] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|data_sig_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~21 (
// Equation(s):
// \BRAINFUCK_INST|Add3~21_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add3~19_combout )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datac(\BRAINFUCK_INST|Add3~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add3~21_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~21 .lut_mask = 16'hC0C0;
defparam \BRAINFUCK_INST|Add3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N31
dffeas \BRAINFUCK_INST|data_sig_reg[5] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add3~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add3~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|data_sig_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|data_sig_reg[5] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|data_sig_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~15 (
// Equation(s):
// \BRAINFUCK_INST|Add3~15_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add3~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datad(\BRAINFUCK_INST|Add3~13_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add3~15_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~15 .lut_mask = 16'hF000;
defparam \BRAINFUCK_INST|Add3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \BRAINFUCK_INST|data_sig_reg[3] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add3~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add3~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|data_sig_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|data_sig_reg[3] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|data_sig_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~12 (
// Equation(s):
// \BRAINFUCK_INST|Add3~12_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add3~10_combout )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datac(\BRAINFUCK_INST|Add3~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add3~12_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~12 .lut_mask = 16'hC0C0;
defparam \BRAINFUCK_INST|Add3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \BRAINFUCK_INST|data_sig_reg[2] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add3~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add3~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|data_sig_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|data_sig_reg[2] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|data_sig_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~9 (
// Equation(s):
// \BRAINFUCK_INST|Add3~9_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add3~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datad(\BRAINFUCK_INST|Add3~7_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add3~9_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~9 .lut_mask = 16'hF000;
defparam \BRAINFUCK_INST|Add3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \BRAINFUCK_INST|data_sig_reg[1] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add3~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add3~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|data_sig_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|data_sig_reg[1] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|data_sig_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneive_lcell_comb \BRAINFUCK_INST|Add3~4 (
// Equation(s):
// \BRAINFUCK_INST|Add3~4_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|Add3~2_combout )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datac(\BRAINFUCK_INST|Add3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add3~4 .lut_mask = 16'hC0C0;
defparam \BRAINFUCK_INST|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \BRAINFUCK_INST|data_sig_reg[0] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add3~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|data_sig_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|data_sig_reg[0] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|data_sig_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cycloneive_lcell_comb \BRAINFUCK_INST|Equal1~1 (
// Equation(s):
// \BRAINFUCK_INST|Equal1~1_combout  = (\RAM_INST|altsyncram_component|auto_generated|q_a [4]) # ((\RAM_INST|altsyncram_component|auto_generated|q_a [5]) # ((\RAM_INST|altsyncram_component|auto_generated|q_a [6]) # 
// (\RAM_INST|altsyncram_component|auto_generated|q_a [7])))

	.dataa(\RAM_INST|altsyncram_component|auto_generated|q_a [4]),
	.datab(\RAM_INST|altsyncram_component|auto_generated|q_a [5]),
	.datac(\RAM_INST|altsyncram_component|auto_generated|q_a [6]),
	.datad(\RAM_INST|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Equal1~1 .lut_mask = 16'hFFFE;
defparam \BRAINFUCK_INST|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cycloneive_lcell_comb \BRAINFUCK_INST|Equal1~0 (
// Equation(s):
// \BRAINFUCK_INST|Equal1~0_combout  = (\RAM_INST|altsyncram_component|auto_generated|q_a [1]) # ((\RAM_INST|altsyncram_component|auto_generated|q_a [0]) # ((\RAM_INST|altsyncram_component|auto_generated|q_a [2]) # 
// (\RAM_INST|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datab(\RAM_INST|altsyncram_component|auto_generated|q_a [0]),
	.datac(\RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datad(\RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Equal1~0 .lut_mask = 16'hFFFE;
defparam \BRAINFUCK_INST|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneive_lcell_comb \BRAINFUCK_INST|Equal1~2 (
// Equation(s):
// \BRAINFUCK_INST|Equal1~2_combout  = (\BRAINFUCK_INST|Equal1~1_combout ) # (\BRAINFUCK_INST|Equal1~0_combout )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|Equal1~1_combout ),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Equal1~0_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Equal1~2 .lut_mask = 16'hFFCC;
defparam \BRAINFUCK_INST|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cycloneive_lcell_comb \BRAINFUCK_INST|Selector63~1 (
// Equation(s):
// \BRAINFUCK_INST|Selector63~1_combout  = (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3] & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] & 
// \BRAINFUCK_INST|Equal1~2_combout ))) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3] & (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] & 
// !\BRAINFUCK_INST|Equal1~2_combout )))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datac(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0]),
	.datad(\BRAINFUCK_INST|Equal1~2_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector63~1_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector63~1 .lut_mask = 16'h0240;
defparam \BRAINFUCK_INST|Selector63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cycloneive_lcell_comb \BRAINFUCK_INST|Selector112~1 (
// Equation(s):
// \BRAINFUCK_INST|Selector112~1_combout  = (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & (\BRAINFUCK_INST|Selector93~0_combout  & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3] & \BRAINFUCK_INST|Selector63~1_combout )))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datab(\BRAINFUCK_INST|Selector93~0_combout ),
	.datac(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.datad(\BRAINFUCK_INST|Selector63~1_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector112~1_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector112~1 .lut_mask = 16'h0800;
defparam \BRAINFUCK_INST|Selector112~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cycloneive_lcell_comb \BRAINFUCK_INST|Selector112~0 (
// Equation(s):
// \BRAINFUCK_INST|Selector112~0_combout  = (!\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & \BRAINFUCK_INST|cpu_state.00000000~q )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datac(\BRAINFUCK_INST|cpu_state.00000000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector112~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector112~0 .lut_mask = 16'h3030;
defparam \BRAINFUCK_INST|Selector112~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cycloneive_lcell_comb \BRAINFUCK_INST|Selector63~2 (
// Equation(s):
// \BRAINFUCK_INST|Selector63~2_combout  = (\BRAINFUCK_INST|Selector63~1_combout  & (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] $ (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.datad(\BRAINFUCK_INST|Selector63~1_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector63~2_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector63~2 .lut_mask = 16'h5A00;
defparam \BRAINFUCK_INST|Selector63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cycloneive_lcell_comb \BRAINFUCK_INST|Selector111~1 (
// Equation(s):
// \BRAINFUCK_INST|Selector111~1_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & ((\BRAINFUCK_INST|bracket_flag.0000~q  & (!\BRAINFUCK_INST|Selector63~0_combout )) # (!\BRAINFUCK_INST|bracket_flag.0000~q  & ((!\BRAINFUCK_INST|Selector63~2_combout 
// )))))

	.dataa(\BRAINFUCK_INST|Selector63~0_combout ),
	.datab(\BRAINFUCK_INST|bracket_flag.0000~q ),
	.datac(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datad(\BRAINFUCK_INST|Selector63~2_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector111~1_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector111~1 .lut_mask = 16'h4070;
defparam \BRAINFUCK_INST|Selector111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cycloneive_lcell_comb \BRAINFUCK_INST|Selector112~2 (
// Equation(s):
// \BRAINFUCK_INST|Selector112~2_combout  = (\BRAINFUCK_INST|Selector112~1_combout ) # ((\BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET~q  & ((\BRAINFUCK_INST|Selector112~0_combout ) # (\BRAINFUCK_INST|Selector111~1_combout ))))

	.dataa(\BRAINFUCK_INST|Selector112~1_combout ),
	.datab(\BRAINFUCK_INST|Selector112~0_combout ),
	.datac(\BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET~q ),
	.datad(\BRAINFUCK_INST|Selector111~1_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector112~2_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector112~2 .lut_mask = 16'hFAEA;
defparam \BRAINFUCK_INST|Selector112~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Selector112~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cycloneive_lcell_comb \BRAINFUCK_INST|Equal3~0 (
// Equation(s):
// \BRAINFUCK_INST|Equal3~0_combout  = ((\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3]) # ((!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]))) # 
// (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0])

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.datac(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datad(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Equal3~0 .lut_mask = 16'hDFFF;
defparam \BRAINFUCK_INST|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneive_lcell_comb \BRAINFUCK_INST|Selector53~1 (
// Equation(s):
// \BRAINFUCK_INST|Selector53~1_combout  = (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1] & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] & 
// \PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datac(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0]),
	.datad(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector53~1 .lut_mask = 16'h0100;
defparam \BRAINFUCK_INST|Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cycloneive_lcell_comb \BRAINFUCK_INST|Selector66~2 (
// Equation(s):
// \BRAINFUCK_INST|Selector66~2_combout  = (\BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET~q  & (\BRAINFUCK_INST|Equal3~0_combout  & ((!\BRAINFUCK_INST|Selector53~1_combout ) # (!\BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET~q )))) # 
// (!\BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET~q  & (((!\BRAINFUCK_INST|Selector53~1_combout )) # (!\BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET~q )))

	.dataa(\BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET~q ),
	.datab(\BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET~q ),
	.datac(\BRAINFUCK_INST|Selector53~1_combout ),
	.datad(\BRAINFUCK_INST|Equal3~0_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector66~2_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector66~2 .lut_mask = 16'h3F15;
defparam \BRAINFUCK_INST|Selector66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~20 (
// Equation(s):
// \BRAINFUCK_INST|Add6~20_combout  = \BRAINFUCK_INST|bracket_delta [0] $ (VCC)
// \BRAINFUCK_INST|Add6~21  = CARRY(\BRAINFUCK_INST|bracket_delta [0])

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_delta [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add6~20_combout ),
	.cout(\BRAINFUCK_INST|Add6~21 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~20 .lut_mask = 16'h33CC;
defparam \BRAINFUCK_INST|Add6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneive_lcell_comb \BRAINFUCK_INST|Selector66~0 (
// Equation(s):
// \BRAINFUCK_INST|Selector66~0_combout  = (\BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET~q  & (((!\BRAINFUCK_INST|Equal2~2_combout  & \BRAINFUCK_INST|Selector53~1_combout )))) # (!\BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET~q  & 
// (((!\BRAINFUCK_INST|Equal2~2_combout )) # (!\BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET~q )))

	.dataa(\BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET~q ),
	.datab(\BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET~q ),
	.datac(\BRAINFUCK_INST|Equal2~2_combout ),
	.datad(\BRAINFUCK_INST|Selector53~1_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector66~0 .lut_mask = 16'h1F15;
defparam \BRAINFUCK_INST|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneive_lcell_comb \BRAINFUCK_INST|Selector66~1 (
// Equation(s):
// \BRAINFUCK_INST|Selector66~1_combout  = (\BRAINFUCK_INST|Equal3~0_combout  & (((!\BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET~q  & \BRAINFUCK_INST|Selector66~0_combout )) # (!\BRAINFUCK_INST|Selector53~1_combout ))) # 
// (!\BRAINFUCK_INST|Equal3~0_combout  & (((\BRAINFUCK_INST|Selector66~0_combout ))))

	.dataa(\BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET~q ),
	.datab(\BRAINFUCK_INST|Selector53~1_combout ),
	.datac(\BRAINFUCK_INST|Equal3~0_combout ),
	.datad(\BRAINFUCK_INST|Selector66~0_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector66~1_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector66~1 .lut_mask = 16'h7F30;
defparam \BRAINFUCK_INST|Selector66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneive_lcell_comb \BRAINFUCK_INST|Add7~0 (
// Equation(s):
// \BRAINFUCK_INST|Add7~0_combout  = (\BRAINFUCK_INST|bracket_delta [0] & (\BRAINFUCK_INST|Selector66~1_combout  $ (GND))) # (!\BRAINFUCK_INST|bracket_delta [0] & (!\BRAINFUCK_INST|Selector66~1_combout  & VCC))
// \BRAINFUCK_INST|Add7~1  = CARRY((\BRAINFUCK_INST|bracket_delta [0] & !\BRAINFUCK_INST|Selector66~1_combout ))

	.dataa(\BRAINFUCK_INST|bracket_delta [0]),
	.datab(\BRAINFUCK_INST|Selector66~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add7~0_combout ),
	.cout(\BRAINFUCK_INST|Add7~1 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add7~0 .lut_mask = 16'h9922;
defparam \BRAINFUCK_INST|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~42 (
// Equation(s):
// \BRAINFUCK_INST|Add6~42_combout  = (\BRAINFUCK_INST|Equal2~2_combout  & ((\BRAINFUCK_INST|Selector66~2_combout  & ((\BRAINFUCK_INST|Add7~0_combout ))) # (!\BRAINFUCK_INST|Selector66~2_combout  & (\BRAINFUCK_INST|Add6~20_combout )))) # 
// (!\BRAINFUCK_INST|Equal2~2_combout  & (((\BRAINFUCK_INST|Add7~0_combout ))))

	.dataa(\BRAINFUCK_INST|Equal2~2_combout ),
	.datab(\BRAINFUCK_INST|Add6~20_combout ),
	.datac(\BRAINFUCK_INST|Selector66~2_combout ),
	.datad(\BRAINFUCK_INST|Add7~0_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add6~42_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~42 .lut_mask = 16'hFD08;
defparam \BRAINFUCK_INST|Add6~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \BRAINFUCK_INST|bracket_delta[0] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add6~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.sload(gnd),
	.ena(!\BRAINFUCK_INST|Selector112~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|bracket_delta [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|bracket_delta[0] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|bracket_delta[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~22 (
// Equation(s):
// \BRAINFUCK_INST|Add6~22_combout  = (\BRAINFUCK_INST|bracket_delta [1] & (\BRAINFUCK_INST|Add6~21  & VCC)) # (!\BRAINFUCK_INST|bracket_delta [1] & (!\BRAINFUCK_INST|Add6~21 ))
// \BRAINFUCK_INST|Add6~23  = CARRY((!\BRAINFUCK_INST|bracket_delta [1] & !\BRAINFUCK_INST|Add6~21 ))

	.dataa(\BRAINFUCK_INST|bracket_delta [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add6~21 ),
	.combout(\BRAINFUCK_INST|Add6~22_combout ),
	.cout(\BRAINFUCK_INST|Add6~23 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~22 .lut_mask = 16'hA505;
defparam \BRAINFUCK_INST|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneive_lcell_comb \BRAINFUCK_INST|Add7~2 (
// Equation(s):
// \BRAINFUCK_INST|Add7~2_combout  = (\BRAINFUCK_INST|bracket_delta [1] & (!\BRAINFUCK_INST|Add7~1 )) # (!\BRAINFUCK_INST|bracket_delta [1] & ((\BRAINFUCK_INST|Add7~1 ) # (GND)))
// \BRAINFUCK_INST|Add7~3  = CARRY((!\BRAINFUCK_INST|Add7~1 ) # (!\BRAINFUCK_INST|bracket_delta [1]))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_delta [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add7~1 ),
	.combout(\BRAINFUCK_INST|Add7~2_combout ),
	.cout(\BRAINFUCK_INST|Add7~3 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add7~2 .lut_mask = 16'h3C3F;
defparam \BRAINFUCK_INST|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~41 (
// Equation(s):
// \BRAINFUCK_INST|Add6~41_combout  = (\BRAINFUCK_INST|Equal2~2_combout  & ((\BRAINFUCK_INST|Selector66~2_combout  & ((\BRAINFUCK_INST|Add7~2_combout ))) # (!\BRAINFUCK_INST|Selector66~2_combout  & (\BRAINFUCK_INST|Add6~22_combout )))) # 
// (!\BRAINFUCK_INST|Equal2~2_combout  & (((\BRAINFUCK_INST|Add7~2_combout ))))

	.dataa(\BRAINFUCK_INST|Equal2~2_combout ),
	.datab(\BRAINFUCK_INST|Add6~22_combout ),
	.datac(\BRAINFUCK_INST|Selector66~2_combout ),
	.datad(\BRAINFUCK_INST|Add7~2_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add6~41_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~41 .lut_mask = 16'hFD08;
defparam \BRAINFUCK_INST|Add6~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \BRAINFUCK_INST|bracket_delta[1] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add6~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.sload(gnd),
	.ena(!\BRAINFUCK_INST|Selector112~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|bracket_delta [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|bracket_delta[1] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|bracket_delta[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~24 (
// Equation(s):
// \BRAINFUCK_INST|Add6~24_combout  = (\BRAINFUCK_INST|bracket_delta [2] & ((GND) # (!\BRAINFUCK_INST|Add6~23 ))) # (!\BRAINFUCK_INST|bracket_delta [2] & (\BRAINFUCK_INST|Add6~23  $ (GND)))
// \BRAINFUCK_INST|Add6~25  = CARRY((\BRAINFUCK_INST|bracket_delta [2]) # (!\BRAINFUCK_INST|Add6~23 ))

	.dataa(\BRAINFUCK_INST|bracket_delta [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add6~23 ),
	.combout(\BRAINFUCK_INST|Add6~24_combout ),
	.cout(\BRAINFUCK_INST|Add6~25 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~24 .lut_mask = 16'h5AAF;
defparam \BRAINFUCK_INST|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneive_lcell_comb \BRAINFUCK_INST|Add7~4 (
// Equation(s):
// \BRAINFUCK_INST|Add7~4_combout  = (\BRAINFUCK_INST|bracket_delta [2] & (\BRAINFUCK_INST|Add7~3  $ (GND))) # (!\BRAINFUCK_INST|bracket_delta [2] & (!\BRAINFUCK_INST|Add7~3  & VCC))
// \BRAINFUCK_INST|Add7~5  = CARRY((\BRAINFUCK_INST|bracket_delta [2] & !\BRAINFUCK_INST|Add7~3 ))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_delta [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add7~3 ),
	.combout(\BRAINFUCK_INST|Add7~4_combout ),
	.cout(\BRAINFUCK_INST|Add7~5 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add7~4 .lut_mask = 16'hC30C;
defparam \BRAINFUCK_INST|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~40 (
// Equation(s):
// \BRAINFUCK_INST|Add6~40_combout  = (\BRAINFUCK_INST|Selector66~2_combout  & (((\BRAINFUCK_INST|Add7~4_combout )))) # (!\BRAINFUCK_INST|Selector66~2_combout  & ((\BRAINFUCK_INST|Equal2~2_combout  & (\BRAINFUCK_INST|Add6~24_combout )) # 
// (!\BRAINFUCK_INST|Equal2~2_combout  & ((\BRAINFUCK_INST|Add7~4_combout )))))

	.dataa(\BRAINFUCK_INST|Selector66~2_combout ),
	.datab(\BRAINFUCK_INST|Equal2~2_combout ),
	.datac(\BRAINFUCK_INST|Add6~24_combout ),
	.datad(\BRAINFUCK_INST|Add7~4_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add6~40_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~40 .lut_mask = 16'hFB40;
defparam \BRAINFUCK_INST|Add6~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \BRAINFUCK_INST|bracket_delta[2] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add6~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.sload(gnd),
	.ena(!\BRAINFUCK_INST|Selector112~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|bracket_delta [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|bracket_delta[2] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|bracket_delta[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~26 (
// Equation(s):
// \BRAINFUCK_INST|Add6~26_combout  = (\BRAINFUCK_INST|bracket_delta [3] & (\BRAINFUCK_INST|Add6~25  & VCC)) # (!\BRAINFUCK_INST|bracket_delta [3] & (!\BRAINFUCK_INST|Add6~25 ))
// \BRAINFUCK_INST|Add6~27  = CARRY((!\BRAINFUCK_INST|bracket_delta [3] & !\BRAINFUCK_INST|Add6~25 ))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add6~25 ),
	.combout(\BRAINFUCK_INST|Add6~26_combout ),
	.cout(\BRAINFUCK_INST|Add6~27 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~26 .lut_mask = 16'hC303;
defparam \BRAINFUCK_INST|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneive_lcell_comb \BRAINFUCK_INST|Add7~6 (
// Equation(s):
// \BRAINFUCK_INST|Add7~6_combout  = (\BRAINFUCK_INST|bracket_delta [3] & (!\BRAINFUCK_INST|Add7~5 )) # (!\BRAINFUCK_INST|bracket_delta [3] & ((\BRAINFUCK_INST|Add7~5 ) # (GND)))
// \BRAINFUCK_INST|Add7~7  = CARRY((!\BRAINFUCK_INST|Add7~5 ) # (!\BRAINFUCK_INST|bracket_delta [3]))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_delta [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add7~5 ),
	.combout(\BRAINFUCK_INST|Add7~6_combout ),
	.cout(\BRAINFUCK_INST|Add7~7 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add7~6 .lut_mask = 16'h3C3F;
defparam \BRAINFUCK_INST|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~43 (
// Equation(s):
// \BRAINFUCK_INST|Add6~43_combout  = (\BRAINFUCK_INST|Equal2~2_combout  & ((\BRAINFUCK_INST|Selector66~2_combout  & ((\BRAINFUCK_INST|Add7~6_combout ))) # (!\BRAINFUCK_INST|Selector66~2_combout  & (\BRAINFUCK_INST|Add6~26_combout )))) # 
// (!\BRAINFUCK_INST|Equal2~2_combout  & (((\BRAINFUCK_INST|Add7~6_combout ))))

	.dataa(\BRAINFUCK_INST|Equal2~2_combout ),
	.datab(\BRAINFUCK_INST|Add6~26_combout ),
	.datac(\BRAINFUCK_INST|Selector66~2_combout ),
	.datad(\BRAINFUCK_INST|Add7~6_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add6~43_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~43 .lut_mask = 16'hFD08;
defparam \BRAINFUCK_INST|Add6~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \BRAINFUCK_INST|bracket_delta[3] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add6~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.sload(gnd),
	.ena(!\BRAINFUCK_INST|Selector112~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|bracket_delta [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|bracket_delta[3] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|bracket_delta[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N16
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~28 (
// Equation(s):
// \BRAINFUCK_INST|Add6~28_combout  = (\BRAINFUCK_INST|bracket_delta [4] & ((GND) # (!\BRAINFUCK_INST|Add6~27 ))) # (!\BRAINFUCK_INST|bracket_delta [4] & (\BRAINFUCK_INST|Add6~27  $ (GND)))
// \BRAINFUCK_INST|Add6~29  = CARRY((\BRAINFUCK_INST|bracket_delta [4]) # (!\BRAINFUCK_INST|Add6~27 ))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_delta [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add6~27 ),
	.combout(\BRAINFUCK_INST|Add6~28_combout ),
	.cout(\BRAINFUCK_INST|Add6~29 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~28 .lut_mask = 16'h3CCF;
defparam \BRAINFUCK_INST|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneive_lcell_comb \BRAINFUCK_INST|Add7~8 (
// Equation(s):
// \BRAINFUCK_INST|Add7~8_combout  = (\BRAINFUCK_INST|bracket_delta [4] & (\BRAINFUCK_INST|Add7~7  $ (GND))) # (!\BRAINFUCK_INST|bracket_delta [4] & (!\BRAINFUCK_INST|Add7~7  & VCC))
// \BRAINFUCK_INST|Add7~9  = CARRY((\BRAINFUCK_INST|bracket_delta [4] & !\BRAINFUCK_INST|Add7~7 ))

	.dataa(\BRAINFUCK_INST|bracket_delta [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add7~7 ),
	.combout(\BRAINFUCK_INST|Add7~8_combout ),
	.cout(\BRAINFUCK_INST|Add7~9 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add7~8 .lut_mask = 16'hA50A;
defparam \BRAINFUCK_INST|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~44 (
// Equation(s):
// \BRAINFUCK_INST|Add6~44_combout  = (\BRAINFUCK_INST|Selector66~2_combout  & (((\BRAINFUCK_INST|Add7~8_combout )))) # (!\BRAINFUCK_INST|Selector66~2_combout  & ((\BRAINFUCK_INST|Equal2~2_combout  & (\BRAINFUCK_INST|Add6~28_combout )) # 
// (!\BRAINFUCK_INST|Equal2~2_combout  & ((\BRAINFUCK_INST|Add7~8_combout )))))

	.dataa(\BRAINFUCK_INST|Selector66~2_combout ),
	.datab(\BRAINFUCK_INST|Equal2~2_combout ),
	.datac(\BRAINFUCK_INST|Add6~28_combout ),
	.datad(\BRAINFUCK_INST|Add7~8_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add6~44_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~44 .lut_mask = 16'hFB40;
defparam \BRAINFUCK_INST|Add6~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \BRAINFUCK_INST|bracket_delta[4] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add6~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.sload(gnd),
	.ena(!\BRAINFUCK_INST|Selector112~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|bracket_delta [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|bracket_delta[4] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|bracket_delta[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~30 (
// Equation(s):
// \BRAINFUCK_INST|Add6~30_combout  = (\BRAINFUCK_INST|bracket_delta [5] & (\BRAINFUCK_INST|Add6~29  & VCC)) # (!\BRAINFUCK_INST|bracket_delta [5] & (!\BRAINFUCK_INST|Add6~29 ))
// \BRAINFUCK_INST|Add6~31  = CARRY((!\BRAINFUCK_INST|bracket_delta [5] & !\BRAINFUCK_INST|Add6~29 ))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add6~29 ),
	.combout(\BRAINFUCK_INST|Add6~30_combout ),
	.cout(\BRAINFUCK_INST|Add6~31 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~30 .lut_mask = 16'hC303;
defparam \BRAINFUCK_INST|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneive_lcell_comb \BRAINFUCK_INST|Add7~10 (
// Equation(s):
// \BRAINFUCK_INST|Add7~10_combout  = (\BRAINFUCK_INST|bracket_delta [5] & (!\BRAINFUCK_INST|Add7~9 )) # (!\BRAINFUCK_INST|bracket_delta [5] & ((\BRAINFUCK_INST|Add7~9 ) # (GND)))
// \BRAINFUCK_INST|Add7~11  = CARRY((!\BRAINFUCK_INST|Add7~9 ) # (!\BRAINFUCK_INST|bracket_delta [5]))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_delta [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add7~9 ),
	.combout(\BRAINFUCK_INST|Add7~10_combout ),
	.cout(\BRAINFUCK_INST|Add7~11 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add7~10 .lut_mask = 16'h3C3F;
defparam \BRAINFUCK_INST|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~45 (
// Equation(s):
// \BRAINFUCK_INST|Add6~45_combout  = (\BRAINFUCK_INST|Equal2~2_combout  & ((\BRAINFUCK_INST|Selector66~2_combout  & ((\BRAINFUCK_INST|Add7~10_combout ))) # (!\BRAINFUCK_INST|Selector66~2_combout  & (\BRAINFUCK_INST|Add6~30_combout )))) # 
// (!\BRAINFUCK_INST|Equal2~2_combout  & (((\BRAINFUCK_INST|Add7~10_combout ))))

	.dataa(\BRAINFUCK_INST|Add6~30_combout ),
	.datab(\BRAINFUCK_INST|Equal2~2_combout ),
	.datac(\BRAINFUCK_INST|Selector66~2_combout ),
	.datad(\BRAINFUCK_INST|Add7~10_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add6~45_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~45 .lut_mask = 16'hFB08;
defparam \BRAINFUCK_INST|Add6~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \BRAINFUCK_INST|bracket_delta[5] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add6~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.sload(gnd),
	.ena(!\BRAINFUCK_INST|Selector112~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|bracket_delta [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|bracket_delta[5] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|bracket_delta[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~32 (
// Equation(s):
// \BRAINFUCK_INST|Add6~32_combout  = (\BRAINFUCK_INST|bracket_delta [6] & ((GND) # (!\BRAINFUCK_INST|Add6~31 ))) # (!\BRAINFUCK_INST|bracket_delta [6] & (\BRAINFUCK_INST|Add6~31  $ (GND)))
// \BRAINFUCK_INST|Add6~33  = CARRY((\BRAINFUCK_INST|bracket_delta [6]) # (!\BRAINFUCK_INST|Add6~31 ))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_delta [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add6~31 ),
	.combout(\BRAINFUCK_INST|Add6~32_combout ),
	.cout(\BRAINFUCK_INST|Add6~33 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~32 .lut_mask = 16'h3CCF;
defparam \BRAINFUCK_INST|Add6~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneive_lcell_comb \BRAINFUCK_INST|Add7~12 (
// Equation(s):
// \BRAINFUCK_INST|Add7~12_combout  = (\BRAINFUCK_INST|bracket_delta [6] & (\BRAINFUCK_INST|Add7~11  $ (GND))) # (!\BRAINFUCK_INST|bracket_delta [6] & (!\BRAINFUCK_INST|Add7~11  & VCC))
// \BRAINFUCK_INST|Add7~13  = CARRY((\BRAINFUCK_INST|bracket_delta [6] & !\BRAINFUCK_INST|Add7~11 ))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_delta [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add7~11 ),
	.combout(\BRAINFUCK_INST|Add7~12_combout ),
	.cout(\BRAINFUCK_INST|Add7~13 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add7~12 .lut_mask = 16'hC30C;
defparam \BRAINFUCK_INST|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~46 (
// Equation(s):
// \BRAINFUCK_INST|Add6~46_combout  = (\BRAINFUCK_INST|Equal2~2_combout  & ((\BRAINFUCK_INST|Selector66~2_combout  & ((\BRAINFUCK_INST|Add7~12_combout ))) # (!\BRAINFUCK_INST|Selector66~2_combout  & (\BRAINFUCK_INST|Add6~32_combout )))) # 
// (!\BRAINFUCK_INST|Equal2~2_combout  & (((\BRAINFUCK_INST|Add7~12_combout ))))

	.dataa(\BRAINFUCK_INST|Add6~32_combout ),
	.datab(\BRAINFUCK_INST|Equal2~2_combout ),
	.datac(\BRAINFUCK_INST|Selector66~2_combout ),
	.datad(\BRAINFUCK_INST|Add7~12_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add6~46_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~46 .lut_mask = 16'hFB08;
defparam \BRAINFUCK_INST|Add6~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \BRAINFUCK_INST|bracket_delta[6] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add6~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.sload(gnd),
	.ena(!\BRAINFUCK_INST|Selector112~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|bracket_delta [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|bracket_delta[6] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|bracket_delta[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~34 (
// Equation(s):
// \BRAINFUCK_INST|Add6~34_combout  = (\BRAINFUCK_INST|bracket_delta [7] & (\BRAINFUCK_INST|Add6~33  & VCC)) # (!\BRAINFUCK_INST|bracket_delta [7] & (!\BRAINFUCK_INST|Add6~33 ))
// \BRAINFUCK_INST|Add6~35  = CARRY((!\BRAINFUCK_INST|bracket_delta [7] & !\BRAINFUCK_INST|Add6~33 ))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add6~33 ),
	.combout(\BRAINFUCK_INST|Add6~34_combout ),
	.cout(\BRAINFUCK_INST|Add6~35 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~34 .lut_mask = 16'hC303;
defparam \BRAINFUCK_INST|Add6~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneive_lcell_comb \BRAINFUCK_INST|Add7~14 (
// Equation(s):
// \BRAINFUCK_INST|Add7~14_combout  = (\BRAINFUCK_INST|bracket_delta [7] & (!\BRAINFUCK_INST|Add7~13 )) # (!\BRAINFUCK_INST|bracket_delta [7] & ((\BRAINFUCK_INST|Add7~13 ) # (GND)))
// \BRAINFUCK_INST|Add7~15  = CARRY((!\BRAINFUCK_INST|Add7~13 ) # (!\BRAINFUCK_INST|bracket_delta [7]))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_delta [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add7~13 ),
	.combout(\BRAINFUCK_INST|Add7~14_combout ),
	.cout(\BRAINFUCK_INST|Add7~15 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add7~14 .lut_mask = 16'h3C3F;
defparam \BRAINFUCK_INST|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~47 (
// Equation(s):
// \BRAINFUCK_INST|Add6~47_combout  = (\BRAINFUCK_INST|Equal2~2_combout  & ((\BRAINFUCK_INST|Selector66~2_combout  & ((\BRAINFUCK_INST|Add7~14_combout ))) # (!\BRAINFUCK_INST|Selector66~2_combout  & (\BRAINFUCK_INST|Add6~34_combout )))) # 
// (!\BRAINFUCK_INST|Equal2~2_combout  & (((\BRAINFUCK_INST|Add7~14_combout ))))

	.dataa(\BRAINFUCK_INST|Equal2~2_combout ),
	.datab(\BRAINFUCK_INST|Add6~34_combout ),
	.datac(\BRAINFUCK_INST|Selector66~2_combout ),
	.datad(\BRAINFUCK_INST|Add7~14_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add6~47_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~47 .lut_mask = 16'hFD08;
defparam \BRAINFUCK_INST|Add6~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \BRAINFUCK_INST|bracket_delta[7] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add6~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.sload(gnd),
	.ena(!\BRAINFUCK_INST|Selector112~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|bracket_delta [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|bracket_delta[7] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|bracket_delta[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N24
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~36 (
// Equation(s):
// \BRAINFUCK_INST|Add6~36_combout  = (\BRAINFUCK_INST|bracket_delta [8] & ((GND) # (!\BRAINFUCK_INST|Add6~35 ))) # (!\BRAINFUCK_INST|bracket_delta [8] & (\BRAINFUCK_INST|Add6~35  $ (GND)))
// \BRAINFUCK_INST|Add6~37  = CARRY((\BRAINFUCK_INST|bracket_delta [8]) # (!\BRAINFUCK_INST|Add6~35 ))

	.dataa(\BRAINFUCK_INST|bracket_delta [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add6~35 ),
	.combout(\BRAINFUCK_INST|Add6~36_combout ),
	.cout(\BRAINFUCK_INST|Add6~37 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~36 .lut_mask = 16'h5AAF;
defparam \BRAINFUCK_INST|Add6~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneive_lcell_comb \BRAINFUCK_INST|Add7~16 (
// Equation(s):
// \BRAINFUCK_INST|Add7~16_combout  = (\BRAINFUCK_INST|bracket_delta [8] & (\BRAINFUCK_INST|Add7~15  $ (GND))) # (!\BRAINFUCK_INST|bracket_delta [8] & (!\BRAINFUCK_INST|Add7~15  & VCC))
// \BRAINFUCK_INST|Add7~17  = CARRY((\BRAINFUCK_INST|bracket_delta [8] & !\BRAINFUCK_INST|Add7~15 ))

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|bracket_delta [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BRAINFUCK_INST|Add7~15 ),
	.combout(\BRAINFUCK_INST|Add7~16_combout ),
	.cout(\BRAINFUCK_INST|Add7~17 ));
// synopsys translate_off
defparam \BRAINFUCK_INST|Add7~16 .lut_mask = 16'hC30C;
defparam \BRAINFUCK_INST|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~48 (
// Equation(s):
// \BRAINFUCK_INST|Add6~48_combout  = (\BRAINFUCK_INST|Selector66~2_combout  & (((\BRAINFUCK_INST|Add7~16_combout )))) # (!\BRAINFUCK_INST|Selector66~2_combout  & ((\BRAINFUCK_INST|Equal2~2_combout  & (\BRAINFUCK_INST|Add6~36_combout )) # 
// (!\BRAINFUCK_INST|Equal2~2_combout  & ((\BRAINFUCK_INST|Add7~16_combout )))))

	.dataa(\BRAINFUCK_INST|Selector66~2_combout ),
	.datab(\BRAINFUCK_INST|Add6~36_combout ),
	.datac(\BRAINFUCK_INST|Equal2~2_combout ),
	.datad(\BRAINFUCK_INST|Add7~16_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add6~48_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~48 .lut_mask = 16'hEF40;
defparam \BRAINFUCK_INST|Add6~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \BRAINFUCK_INST|bracket_delta[8] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add6~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.sload(gnd),
	.ena(!\BRAINFUCK_INST|Selector112~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|bracket_delta [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|bracket_delta[8] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|bracket_delta[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneive_lcell_comb \BRAINFUCK_INST|Add7~18 (
// Equation(s):
// \BRAINFUCK_INST|Add7~18_combout  = \BRAINFUCK_INST|bracket_delta [9] $ (\BRAINFUCK_INST|Add7~17 )

	.dataa(\BRAINFUCK_INST|bracket_delta [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\BRAINFUCK_INST|Add7~17 ),
	.combout(\BRAINFUCK_INST|Add7~18_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add7~18 .lut_mask = 16'h5A5A;
defparam \BRAINFUCK_INST|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N26
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~38 (
// Equation(s):
// \BRAINFUCK_INST|Add6~38_combout  = \BRAINFUCK_INST|bracket_delta [9] $ (!\BRAINFUCK_INST|Add6~37 )

	.dataa(\BRAINFUCK_INST|bracket_delta [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\BRAINFUCK_INST|Add6~37 ),
	.combout(\BRAINFUCK_INST|Add6~38_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~38 .lut_mask = 16'hA5A5;
defparam \BRAINFUCK_INST|Add6~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneive_lcell_comb \BRAINFUCK_INST|Add6~49 (
// Equation(s):
// \BRAINFUCK_INST|Add6~49_combout  = (\BRAINFUCK_INST|Selector66~2_combout  & (((\BRAINFUCK_INST|Add7~18_combout )))) # (!\BRAINFUCK_INST|Selector66~2_combout  & ((\BRAINFUCK_INST|Equal2~2_combout  & ((\BRAINFUCK_INST|Add6~38_combout ))) # 
// (!\BRAINFUCK_INST|Equal2~2_combout  & (\BRAINFUCK_INST|Add7~18_combout ))))

	.dataa(\BRAINFUCK_INST|Selector66~2_combout ),
	.datab(\BRAINFUCK_INST|Equal2~2_combout ),
	.datac(\BRAINFUCK_INST|Add7~18_combout ),
	.datad(\BRAINFUCK_INST|Add6~38_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add6~49_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add6~49 .lut_mask = 16'hF4B0;
defparam \BRAINFUCK_INST|Add6~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \BRAINFUCK_INST|bracket_delta[9] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add6~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.sload(gnd),
	.ena(!\BRAINFUCK_INST|Selector112~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|bracket_delta [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|bracket_delta[9] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|bracket_delta[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \BRAINFUCK_INST|Equal2~0 (
// Equation(s):
// \BRAINFUCK_INST|Equal2~0_combout  = (\BRAINFUCK_INST|bracket_delta [1]) # ((\BRAINFUCK_INST|bracket_delta [3]) # ((\BRAINFUCK_INST|bracket_delta [0]) # (\BRAINFUCK_INST|bracket_delta [2])))

	.dataa(\BRAINFUCK_INST|bracket_delta [1]),
	.datab(\BRAINFUCK_INST|bracket_delta [3]),
	.datac(\BRAINFUCK_INST|bracket_delta [0]),
	.datad(\BRAINFUCK_INST|bracket_delta [2]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Equal2~0 .lut_mask = 16'hFFFE;
defparam \BRAINFUCK_INST|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \BRAINFUCK_INST|Equal2~1 (
// Equation(s):
// \BRAINFUCK_INST|Equal2~1_combout  = (\BRAINFUCK_INST|bracket_delta [7]) # ((\BRAINFUCK_INST|bracket_delta [6]) # ((\BRAINFUCK_INST|bracket_delta [4]) # (\BRAINFUCK_INST|bracket_delta [5])))

	.dataa(\BRAINFUCK_INST|bracket_delta [7]),
	.datab(\BRAINFUCK_INST|bracket_delta [6]),
	.datac(\BRAINFUCK_INST|bracket_delta [4]),
	.datad(\BRAINFUCK_INST|bracket_delta [5]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Equal2~1 .lut_mask = 16'hFFFE;
defparam \BRAINFUCK_INST|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \BRAINFUCK_INST|Equal2~2 (
// Equation(s):
// \BRAINFUCK_INST|Equal2~2_combout  = (\BRAINFUCK_INST|bracket_delta [8]) # ((\BRAINFUCK_INST|bracket_delta [9]) # ((\BRAINFUCK_INST|Equal2~0_combout ) # (\BRAINFUCK_INST|Equal2~1_combout )))

	.dataa(\BRAINFUCK_INST|bracket_delta [8]),
	.datab(\BRAINFUCK_INST|bracket_delta [9]),
	.datac(\BRAINFUCK_INST|Equal2~0_combout ),
	.datad(\BRAINFUCK_INST|Equal2~1_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Equal2~2 .lut_mask = 16'hFFFE;
defparam \BRAINFUCK_INST|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cycloneive_lcell_comb \BRAINFUCK_INST|Selector63~0 (
// Equation(s):
// \BRAINFUCK_INST|Selector63~0_combout  = (!\BRAINFUCK_INST|Equal2~2_combout  & ((\BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET~q  & ((\BRAINFUCK_INST|Selector53~1_combout ))) # (!\BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET~q  & 
// (!\BRAINFUCK_INST|Equal3~0_combout ))))

	.dataa(\BRAINFUCK_INST|bracket_flag.FIND_CLOSING_BRACKET~q ),
	.datab(\BRAINFUCK_INST|Equal3~0_combout ),
	.datac(\BRAINFUCK_INST|Selector53~1_combout ),
	.datad(\BRAINFUCK_INST|Equal2~2_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector63~0 .lut_mask = 16'h00B1;
defparam \BRAINFUCK_INST|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cycloneive_lcell_comb \BRAINFUCK_INST|Selector110~1 (
// Equation(s):
// \BRAINFUCK_INST|Selector110~1_combout  = \PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] $ (((\BRAINFUCK_INST|Equal1~1_combout ) # (\BRAINFUCK_INST|Equal1~0_combout )))

	.dataa(gnd),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0]),
	.datac(\BRAINFUCK_INST|Equal1~1_combout ),
	.datad(\BRAINFUCK_INST|Equal1~0_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector110~1_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector110~1 .lut_mask = 16'h333C;
defparam \BRAINFUCK_INST|Selector110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cycloneive_lcell_comb \BRAINFUCK_INST|Selector110~0 (
// Equation(s):
// \BRAINFUCK_INST|Selector110~0_combout  = (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3] & 
// \PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]))) # (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] & (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3] & 
// !\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0]),
	.datac(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.datad(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector110~0 .lut_mask = 16'h0810;
defparam \BRAINFUCK_INST|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cycloneive_lcell_comb \BRAINFUCK_INST|Selector110~2 (
// Equation(s):
// \BRAINFUCK_INST|Selector110~2_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & ((\BRAINFUCK_INST|bracket_flag.0000~q ) # ((\BRAINFUCK_INST|Selector110~1_combout  & \BRAINFUCK_INST|Selector110~0_combout ))))

	.dataa(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datab(\BRAINFUCK_INST|bracket_flag.0000~q ),
	.datac(\BRAINFUCK_INST|Selector110~1_combout ),
	.datad(\BRAINFUCK_INST|Selector110~0_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector110~2_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector110~2 .lut_mask = 16'hA888;
defparam \BRAINFUCK_INST|Selector110~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cycloneive_lcell_comb \BRAINFUCK_INST|Selector110~3 (
// Equation(s):
// \BRAINFUCK_INST|Selector110~3_combout  = (!\BRAINFUCK_INST|Add4~5_combout  & ((\BRAINFUCK_INST|bracket_flag.0000~q  & ((!\BRAINFUCK_INST|Selector110~2_combout ) # (!\BRAINFUCK_INST|Selector63~0_combout ))) # (!\BRAINFUCK_INST|bracket_flag.0000~q  & 
// ((\BRAINFUCK_INST|Selector110~2_combout )))))

	.dataa(\BRAINFUCK_INST|Selector63~0_combout ),
	.datab(\BRAINFUCK_INST|Add4~5_combout ),
	.datac(\BRAINFUCK_INST|bracket_flag.0000~q ),
	.datad(\BRAINFUCK_INST|Selector110~2_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector110~3_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector110~3 .lut_mask = 16'h1330;
defparam \BRAINFUCK_INST|Selector110~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \BRAINFUCK_INST|bracket_flag.0000 (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Selector110~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|bracket_flag.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|bracket_flag.0000 .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|bracket_flag.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \BRAINFUCK_INST|Selector123~0 (
// Equation(s):
// \BRAINFUCK_INST|Selector123~0_combout  = (\BRAINFUCK_INST|Selector53~0_combout  & (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & (!\BRAINFUCK_INST|bracket_flag.0000~q  & !\flag_output_active_reg~q )))

	.dataa(\BRAINFUCK_INST|Selector53~0_combout ),
	.datab(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datac(\BRAINFUCK_INST|bracket_flag.0000~q ),
	.datad(\flag_output_active_reg~q ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector123~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector123~0 .lut_mask = 16'h0008;
defparam \BRAINFUCK_INST|Selector123~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \BRAINFUCK_INST|Selector123~1 (
// Equation(s):
// \BRAINFUCK_INST|Selector123~1_combout  = (\BRAINFUCK_INST|Selector123~0_combout ) # ((\BRAINFUCK_INST|flag_output_begin_reg~q  & !\BRAINFUCK_INST|Selector93~1_combout ))

	.dataa(\BRAINFUCK_INST|Selector123~0_combout ),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|flag_output_begin_reg~q ),
	.datad(\BRAINFUCK_INST|Selector93~1_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector123~1_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector123~1 .lut_mask = 16'hAAFA;
defparam \BRAINFUCK_INST|Selector123~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \BRAINFUCK_INST|flag_output_begin_reg (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Selector123~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|flag_output_begin_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|flag_output_begin_reg .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|flag_output_begin_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \flag_output_edge_detect~feeder (
// Equation(s):
// \flag_output_edge_detect~feeder_combout  = \BRAINFUCK_INST|flag_output_begin_reg~q 

	.dataa(\BRAINFUCK_INST|flag_output_begin_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\flag_output_edge_detect~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \flag_output_edge_detect~feeder .lut_mask = 16'hAAAA;
defparam \flag_output_edge_detect~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas flag_output_edge_detect(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\flag_output_edge_detect~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag_output_edge_detect~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag_output_edge_detect.is_wysiwyg = "true";
defparam flag_output_edge_detect.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[0]~16 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[0]~16_combout  = \UART_TX_INST|r_Clock_Count [0] $ (VCC)
// \UART_TX_INST|r_Clock_Count[0]~17  = CARRY(\UART_TX_INST|r_Clock_Count [0])

	.dataa(gnd),
	.datab(\UART_TX_INST|r_Clock_Count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_TX_INST|r_Clock_Count[0]~16_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[0]~17 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[0]~16 .lut_mask = 16'h33CC;
defparam \UART_TX_INST|r_Clock_Count[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \UART_TX_INST|r_SM_Main~9 (
// Equation(s):
// \UART_TX_INST|r_SM_Main~9_combout  = (\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~q  & !\UART_TX_INST|LessThan1~4_combout )

	.dataa(gnd),
	.datab(\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~q ),
	.datac(\UART_TX_INST|LessThan1~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_INST|r_SM_Main~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|r_SM_Main~9 .lut_mask = 16'h0C0C;
defparam \UART_TX_INST|r_SM_Main~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \UART_TX_INST|r_SM_Main.s_CLEANUP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_SM_Main~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_SM_Main.s_CLEANUP .is_wysiwyg = "true";
defparam \UART_TX_INST|r_SM_Main.s_CLEANUP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \r_Tx_DV_reg~0 (
// Equation(s):
// \r_Tx_DV_reg~0_combout  = (!\flag_output_active_reg~q  & ((\r_Tx_DV_reg~q ) # ((!\flag_output_edge_detect~q  & \BRAINFUCK_INST|flag_output_begin_reg~q ))))

	.dataa(\flag_output_edge_detect~q ),
	.datab(\flag_output_active_reg~q ),
	.datac(\r_Tx_DV_reg~q ),
	.datad(\BRAINFUCK_INST|flag_output_begin_reg~q ),
	.cin(gnd),
	.combout(\r_Tx_DV_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_Tx_DV_reg~0 .lut_mask = 16'h3130;
defparam \r_Tx_DV_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas r_Tx_DV_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_Tx_DV_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_Tx_DV_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam r_Tx_DV_reg.is_wysiwyg = "true";
defparam r_Tx_DV_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneive_lcell_comb \UART_TX_INST|Selector22~0 (
// Equation(s):
// \UART_TX_INST|Selector22~0_combout  = (!\UART_TX_INST|r_SM_Main.s_CLEANUP~q  & ((\r_Tx_DV_reg~q ) # (\UART_TX_INST|r_SM_Main.000~q )))

	.dataa(\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.datab(\r_Tx_DV_reg~q ),
	.datac(\UART_TX_INST|r_SM_Main.000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector22~0 .lut_mask = 16'h5454;
defparam \UART_TX_INST|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \UART_TX_INST|r_SM_Main.000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_SM_Main.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_SM_Main.000 .is_wysiwyg = "true";
defparam \UART_TX_INST|r_SM_Main.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[13]~46 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[13]~46_combout  = (!\UART_TX_INST|LessThan1~4_combout ) # (!\UART_TX_INST|r_SM_Main.000~q )

	.dataa(gnd),
	.datab(\UART_TX_INST|r_SM_Main.000~q ),
	.datac(gnd),
	.datad(\UART_TX_INST|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[13]~46 .lut_mask = 16'h33FF;
defparam \UART_TX_INST|r_Clock_Count[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \UART_TX_INST|r_Clock_Count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[0] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[1]~18 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[1]~18_combout  = (\UART_TX_INST|r_Clock_Count [1] & (!\UART_TX_INST|r_Clock_Count[0]~17 )) # (!\UART_TX_INST|r_Clock_Count [1] & ((\UART_TX_INST|r_Clock_Count[0]~17 ) # (GND)))
// \UART_TX_INST|r_Clock_Count[1]~19  = CARRY((!\UART_TX_INST|r_Clock_Count[0]~17 ) # (!\UART_TX_INST|r_Clock_Count [1]))

	.dataa(gnd),
	.datab(\UART_TX_INST|r_Clock_Count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[0]~17 ),
	.combout(\UART_TX_INST|r_Clock_Count[1]~18_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[1]~19 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[1]~18 .lut_mask = 16'h3C3F;
defparam \UART_TX_INST|r_Clock_Count[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \UART_TX_INST|r_Clock_Count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[1] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[2]~20 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[2]~20_combout  = (\UART_TX_INST|r_Clock_Count [2] & (\UART_TX_INST|r_Clock_Count[1]~19  $ (GND))) # (!\UART_TX_INST|r_Clock_Count [2] & (!\UART_TX_INST|r_Clock_Count[1]~19  & VCC))
// \UART_TX_INST|r_Clock_Count[2]~21  = CARRY((\UART_TX_INST|r_Clock_Count [2] & !\UART_TX_INST|r_Clock_Count[1]~19 ))

	.dataa(gnd),
	.datab(\UART_TX_INST|r_Clock_Count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[1]~19 ),
	.combout(\UART_TX_INST|r_Clock_Count[2]~20_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[2]~21 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[2]~20 .lut_mask = 16'hC30C;
defparam \UART_TX_INST|r_Clock_Count[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \UART_TX_INST|r_Clock_Count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[2] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[3]~22 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[3]~22_combout  = (\UART_TX_INST|r_Clock_Count [3] & (!\UART_TX_INST|r_Clock_Count[2]~21 )) # (!\UART_TX_INST|r_Clock_Count [3] & ((\UART_TX_INST|r_Clock_Count[2]~21 ) # (GND)))
// \UART_TX_INST|r_Clock_Count[3]~23  = CARRY((!\UART_TX_INST|r_Clock_Count[2]~21 ) # (!\UART_TX_INST|r_Clock_Count [3]))

	.dataa(\UART_TX_INST|r_Clock_Count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[2]~21 ),
	.combout(\UART_TX_INST|r_Clock_Count[3]~22_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[3]~23 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[3]~22 .lut_mask = 16'h5A5F;
defparam \UART_TX_INST|r_Clock_Count[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \UART_TX_INST|r_Clock_Count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[3] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[4]~24 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[4]~24_combout  = (\UART_TX_INST|r_Clock_Count [4] & (\UART_TX_INST|r_Clock_Count[3]~23  $ (GND))) # (!\UART_TX_INST|r_Clock_Count [4] & (!\UART_TX_INST|r_Clock_Count[3]~23  & VCC))
// \UART_TX_INST|r_Clock_Count[4]~25  = CARRY((\UART_TX_INST|r_Clock_Count [4] & !\UART_TX_INST|r_Clock_Count[3]~23 ))

	.dataa(gnd),
	.datab(\UART_TX_INST|r_Clock_Count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[3]~23 ),
	.combout(\UART_TX_INST|r_Clock_Count[4]~24_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[4]~25 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[4]~24 .lut_mask = 16'hC30C;
defparam \UART_TX_INST|r_Clock_Count[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N9
dffeas \UART_TX_INST|r_Clock_Count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[4]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[4] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[5]~26 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[5]~26_combout  = (\UART_TX_INST|r_Clock_Count [5] & (!\UART_TX_INST|r_Clock_Count[4]~25 )) # (!\UART_TX_INST|r_Clock_Count [5] & ((\UART_TX_INST|r_Clock_Count[4]~25 ) # (GND)))
// \UART_TX_INST|r_Clock_Count[5]~27  = CARRY((!\UART_TX_INST|r_Clock_Count[4]~25 ) # (!\UART_TX_INST|r_Clock_Count [5]))

	.dataa(\UART_TX_INST|r_Clock_Count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[4]~25 ),
	.combout(\UART_TX_INST|r_Clock_Count[5]~26_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[5]~27 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[5]~26 .lut_mask = 16'h5A5F;
defparam \UART_TX_INST|r_Clock_Count[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \UART_TX_INST|r_Clock_Count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[5]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[5] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[6]~28 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[6]~28_combout  = (\UART_TX_INST|r_Clock_Count [6] & (\UART_TX_INST|r_Clock_Count[5]~27  $ (GND))) # (!\UART_TX_INST|r_Clock_Count [6] & (!\UART_TX_INST|r_Clock_Count[5]~27  & VCC))
// \UART_TX_INST|r_Clock_Count[6]~29  = CARRY((\UART_TX_INST|r_Clock_Count [6] & !\UART_TX_INST|r_Clock_Count[5]~27 ))

	.dataa(\UART_TX_INST|r_Clock_Count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[5]~27 ),
	.combout(\UART_TX_INST|r_Clock_Count[6]~28_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[6]~29 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[6]~28 .lut_mask = 16'hA50A;
defparam \UART_TX_INST|r_Clock_Count[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \UART_TX_INST|r_Clock_Count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[6] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[7]~30 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[7]~30_combout  = (\UART_TX_INST|r_Clock_Count [7] & (!\UART_TX_INST|r_Clock_Count[6]~29 )) # (!\UART_TX_INST|r_Clock_Count [7] & ((\UART_TX_INST|r_Clock_Count[6]~29 ) # (GND)))
// \UART_TX_INST|r_Clock_Count[7]~31  = CARRY((!\UART_TX_INST|r_Clock_Count[6]~29 ) # (!\UART_TX_INST|r_Clock_Count [7]))

	.dataa(gnd),
	.datab(\UART_TX_INST|r_Clock_Count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[6]~29 ),
	.combout(\UART_TX_INST|r_Clock_Count[7]~30_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[7]~31 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[7]~30 .lut_mask = 16'h3C3F;
defparam \UART_TX_INST|r_Clock_Count[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \UART_TX_INST|r_Clock_Count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[7]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[7] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[8]~32 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[8]~32_combout  = (\UART_TX_INST|r_Clock_Count [8] & (\UART_TX_INST|r_Clock_Count[7]~31  $ (GND))) # (!\UART_TX_INST|r_Clock_Count [8] & (!\UART_TX_INST|r_Clock_Count[7]~31  & VCC))
// \UART_TX_INST|r_Clock_Count[8]~33  = CARRY((\UART_TX_INST|r_Clock_Count [8] & !\UART_TX_INST|r_Clock_Count[7]~31 ))

	.dataa(gnd),
	.datab(\UART_TX_INST|r_Clock_Count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[7]~31 ),
	.combout(\UART_TX_INST|r_Clock_Count[8]~32_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[8]~33 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[8]~32 .lut_mask = 16'hC30C;
defparam \UART_TX_INST|r_Clock_Count[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y15_N25
dffeas \UART_TX_INST|r_Clock_Count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART_TX_INST|r_Clock_Count[8]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(vcc),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[8] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[9]~34 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[9]~34_combout  = (\UART_TX_INST|r_Clock_Count [9] & (!\UART_TX_INST|r_Clock_Count[8]~33 )) # (!\UART_TX_INST|r_Clock_Count [9] & ((\UART_TX_INST|r_Clock_Count[8]~33 ) # (GND)))
// \UART_TX_INST|r_Clock_Count[9]~35  = CARRY((!\UART_TX_INST|r_Clock_Count[8]~33 ) # (!\UART_TX_INST|r_Clock_Count [9]))

	.dataa(gnd),
	.datab(\UART_TX_INST|r_Clock_Count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[8]~33 ),
	.combout(\UART_TX_INST|r_Clock_Count[9]~34_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[9]~35 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[9]~34 .lut_mask = 16'h3C3F;
defparam \UART_TX_INST|r_Clock_Count[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \UART_TX_INST|r_Clock_Count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[9]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[9] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \UART_TX_INST|LessThan1~0 (
// Equation(s):
// \UART_TX_INST|LessThan1~0_combout  = (!\UART_TX_INST|r_Clock_Count [8] & (!\UART_TX_INST|r_Clock_Count [9] & (!\UART_TX_INST|r_Clock_Count [6] & !\UART_TX_INST|r_Clock_Count [7])))

	.dataa(\UART_TX_INST|r_Clock_Count [8]),
	.datab(\UART_TX_INST|r_Clock_Count [9]),
	.datac(\UART_TX_INST|r_Clock_Count [6]),
	.datad(\UART_TX_INST|r_Clock_Count [7]),
	.cin(gnd),
	.combout(\UART_TX_INST|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|LessThan1~0 .lut_mask = 16'h0001;
defparam \UART_TX_INST|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[10]~36 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[10]~36_combout  = (\UART_TX_INST|r_Clock_Count [10] & (\UART_TX_INST|r_Clock_Count[9]~35  $ (GND))) # (!\UART_TX_INST|r_Clock_Count [10] & (!\UART_TX_INST|r_Clock_Count[9]~35  & VCC))
// \UART_TX_INST|r_Clock_Count[10]~37  = CARRY((\UART_TX_INST|r_Clock_Count [10] & !\UART_TX_INST|r_Clock_Count[9]~35 ))

	.dataa(gnd),
	.datab(\UART_TX_INST|r_Clock_Count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[9]~35 ),
	.combout(\UART_TX_INST|r_Clock_Count[10]~36_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[10]~37 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[10]~36 .lut_mask = 16'hC30C;
defparam \UART_TX_INST|r_Clock_Count[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \UART_TX_INST|r_Clock_Count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[10]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[10] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[11]~38 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[11]~38_combout  = (\UART_TX_INST|r_Clock_Count [11] & (!\UART_TX_INST|r_Clock_Count[10]~37 )) # (!\UART_TX_INST|r_Clock_Count [11] & ((\UART_TX_INST|r_Clock_Count[10]~37 ) # (GND)))
// \UART_TX_INST|r_Clock_Count[11]~39  = CARRY((!\UART_TX_INST|r_Clock_Count[10]~37 ) # (!\UART_TX_INST|r_Clock_Count [11]))

	.dataa(\UART_TX_INST|r_Clock_Count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[10]~37 ),
	.combout(\UART_TX_INST|r_Clock_Count[11]~38_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[11]~39 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[11]~38 .lut_mask = 16'h5A5F;
defparam \UART_TX_INST|r_Clock_Count[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \UART_TX_INST|r_Clock_Count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[11]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[11] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[12]~40 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[12]~40_combout  = (\UART_TX_INST|r_Clock_Count [12] & (\UART_TX_INST|r_Clock_Count[11]~39  $ (GND))) # (!\UART_TX_INST|r_Clock_Count [12] & (!\UART_TX_INST|r_Clock_Count[11]~39  & VCC))
// \UART_TX_INST|r_Clock_Count[12]~41  = CARRY((\UART_TX_INST|r_Clock_Count [12] & !\UART_TX_INST|r_Clock_Count[11]~39 ))

	.dataa(gnd),
	.datab(\UART_TX_INST|r_Clock_Count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[11]~39 ),
	.combout(\UART_TX_INST|r_Clock_Count[12]~40_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[12]~41 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[12]~40 .lut_mask = 16'hC30C;
defparam \UART_TX_INST|r_Clock_Count[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \UART_TX_INST|r_Clock_Count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[12]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[12] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[13]~42 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[13]~42_combout  = (\UART_TX_INST|r_Clock_Count [13] & (!\UART_TX_INST|r_Clock_Count[12]~41 )) # (!\UART_TX_INST|r_Clock_Count [13] & ((\UART_TX_INST|r_Clock_Count[12]~41 ) # (GND)))
// \UART_TX_INST|r_Clock_Count[13]~43  = CARRY((!\UART_TX_INST|r_Clock_Count[12]~41 ) # (!\UART_TX_INST|r_Clock_Count [13]))

	.dataa(\UART_TX_INST|r_Clock_Count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[12]~41 ),
	.combout(\UART_TX_INST|r_Clock_Count[13]~42_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[13]~43 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[13]~42 .lut_mask = 16'h5A5F;
defparam \UART_TX_INST|r_Clock_Count[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \UART_TX_INST|r_Clock_Count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[13]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[13] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[14]~44 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[14]~44_combout  = (\UART_TX_INST|r_Clock_Count [14] & (\UART_TX_INST|r_Clock_Count[13]~43  $ (GND))) # (!\UART_TX_INST|r_Clock_Count [14] & (!\UART_TX_INST|r_Clock_Count[13]~43  & VCC))
// \UART_TX_INST|r_Clock_Count[14]~45  = CARRY((\UART_TX_INST|r_Clock_Count [14] & !\UART_TX_INST|r_Clock_Count[13]~43 ))

	.dataa(gnd),
	.datab(\UART_TX_INST|r_Clock_Count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART_TX_INST|r_Clock_Count[13]~43 ),
	.combout(\UART_TX_INST|r_Clock_Count[14]~44_combout ),
	.cout(\UART_TX_INST|r_Clock_Count[14]~45 ));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[14]~44 .lut_mask = 16'hC30C;
defparam \UART_TX_INST|r_Clock_Count[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \UART_TX_INST|r_Clock_Count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[14]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[14] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \UART_TX_INST|LessThan1~1 (
// Equation(s):
// \UART_TX_INST|LessThan1~1_combout  = (!\UART_TX_INST|r_Clock_Count [10] & (!\UART_TX_INST|r_Clock_Count [13] & (!\UART_TX_INST|r_Clock_Count [12] & !\UART_TX_INST|r_Clock_Count [11])))

	.dataa(\UART_TX_INST|r_Clock_Count [10]),
	.datab(\UART_TX_INST|r_Clock_Count [13]),
	.datac(\UART_TX_INST|r_Clock_Count [12]),
	.datad(\UART_TX_INST|r_Clock_Count [11]),
	.cin(gnd),
	.combout(\UART_TX_INST|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|LessThan1~1 .lut_mask = 16'h0001;
defparam \UART_TX_INST|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \UART_TX_INST|r_Clock_Count[15]~47 (
// Equation(s):
// \UART_TX_INST|r_Clock_Count[15]~47_combout  = \UART_TX_INST|r_Clock_Count [15] $ (\UART_TX_INST|r_Clock_Count[14]~45 )

	.dataa(\UART_TX_INST|r_Clock_Count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART_TX_INST|r_Clock_Count[14]~45 ),
	.combout(\UART_TX_INST|r_Clock_Count[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[15]~47 .lut_mask = 16'h5A5A;
defparam \UART_TX_INST|r_Clock_Count[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \UART_TX_INST|r_Clock_Count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Clock_Count[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART_TX_INST|r_Clock_Count[13]~46_combout ),
	.sload(gnd),
	.ena(!\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Clock_Count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Clock_Count[15] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Clock_Count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \UART_TX_INST|LessThan1~2 (
// Equation(s):
// \UART_TX_INST|LessThan1~2_combout  = (!\UART_TX_INST|r_Clock_Count [1] & (!\UART_TX_INST|r_Clock_Count [0] & (!\UART_TX_INST|r_Clock_Count [2] & !\UART_TX_INST|r_Clock_Count [3])))

	.dataa(\UART_TX_INST|r_Clock_Count [1]),
	.datab(\UART_TX_INST|r_Clock_Count [0]),
	.datac(\UART_TX_INST|r_Clock_Count [2]),
	.datad(\UART_TX_INST|r_Clock_Count [3]),
	.cin(gnd),
	.combout(\UART_TX_INST|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|LessThan1~2 .lut_mask = 16'h0001;
defparam \UART_TX_INST|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \UART_TX_INST|LessThan1~3 (
// Equation(s):
// \UART_TX_INST|LessThan1~3_combout  = (\UART_TX_INST|r_Clock_Count [15]) # ((\UART_TX_INST|r_Clock_Count [5] & (\UART_TX_INST|r_Clock_Count [4] & !\UART_TX_INST|LessThan1~2_combout )))

	.dataa(\UART_TX_INST|r_Clock_Count [15]),
	.datab(\UART_TX_INST|r_Clock_Count [5]),
	.datac(\UART_TX_INST|r_Clock_Count [4]),
	.datad(\UART_TX_INST|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|LessThan1~3 .lut_mask = 16'hAAEA;
defparam \UART_TX_INST|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \UART_TX_INST|LessThan1~4 (
// Equation(s):
// \UART_TX_INST|LessThan1~4_combout  = (\UART_TX_INST|LessThan1~0_combout  & (!\UART_TX_INST|r_Clock_Count [14] & (\UART_TX_INST|LessThan1~1_combout  & !\UART_TX_INST|LessThan1~3_combout )))

	.dataa(\UART_TX_INST|LessThan1~0_combout ),
	.datab(\UART_TX_INST|r_Clock_Count [14]),
	.datac(\UART_TX_INST|LessThan1~1_combout ),
	.datad(\UART_TX_INST|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|LessThan1~4 .lut_mask = 16'h0020;
defparam \UART_TX_INST|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \UART_TX_INST|Selector23~1 (
// Equation(s):
// \UART_TX_INST|Selector23~1_combout  = (\r_Tx_DV_reg~q  & (((\UART_TX_INST|r_SM_Main.s_TX_START_BIT~q  & \UART_TX_INST|LessThan1~4_combout )) # (!\UART_TX_INST|r_SM_Main.000~q ))) # (!\r_Tx_DV_reg~q  & (((\UART_TX_INST|r_SM_Main.s_TX_START_BIT~q  & 
// \UART_TX_INST|LessThan1~4_combout ))))

	.dataa(\r_Tx_DV_reg~q ),
	.datab(\UART_TX_INST|r_SM_Main.000~q ),
	.datac(\UART_TX_INST|r_SM_Main.s_TX_START_BIT~q ),
	.datad(\UART_TX_INST|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector23~1 .lut_mask = 16'hF222;
defparam \UART_TX_INST|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \UART_TX_INST|r_SM_Main.s_TX_START_BIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_SM_Main.s_TX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_SM_Main.s_TX_START_BIT .is_wysiwyg = "true";
defparam \UART_TX_INST|r_SM_Main.s_TX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \UART_TX_INST|Selector20~0 (
// Equation(s):
// \UART_TX_INST|Selector20~0_combout  = (\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q  & ((\UART_TX_INST|r_Bit_Index [0] $ (!\UART_TX_INST|LessThan1~4_combout )))) # (!\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q  & (\UART_TX_INST|r_SM_Main.000~q  & 
// (\UART_TX_INST|r_Bit_Index [0])))

	.dataa(\UART_TX_INST|r_SM_Main.000~q ),
	.datab(\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q ),
	.datac(\UART_TX_INST|r_Bit_Index [0]),
	.datad(\UART_TX_INST|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector20~0 .lut_mask = 16'hE02C;
defparam \UART_TX_INST|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \UART_TX_INST|r_Bit_Index[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \UART_TX_INST|Selector18~0 (
// Equation(s):
// \UART_TX_INST|Selector18~0_combout  = (\UART_TX_INST|r_Bit_Index [0] & !\UART_TX_INST|LessThan1~4_combout )

	.dataa(gnd),
	.datab(\UART_TX_INST|r_Bit_Index [0]),
	.datac(gnd),
	.datad(\UART_TX_INST|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector18~0 .lut_mask = 16'h00CC;
defparam \UART_TX_INST|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \UART_TX_INST|Selector19~0 (
// Equation(s):
// \UART_TX_INST|Selector19~0_combout  = (\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q  & ((\UART_TX_INST|r_Bit_Index [1] $ (\UART_TX_INST|Selector18~0_combout )))) # (!\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q  & (\UART_TX_INST|r_SM_Main.000~q  & 
// (\UART_TX_INST|r_Bit_Index [1])))

	.dataa(\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(\UART_TX_INST|r_SM_Main.000~q ),
	.datac(\UART_TX_INST|r_Bit_Index [1]),
	.datad(\UART_TX_INST|Selector18~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector19~0 .lut_mask = 16'h4AE0;
defparam \UART_TX_INST|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \UART_TX_INST|r_Bit_Index[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \UART_TX_INST|Selector18~1 (
// Equation(s):
// \UART_TX_INST|Selector18~1_combout  = (\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q  & (\UART_TX_INST|r_Bit_Index [2] $ (((\UART_TX_INST|r_Bit_Index [1] & \UART_TX_INST|Selector18~0_combout )))))

	.dataa(\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(\UART_TX_INST|r_Bit_Index [1]),
	.datac(\UART_TX_INST|r_Bit_Index [2]),
	.datad(\UART_TX_INST|Selector18~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector18~1 .lut_mask = 16'h28A0;
defparam \UART_TX_INST|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \UART_TX_INST|Selector18~2 (
// Equation(s):
// \UART_TX_INST|Selector18~2_combout  = (\UART_TX_INST|Selector18~1_combout ) # ((!\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q  & (\UART_TX_INST|r_SM_Main.000~q  & \UART_TX_INST|r_Bit_Index [2])))

	.dataa(\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(\UART_TX_INST|r_SM_Main.000~q ),
	.datac(\UART_TX_INST|r_Bit_Index [2]),
	.datad(\UART_TX_INST|Selector18~1_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector18~2 .lut_mask = 16'hFF40;
defparam \UART_TX_INST|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \UART_TX_INST|r_Bit_Index[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \UART_TX_INST|Selector24~0 (
// Equation(s):
// \UART_TX_INST|Selector24~0_combout  = (\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q  & (((!\UART_TX_INST|Selector18~0_combout ) # (!\UART_TX_INST|r_Bit_Index [2])) # (!\UART_TX_INST|r_Bit_Index [1])))

	.dataa(\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(\UART_TX_INST|r_Bit_Index [1]),
	.datac(\UART_TX_INST|r_Bit_Index [2]),
	.datad(\UART_TX_INST|Selector18~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector24~0 .lut_mask = 16'h2AAA;
defparam \UART_TX_INST|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \UART_TX_INST|Selector24~1 (
// Equation(s):
// \UART_TX_INST|Selector24~1_combout  = (\UART_TX_INST|Selector24~0_combout ) # ((!\UART_TX_INST|LessThan1~4_combout  & \UART_TX_INST|r_SM_Main.s_TX_START_BIT~q ))

	.dataa(\UART_TX_INST|LessThan1~4_combout ),
	.datab(\UART_TX_INST|r_SM_Main.s_TX_START_BIT~q ),
	.datac(gnd),
	.datad(\UART_TX_INST|Selector24~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector24~1 .lut_mask = 16'hFF44;
defparam \UART_TX_INST|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \UART_TX_INST|r_SM_Main.s_TX_DATA_BITS (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|Selector24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_SM_Main.s_TX_DATA_BITS .is_wysiwyg = "true";
defparam \UART_TX_INST|r_SM_Main.s_TX_DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~0 (
// Equation(s):
// \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~0_combout  = (\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q  & (\UART_TX_INST|r_Bit_Index [1] & (\UART_TX_INST|r_Bit_Index [2] & \UART_TX_INST|Selector18~0_combout )))

	.dataa(\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(\UART_TX_INST|r_Bit_Index [1]),
	.datac(\UART_TX_INST|r_Bit_Index [2]),
	.datad(\UART_TX_INST|Selector18~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~0 .lut_mask = 16'h8000;
defparam \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~1 (
// Equation(s):
// \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~1_combout  = (\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~0_combout ) # ((\UART_TX_INST|LessThan1~4_combout  & \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~q ))

	.dataa(\UART_TX_INST|LessThan1~4_combout ),
	.datab(gnd),
	.datac(\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~q ),
	.datad(\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~1 .lut_mask = 16'hFFA0;
defparam \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N13
dffeas \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT .is_wysiwyg = "true";
defparam \UART_TX_INST|r_SM_Main.s_TX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \UART_TX_INST|Selector1~0 (
// Equation(s):
// \UART_TX_INST|Selector1~0_combout  = (\UART_TX_INST|r_Tx_Done~q  & ((\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q ) # ((\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~q ) # (\UART_TX_INST|r_SM_Main.s_TX_START_BIT~q ))))

	.dataa(\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(\UART_TX_INST|r_Tx_Done~q ),
	.datac(\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~q ),
	.datad(\UART_TX_INST|r_SM_Main.s_TX_START_BIT~q ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector1~0 .lut_mask = 16'hCCC8;
defparam \UART_TX_INST|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \UART_TX_INST|Selector1~1 (
// Equation(s):
// \UART_TX_INST|Selector1~1_combout  = (\UART_TX_INST|Selector1~0_combout ) # ((\UART_TX_INST|r_SM_Main.s_CLEANUP~q ) # ((\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~q  & !\UART_TX_INST|LessThan1~4_combout )))

	.dataa(\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~q ),
	.datab(\UART_TX_INST|Selector1~0_combout ),
	.datac(\UART_TX_INST|LessThan1~4_combout ),
	.datad(\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector1~1 .lut_mask = 16'hFFCE;
defparam \UART_TX_INST|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \UART_TX_INST|r_Tx_Done (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Tx_Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Tx_Done .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Tx_Done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \flag_output_active_reg~0 (
// Equation(s):
// \flag_output_active_reg~0_combout  = (\flag_output_active_reg~q  & (((!\UART_TX_INST|r_Tx_Done~q )))) # (!\flag_output_active_reg~q  & (\BRAINFUCK_INST|flag_output_begin_reg~q  & (!\flag_output_edge_detect~q )))

	.dataa(\BRAINFUCK_INST|flag_output_begin_reg~q ),
	.datab(\flag_output_edge_detect~q ),
	.datac(\flag_output_active_reg~q ),
	.datad(\UART_TX_INST|r_Tx_Done~q ),
	.cin(gnd),
	.combout(\flag_output_active_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \flag_output_active_reg~0 .lut_mask = 16'h02F2;
defparam \flag_output_active_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas flag_output_active_reg(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\flag_output_active_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag_output_active_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag_output_active_reg.is_wysiwyg = "true";
defparam flag_output_active_reg.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \BRAINFUCK_INST|Selector105~0 (
// Equation(s):
// \BRAINFUCK_INST|Selector105~0_combout  = (\BRAINFUCK_INST|Selector53~0_combout  & (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & (!\BRAINFUCK_INST|bracket_flag.0000~q  & \flag_output_active_reg~q )))

	.dataa(\BRAINFUCK_INST|Selector53~0_combout ),
	.datab(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datac(\BRAINFUCK_INST|bracket_flag.0000~q ),
	.datad(\flag_output_active_reg~q ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector105~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector105~0 .lut_mask = 16'h0800;
defparam \BRAINFUCK_INST|Selector105~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
cycloneive_lcell_comb \BRAINFUCK_INST|Selector105~1 (
// Equation(s):
// \BRAINFUCK_INST|Selector105~1_combout  = (\BRAINFUCK_INST|cpu_state.WAIT2~q ) # (\BRAINFUCK_INST|Selector105~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|cpu_state.WAIT2~q ),
	.datad(\BRAINFUCK_INST|Selector105~0_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector105~1_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector105~1 .lut_mask = 16'hFFF0;
defparam \BRAINFUCK_INST|Selector105~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Selector105~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~6 (
// Equation(s):
// \BRAINFUCK_INST|Add4~6_combout  = (\BRAINFUCK_INST|bracket_flag.0000~q ) # (!\BRAINFUCK_INST|Selector53~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|Selector53~0_combout ),
	.datad(\BRAINFUCK_INST|bracket_flag.0000~q ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~6_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~6 .lut_mask = 16'hFF0F;
defparam \BRAINFUCK_INST|Add4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~34 (
// Equation(s):
// \BRAINFUCK_INST|Add4~34_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & (((\BRAINFUCK_INST|Add4~6_combout ) # (!\flag_output_active_reg~q )))) # (!\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & (!\BRAINFUCK_INST|cpu_state.00000000~q ))

	.dataa(\BRAINFUCK_INST|cpu_state.00000000~q ),
	.datab(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datac(\BRAINFUCK_INST|Add4~6_combout ),
	.datad(\flag_output_active_reg~q ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~34_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~34 .lut_mask = 16'hD1DD;
defparam \BRAINFUCK_INST|Add4~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \BRAINFUCK_INST|program_counter[2] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add4~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add4~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|program_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|program_counter[2] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|program_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \BRAINFUCK_INST|prog_address_sig_reg[2]~feeder (
// Equation(s):
// \BRAINFUCK_INST|prog_address_sig_reg[2]~feeder_combout  = \BRAINFUCK_INST|program_counter [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|program_counter [2]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|prog_address_sig_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|prog_address_sig_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \BRAINFUCK_INST|prog_address_sig_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \BRAINFUCK_INST|prog_address_sig_reg[2] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|prog_address_sig_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|prog_address_sig_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|prog_address_sig_reg[2] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|prog_address_sig_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cycloneive_lcell_comb \BRAINFUCK_INST|Selector111~0 (
// Equation(s):
// \BRAINFUCK_INST|Selector111~0_combout  = (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & (\BRAINFUCK_INST|Selector93~0_combout  & (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3] & \BRAINFUCK_INST|Selector63~1_combout )))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datab(\BRAINFUCK_INST|Selector93~0_combout ),
	.datac(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.datad(\BRAINFUCK_INST|Selector63~1_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector111~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector111~0 .lut_mask = 16'h4000;
defparam \BRAINFUCK_INST|Selector111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cycloneive_lcell_comb \BRAINFUCK_INST|Selector111~2 (
// Equation(s):
// \BRAINFUCK_INST|Selector111~2_combout  = (\BRAINFUCK_INST|Selector111~0_combout ) # ((\BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET~q  & ((\BRAINFUCK_INST|Selector112~0_combout ) # (\BRAINFUCK_INST|Selector111~1_combout ))))

	.dataa(\BRAINFUCK_INST|Selector111~0_combout ),
	.datab(\BRAINFUCK_INST|Selector112~0_combout ),
	.datac(\BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET~q ),
	.datad(\BRAINFUCK_INST|Selector111~1_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector111~2_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector111~2 .lut_mask = 16'hFAEA;
defparam \BRAINFUCK_INST|Selector111~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Selector111~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
cycloneive_lcell_comb \BRAINFUCK_INST|Selector53~2 (
// Equation(s):
// \BRAINFUCK_INST|Selector53~2_combout  = (!\BRAINFUCK_INST|bracket_flag.0000~q  & (\BRAINFUCK_INST|Selector53~1_combout  & ((\BRAINFUCK_INST|Equal1~0_combout ) # (\BRAINFUCK_INST|Equal1~1_combout ))))

	.dataa(\BRAINFUCK_INST|bracket_flag.0000~q ),
	.datab(\BRAINFUCK_INST|Selector53~1_combout ),
	.datac(\BRAINFUCK_INST|Equal1~0_combout ),
	.datad(\BRAINFUCK_INST|Equal1~1_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector53~2_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector53~2 .lut_mask = 16'h4440;
defparam \BRAINFUCK_INST|Selector53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cycloneive_lcell_comb \BRAINFUCK_INST|Selector53~3 (
// Equation(s):
// \BRAINFUCK_INST|Selector53~3_combout  = (\BRAINFUCK_INST|Selector53~2_combout ) # ((\BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET~q  & ((\BRAINFUCK_INST|Equal3~0_combout ) # (\BRAINFUCK_INST|Equal2~2_combout ))))

	.dataa(\BRAINFUCK_INST|bracket_flag.FIND_OPENING_BRACKET~q ),
	.datab(\BRAINFUCK_INST|Equal3~0_combout ),
	.datac(\BRAINFUCK_INST|Equal2~2_combout ),
	.datad(\BRAINFUCK_INST|Selector53~2_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector53~3_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector53~3 .lut_mask = 16'hFFA8;
defparam \BRAINFUCK_INST|Selector53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~9 (
// Equation(s):
// \BRAINFUCK_INST|Add4~9_combout  = (\BRAINFUCK_INST|Selector108~0_combout  & \BRAINFUCK_INST|Add4~7_combout )

	.dataa(gnd),
	.datab(\BRAINFUCK_INST|Selector108~0_combout ),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Add4~7_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~9_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~9 .lut_mask = 16'hCC00;
defparam \BRAINFUCK_INST|Add4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \BRAINFUCK_INST|program_counter[1] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add4~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add4~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|program_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|program_counter[1] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|program_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \BRAINFUCK_INST|prog_address_sig_reg[1] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BRAINFUCK_INST|program_counter [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|prog_address_sig_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|prog_address_sig_reg[1] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|prog_address_sig_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \BRAINFUCK_INST|Selector53~0 (
// Equation(s):
// \BRAINFUCK_INST|Selector53~0_combout  = (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0] & (!\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3] & (\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2] & 
// !\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [0]),
	.datab(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.datac(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datad(\PROG_RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector53~0 .lut_mask = 16'h0020;
defparam \BRAINFUCK_INST|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \BRAINFUCK_INST|Selector108~0 (
// Equation(s):
// \BRAINFUCK_INST|Selector108~0_combout  = (\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q  & (((\BRAINFUCK_INST|bracket_flag.0000~q ) # (!\flag_output_active_reg~q )) # (!\BRAINFUCK_INST|Selector53~0_combout )))

	.dataa(\BRAINFUCK_INST|Selector53~0_combout ),
	.datab(\BRAINFUCK_INST|cpu_state.INSTR_ANALYSIS~q ),
	.datac(\BRAINFUCK_INST|bracket_flag.0000~q ),
	.datad(\flag_output_active_reg~q ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Selector108~0 .lut_mask = 16'hC4CC;
defparam \BRAINFUCK_INST|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \BRAINFUCK_INST|Add4~4 (
// Equation(s):
// \BRAINFUCK_INST|Add4~4_combout  = (\BRAINFUCK_INST|Add4~2_combout  & \BRAINFUCK_INST|Selector108~0_combout )

	.dataa(\BRAINFUCK_INST|Add4~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|Selector108~0_combout ),
	.cin(gnd),
	.combout(\BRAINFUCK_INST|Add4~4_combout ),
	.cout());
// synopsys translate_off
defparam \BRAINFUCK_INST|Add4~4 .lut_mask = 16'hAA00;
defparam \BRAINFUCK_INST|Add4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \BRAINFUCK_INST|program_counter[0] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\BRAINFUCK_INST|Add4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BRAINFUCK_INST|Add4~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|program_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|program_counter[0] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|program_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N3
dffeas \BRAINFUCK_INST|prog_address_sig_reg[0] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BRAINFUCK_INST|program_counter [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BRAINFUCK_INST|prog_address_sig_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BRAINFUCK_INST|prog_address_sig_reg[0] .is_wysiwyg = "true";
defparam \BRAINFUCK_INST|prog_address_sig_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \led_reg[0]~0 (
// Equation(s):
// \led_reg[0]~0_combout  = !\BRAINFUCK_INST|prog_address_sig_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|prog_address_sig_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg[0]~0 .lut_mask = 16'h0F0F;
defparam \led_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \led_reg[0] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\led_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[0] .is_wysiwyg = "true";
defparam \led_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \led_reg[1]~1 (
// Equation(s):
// \led_reg[1]~1_combout  = !\BRAINFUCK_INST|prog_address_sig_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|prog_address_sig_reg [1]),
	.cin(gnd),
	.combout(\led_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg[1]~1 .lut_mask = 16'h00FF;
defparam \led_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \led_reg[1] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\led_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[1] .is_wysiwyg = "true";
defparam \led_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \led_reg[2]~2 (
// Equation(s):
// \led_reg[2]~2_combout  = !\BRAINFUCK_INST|prog_address_sig_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|prog_address_sig_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\led_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg[2]~2 .lut_mask = 16'h0F0F;
defparam \led_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \led_reg[2] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\led_reg[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[2] .is_wysiwyg = "true";
defparam \led_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \led_reg[3]~3 (
// Equation(s):
// \led_reg[3]~3_combout  = !\BRAINFUCK_INST|prog_address_sig_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|prog_address_sig_reg [3]),
	.cin(gnd),
	.combout(\led_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \led_reg[3]~3 .lut_mask = 16'h00FF;
defparam \led_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \led_reg[3] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\led_reg[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_reg[3] .is_wysiwyg = "true";
defparam \led_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneive_lcell_comb \UART_TX_INST|Selector0~1 (
// Equation(s):
// \UART_TX_INST|Selector0~1_combout  = ((\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~q ) # ((\UART_TX_INST|o_Tx_Serial~q  & \UART_TX_INST|r_SM_Main.s_CLEANUP~q ))) # (!\UART_TX_INST|r_SM_Main.000~q )

	.dataa(\UART_TX_INST|r_SM_Main.000~q ),
	.datab(\UART_TX_INST|o_Tx_Serial~q ),
	.datac(\UART_TX_INST|r_SM_Main.s_CLEANUP~q ),
	.datad(\UART_TX_INST|r_SM_Main.s_TX_STOP_BIT~q ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector0~1 .lut_mask = 16'hFFD5;
defparam \UART_TX_INST|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneive_lcell_comb \r_Tx_Byte_reg[6]~feeder (
// Equation(s):
// \r_Tx_Byte_reg[6]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_INST|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\r_Tx_Byte_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_Tx_Byte_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \r_Tx_Byte_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = (!\flag_output_edge_detect~q  & (!\flag_output_active_reg~q  & \BRAINFUCK_INST|flag_output_begin_reg~q ))

	.dataa(\flag_output_edge_detect~q ),
	.datab(\flag_output_active_reg~q ),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|flag_output_begin_reg~q ),
	.cin(gnd),
	.combout(\always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \always2~0 .lut_mask = 16'h1100;
defparam \always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \r_Tx_Byte_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_Tx_Byte_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_Tx_Byte_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Tx_Byte_reg[6] .is_wysiwyg = "true";
defparam \r_Tx_Byte_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cycloneive_lcell_comb \UART_TX_INST|r_Tx_Data[6]~feeder (
// Equation(s):
// \UART_TX_INST|r_Tx_Data[6]~feeder_combout  = r_Tx_Byte_reg[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(r_Tx_Byte_reg[6]),
	.cin(gnd),
	.combout(\UART_TX_INST|r_Tx_Data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|r_Tx_Data[6]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_INST|r_Tx_Data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cycloneive_lcell_comb \UART_TX_INST|Selector23~0 (
// Equation(s):
// \UART_TX_INST|Selector23~0_combout  = (\r_Tx_DV_reg~q  & !\UART_TX_INST|r_SM_Main.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\r_Tx_DV_reg~q ),
	.datad(\UART_TX_INST|r_SM_Main.000~q ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector23~0 .lut_mask = 16'h00F0;
defparam \UART_TX_INST|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \UART_TX_INST|r_Tx_Data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Tx_Data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_INST|Selector23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Tx_Data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Tx_Data[6] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Tx_Data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneive_lcell_comb \r_Tx_Byte_reg[7]~feeder (
// Equation(s):
// \r_Tx_Byte_reg[7]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_INST|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_Tx_Byte_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_Tx_Byte_reg[7]~feeder .lut_mask = 16'hF0F0;
defparam \r_Tx_Byte_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \r_Tx_Byte_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_Tx_Byte_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_Tx_Byte_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Tx_Byte_reg[7] .is_wysiwyg = "true";
defparam \r_Tx_Byte_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N9
dffeas \UART_TX_INST|r_Tx_Data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(r_Tx_Byte_reg[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_INST|Selector23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Tx_Data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Tx_Data[7] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Tx_Data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneive_lcell_comb \r_Tx_Byte_reg[5]~feeder (
// Equation(s):
// \r_Tx_Byte_reg[5]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_INST|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\r_Tx_Byte_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_Tx_Byte_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \r_Tx_Byte_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \r_Tx_Byte_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_Tx_Byte_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_Tx_Byte_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Tx_Byte_reg[5] .is_wysiwyg = "true";
defparam \r_Tx_Byte_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \UART_TX_INST|r_Tx_Data[5]~feeder (
// Equation(s):
// \UART_TX_INST|r_Tx_Data[5]~feeder_combout  = r_Tx_Byte_reg[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(r_Tx_Byte_reg[5]),
	.cin(gnd),
	.combout(\UART_TX_INST|r_Tx_Data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|r_Tx_Data[5]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_INST|r_Tx_Data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \UART_TX_INST|r_Tx_Data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Tx_Data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_INST|Selector23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Tx_Data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Tx_Data[5] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Tx_Data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cycloneive_lcell_comb \r_Tx_Byte_reg[4]~feeder (
// Equation(s):
// \r_Tx_Byte_reg[4]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_INST|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\r_Tx_Byte_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_Tx_Byte_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \r_Tx_Byte_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \r_Tx_Byte_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_Tx_Byte_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_Tx_Byte_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Tx_Byte_reg[4] .is_wysiwyg = "true";
defparam \r_Tx_Byte_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \UART_TX_INST|r_Tx_Data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(r_Tx_Byte_reg[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_INST|Selector23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Tx_Data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Tx_Data[4] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Tx_Data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \UART_TX_INST|Mux0~0 (
// Equation(s):
// \UART_TX_INST|Mux0~0_combout  = (\UART_TX_INST|r_Bit_Index [0] & ((\UART_TX_INST|r_Tx_Data [5]) # ((\UART_TX_INST|r_Bit_Index [1])))) # (!\UART_TX_INST|r_Bit_Index [0] & (((\UART_TX_INST|r_Tx_Data [4] & !\UART_TX_INST|r_Bit_Index [1]))))

	.dataa(\UART_TX_INST|r_Tx_Data [5]),
	.datab(\UART_TX_INST|r_Bit_Index [0]),
	.datac(\UART_TX_INST|r_Tx_Data [4]),
	.datad(\UART_TX_INST|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_INST|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Mux0~0 .lut_mask = 16'hCCB8;
defparam \UART_TX_INST|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \UART_TX_INST|Mux0~1 (
// Equation(s):
// \UART_TX_INST|Mux0~1_combout  = (\UART_TX_INST|r_Bit_Index [1] & ((\UART_TX_INST|Mux0~0_combout  & ((\UART_TX_INST|r_Tx_Data [7]))) # (!\UART_TX_INST|Mux0~0_combout  & (\UART_TX_INST|r_Tx_Data [6])))) # (!\UART_TX_INST|r_Bit_Index [1] & 
// (((\UART_TX_INST|Mux0~0_combout ))))

	.dataa(\UART_TX_INST|r_Bit_Index [1]),
	.datab(\UART_TX_INST|r_Tx_Data [6]),
	.datac(\UART_TX_INST|r_Tx_Data [7]),
	.datad(\UART_TX_INST|Mux0~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Mux0~1 .lut_mask = 16'hF588;
defparam \UART_TX_INST|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \r_Tx_Byte_reg[2]~feeder (
// Equation(s):
// \r_Tx_Byte_reg[2]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\r_Tx_Byte_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_Tx_Byte_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \r_Tx_Byte_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \r_Tx_Byte_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_Tx_Byte_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_Tx_Byte_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Tx_Byte_reg[2] .is_wysiwyg = "true";
defparam \r_Tx_Byte_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \UART_TX_INST|r_Tx_Data[2]~feeder (
// Equation(s):
// \UART_TX_INST|r_Tx_Data[2]~feeder_combout  = r_Tx_Byte_reg[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(r_Tx_Byte_reg[2]),
	.cin(gnd),
	.combout(\UART_TX_INST|r_Tx_Data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|r_Tx_Data[2]~feeder .lut_mask = 16'hFF00;
defparam \UART_TX_INST|r_Tx_Data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \UART_TX_INST|r_Tx_Data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Tx_Data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_INST|Selector23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Tx_Data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Tx_Data[2] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Tx_Data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneive_lcell_comb \r_Tx_Byte_reg[3]~feeder (
// Equation(s):
// \r_Tx_Byte_reg[3]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\r_Tx_Byte_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_Tx_Byte_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \r_Tx_Byte_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N29
dffeas \r_Tx_Byte_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_Tx_Byte_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_Tx_Byte_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Tx_Byte_reg[3] .is_wysiwyg = "true";
defparam \r_Tx_Byte_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \UART_TX_INST|r_Tx_Data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(r_Tx_Byte_reg[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_INST|Selector23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Tx_Data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Tx_Data[3] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Tx_Data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \r_Tx_Byte_reg[1]~feeder (
// Equation(s):
// \r_Tx_Byte_reg[1]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\r_Tx_Byte_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_Tx_Byte_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \r_Tx_Byte_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \r_Tx_Byte_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_Tx_Byte_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_Tx_Byte_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Tx_Byte_reg[1] .is_wysiwyg = "true";
defparam \r_Tx_Byte_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \UART_TX_INST|r_Tx_Data[1]~feeder (
// Equation(s):
// \UART_TX_INST|r_Tx_Data[1]~feeder_combout  = r_Tx_Byte_reg[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(r_Tx_Byte_reg[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART_TX_INST|r_Tx_Data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|r_Tx_Data[1]~feeder .lut_mask = 16'hF0F0;
defparam \UART_TX_INST|r_Tx_Data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \UART_TX_INST|r_Tx_Data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|r_Tx_Data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_TX_INST|Selector23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Tx_Data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Tx_Data[1] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Tx_Data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneive_lcell_comb \r_Tx_Byte_reg[0]~feeder (
// Equation(s):
// \r_Tx_Byte_reg[0]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_INST|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\r_Tx_Byte_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_Tx_Byte_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \r_Tx_Byte_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \r_Tx_Byte_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_Tx_Byte_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_Tx_Byte_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_Tx_Byte_reg[0] .is_wysiwyg = "true";
defparam \r_Tx_Byte_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \UART_TX_INST|r_Tx_Data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(r_Tx_Byte_reg[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART_TX_INST|Selector23~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|r_Tx_Data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|r_Tx_Data[0] .is_wysiwyg = "true";
defparam \UART_TX_INST|r_Tx_Data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cycloneive_lcell_comb \UART_TX_INST|Mux0~2 (
// Equation(s):
// \UART_TX_INST|Mux0~2_combout  = (\UART_TX_INST|r_Bit_Index [0] & ((\UART_TX_INST|r_Tx_Data [1]) # ((\UART_TX_INST|r_Bit_Index [1])))) # (!\UART_TX_INST|r_Bit_Index [0] & (((\UART_TX_INST|r_Tx_Data [0] & !\UART_TX_INST|r_Bit_Index [1]))))

	.dataa(\UART_TX_INST|r_Tx_Data [1]),
	.datab(\UART_TX_INST|r_Bit_Index [0]),
	.datac(\UART_TX_INST|r_Tx_Data [0]),
	.datad(\UART_TX_INST|r_Bit_Index [1]),
	.cin(gnd),
	.combout(\UART_TX_INST|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Mux0~2 .lut_mask = 16'hCCB8;
defparam \UART_TX_INST|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \UART_TX_INST|Mux0~3 (
// Equation(s):
// \UART_TX_INST|Mux0~3_combout  = (\UART_TX_INST|r_Bit_Index [1] & ((\UART_TX_INST|Mux0~2_combout  & ((\UART_TX_INST|r_Tx_Data [3]))) # (!\UART_TX_INST|Mux0~2_combout  & (\UART_TX_INST|r_Tx_Data [2])))) # (!\UART_TX_INST|r_Bit_Index [1] & 
// (((\UART_TX_INST|Mux0~2_combout ))))

	.dataa(\UART_TX_INST|r_Bit_Index [1]),
	.datab(\UART_TX_INST|r_Tx_Data [2]),
	.datac(\UART_TX_INST|r_Tx_Data [3]),
	.datad(\UART_TX_INST|Mux0~2_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Mux0~3 .lut_mask = 16'hF588;
defparam \UART_TX_INST|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cycloneive_lcell_comb \UART_TX_INST|Selector0~0 (
// Equation(s):
// \UART_TX_INST|Selector0~0_combout  = (\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q  & ((\UART_TX_INST|r_Bit_Index [2] & (\UART_TX_INST|Mux0~1_combout )) # (!\UART_TX_INST|r_Bit_Index [2] & ((\UART_TX_INST|Mux0~3_combout )))))

	.dataa(\UART_TX_INST|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(\UART_TX_INST|r_Bit_Index [2]),
	.datac(\UART_TX_INST|Mux0~1_combout ),
	.datad(\UART_TX_INST|Mux0~3_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector0~0 .lut_mask = 16'hA280;
defparam \UART_TX_INST|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneive_lcell_comb \UART_TX_INST|Selector0~2 (
// Equation(s):
// \UART_TX_INST|Selector0~2_combout  = (\UART_TX_INST|Selector0~1_combout ) # (\UART_TX_INST|Selector0~0_combout )

	.dataa(\UART_TX_INST|Selector0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART_TX_INST|Selector0~0_combout ),
	.cin(gnd),
	.combout(\UART_TX_INST|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_TX_INST|Selector0~2 .lut_mask = 16'hFFAA;
defparam \UART_TX_INST|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \UART_TX_INST|o_Tx_Serial (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\UART_TX_INST|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART_TX_INST|o_Tx_Serial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART_TX_INST|o_Tx_Serial .is_wysiwyg = "true";
defparam \UART_TX_INST|o_Tx_Serial .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N24
cycloneive_lcell_comb \Binary_Num_reg_4[1]~feeder (
// Equation(s):
// \Binary_Num_reg_4[1]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_INST|altsyncram_component|auto_generated|q_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Binary_Num_reg_4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_4[1]~feeder .lut_mask = 16'hF0F0;
defparam \Binary_Num_reg_4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N25
dffeas \Binary_Num_reg_4[1] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_4[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_4[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_4[1] .is_wysiwyg = "true";
defparam \Binary_Num_reg_4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N10
cycloneive_lcell_comb \SEVEN_SEG_INST|i_Binary_Num_reg_4[1]~feeder (
// Equation(s):
// \SEVEN_SEG_INST|i_Binary_Num_reg_4[1]~feeder_combout  = Binary_Num_reg_4[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(Binary_Num_reg_4[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|i_Binary_Num_reg_4[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[1]~feeder .lut_mask = 16'hF0F0;
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N11
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_4[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|i_Binary_Num_reg_4[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[1] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N30
cycloneive_lcell_comb \Binary_Num_reg_2[1]~feeder (
// Equation(s):
// \Binary_Num_reg_2[1]~feeder_combout  = \BRAINFUCK_INST|address_sig_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|address_sig_reg [1]),
	.cin(gnd),
	.combout(\Binary_Num_reg_2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_2[1]~feeder .lut_mask = 16'hFF00;
defparam \Binary_Num_reg_2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \Binary_Num_reg_2[1] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_2[1] .is_wysiwyg = "true";
defparam \Binary_Num_reg_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cycloneive_lcell_comb \SEVEN_SEG_INST|i_Binary_Num_reg_2[1]~feeder (
// Equation(s):
// \SEVEN_SEG_INST|i_Binary_Num_reg_2[1]~feeder_combout  = Binary_Num_reg_2[1]

	.dataa(gnd),
	.datab(Binary_Num_reg_2[1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|i_Binary_Num_reg_2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[1]~feeder .lut_mask = 16'hCCCC;
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|i_Binary_Num_reg_2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[1] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[0]~42 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[0]~42_combout  = !\SEVEN_SEG_INST|refresh_counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\SEVEN_SEG_INST|refresh_counter [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|refresh_counter[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[0]~42 .lut_mask = 16'h0F0F;
defparam \SEVEN_SEG_INST|refresh_counter[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \SEVEN_SEG_INST|refresh_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[0]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[0] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[1]~14 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[1]~14_combout  = (\SEVEN_SEG_INST|refresh_counter [0] & (\SEVEN_SEG_INST|refresh_counter [1] $ (VCC))) # (!\SEVEN_SEG_INST|refresh_counter [0] & (\SEVEN_SEG_INST|refresh_counter [1] & VCC))
// \SEVEN_SEG_INST|refresh_counter[1]~15  = CARRY((\SEVEN_SEG_INST|refresh_counter [0] & \SEVEN_SEG_INST|refresh_counter [1]))

	.dataa(\SEVEN_SEG_INST|refresh_counter [0]),
	.datab(\SEVEN_SEG_INST|refresh_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|refresh_counter[1]~14_combout ),
	.cout(\SEVEN_SEG_INST|refresh_counter[1]~15 ));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[1]~14 .lut_mask = 16'h6688;
defparam \SEVEN_SEG_INST|refresh_counter[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N1
dffeas \SEVEN_SEG_INST|refresh_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[1] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[2]~16 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[2]~16_combout  = (\SEVEN_SEG_INST|refresh_counter [2] & (!\SEVEN_SEG_INST|refresh_counter[1]~15 )) # (!\SEVEN_SEG_INST|refresh_counter [2] & ((\SEVEN_SEG_INST|refresh_counter[1]~15 ) # (GND)))
// \SEVEN_SEG_INST|refresh_counter[2]~17  = CARRY((!\SEVEN_SEG_INST|refresh_counter[1]~15 ) # (!\SEVEN_SEG_INST|refresh_counter [2]))

	.dataa(gnd),
	.datab(\SEVEN_SEG_INST|refresh_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SEVEN_SEG_INST|refresh_counter[1]~15 ),
	.combout(\SEVEN_SEG_INST|refresh_counter[2]~16_combout ),
	.cout(\SEVEN_SEG_INST|refresh_counter[2]~17 ));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[2]~16 .lut_mask = 16'h3C3F;
defparam \SEVEN_SEG_INST|refresh_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N3
dffeas \SEVEN_SEG_INST|refresh_counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[2] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[3]~18 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[3]~18_combout  = (\SEVEN_SEG_INST|refresh_counter [3] & (\SEVEN_SEG_INST|refresh_counter[2]~17  $ (GND))) # (!\SEVEN_SEG_INST|refresh_counter [3] & (!\SEVEN_SEG_INST|refresh_counter[2]~17  & VCC))
// \SEVEN_SEG_INST|refresh_counter[3]~19  = CARRY((\SEVEN_SEG_INST|refresh_counter [3] & !\SEVEN_SEG_INST|refresh_counter[2]~17 ))

	.dataa(gnd),
	.datab(\SEVEN_SEG_INST|refresh_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SEVEN_SEG_INST|refresh_counter[2]~17 ),
	.combout(\SEVEN_SEG_INST|refresh_counter[3]~18_combout ),
	.cout(\SEVEN_SEG_INST|refresh_counter[3]~19 ));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[3]~18 .lut_mask = 16'hC30C;
defparam \SEVEN_SEG_INST|refresh_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N5
dffeas \SEVEN_SEG_INST|refresh_counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[3] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[4]~20 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[4]~20_combout  = (\SEVEN_SEG_INST|refresh_counter [4] & (!\SEVEN_SEG_INST|refresh_counter[3]~19 )) # (!\SEVEN_SEG_INST|refresh_counter [4] & ((\SEVEN_SEG_INST|refresh_counter[3]~19 ) # (GND)))
// \SEVEN_SEG_INST|refresh_counter[4]~21  = CARRY((!\SEVEN_SEG_INST|refresh_counter[3]~19 ) # (!\SEVEN_SEG_INST|refresh_counter [4]))

	.dataa(\SEVEN_SEG_INST|refresh_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SEVEN_SEG_INST|refresh_counter[3]~19 ),
	.combout(\SEVEN_SEG_INST|refresh_counter[4]~20_combout ),
	.cout(\SEVEN_SEG_INST|refresh_counter[4]~21 ));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[4]~20 .lut_mask = 16'h5A5F;
defparam \SEVEN_SEG_INST|refresh_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N7
dffeas \SEVEN_SEG_INST|refresh_counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[4] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[5]~22 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[5]~22_combout  = (\SEVEN_SEG_INST|refresh_counter [5] & (\SEVEN_SEG_INST|refresh_counter[4]~21  $ (GND))) # (!\SEVEN_SEG_INST|refresh_counter [5] & (!\SEVEN_SEG_INST|refresh_counter[4]~21  & VCC))
// \SEVEN_SEG_INST|refresh_counter[5]~23  = CARRY((\SEVEN_SEG_INST|refresh_counter [5] & !\SEVEN_SEG_INST|refresh_counter[4]~21 ))

	.dataa(gnd),
	.datab(\SEVEN_SEG_INST|refresh_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SEVEN_SEG_INST|refresh_counter[4]~21 ),
	.combout(\SEVEN_SEG_INST|refresh_counter[5]~22_combout ),
	.cout(\SEVEN_SEG_INST|refresh_counter[5]~23 ));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[5]~22 .lut_mask = 16'hC30C;
defparam \SEVEN_SEG_INST|refresh_counter[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N9
dffeas \SEVEN_SEG_INST|refresh_counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[5] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[6]~24 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[6]~24_combout  = (\SEVEN_SEG_INST|refresh_counter [6] & (!\SEVEN_SEG_INST|refresh_counter[5]~23 )) # (!\SEVEN_SEG_INST|refresh_counter [6] & ((\SEVEN_SEG_INST|refresh_counter[5]~23 ) # (GND)))
// \SEVEN_SEG_INST|refresh_counter[6]~25  = CARRY((!\SEVEN_SEG_INST|refresh_counter[5]~23 ) # (!\SEVEN_SEG_INST|refresh_counter [6]))

	.dataa(\SEVEN_SEG_INST|refresh_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SEVEN_SEG_INST|refresh_counter[5]~23 ),
	.combout(\SEVEN_SEG_INST|refresh_counter[6]~24_combout ),
	.cout(\SEVEN_SEG_INST|refresh_counter[6]~25 ));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[6]~24 .lut_mask = 16'h5A5F;
defparam \SEVEN_SEG_INST|refresh_counter[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N11
dffeas \SEVEN_SEG_INST|refresh_counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[6] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[7]~26 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[7]~26_combout  = (\SEVEN_SEG_INST|refresh_counter [7] & (\SEVEN_SEG_INST|refresh_counter[6]~25  $ (GND))) # (!\SEVEN_SEG_INST|refresh_counter [7] & (!\SEVEN_SEG_INST|refresh_counter[6]~25  & VCC))
// \SEVEN_SEG_INST|refresh_counter[7]~27  = CARRY((\SEVEN_SEG_INST|refresh_counter [7] & !\SEVEN_SEG_INST|refresh_counter[6]~25 ))

	.dataa(gnd),
	.datab(\SEVEN_SEG_INST|refresh_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SEVEN_SEG_INST|refresh_counter[6]~25 ),
	.combout(\SEVEN_SEG_INST|refresh_counter[7]~26_combout ),
	.cout(\SEVEN_SEG_INST|refresh_counter[7]~27 ));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[7]~26 .lut_mask = 16'hC30C;
defparam \SEVEN_SEG_INST|refresh_counter[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \SEVEN_SEG_INST|refresh_counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[7] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[8]~28 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[8]~28_combout  = (\SEVEN_SEG_INST|refresh_counter [8] & (!\SEVEN_SEG_INST|refresh_counter[7]~27 )) # (!\SEVEN_SEG_INST|refresh_counter [8] & ((\SEVEN_SEG_INST|refresh_counter[7]~27 ) # (GND)))
// \SEVEN_SEG_INST|refresh_counter[8]~29  = CARRY((!\SEVEN_SEG_INST|refresh_counter[7]~27 ) # (!\SEVEN_SEG_INST|refresh_counter [8]))

	.dataa(gnd),
	.datab(\SEVEN_SEG_INST|refresh_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SEVEN_SEG_INST|refresh_counter[7]~27 ),
	.combout(\SEVEN_SEG_INST|refresh_counter[8]~28_combout ),
	.cout(\SEVEN_SEG_INST|refresh_counter[8]~29 ));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[8]~28 .lut_mask = 16'h3C3F;
defparam \SEVEN_SEG_INST|refresh_counter[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N15
dffeas \SEVEN_SEG_INST|refresh_counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[8] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[9]~30 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[9]~30_combout  = (\SEVEN_SEG_INST|refresh_counter [9] & (\SEVEN_SEG_INST|refresh_counter[8]~29  $ (GND))) # (!\SEVEN_SEG_INST|refresh_counter [9] & (!\SEVEN_SEG_INST|refresh_counter[8]~29  & VCC))
// \SEVEN_SEG_INST|refresh_counter[9]~31  = CARRY((\SEVEN_SEG_INST|refresh_counter [9] & !\SEVEN_SEG_INST|refresh_counter[8]~29 ))

	.dataa(gnd),
	.datab(\SEVEN_SEG_INST|refresh_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SEVEN_SEG_INST|refresh_counter[8]~29 ),
	.combout(\SEVEN_SEG_INST|refresh_counter[9]~30_combout ),
	.cout(\SEVEN_SEG_INST|refresh_counter[9]~31 ));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[9]~30 .lut_mask = 16'hC30C;
defparam \SEVEN_SEG_INST|refresh_counter[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \SEVEN_SEG_INST|refresh_counter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[9] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[10]~32 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[10]~32_combout  = (\SEVEN_SEG_INST|refresh_counter [10] & (!\SEVEN_SEG_INST|refresh_counter[9]~31 )) # (!\SEVEN_SEG_INST|refresh_counter [10] & ((\SEVEN_SEG_INST|refresh_counter[9]~31 ) # (GND)))
// \SEVEN_SEG_INST|refresh_counter[10]~33  = CARRY((!\SEVEN_SEG_INST|refresh_counter[9]~31 ) # (!\SEVEN_SEG_INST|refresh_counter [10]))

	.dataa(gnd),
	.datab(\SEVEN_SEG_INST|refresh_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SEVEN_SEG_INST|refresh_counter[9]~31 ),
	.combout(\SEVEN_SEG_INST|refresh_counter[10]~32_combout ),
	.cout(\SEVEN_SEG_INST|refresh_counter[10]~33 ));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[10]~32 .lut_mask = 16'h3C3F;
defparam \SEVEN_SEG_INST|refresh_counter[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N19
dffeas \SEVEN_SEG_INST|refresh_counter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[10]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[10] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[11]~34 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[11]~34_combout  = (\SEVEN_SEG_INST|refresh_counter [11] & (\SEVEN_SEG_INST|refresh_counter[10]~33  $ (GND))) # (!\SEVEN_SEG_INST|refresh_counter [11] & (!\SEVEN_SEG_INST|refresh_counter[10]~33  & VCC))
// \SEVEN_SEG_INST|refresh_counter[11]~35  = CARRY((\SEVEN_SEG_INST|refresh_counter [11] & !\SEVEN_SEG_INST|refresh_counter[10]~33 ))

	.dataa(gnd),
	.datab(\SEVEN_SEG_INST|refresh_counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SEVEN_SEG_INST|refresh_counter[10]~33 ),
	.combout(\SEVEN_SEG_INST|refresh_counter[11]~34_combout ),
	.cout(\SEVEN_SEG_INST|refresh_counter[11]~35 ));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[11]~34 .lut_mask = 16'hC30C;
defparam \SEVEN_SEG_INST|refresh_counter[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N21
dffeas \SEVEN_SEG_INST|refresh_counter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[11]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[11] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[12]~36 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[12]~36_combout  = (\SEVEN_SEG_INST|refresh_counter [12] & (!\SEVEN_SEG_INST|refresh_counter[11]~35 )) # (!\SEVEN_SEG_INST|refresh_counter [12] & ((\SEVEN_SEG_INST|refresh_counter[11]~35 ) # (GND)))
// \SEVEN_SEG_INST|refresh_counter[12]~37  = CARRY((!\SEVEN_SEG_INST|refresh_counter[11]~35 ) # (!\SEVEN_SEG_INST|refresh_counter [12]))

	.dataa(\SEVEN_SEG_INST|refresh_counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SEVEN_SEG_INST|refresh_counter[11]~35 ),
	.combout(\SEVEN_SEG_INST|refresh_counter[12]~36_combout ),
	.cout(\SEVEN_SEG_INST|refresh_counter[12]~37 ));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[12]~36 .lut_mask = 16'h5A5F;
defparam \SEVEN_SEG_INST|refresh_counter[12]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N23
dffeas \SEVEN_SEG_INST|refresh_counter[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[12]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[12] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[13]~38 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[13]~38_combout  = (\SEVEN_SEG_INST|refresh_counter [13] & (\SEVEN_SEG_INST|refresh_counter[12]~37  $ (GND))) # (!\SEVEN_SEG_INST|refresh_counter [13] & (!\SEVEN_SEG_INST|refresh_counter[12]~37  & VCC))
// \SEVEN_SEG_INST|refresh_counter[13]~39  = CARRY((\SEVEN_SEG_INST|refresh_counter [13] & !\SEVEN_SEG_INST|refresh_counter[12]~37 ))

	.dataa(gnd),
	.datab(\SEVEN_SEG_INST|refresh_counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SEVEN_SEG_INST|refresh_counter[12]~37 ),
	.combout(\SEVEN_SEG_INST|refresh_counter[13]~38_combout ),
	.cout(\SEVEN_SEG_INST|refresh_counter[13]~39 ));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[13]~38 .lut_mask = 16'hC30C;
defparam \SEVEN_SEG_INST|refresh_counter[13]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N25
dffeas \SEVEN_SEG_INST|refresh_counter[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[13]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[13] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneive_lcell_comb \SEVEN_SEG_INST|refresh_counter[14]~40 (
// Equation(s):
// \SEVEN_SEG_INST|refresh_counter[14]~40_combout  = \SEVEN_SEG_INST|refresh_counter [14] $ (\SEVEN_SEG_INST|refresh_counter[13]~39 )

	.dataa(\SEVEN_SEG_INST|refresh_counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SEVEN_SEG_INST|refresh_counter[13]~39 ),
	.combout(\SEVEN_SEG_INST|refresh_counter[14]~40_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[14]~40 .lut_mask = 16'h5A5A;
defparam \SEVEN_SEG_INST|refresh_counter[14]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y18_N27
dffeas \SEVEN_SEG_INST|refresh_counter[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|refresh_counter[14]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|refresh_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|refresh_counter[14] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|refresh_counter[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N15
dffeas \Binary_Num_reg_1[1] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(gnd),
	.asdata(\BRAINFUCK_INST|address_sig_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_1[1] .is_wysiwyg = "true";
defparam \Binary_Num_reg_1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N1
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Binary_Num_reg_1[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_1[1] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N0
cycloneive_lcell_comb \Binary_Num_reg_3[1]~feeder (
// Equation(s):
// \Binary_Num_reg_3[1]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_INST|altsyncram_component|auto_generated|q_a [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Binary_Num_reg_3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_3[1]~feeder .lut_mask = 16'hF0F0;
defparam \Binary_Num_reg_3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N1
dffeas \Binary_Num_reg_3[1] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_3[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_3[1] .is_wysiwyg = "true";
defparam \Binary_Num_reg_3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cycloneive_lcell_comb \SEVEN_SEG_INST|i_Binary_Num_reg_3[1]~feeder (
// Equation(s):
// \SEVEN_SEG_INST|i_Binary_Num_reg_3[1]~feeder_combout  = Binary_Num_reg_3[1]

	.dataa(Binary_Num_reg_3[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|i_Binary_Num_reg_3[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[1]~feeder .lut_mask = 16'hAAAA;
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N13
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_3[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|i_Binary_Num_reg_3[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[1] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N0
cycloneive_lcell_comb \SEVEN_SEG_INST|Mux2~0 (
// Equation(s):
// \SEVEN_SEG_INST|Mux2~0_combout  = (\SEVEN_SEG_INST|refresh_counter [14] & ((\SEVEN_SEG_INST|refresh_counter [13]) # ((\SEVEN_SEG_INST|i_Binary_Num_reg_3 [1])))) # (!\SEVEN_SEG_INST|refresh_counter [14] & (!\SEVEN_SEG_INST|refresh_counter [13] & 
// (\SEVEN_SEG_INST|i_Binary_Num_reg_1 [1])))

	.dataa(\SEVEN_SEG_INST|refresh_counter [14]),
	.datab(\SEVEN_SEG_INST|refresh_counter [13]),
	.datac(\SEVEN_SEG_INST|i_Binary_Num_reg_1 [1]),
	.datad(\SEVEN_SEG_INST|i_Binary_Num_reg_3 [1]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|Mux2~0 .lut_mask = 16'hBA98;
defparam \SEVEN_SEG_INST|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N16
cycloneive_lcell_comb \SEVEN_SEG_INST|Mux2~1 (
// Equation(s):
// \SEVEN_SEG_INST|Mux2~1_combout  = (\SEVEN_SEG_INST|refresh_counter [13] & ((\SEVEN_SEG_INST|Mux2~0_combout  & (\SEVEN_SEG_INST|i_Binary_Num_reg_4 [1])) # (!\SEVEN_SEG_INST|Mux2~0_combout  & ((\SEVEN_SEG_INST|i_Binary_Num_reg_2 [1]))))) # 
// (!\SEVEN_SEG_INST|refresh_counter [13] & (((\SEVEN_SEG_INST|Mux2~0_combout ))))

	.dataa(\SEVEN_SEG_INST|i_Binary_Num_reg_4 [1]),
	.datab(\SEVEN_SEG_INST|i_Binary_Num_reg_2 [1]),
	.datac(\SEVEN_SEG_INST|refresh_counter [13]),
	.datad(\SEVEN_SEG_INST|Mux2~0_combout ),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|Mux2~1 .lut_mask = 16'hAFC0;
defparam \SEVEN_SEG_INST|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N17
dffeas \SEVEN_SEG_INST|LED_BCD[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|LED_BCD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|LED_BCD[1] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|LED_BCD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cycloneive_lcell_comb \Binary_Num_reg_4[0]~feeder (
// Equation(s):
// \Binary_Num_reg_4[0]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_INST|altsyncram_component|auto_generated|q_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Binary_Num_reg_4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_4[0]~feeder .lut_mask = 16'hF0F0;
defparam \Binary_Num_reg_4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N23
dffeas \Binary_Num_reg_4[0] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_4[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_4[0] .is_wysiwyg = "true";
defparam \Binary_Num_reg_4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cycloneive_lcell_comb \SEVEN_SEG_INST|i_Binary_Num_reg_4[0]~feeder (
// Equation(s):
// \SEVEN_SEG_INST|i_Binary_Num_reg_4[0]~feeder_combout  = Binary_Num_reg_4[0]

	.dataa(gnd),
	.datab(Binary_Num_reg_4[0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|i_Binary_Num_reg_4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[0]~feeder .lut_mask = 16'hCCCC;
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_4[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|i_Binary_Num_reg_4[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[0] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cycloneive_lcell_comb \Binary_Num_reg_3[0]~feeder (
// Equation(s):
// \Binary_Num_reg_3[0]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_INST|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Binary_Num_reg_3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_3[0]~feeder .lut_mask = 16'hFF00;
defparam \Binary_Num_reg_3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N27
dffeas \Binary_Num_reg_3[0] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_3[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_3[0] .is_wysiwyg = "true";
defparam \Binary_Num_reg_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N8
cycloneive_lcell_comb \SEVEN_SEG_INST|i_Binary_Num_reg_3[0]~feeder (
// Equation(s):
// \SEVEN_SEG_INST|i_Binary_Num_reg_3[0]~feeder_combout  = Binary_Num_reg_3[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Binary_Num_reg_3[0]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|i_Binary_Num_reg_3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[0]~feeder .lut_mask = 16'hFF00;
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N9
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_3[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|i_Binary_Num_reg_3[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[0] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N18
cycloneive_lcell_comb \Binary_Num_reg_2[0]~feeder (
// Equation(s):
// \Binary_Num_reg_2[0]~feeder_combout  = \BRAINFUCK_INST|address_sig_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|address_sig_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Binary_Num_reg_2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_2[0]~feeder .lut_mask = 16'hF0F0;
defparam \Binary_Num_reg_2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N19
dffeas \Binary_Num_reg_2[0] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_2[0] .is_wysiwyg = "true";
defparam \Binary_Num_reg_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cycloneive_lcell_comb \SEVEN_SEG_INST|i_Binary_Num_reg_2[0]~feeder (
// Equation(s):
// \SEVEN_SEG_INST|i_Binary_Num_reg_2[0]~feeder_combout  = Binary_Num_reg_2[0]

	.dataa(Binary_Num_reg_2[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|i_Binary_Num_reg_2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[0]~feeder .lut_mask = 16'hAAAA;
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|i_Binary_Num_reg_2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[0] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cycloneive_lcell_comb \Binary_Num_reg_1[0]~feeder (
// Equation(s):
// \Binary_Num_reg_1[0]~feeder_combout  = \BRAINFUCK_INST|address_sig_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|address_sig_reg [4]),
	.cin(gnd),
	.combout(\Binary_Num_reg_1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_1[0]~feeder .lut_mask = 16'hFF00;
defparam \Binary_Num_reg_1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \Binary_Num_reg_1[0] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_1[0] .is_wysiwyg = "true";
defparam \Binary_Num_reg_1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y17_N3
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Binary_Num_reg_1[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_1[0] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N2
cycloneive_lcell_comb \SEVEN_SEG_INST|Mux3~0 (
// Equation(s):
// \SEVEN_SEG_INST|Mux3~0_combout  = (\SEVEN_SEG_INST|refresh_counter [13] & ((\SEVEN_SEG_INST|i_Binary_Num_reg_2 [0]) # ((\SEVEN_SEG_INST|refresh_counter [14])))) # (!\SEVEN_SEG_INST|refresh_counter [13] & (((\SEVEN_SEG_INST|i_Binary_Num_reg_1 [0] & 
// !\SEVEN_SEG_INST|refresh_counter [14]))))

	.dataa(\SEVEN_SEG_INST|i_Binary_Num_reg_2 [0]),
	.datab(\SEVEN_SEG_INST|refresh_counter [13]),
	.datac(\SEVEN_SEG_INST|i_Binary_Num_reg_1 [0]),
	.datad(\SEVEN_SEG_INST|refresh_counter [14]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|Mux3~0 .lut_mask = 16'hCCB8;
defparam \SEVEN_SEG_INST|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cycloneive_lcell_comb \SEVEN_SEG_INST|Mux3~1 (
// Equation(s):
// \SEVEN_SEG_INST|Mux3~1_combout  = (\SEVEN_SEG_INST|refresh_counter [14] & ((\SEVEN_SEG_INST|Mux3~0_combout  & (\SEVEN_SEG_INST|i_Binary_Num_reg_4 [0])) # (!\SEVEN_SEG_INST|Mux3~0_combout  & ((\SEVEN_SEG_INST|i_Binary_Num_reg_3 [0]))))) # 
// (!\SEVEN_SEG_INST|refresh_counter [14] & (((\SEVEN_SEG_INST|Mux3~0_combout ))))

	.dataa(\SEVEN_SEG_INST|refresh_counter [14]),
	.datab(\SEVEN_SEG_INST|i_Binary_Num_reg_4 [0]),
	.datac(\SEVEN_SEG_INST|i_Binary_Num_reg_3 [0]),
	.datad(\SEVEN_SEG_INST|Mux3~0_combout ),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|Mux3~1 .lut_mask = 16'hDDA0;
defparam \SEVEN_SEG_INST|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N7
dffeas \SEVEN_SEG_INST|LED_BCD[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|LED_BCD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|LED_BCD[0] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|LED_BCD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneive_lcell_comb \Binary_Num_reg_3[2]~feeder (
// Equation(s):
// \Binary_Num_reg_3[2]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_INST|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Binary_Num_reg_3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_3[2]~feeder .lut_mask = 16'hF0F0;
defparam \Binary_Num_reg_3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \Binary_Num_reg_3[2] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_3[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_3[2] .is_wysiwyg = "true";
defparam \Binary_Num_reg_3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneive_lcell_comb \SEVEN_SEG_INST|i_Binary_Num_reg_3[2]~feeder (
// Equation(s):
// \SEVEN_SEG_INST|i_Binary_Num_reg_3[2]~feeder_combout  = Binary_Num_reg_3[2]

	.dataa(Binary_Num_reg_3[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|i_Binary_Num_reg_3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[2]~feeder .lut_mask = 16'hAAAA;
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_3[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|i_Binary_Num_reg_3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[2] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneive_lcell_comb \Binary_Num_reg_4[2]~feeder (
// Equation(s):
// \Binary_Num_reg_4[2]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_INST|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Binary_Num_reg_4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_4[2]~feeder .lut_mask = 16'hF0F0;
defparam \Binary_Num_reg_4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \Binary_Num_reg_4[2] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_4[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_4[2] .is_wysiwyg = "true";
defparam \Binary_Num_reg_4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneive_lcell_comb \SEVEN_SEG_INST|i_Binary_Num_reg_4[2]~feeder (
// Equation(s):
// \SEVEN_SEG_INST|i_Binary_Num_reg_4[2]~feeder_combout  = Binary_Num_reg_4[2]

	.dataa(gnd),
	.datab(Binary_Num_reg_4[2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|i_Binary_Num_reg_4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[2]~feeder .lut_mask = 16'hCCCC;
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_4[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|i_Binary_Num_reg_4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[2] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N2
cycloneive_lcell_comb \Binary_Num_reg_2[2]~feeder (
// Equation(s):
// \Binary_Num_reg_2[2]~feeder_combout  = \BRAINFUCK_INST|address_sig_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|address_sig_reg [2]),
	.cin(gnd),
	.combout(\Binary_Num_reg_2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_2[2]~feeder .lut_mask = 16'hFF00;
defparam \Binary_Num_reg_2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N3
dffeas \Binary_Num_reg_2[2] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_2[2] .is_wysiwyg = "true";
defparam \Binary_Num_reg_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cycloneive_lcell_comb \SEVEN_SEG_INST|i_Binary_Num_reg_2[2]~feeder (
// Equation(s):
// \SEVEN_SEG_INST|i_Binary_Num_reg_2[2]~feeder_combout  = Binary_Num_reg_2[2]

	.dataa(gnd),
	.datab(Binary_Num_reg_2[2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|i_Binary_Num_reg_2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[2]~feeder .lut_mask = 16'hCCCC;
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N15
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|i_Binary_Num_reg_2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[2] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneive_lcell_comb \Binary_Num_reg_1[2]~feeder (
// Equation(s):
// \Binary_Num_reg_1[2]~feeder_combout  = \BRAINFUCK_INST|address_sig_reg [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|address_sig_reg [6]),
	.cin(gnd),
	.combout(\Binary_Num_reg_1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_1[2]~feeder .lut_mask = 16'hFF00;
defparam \Binary_Num_reg_1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \Binary_Num_reg_1[2] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_1[2] .is_wysiwyg = "true";
defparam \Binary_Num_reg_1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Binary_Num_reg_1[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_1[2] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneive_lcell_comb \SEVEN_SEG_INST|Mux1~0 (
// Equation(s):
// \SEVEN_SEG_INST|Mux1~0_combout  = (\SEVEN_SEG_INST|refresh_counter [14] & (((\SEVEN_SEG_INST|refresh_counter [13])))) # (!\SEVEN_SEG_INST|refresh_counter [14] & ((\SEVEN_SEG_INST|refresh_counter [13] & (\SEVEN_SEG_INST|i_Binary_Num_reg_2 [2])) # 
// (!\SEVEN_SEG_INST|refresh_counter [13] & ((\SEVEN_SEG_INST|i_Binary_Num_reg_1 [2])))))

	.dataa(\SEVEN_SEG_INST|i_Binary_Num_reg_2 [2]),
	.datab(\SEVEN_SEG_INST|refresh_counter [14]),
	.datac(\SEVEN_SEG_INST|i_Binary_Num_reg_1 [2]),
	.datad(\SEVEN_SEG_INST|refresh_counter [13]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|Mux1~0 .lut_mask = 16'hEE30;
defparam \SEVEN_SEG_INST|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneive_lcell_comb \SEVEN_SEG_INST|Mux1~1 (
// Equation(s):
// \SEVEN_SEG_INST|Mux1~1_combout  = (\SEVEN_SEG_INST|refresh_counter [14] & ((\SEVEN_SEG_INST|Mux1~0_combout  & ((\SEVEN_SEG_INST|i_Binary_Num_reg_4 [2]))) # (!\SEVEN_SEG_INST|Mux1~0_combout  & (\SEVEN_SEG_INST|i_Binary_Num_reg_3 [2])))) # 
// (!\SEVEN_SEG_INST|refresh_counter [14] & (((\SEVEN_SEG_INST|Mux1~0_combout ))))

	.dataa(\SEVEN_SEG_INST|i_Binary_Num_reg_3 [2]),
	.datab(\SEVEN_SEG_INST|refresh_counter [14]),
	.datac(\SEVEN_SEG_INST|i_Binary_Num_reg_4 [2]),
	.datad(\SEVEN_SEG_INST|Mux1~0_combout ),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|Mux1~1 .lut_mask = 16'hF388;
defparam \SEVEN_SEG_INST|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \SEVEN_SEG_INST|LED_BCD[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|LED_BCD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|LED_BCD[2] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|LED_BCD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneive_lcell_comb \Binary_Num_reg_4[3]~feeder (
// Equation(s):
// \Binary_Num_reg_4[3]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RAM_INST|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Binary_Num_reg_4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_4[3]~feeder .lut_mask = 16'hFF00;
defparam \Binary_Num_reg_4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \Binary_Num_reg_4[3] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_4[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_4[3] .is_wysiwyg = "true";
defparam \Binary_Num_reg_4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N12
cycloneive_lcell_comb \SEVEN_SEG_INST|i_Binary_Num_reg_4[3]~feeder (
// Equation(s):
// \SEVEN_SEG_INST|i_Binary_Num_reg_4[3]~feeder_combout  = Binary_Num_reg_4[3]

	.dataa(gnd),
	.datab(Binary_Num_reg_4[3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|i_Binary_Num_reg_4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[3]~feeder .lut_mask = 16'hCCCC;
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_4[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|i_Binary_Num_reg_4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[3] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_4[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneive_lcell_comb \Binary_Num_reg_2[3]~feeder (
// Equation(s):
// \Binary_Num_reg_2[3]~feeder_combout  = \BRAINFUCK_INST|address_sig_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRAINFUCK_INST|address_sig_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Binary_Num_reg_2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_2[3]~feeder .lut_mask = 16'hF0F0;
defparam \Binary_Num_reg_2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \Binary_Num_reg_2[3] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_2[3] .is_wysiwyg = "true";
defparam \Binary_Num_reg_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneive_lcell_comb \SEVEN_SEG_INST|i_Binary_Num_reg_2[3]~feeder (
// Equation(s):
// \SEVEN_SEG_INST|i_Binary_Num_reg_2[3]~feeder_combout  = Binary_Num_reg_2[3]

	.dataa(gnd),
	.datab(Binary_Num_reg_2[3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|i_Binary_Num_reg_2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[3]~feeder .lut_mask = 16'hCCCC;
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|i_Binary_Num_reg_2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[3] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneive_lcell_comb \Binary_Num_reg_3[3]~feeder (
// Equation(s):
// \Binary_Num_reg_3[3]~feeder_combout  = \RAM_INST|altsyncram_component|auto_generated|q_a [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RAM_INST|altsyncram_component|auto_generated|q_a [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Binary_Num_reg_3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_3[3]~feeder .lut_mask = 16'hF0F0;
defparam \Binary_Num_reg_3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \Binary_Num_reg_3[3] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_3[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_3[3] .is_wysiwyg = "true";
defparam \Binary_Num_reg_3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneive_lcell_comb \SEVEN_SEG_INST|i_Binary_Num_reg_3[3]~feeder (
// Equation(s):
// \SEVEN_SEG_INST|i_Binary_Num_reg_3[3]~feeder_combout  = Binary_Num_reg_3[3]

	.dataa(Binary_Num_reg_3[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|i_Binary_Num_reg_3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[3]~feeder .lut_mask = 16'hAAAA;
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_3[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|i_Binary_Num_reg_3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[3] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneive_lcell_comb \Binary_Num_reg_1[3]~feeder (
// Equation(s):
// \Binary_Num_reg_1[3]~feeder_combout  = \BRAINFUCK_INST|address_sig_reg [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRAINFUCK_INST|address_sig_reg [7]),
	.cin(gnd),
	.combout(\Binary_Num_reg_1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Binary_Num_reg_1[3]~feeder .lut_mask = 16'hFF00;
defparam \Binary_Num_reg_1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \Binary_Num_reg_1[3] (
	.clk(\clk_slow_reg~clkctrl_outclk ),
	.d(\Binary_Num_reg_1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Binary_Num_reg_1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Binary_Num_reg_1[3] .is_wysiwyg = "true";
defparam \Binary_Num_reg_1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \SEVEN_SEG_INST|i_Binary_Num_reg_1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(Binary_Num_reg_1[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|i_Binary_Num_reg_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_1[3] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|i_Binary_Num_reg_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneive_lcell_comb \SEVEN_SEG_INST|Mux0~0 (
// Equation(s):
// \SEVEN_SEG_INST|Mux0~0_combout  = (\SEVEN_SEG_INST|refresh_counter [13] & (((\SEVEN_SEG_INST|refresh_counter [14])))) # (!\SEVEN_SEG_INST|refresh_counter [13] & ((\SEVEN_SEG_INST|refresh_counter [14] & (\SEVEN_SEG_INST|i_Binary_Num_reg_3 [3])) # 
// (!\SEVEN_SEG_INST|refresh_counter [14] & ((\SEVEN_SEG_INST|i_Binary_Num_reg_1 [3])))))

	.dataa(\SEVEN_SEG_INST|i_Binary_Num_reg_3 [3]),
	.datab(\SEVEN_SEG_INST|refresh_counter [13]),
	.datac(\SEVEN_SEG_INST|i_Binary_Num_reg_1 [3]),
	.datad(\SEVEN_SEG_INST|refresh_counter [14]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|Mux0~0 .lut_mask = 16'hEE30;
defparam \SEVEN_SEG_INST|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneive_lcell_comb \SEVEN_SEG_INST|Mux0~1 (
// Equation(s):
// \SEVEN_SEG_INST|Mux0~1_combout  = (\SEVEN_SEG_INST|refresh_counter [13] & ((\SEVEN_SEG_INST|Mux0~0_combout  & (\SEVEN_SEG_INST|i_Binary_Num_reg_4 [3])) # (!\SEVEN_SEG_INST|Mux0~0_combout  & ((\SEVEN_SEG_INST|i_Binary_Num_reg_2 [3]))))) # 
// (!\SEVEN_SEG_INST|refresh_counter [13] & (((\SEVEN_SEG_INST|Mux0~0_combout ))))

	.dataa(\SEVEN_SEG_INST|i_Binary_Num_reg_4 [3]),
	.datab(\SEVEN_SEG_INST|refresh_counter [13]),
	.datac(\SEVEN_SEG_INST|i_Binary_Num_reg_2 [3]),
	.datad(\SEVEN_SEG_INST|Mux0~0_combout ),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|Mux0~1 .lut_mask = 16'hBBC0;
defparam \SEVEN_SEG_INST|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \SEVEN_SEG_INST|LED_BCD[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|LED_BCD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|LED_BCD[3] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|LED_BCD[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneive_lcell_comb \SEVEN_SEG_INST|WideOr6~0 (
// Equation(s):
// \SEVEN_SEG_INST|WideOr6~0_combout  = (\SEVEN_SEG_INST|LED_BCD [2] & (!\SEVEN_SEG_INST|LED_BCD [1] & (\SEVEN_SEG_INST|LED_BCD [0] $ (!\SEVEN_SEG_INST|LED_BCD [3])))) # (!\SEVEN_SEG_INST|LED_BCD [2] & (\SEVEN_SEG_INST|LED_BCD [0] & (\SEVEN_SEG_INST|LED_BCD 
// [1] $ (!\SEVEN_SEG_INST|LED_BCD [3]))))

	.dataa(\SEVEN_SEG_INST|LED_BCD [1]),
	.datab(\SEVEN_SEG_INST|LED_BCD [0]),
	.datac(\SEVEN_SEG_INST|LED_BCD [2]),
	.datad(\SEVEN_SEG_INST|LED_BCD [3]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|WideOr6~0 .lut_mask = 16'h4814;
defparam \SEVEN_SEG_INST|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N29
dffeas \SEVEN_SEG_INST|o_Segment[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|o_Segment [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|o_Segment[0] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|o_Segment[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N6
cycloneive_lcell_comb \SEVEN_SEG_INST|WideOr5~0 (
// Equation(s):
// \SEVEN_SEG_INST|WideOr5~0_combout  = (\SEVEN_SEG_INST|LED_BCD [1] & ((\SEVEN_SEG_INST|LED_BCD [0] & ((\SEVEN_SEG_INST|LED_BCD [3]))) # (!\SEVEN_SEG_INST|LED_BCD [0] & (\SEVEN_SEG_INST|LED_BCD [2])))) # (!\SEVEN_SEG_INST|LED_BCD [1] & 
// (\SEVEN_SEG_INST|LED_BCD [2] & (\SEVEN_SEG_INST|LED_BCD [0] $ (\SEVEN_SEG_INST|LED_BCD [3]))))

	.dataa(\SEVEN_SEG_INST|LED_BCD [1]),
	.datab(\SEVEN_SEG_INST|LED_BCD [0]),
	.datac(\SEVEN_SEG_INST|LED_BCD [2]),
	.datad(\SEVEN_SEG_INST|LED_BCD [3]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|WideOr5~0 .lut_mask = 16'hB860;
defparam \SEVEN_SEG_INST|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N7
dffeas \SEVEN_SEG_INST|o_Segment[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|o_Segment [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|o_Segment[1] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|o_Segment[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneive_lcell_comb \SEVEN_SEG_INST|WideOr4~0 (
// Equation(s):
// \SEVEN_SEG_INST|WideOr4~0_combout  = (\SEVEN_SEG_INST|LED_BCD [2] & (\SEVEN_SEG_INST|LED_BCD [3] & ((\SEVEN_SEG_INST|LED_BCD [1]) # (!\SEVEN_SEG_INST|LED_BCD [0])))) # (!\SEVEN_SEG_INST|LED_BCD [2] & (\SEVEN_SEG_INST|LED_BCD [1] & 
// (!\SEVEN_SEG_INST|LED_BCD [0] & !\SEVEN_SEG_INST|LED_BCD [3])))

	.dataa(\SEVEN_SEG_INST|LED_BCD [1]),
	.datab(\SEVEN_SEG_INST|LED_BCD [0]),
	.datac(\SEVEN_SEG_INST|LED_BCD [2]),
	.datad(\SEVEN_SEG_INST|LED_BCD [3]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|WideOr4~0 .lut_mask = 16'hB002;
defparam \SEVEN_SEG_INST|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N17
dffeas \SEVEN_SEG_INST|o_Segment[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|o_Segment [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|o_Segment[2] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|o_Segment[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneive_lcell_comb \SEVEN_SEG_INST|WideOr3~0 (
// Equation(s):
// \SEVEN_SEG_INST|WideOr3~0_combout  = (\SEVEN_SEG_INST|LED_BCD [1] & ((\SEVEN_SEG_INST|LED_BCD [0] & (\SEVEN_SEG_INST|LED_BCD [2])) # (!\SEVEN_SEG_INST|LED_BCD [0] & (!\SEVEN_SEG_INST|LED_BCD [2] & \SEVEN_SEG_INST|LED_BCD [3])))) # 
// (!\SEVEN_SEG_INST|LED_BCD [1] & (!\SEVEN_SEG_INST|LED_BCD [3] & (\SEVEN_SEG_INST|LED_BCD [0] $ (\SEVEN_SEG_INST|LED_BCD [2]))))

	.dataa(\SEVEN_SEG_INST|LED_BCD [1]),
	.datab(\SEVEN_SEG_INST|LED_BCD [0]),
	.datac(\SEVEN_SEG_INST|LED_BCD [2]),
	.datad(\SEVEN_SEG_INST|LED_BCD [3]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|WideOr3~0 .lut_mask = 16'h8294;
defparam \SEVEN_SEG_INST|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N27
dffeas \SEVEN_SEG_INST|o_Segment[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|o_Segment [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|o_Segment[3] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|o_Segment[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneive_lcell_comb \SEVEN_SEG_INST|WideOr2~0 (
// Equation(s):
// \SEVEN_SEG_INST|WideOr2~0_combout  = (\SEVEN_SEG_INST|LED_BCD [1] & (\SEVEN_SEG_INST|LED_BCD [0] & ((!\SEVEN_SEG_INST|LED_BCD [3])))) # (!\SEVEN_SEG_INST|LED_BCD [1] & ((\SEVEN_SEG_INST|LED_BCD [2] & ((!\SEVEN_SEG_INST|LED_BCD [3]))) # 
// (!\SEVEN_SEG_INST|LED_BCD [2] & (\SEVEN_SEG_INST|LED_BCD [0]))))

	.dataa(\SEVEN_SEG_INST|LED_BCD [1]),
	.datab(\SEVEN_SEG_INST|LED_BCD [0]),
	.datac(\SEVEN_SEG_INST|LED_BCD [2]),
	.datad(\SEVEN_SEG_INST|LED_BCD [3]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|WideOr2~0 .lut_mask = 16'h04DC;
defparam \SEVEN_SEG_INST|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N5
dffeas \SEVEN_SEG_INST|o_Segment[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|o_Segment [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|o_Segment[4] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|o_Segment[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneive_lcell_comb \SEVEN_SEG_INST|WideOr1~0 (
// Equation(s):
// \SEVEN_SEG_INST|WideOr1~0_combout  = (\SEVEN_SEG_INST|LED_BCD [1] & (!\SEVEN_SEG_INST|LED_BCD [3] & ((\SEVEN_SEG_INST|LED_BCD [0]) # (!\SEVEN_SEG_INST|LED_BCD [2])))) # (!\SEVEN_SEG_INST|LED_BCD [1] & (\SEVEN_SEG_INST|LED_BCD [0] & 
// (\SEVEN_SEG_INST|LED_BCD [2] $ (!\SEVEN_SEG_INST|LED_BCD [3]))))

	.dataa(\SEVEN_SEG_INST|LED_BCD [1]),
	.datab(\SEVEN_SEG_INST|LED_BCD [0]),
	.datac(\SEVEN_SEG_INST|LED_BCD [2]),
	.datad(\SEVEN_SEG_INST|LED_BCD [3]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|WideOr1~0 .lut_mask = 16'h408E;
defparam \SEVEN_SEG_INST|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N11
dffeas \SEVEN_SEG_INST|o_Segment[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|o_Segment [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|o_Segment[5] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|o_Segment[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N0
cycloneive_lcell_comb \SEVEN_SEG_INST|WideOr0~0 (
// Equation(s):
// \SEVEN_SEG_INST|WideOr0~0_combout  = (\SEVEN_SEG_INST|LED_BCD [0] & (!\SEVEN_SEG_INST|LED_BCD [3] & (\SEVEN_SEG_INST|LED_BCD [1] $ (!\SEVEN_SEG_INST|LED_BCD [2])))) # (!\SEVEN_SEG_INST|LED_BCD [0] & (!\SEVEN_SEG_INST|LED_BCD [1] & (\SEVEN_SEG_INST|LED_BCD 
// [2] $ (!\SEVEN_SEG_INST|LED_BCD [3]))))

	.dataa(\SEVEN_SEG_INST|LED_BCD [1]),
	.datab(\SEVEN_SEG_INST|LED_BCD [0]),
	.datac(\SEVEN_SEG_INST|LED_BCD [2]),
	.datad(\SEVEN_SEG_INST|LED_BCD [3]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|WideOr0~0 .lut_mask = 16'h1085;
defparam \SEVEN_SEG_INST|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y20_N1
dffeas \SEVEN_SEG_INST|o_Segment[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|o_Segment [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|o_Segment[6] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|o_Segment[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y20_N4
cycloneive_lcell_comb \SEVEN_SEG_INST|Decoder0~0 (
// Equation(s):
// \SEVEN_SEG_INST|Decoder0~0_combout  = (!\SEVEN_SEG_INST|refresh_counter [13]) # (!\SEVEN_SEG_INST|refresh_counter [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SEVEN_SEG_INST|refresh_counter [14]),
	.datad(\SEVEN_SEG_INST|refresh_counter [13]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|Decoder0~0 .lut_mask = 16'h0FFF;
defparam \SEVEN_SEG_INST|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y20_N5
dffeas \SEVEN_SEG_INST|o_Cathode[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|o_Cathode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|o_Cathode[0] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|o_Cathode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneive_lcell_comb \SEVEN_SEG_INST|Decoder0~1 (
// Equation(s):
// \SEVEN_SEG_INST|Decoder0~1_combout  = (\SEVEN_SEG_INST|refresh_counter [13]) # (!\SEVEN_SEG_INST|refresh_counter [14])

	.dataa(\SEVEN_SEG_INST|refresh_counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SEVEN_SEG_INST|refresh_counter [13]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|Decoder0~1 .lut_mask = 16'hFF55;
defparam \SEVEN_SEG_INST|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N5
dffeas \SEVEN_SEG_INST|o_Cathode[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|o_Cathode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|o_Cathode[1] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|o_Cathode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N2
cycloneive_lcell_comb \SEVEN_SEG_INST|Decoder0~2 (
// Equation(s):
// \SEVEN_SEG_INST|Decoder0~2_combout  = (\SEVEN_SEG_INST|refresh_counter [14]) # (!\SEVEN_SEG_INST|refresh_counter [13])

	.dataa(\SEVEN_SEG_INST|refresh_counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SEVEN_SEG_INST|refresh_counter [13]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|Decoder0~2 .lut_mask = 16'hAAFF;
defparam \SEVEN_SEG_INST|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N3
dffeas \SEVEN_SEG_INST|o_Cathode[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|o_Cathode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|o_Cathode[2] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|o_Cathode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N0
cycloneive_lcell_comb \SEVEN_SEG_INST|Decoder0~3 (
// Equation(s):
// \SEVEN_SEG_INST|Decoder0~3_combout  = (\SEVEN_SEG_INST|refresh_counter [14]) # (\SEVEN_SEG_INST|refresh_counter [13])

	.dataa(\SEVEN_SEG_INST|refresh_counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\SEVEN_SEG_INST|refresh_counter [13]),
	.cin(gnd),
	.combout(\SEVEN_SEG_INST|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SEVEN_SEG_INST|Decoder0~3 .lut_mask = 16'hFFAA;
defparam \SEVEN_SEG_INST|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y20_N1
dffeas \SEVEN_SEG_INST|o_Cathode[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\SEVEN_SEG_INST|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEVEN_SEG_INST|o_Cathode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEVEN_SEG_INST|o_Cathode[3] .is_wysiwyg = "true";
defparam \SEVEN_SEG_INST|o_Cathode[3] .power_up = "low";
// synopsys translate_on

assign led[0] = \led[0]~output_o ;

assign led[1] = \led[1]~output_o ;

assign led[2] = \led[2]~output_o ;

assign led[3] = \led[3]~output_o ;

assign uart_out = \uart_out~output_o ;

assign Segments[0] = \Segments[0]~output_o ;

assign Segments[1] = \Segments[1]~output_o ;

assign Segments[2] = \Segments[2]~output_o ;

assign Segments[3] = \Segments[3]~output_o ;

assign Segments[4] = \Segments[4]~output_o ;

assign Segments[5] = \Segments[5]~output_o ;

assign Segments[6] = \Segments[6]~output_o ;

assign Cathodes[0] = \Cathodes[0]~output_o ;

assign Cathodes[1] = \Cathodes[1]~output_o ;

assign Cathodes[2] = \Cathodes[2]~output_o ;

assign Cathodes[3] = \Cathodes[3]~output_o ;

endmodule
