
gas_sensor_calibration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b3c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  08006d0c  08006d0c  00007d0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f14  08006f14  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006f14  08006f14  00007f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f1c  08006f1c  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f1c  08006f1c  00007f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f20  08006f20  00007f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006f24  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f8  2000005c  08006f80  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000554  08006f80  00008554  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000161ee  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002def  00000000  00000000  0001e27a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001558  00000000  00000000  00021070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010ab  00000000  00000000  000225c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022cb3  00000000  00000000  00023673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017e38  00000000  00000000  00046326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000da9bc  00000000  00000000  0005e15e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00138b1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006144  00000000  00000000  00138b60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  0013eca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006cf4 	.word	0x08006cf4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08006cf4 	.word	0x08006cf4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <arena_alloc>:

#define push_array(arena, type, count) (type *)MemoryZero(arena_push(arena, sizeof(type) * count), sizeof(type) * count)

internal Arena *
arena_alloc(u32 size)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
	Arena *arena = (Arena *)calloc(size, 1);
 80005f4:	2101      	movs	r1, #1
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f005 feac 	bl	8006354 <calloc>
 80005fc:	4603      	mov	r3, r0
 80005fe:	60fb      	str	r3, [r7, #12]
	Assert(arena);
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d101      	bne.n	800060a <arena_alloc+0x1e>
 8000606:	bf00      	nop
 8000608:	e7fd      	b.n	8000606 <arena_alloc+0x1a>
	arena->size = size;
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	687a      	ldr	r2, [r7, #4]
 800060e:	605a      	str	r2, [r3, #4]
	arena->pos = ARENA_HEADER_SIZE;
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	2220      	movs	r2, #32
 8000614:	601a      	str	r2, [r3, #0]
	return arena;
 8000616:	68fb      	ldr	r3, [r7, #12]
};
 8000618:	4618      	mov	r0, r3
 800061a:	3710      	adds	r7, #16
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <arena_push>:
	free((void *)arena);
}

internal void *
arena_push(Arena *arena, u32 size)
{
 8000620:	b480      	push	{r7}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	6039      	str	r1, [r7, #0]
	Assert((arena->pos + size) <= arena->size);
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	683b      	ldr	r3, [r7, #0]
 8000630:	441a      	add	r2, r3
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	429a      	cmp	r2, r3
 8000638:	d901      	bls.n	800063e <arena_push+0x1e>
 800063a:	bf00      	nop
 800063c:	e7fd      	b.n	800063a <arena_push+0x1a>
	void *result = (void *)(((u8 *)arena) + arena->pos);
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	4413      	add	r3, r2
 8000646:	60fb      	str	r3, [r7, #12]
	arena->pos += size;
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681a      	ldr	r2, [r3, #0]
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	441a      	add	r2, r3
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	601a      	str	r2, [r3, #0]
	return result;
 8000654:	68fb      	ldr	r3, [r7, #12]
};
 8000656:	4618      	mov	r0, r3
 8000658:	3714      	adds	r7, #20
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr

08000662 <os_gpio_init>:
};

#define stm32_gpio(name) (u32 *)(name##_GPIO_Port), (i32)(name##_Pin)
internal inline void
os_gpio_init(OS_Gpio *gpio, u32 *port, i32 pin)
{
 8000662:	b480      	push	{r7}
 8000664:	b085      	sub	sp, #20
 8000666:	af00      	add	r7, sp, #0
 8000668:	60f8      	str	r0, [r7, #12]
 800066a:	60b9      	str	r1, [r7, #8]
 800066c:	607a      	str	r2, [r7, #4]
	Assert(gpio != 0);
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d101      	bne.n	8000678 <os_gpio_init+0x16>
 8000674:	bf00      	nop
 8000676:	e7fd      	b.n	8000674 <os_gpio_init+0x12>
	gpio->port = (GPIO_TypeDef *)port;
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	68ba      	ldr	r2, [r7, #8]
 800067c:	601a      	str	r2, [r3, #0]
	gpio->pin = pin;
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	687a      	ldr	r2, [r7, #4]
 8000682:	605a      	str	r2, [r3, #4]
}
 8000684:	bf00      	nop
 8000686:	3714      	adds	r7, #20
 8000688:	46bd      	mov	sp, r7
 800068a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068e:	4770      	bx	lr

08000690 <os_gpio_write>:

internal inline void
os_gpio_write(OS_Gpio *gpio, b32 val)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b082      	sub	sp, #8
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
 8000698:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, (val == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	6818      	ldr	r0, [r3, #0]
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	685b      	ldr	r3, [r3, #4]
 80006a2:	b299      	uxth	r1, r3
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	bf14      	ite	ne
 80006aa:	2301      	movne	r3, #1
 80006ac:	2300      	moveq	r3, #0
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	461a      	mov	r2, r3
 80006b2:	f002 feb3 	bl	800341c <HAL_GPIO_WritePin>
}
 80006b6:	bf00      	nop
 80006b8:	3708      	adds	r7, #8
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}

080006be <os_gpio_read>:

internal inline b32
os_gpio_read(OS_Gpio *gpio)
{
 80006be:	b580      	push	{r7, lr}
 80006c0:	b084      	sub	sp, #16
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	6078      	str	r0, [r7, #4]
	b32 result = HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	681a      	ldr	r2, [r3, #0]
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	685b      	ldr	r3, [r3, #4]
 80006ce:	b29b      	uxth	r3, r3
 80006d0:	4619      	mov	r1, r3
 80006d2:	4610      	mov	r0, r2
 80006d4:	f002 fe8a 	bl	80033ec <HAL_GPIO_ReadPin>
 80006d8:	4603      	mov	r3, r0
 80006da:	60fb      	str	r3, [r7, #12]
	return result;
 80006dc:	68fb      	ldr	r3, [r7, #12]
}
 80006de:	4618      	mov	r0, r3
 80006e0:	3710      	adds	r7, #16
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}

080006e6 <os_timer_start>:
    timer->stop = stop;
}

internal inline void
os_timer_start(OS_Timer *timer)
{
 80006e6:	b580      	push	{r7, lr}
 80006e8:	b082      	sub	sp, #8
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	6078      	str	r0, [r7, #4]
    timer->start(timer->handle, timer->channel);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	689b      	ldr	r3, [r3, #8]
 80006f2:	687a      	ldr	r2, [r7, #4]
 80006f4:	6810      	ldr	r0, [r2, #0]
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	6852      	ldr	r2, [r2, #4]
 80006fa:	4611      	mov	r1, r2
 80006fc:	4798      	blx	r3
}
 80006fe:	bf00      	nop
 8000700:	3708      	adds	r7, #8
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}

08000706 <os_timer_it_init>:
    OS_Timer_It_Control *stop;
};

internal inline void 
os_timer_it_init(OS_Timer_It *timer, TIM_HandleTypeDef *handle, OS_Timer_It_Control *start, OS_Timer_It_Control *stop)
{
 8000706:	b480      	push	{r7}
 8000708:	b085      	sub	sp, #20
 800070a:	af00      	add	r7, sp, #0
 800070c:	60f8      	str	r0, [r7, #12]
 800070e:	60b9      	str	r1, [r7, #8]
 8000710:	607a      	str	r2, [r7, #4]
 8000712:	603b      	str	r3, [r7, #0]
	Assert(timer != 0);
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d101      	bne.n	800071e <os_timer_it_init+0x18>
 800071a:	bf00      	nop
 800071c:	e7fd      	b.n	800071a <os_timer_it_init+0x14>
    timer->handle = handle;
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	68ba      	ldr	r2, [r7, #8]
 8000722:	601a      	str	r2, [r3, #0]
    timer->start = start;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	687a      	ldr	r2, [r7, #4]
 8000728:	605a      	str	r2, [r3, #4]
    timer->stop = stop;
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	683a      	ldr	r2, [r7, #0]
 800072e:	609a      	str	r2, [r3, #8]
}
 8000730:	bf00      	nop
 8000732:	3714      	adds	r7, #20
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr

0800073c <os_timer_it_handle>:
    timer->stop(timer->handle);
}

internal inline TIM_HandleTypeDef *
os_timer_it_handle(OS_Timer_It *timer)
{
 800073c:	b480      	push	{r7}
 800073e:	b083      	sub	sp, #12
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
    return timer->handle;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
}
 8000748:	4618      	mov	r0, r3
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr

08000754 <os_uart_init>:
    u16 timeout;
};

internal inline void
os_uart_init(OS_Uart *uart, UART_HandleTypeDef *handle, u16 timeout)
{
 8000754:	b480      	push	{r7}
 8000756:	b085      	sub	sp, #20
 8000758:	af00      	add	r7, sp, #0
 800075a:	60f8      	str	r0, [r7, #12]
 800075c:	60b9      	str	r1, [r7, #8]
 800075e:	4613      	mov	r3, r2
 8000760:	80fb      	strh	r3, [r7, #6]
	Assert(uart != 0);
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d101      	bne.n	800076c <os_uart_init+0x18>
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <os_uart_init+0x14>
    uart->handle = handle;
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	68ba      	ldr	r2, [r7, #8]
 8000770:	601a      	str	r2, [r3, #0]
    uart->timeout = timeout;
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	88fa      	ldrh	r2, [r7, #6]
 8000776:	809a      	strh	r2, [r3, #4]
}
 8000778:	bf00      	nop
 800077a:	3714      	adds	r7, #20
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr

08000784 <os_uart_send>:

internal inline b32
os_uart_send(OS_Uart *uart, u8 *data, u16 size)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0
 800078a:	60f8      	str	r0, [r7, #12]
 800078c:	60b9      	str	r1, [r7, #8]
 800078e:	4613      	mov	r3, r2
 8000790:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status = HAL_UART_Transmit(uart->handle, data, size, uart->timeout);
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	6818      	ldr	r0, [r3, #0]
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	889b      	ldrh	r3, [r3, #4]
 800079a:	88fa      	ldrh	r2, [r7, #6]
 800079c:	68b9      	ldr	r1, [r7, #8]
 800079e:	f004 fe11 	bl	80053c4 <HAL_UART_Transmit>
 80007a2:	4603      	mov	r3, r0
 80007a4:	75fb      	strb	r3, [r7, #23]
	return (status == HAL_OK) ? 1 : 0;
 80007a6:	7dfb      	ldrb	r3, [r7, #23]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	bf0c      	ite	eq
 80007ac:	2301      	moveq	r3, #1
 80007ae:	2300      	movne	r3, #0
 80007b0:	b2db      	uxtb	r3, r3
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3718      	adds	r7, #24
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <os_rtc_init>:
    RTC_HandleTypeDef *handle;
};

internal inline void
os_rtc_init(OS_Rtc *rtc, RTC_HandleTypeDef *handle)
{
 80007ba:	b480      	push	{r7}
 80007bc:	b083      	sub	sp, #12
 80007be:	af00      	add	r7, sp, #0
 80007c0:	6078      	str	r0, [r7, #4]
 80007c2:	6039      	str	r1, [r7, #0]
    Assert(rtc != 0);
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d101      	bne.n	80007ce <os_rtc_init+0x14>
 80007ca:	bf00      	nop
 80007cc:	e7fd      	b.n	80007ca <os_rtc_init+0x10>
    rtc->handle = handle;
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	683a      	ldr	r2, [r7, #0]
 80007d2:	601a      	str	r2, [r3, #0]
}
 80007d4:	bf00      	nop
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr

080007e0 <os_rtc_set_time>:

internal inline b32
os_rtc_set_time(OS_Rtc *rtc, u8 hours, u8 minutes, u8 seconds)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b088      	sub	sp, #32
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	4608      	mov	r0, r1
 80007ea:	4611      	mov	r1, r2
 80007ec:	461a      	mov	r2, r3
 80007ee:	4603      	mov	r3, r0
 80007f0:	70fb      	strb	r3, [r7, #3]
 80007f2:	460b      	mov	r3, r1
 80007f4:	70bb      	strb	r3, [r7, #2]
 80007f6:	4613      	mov	r3, r2
 80007f8:	707b      	strb	r3, [r7, #1]
    RTC_TimeTypeDef time = {0};
 80007fa:	f107 0308 	add.w	r3, r7, #8
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]
    time.Hours = hours;
 800080a:	78fb      	ldrb	r3, [r7, #3]
 800080c:	723b      	strb	r3, [r7, #8]
    time.Minutes = minutes;
 800080e:	78bb      	ldrb	r3, [r7, #2]
 8000810:	727b      	strb	r3, [r7, #9]
    time.Seconds = seconds;
 8000812:	787b      	ldrb	r3, [r7, #1]
 8000814:	72bb      	strb	r3, [r7, #10]
    time.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000816:	2300      	movs	r3, #0
 8000818:	617b      	str	r3, [r7, #20]
    time.StoreOperation = RTC_STOREOPERATION_RESET;
 800081a:	2300      	movs	r3, #0
 800081c:	61bb      	str	r3, [r7, #24]
    time.SubSeconds = 0;
 800081e:	2300      	movs	r3, #0
 8000820:	60fb      	str	r3, [r7, #12]
    time.SecondFraction = 0;
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]

    HAL_StatusTypeDef status = HAL_RTC_SetTime(rtc->handle, &time, RTC_FORMAT_BIN);
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f107 0108 	add.w	r1, r7, #8
 800082e:	2200      	movs	r2, #0
 8000830:	4618      	mov	r0, r3
 8000832:	f003 fd96 	bl	8004362 <HAL_RTC_SetTime>
 8000836:	4603      	mov	r3, r0
 8000838:	77fb      	strb	r3, [r7, #31]
    return (status == HAL_OK) ? 1 : 0;
 800083a:	7ffb      	ldrb	r3, [r7, #31]
 800083c:	2b00      	cmp	r3, #0
 800083e:	bf0c      	ite	eq
 8000840:	2301      	moveq	r3, #1
 8000842:	2300      	movne	r3, #0
 8000844:	b2db      	uxtb	r3, r3
}
 8000846:	4618      	mov	r0, r3
 8000848:	3720      	adds	r7, #32
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}

0800084e <os_rtc_get_time>:

internal inline b32
os_rtc_get_time(OS_Rtc *rtc, u8 *hours, u8 *minutes, u8 *seconds)
{
 800084e:	b580      	push	{r7, lr}
 8000850:	b08a      	sub	sp, #40	@ 0x28
 8000852:	af00      	add	r7, sp, #0
 8000854:	60f8      	str	r0, [r7, #12]
 8000856:	60b9      	str	r1, [r7, #8]
 8000858:	607a      	str	r2, [r7, #4]
 800085a:	603b      	str	r3, [r7, #0]
    RTC_TimeTypeDef time = {0};
 800085c:	f107 0310 	add.w	r3, r7, #16
 8000860:	2200      	movs	r2, #0
 8000862:	601a      	str	r2, [r3, #0]
 8000864:	605a      	str	r2, [r3, #4]
 8000866:	609a      	str	r2, [r3, #8]
 8000868:	60da      	str	r2, [r3, #12]
 800086a:	611a      	str	r2, [r3, #16]
    HAL_StatusTypeDef status = HAL_RTC_GetTime(rtc->handle, &time, RTC_FORMAT_BIN);
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	f107 0110 	add.w	r1, r7, #16
 8000874:	2200      	movs	r2, #0
 8000876:	4618      	mov	r0, r3
 8000878:	f003 fe0d 	bl	8004496 <HAL_RTC_GetTime>
 800087c:	4603      	mov	r3, r0
 800087e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (status == HAL_OK)
 8000882:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000886:	2b00      	cmp	r3, #0
 8000888:	d108      	bne.n	800089c <os_rtc_get_time+0x4e>
    {
        *hours = time.Hours;
 800088a:	7c3a      	ldrb	r2, [r7, #16]
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	701a      	strb	r2, [r3, #0]
        *minutes = time.Minutes;
 8000890:	7c7a      	ldrb	r2, [r7, #17]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	701a      	strb	r2, [r3, #0]
        *seconds = time.Seconds;
 8000896:	7cba      	ldrb	r2, [r7, #18]
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	701a      	strb	r2, [r3, #0]
    }

    return (status == HAL_OK) ? 1 : 0;
 800089c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	bf0c      	ite	eq
 80008a4:	2301      	moveq	r3, #1
 80008a6:	2300      	movne	r3, #0
 80008a8:	b2db      	uxtb	r3, r3
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3728      	adds	r7, #40	@ 0x28
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <os_rtc_set_date>:

internal inline b32
os_rtc_set_date(OS_Rtc *rtc, u8 year, u8 month, u8 date, u8 weekday)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	b084      	sub	sp, #16
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	6078      	str	r0, [r7, #4]
 80008ba:	4608      	mov	r0, r1
 80008bc:	4611      	mov	r1, r2
 80008be:	461a      	mov	r2, r3
 80008c0:	4603      	mov	r3, r0
 80008c2:	70fb      	strb	r3, [r7, #3]
 80008c4:	460b      	mov	r3, r1
 80008c6:	70bb      	strb	r3, [r7, #2]
 80008c8:	4613      	mov	r3, r2
 80008ca:	707b      	strb	r3, [r7, #1]
    RTC_DateTypeDef sDate = {0};
 80008cc:	2300      	movs	r3, #0
 80008ce:	60bb      	str	r3, [r7, #8]
    sDate.Year = year;
 80008d0:	78fb      	ldrb	r3, [r7, #3]
 80008d2:	72fb      	strb	r3, [r7, #11]
    sDate.Month = month;
 80008d4:	78bb      	ldrb	r3, [r7, #2]
 80008d6:	727b      	strb	r3, [r7, #9]
    sDate.Date = date;
 80008d8:	787b      	ldrb	r3, [r7, #1]
 80008da:	72bb      	strb	r3, [r7, #10]
    sDate.WeekDay = weekday;
 80008dc:	7e3b      	ldrb	r3, [r7, #24]
 80008de:	723b      	strb	r3, [r7, #8]

    // Ensure the date values are valid before setting
    if (month < 1 || month > 12 || date < 1 || date > 31)
 80008e0:	78bb      	ldrb	r3, [r7, #2]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d008      	beq.n	80008f8 <os_rtc_set_date+0x46>
 80008e6:	78bb      	ldrb	r3, [r7, #2]
 80008e8:	2b0c      	cmp	r3, #12
 80008ea:	d805      	bhi.n	80008f8 <os_rtc_set_date+0x46>
 80008ec:	787b      	ldrb	r3, [r7, #1]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d002      	beq.n	80008f8 <os_rtc_set_date+0x46>
 80008f2:	787b      	ldrb	r3, [r7, #1]
 80008f4:	2b1f      	cmp	r3, #31
 80008f6:	d901      	bls.n	80008fc <os_rtc_set_date+0x4a>
        return 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	e00f      	b.n	800091c <os_rtc_set_date+0x6a>

    HAL_StatusTypeDef status = HAL_RTC_SetDate(rtc->handle, &sDate, RTC_FORMAT_BIN);
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f107 0108 	add.w	r1, r7, #8
 8000904:	2200      	movs	r2, #0
 8000906:	4618      	mov	r0, r3
 8000908:	f003 fe23 	bl	8004552 <HAL_RTC_SetDate>
 800090c:	4603      	mov	r3, r0
 800090e:	73fb      	strb	r3, [r7, #15]
    return (status == HAL_OK) ? 1 : 0;
 8000910:	7bfb      	ldrb	r3, [r7, #15]
 8000912:	2b00      	cmp	r3, #0
 8000914:	bf0c      	ite	eq
 8000916:	2301      	moveq	r3, #1
 8000918:	2300      	movne	r3, #0
 800091a:	b2db      	uxtb	r3, r3
}
 800091c:	4618      	mov	r0, r3
 800091e:	3710      	adds	r7, #16
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}

08000924 <os_rtc_get_date>:

internal inline b32
os_rtc_get_date(OS_Rtc *rtc, u8 *year, u8 *month, u8 *date, u8 *weekday)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b086      	sub	sp, #24
 8000928:	af00      	add	r7, sp, #0
 800092a:	60f8      	str	r0, [r7, #12]
 800092c:	60b9      	str	r1, [r7, #8]
 800092e:	607a      	str	r2, [r7, #4]
 8000930:	603b      	str	r3, [r7, #0]
    RTC_DateTypeDef sDate = {0};
 8000932:	2300      	movs	r3, #0
 8000934:	613b      	str	r3, [r7, #16]
    HAL_StatusTypeDef status = HAL_RTC_GetDate(rtc->handle, &sDate, RTC_FORMAT_BIN);
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f107 0110 	add.w	r1, r7, #16
 800093e:	2200      	movs	r2, #0
 8000940:	4618      	mov	r0, r3
 8000942:	f003 fe8a 	bl	800465a <HAL_RTC_GetDate>
 8000946:	4603      	mov	r3, r0
 8000948:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800094a:	7dfb      	ldrb	r3, [r7, #23]
 800094c:	2b00      	cmp	r3, #0
 800094e:	d10b      	bne.n	8000968 <os_rtc_get_date+0x44>
    {
        *year = sDate.Year;
 8000950:	7cfa      	ldrb	r2, [r7, #19]
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	701a      	strb	r2, [r3, #0]
        *month = sDate.Month;
 8000956:	7c7a      	ldrb	r2, [r7, #17]
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	701a      	strb	r2, [r3, #0]
        *date = sDate.Date;
 800095c:	7cba      	ldrb	r2, [r7, #18]
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	701a      	strb	r2, [r3, #0]
        *weekday = sDate.WeekDay;
 8000962:	7c3a      	ldrb	r2, [r7, #16]
 8000964:	6a3b      	ldr	r3, [r7, #32]
 8000966:	701a      	strb	r2, [r3, #0]
    }

    return (status == HAL_OK) ? 1 : 0;
 8000968:	7dfb      	ldrb	r3, [r7, #23]
 800096a:	2b00      	cmp	r3, #0
 800096c:	bf0c      	ite	eq
 800096e:	2301      	moveq	r3, #1
 8000970:	2300      	movne	r3, #0
 8000972:	b2db      	uxtb	r3, r3
}
 8000974:	4618      	mov	r0, r3
 8000976:	3718      	adds	r7, #24
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}

0800097c <os_rtc_backup_write>:
    return rtc->handle;
}

internal inline void
os_rtc_backup_write(OS_Rtc *rtc, u32 backup_register, u32 data)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b084      	sub	sp, #16
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
    // Ensure backup access is enabled
    HAL_PWR_EnableBkUpAccess();
 8000988:	f002 fd62 	bl	8003450 <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(rtc->handle, backup_register, data);
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	687a      	ldr	r2, [r7, #4]
 8000992:	68b9      	ldr	r1, [r7, #8]
 8000994:	4618      	mov	r0, r3
 8000996:	f003 ff6d 	bl	8004874 <HAL_RTCEx_BKUPWrite>
}
 800099a:	bf00      	nop
 800099c:	3710      	adds	r7, #16
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <os_rtc_backup_read>:

internal inline u32
os_rtc_backup_read(OS_Rtc *rtc, u32 backup_register)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b082      	sub	sp, #8
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	6078      	str	r0, [r7, #4]
 80009aa:	6039      	str	r1, [r7, #0]
    // Ensure backup access is enabled
    HAL_PWR_EnableBkUpAccess();
 80009ac:	f002 fd50 	bl	8003450 <HAL_PWR_EnableBkUpAccess>
    return HAL_RTCEx_BKUPRead(rtc->handle, backup_register);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	6839      	ldr	r1, [r7, #0]
 80009b6:	4618      	mov	r0, r3
 80009b8:	f003 ff76 	bl	80048a8 <HAL_RTCEx_BKUPRead>
 80009bc:	4603      	mov	r3, r0
}
 80009be:	4618      	mov	r0, r3
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
	...

080009c8 <hm_init>:

#define RTC_INIT_MAGIC 0xBEEFCAFE

internal void
hm_init()
{
 80009c8:	b590      	push	{r4, r7, lr}
 80009ca:	b0a3      	sub	sp, #140	@ 0x8c
 80009cc:	af02      	add	r7, sp, #8
    
    // NOTE(ARUN): @arena_init
    {
        for(u32 it = 0; it < ArrayCount(thread_arena); it += 1)
 80009ce:	2300      	movs	r3, #0
 80009d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80009d2:	e00b      	b.n	80009ec <hm_init+0x24>
        {
            thread_arena[it] = arena_alloc(KB(1));
 80009d4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80009d8:	f7ff fe08 	bl	80005ec <arena_alloc>
 80009dc:	4602      	mov	r2, r0
 80009de:	49b5      	ldr	r1, [pc, #724]	@ (8000cb4 <hm_init+0x2ec>)
 80009e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80009e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for(u32 it = 0; it < ArrayCount(thread_arena); it += 1)
 80009e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80009e8:	3301      	adds	r3, #1
 80009ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80009ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d9f0      	bls.n	80009d4 <hm_init+0xc>
        }
    }
    
    
    
    Arena *arena = arena_alloc(KB(10));
 80009f2:	f44f 5020 	mov.w	r0, #10240	@ 0x2800
 80009f6:	f7ff fdf9 	bl	80005ec <arena_alloc>
 80009fa:	66b8      	str	r0, [r7, #104]	@ 0x68
    hm = push_array(arena, HM_State, 1);
 80009fc:	2188      	movs	r1, #136	@ 0x88
 80009fe:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000a00:	f7ff fe0e 	bl	8000620 <arena_push>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2288      	movs	r2, #136	@ 0x88
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f005 fdbc 	bl	8006588 <memset>
 8000a10:	4603      	mov	r3, r0
 8000a12:	4aa9      	ldr	r2, [pc, #676]	@ (8000cb8 <hm_init+0x2f0>)
 8000a14:	6013      	str	r3, [r2, #0]
    hm->arena = arena;
 8000a16:	4ba8      	ldr	r3, [pc, #672]	@ (8000cb8 <hm_init+0x2f0>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000a1c:	601a      	str	r2, [r3, #0]
    
    // NOTE(ARUN): @panel_buttons_init
    hm->os.panel_buttons = push_array(arena, OS_Gpio, Button_COUNT);
 8000a1e:	21b8      	movs	r1, #184	@ 0xb8
 8000a20:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000a22:	f7ff fdfd 	bl	8000620 <arena_push>
 8000a26:	4603      	mov	r3, r0
 8000a28:	4aa3      	ldr	r2, [pc, #652]	@ (8000cb8 <hm_init+0x2f0>)
 8000a2a:	6814      	ldr	r4, [r2, #0]
 8000a2c:	22b8      	movs	r2, #184	@ 0xb8
 8000a2e:	2100      	movs	r1, #0
 8000a30:	4618      	mov	r0, r3
 8000a32:	f005 fda9 	bl	8006588 <memset>
 8000a36:	4603      	mov	r3, r0
 8000a38:	6063      	str	r3, [r4, #4]
    os_gpio_init(hm->os.panel_buttons + Button_MOTOR_CW_IN, stm32_gpio(MOTOR_CW_IN));
 8000a3a:	4b9f      	ldr	r3, [pc, #636]	@ (8000cb8 <hm_init+0x2f0>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	685b      	ldr	r3, [r3, #4]
 8000a40:	3308      	adds	r3, #8
 8000a42:	2201      	movs	r2, #1
 8000a44:	499d      	ldr	r1, [pc, #628]	@ (8000cbc <hm_init+0x2f4>)
 8000a46:	4618      	mov	r0, r3
 8000a48:	f7ff fe0b 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_MOTOR_ACW_IN, stm32_gpio(MOTOR_ACW_IN));
 8000a4c:	4b9a      	ldr	r3, [pc, #616]	@ (8000cb8 <hm_init+0x2f0>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	3310      	adds	r3, #16
 8000a54:	2202      	movs	r2, #2
 8000a56:	4999      	ldr	r1, [pc, #612]	@ (8000cbc <hm_init+0x2f4>)
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff fe02 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BOOM_EXTEND_IN, stm32_gpio(BOOM_EXTEND_IN));
 8000a5e:	4b96      	ldr	r3, [pc, #600]	@ (8000cb8 <hm_init+0x2f0>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	685b      	ldr	r3, [r3, #4]
 8000a64:	3318      	adds	r3, #24
 8000a66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a6a:	4995      	ldr	r1, [pc, #596]	@ (8000cc0 <hm_init+0x2f8>)
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f7ff fdf8 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BUCKET_OPEN_IN, stm32_gpio(BUCKET_OPEN_IN));
 8000a72:	4b91      	ldr	r3, [pc, #580]	@ (8000cb8 <hm_init+0x2f0>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	3320      	adds	r3, #32
 8000a7a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a7e:	4991      	ldr	r1, [pc, #580]	@ (8000cc4 <hm_init+0x2fc>)
 8000a80:	4618      	mov	r0, r3
 8000a82:	f7ff fdee 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_GRIPPER_RIGHT_OPEN_IN, stm32_gpio(GRIPPER_RIGHT_OPEN_IN));
 8000a86:	4b8c      	ldr	r3, [pc, #560]	@ (8000cb8 <hm_init+0x2f0>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	3328      	adds	r3, #40	@ 0x28
 8000a8e:	2240      	movs	r2, #64	@ 0x40
 8000a90:	498d      	ldr	r1, [pc, #564]	@ (8000cc8 <hm_init+0x300>)
 8000a92:	4618      	mov	r0, r3
 8000a94:	f7ff fde5 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_GRIPPER_LEFT_OPEN_IN, stm32_gpio(GRIPPER_LEFT_OPEN_IN));
 8000a98:	4b87      	ldr	r3, [pc, #540]	@ (8000cb8 <hm_init+0x2f0>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	3330      	adds	r3, #48	@ 0x30
 8000aa0:	2280      	movs	r2, #128	@ 0x80
 8000aa2:	4989      	ldr	r1, [pc, #548]	@ (8000cc8 <hm_init+0x300>)
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff fddc 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_MOSFET2_ALERT, stm32_gpio(MOSFET2_ALERT));
 8000aaa:	4b83      	ldr	r3, [pc, #524]	@ (8000cb8 <hm_init+0x2f0>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	3338      	adds	r3, #56	@ 0x38
 8000ab2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ab6:	4984      	ldr	r1, [pc, #528]	@ (8000cc8 <hm_init+0x300>)
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff fdd2 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_MOSFET3_ALERT, stm32_gpio(MOSFET3_ALERT));
 8000abe:	4b7e      	ldr	r3, [pc, #504]	@ (8000cb8 <hm_init+0x2f0>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	3340      	adds	r3, #64	@ 0x40
 8000ac6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000aca:	497f      	ldr	r1, [pc, #508]	@ (8000cc8 <hm_init+0x300>)
 8000acc:	4618      	mov	r0, r3
 8000ace:	f7ff fdc8 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_WINCH_WIND_IN, stm32_gpio(WINCH_WIND_IN));
 8000ad2:	4b79      	ldr	r3, [pc, #484]	@ (8000cb8 <hm_init+0x2f0>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	3348      	adds	r3, #72	@ 0x48
 8000ada:	2201      	movs	r2, #1
 8000adc:	497b      	ldr	r1, [pc, #492]	@ (8000ccc <hm_init+0x304>)
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff fdbf 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_TIPPER_CLOSE_IN, stm32_gpio(TIPPER_CLOSE_IN));
 8000ae4:	4b74      	ldr	r3, [pc, #464]	@ (8000cb8 <hm_init+0x2f0>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	3350      	adds	r3, #80	@ 0x50
 8000aec:	2208      	movs	r2, #8
 8000aee:	4977      	ldr	r1, [pc, #476]	@ (8000ccc <hm_init+0x304>)
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff fdb6 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_TIPPER_OPEN_IN, stm32_gpio(TIPPER_OPEN_IN));
 8000af6:	4b70      	ldr	r3, [pc, #448]	@ (8000cb8 <hm_init+0x2f0>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	3358      	adds	r3, #88	@ 0x58
 8000afe:	2210      	movs	r2, #16
 8000b00:	4972      	ldr	r1, [pc, #456]	@ (8000ccc <hm_init+0x304>)
 8000b02:	4618      	mov	r0, r3
 8000b04:	f7ff fdad 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BLADE_ACW_IN, stm32_gpio(BLADE_ACW_IN));
 8000b08:	4b6b      	ldr	r3, [pc, #428]	@ (8000cb8 <hm_init+0x2f0>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	3360      	adds	r3, #96	@ 0x60
 8000b10:	2220      	movs	r2, #32
 8000b12:	496e      	ldr	r1, [pc, #440]	@ (8000ccc <hm_init+0x304>)
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff fda4 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BUCKET_CLOSE_IN, stm32_gpio(BUCKET_CLOSE_IN));
 8000b1a:	4b67      	ldr	r3, [pc, #412]	@ (8000cb8 <hm_init+0x2f0>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	3368      	adds	r3, #104	@ 0x68
 8000b22:	2240      	movs	r2, #64	@ 0x40
 8000b24:	4969      	ldr	r1, [pc, #420]	@ (8000ccc <hm_init+0x304>)
 8000b26:	4618      	mov	r0, r3
 8000b28:	f7ff fd9b 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BLADE_CW_IN, stm32_gpio(BLADE_CW_IN));
 8000b2c:	4b62      	ldr	r3, [pc, #392]	@ (8000cb8 <hm_init+0x2f0>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	3370      	adds	r3, #112	@ 0x70
 8000b34:	2201      	movs	r2, #1
 8000b36:	4966      	ldr	r1, [pc, #408]	@ (8000cd0 <hm_init+0x308>)
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f7ff fd92 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_STOP, stm32_gpio(STOP));
 8000b3e:	4b5e      	ldr	r3, [pc, #376]	@ (8000cb8 <hm_init+0x2f0>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	3378      	adds	r3, #120	@ 0x78
 8000b46:	2202      	movs	r2, #2
 8000b48:	4961      	ldr	r1, [pc, #388]	@ (8000cd0 <hm_init+0x308>)
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff fd89 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_MOSFET1_ALERT, stm32_gpio(MOSFET1_ALERT));
 8000b50:	4b59      	ldr	r3, [pc, #356]	@ (8000cb8 <hm_init+0x2f0>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	3380      	adds	r3, #128	@ 0x80
 8000b58:	2202      	movs	r2, #2
 8000b5a:	495e      	ldr	r1, [pc, #376]	@ (8000cd4 <hm_init+0x30c>)
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f7ff fd80 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_GRIPPER_LEFT_CLOSE_IN, stm32_gpio(GRIPPER_LEFT_CLOSE_IN));
 8000b62:	4b55      	ldr	r3, [pc, #340]	@ (8000cb8 <hm_init+0x2f0>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	685b      	ldr	r3, [r3, #4]
 8000b68:	3388      	adds	r3, #136	@ 0x88
 8000b6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b6e:	4959      	ldr	r1, [pc, #356]	@ (8000cd4 <hm_init+0x30c>)
 8000b70:	4618      	mov	r0, r3
 8000b72:	f7ff fd76 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_GRIPPER_RIGHT_CLOSE_IN, stm32_gpio(GRIPPER_RIGHT_CLOSE_IN));
 8000b76:	4b50      	ldr	r3, [pc, #320]	@ (8000cb8 <hm_init+0x2f0>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	3390      	adds	r3, #144	@ 0x90
 8000b7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b82:	4954      	ldr	r1, [pc, #336]	@ (8000cd4 <hm_init+0x30c>)
 8000b84:	4618      	mov	r0, r3
 8000b86:	f7ff fd6c 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_WINCH_UNWIND_IN, stm32_gpio(WINCH_UNWIND_IN));
 8000b8a:	4b4b      	ldr	r3, [pc, #300]	@ (8000cb8 <hm_init+0x2f0>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	3398      	adds	r3, #152	@ 0x98
 8000b92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b96:	494f      	ldr	r1, [pc, #316]	@ (8000cd4 <hm_init+0x30c>)
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff fd62 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BOOM_RETRACT_IN, stm32_gpio(BOOM_RETRACT_IN));
 8000b9e:	4b46      	ldr	r3, [pc, #280]	@ (8000cb8 <hm_init+0x2f0>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	33a0      	adds	r3, #160	@ 0xa0
 8000ba6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000baa:	494a      	ldr	r1, [pc, #296]	@ (8000cd4 <hm_init+0x30c>)
 8000bac:	4618      	mov	r0, r3
 8000bae:	f7ff fd58 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BOOM_DOWN_IN, stm32_gpio(BOOM_DOWN_IN));
 8000bb2:	4b41      	ldr	r3, [pc, #260]	@ (8000cb8 <hm_init+0x2f0>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	685b      	ldr	r3, [r3, #4]
 8000bb8:	33a8      	adds	r3, #168	@ 0xa8
 8000bba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bbe:	4945      	ldr	r1, [pc, #276]	@ (8000cd4 <hm_init+0x30c>)
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff fd4e 	bl	8000662 <os_gpio_init>
    os_gpio_init(hm->os.panel_buttons + Button_BOOM_UP_IN, stm32_gpio(BOOM_UP_IN));
 8000bc6:	4b3c      	ldr	r3, [pc, #240]	@ (8000cb8 <hm_init+0x2f0>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	33b0      	adds	r3, #176	@ 0xb0
 8000bce:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000bd2:	4940      	ldr	r1, [pc, #256]	@ (8000cd4 <hm_init+0x30c>)
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff fd44 	bl	8000662 <os_gpio_init>
    
    
    
    // NOTE(ARUN):  @com_controll_init
    hm->os.rs485_com_control = push_array(arena, OS_Gpio, 1);
 8000bda:	2108      	movs	r1, #8
 8000bdc:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000bde:	f7ff fd1f 	bl	8000620 <arena_push>
 8000be2:	4603      	mov	r3, r0
 8000be4:	4a34      	ldr	r2, [pc, #208]	@ (8000cb8 <hm_init+0x2f0>)
 8000be6:	6814      	ldr	r4, [r2, #0]
 8000be8:	2208      	movs	r2, #8
 8000bea:	2100      	movs	r1, #0
 8000bec:	4618      	mov	r0, r3
 8000bee:	f005 fccb 	bl	8006588 <memset>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	6123      	str	r3, [r4, #16]
    os_gpio_init(hm->os.rs485_com_control ,stm32_gpio(LOAD_EN));
 8000bf6:	4b30      	ldr	r3, [pc, #192]	@ (8000cb8 <hm_init+0x2f0>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	691b      	ldr	r3, [r3, #16]
 8000bfc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c00:	4930      	ldr	r1, [pc, #192]	@ (8000cc4 <hm_init+0x2fc>)
 8000c02:	4618      	mov	r0, r3
 8000c04:	f7ff fd2d 	bl	8000662 <os_gpio_init>
    
    // NOTE(ARUN): @motor_com
    hm->os.data_streem = push_array(arena, OS_Uart, 1);
 8000c08:	2108      	movs	r1, #8
 8000c0a:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000c0c:	f7ff fd08 	bl	8000620 <arena_push>
 8000c10:	4603      	mov	r3, r0
 8000c12:	4a29      	ldr	r2, [pc, #164]	@ (8000cb8 <hm_init+0x2f0>)
 8000c14:	6814      	ldr	r4, [r2, #0]
 8000c16:	2208      	movs	r2, #8
 8000c18:	2100      	movs	r1, #0
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f005 fcb4 	bl	8006588 <memset>
 8000c20:	4603      	mov	r3, r0
 8000c22:	6163      	str	r3, [r4, #20]
    os_uart_init(hm->os.data_streem, &huart6,1000);
 8000c24:	4b24      	ldr	r3, [pc, #144]	@ (8000cb8 <hm_init+0x2f0>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	695b      	ldr	r3, [r3, #20]
 8000c2a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c2e:	492a      	ldr	r1, [pc, #168]	@ (8000cd8 <hm_init+0x310>)
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fd8f 	bl	8000754 <os_uart_init>
    
    os_gpio_write(hm->os.rs485_com_control,1);
 8000c36:	4b20      	ldr	r3, [pc, #128]	@ (8000cb8 <hm_init+0x2f0>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	691b      	ldr	r3, [r3, #16]
 8000c3c:	2101      	movs	r1, #1
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f7ff fd26 	bl	8000690 <os_gpio_write>
    
    // NOTE(ARUN): @panel_timer
    hm->os.panel_cc_timer = push_array(arena,OS_Timer_It,1);
 8000c44:	210c      	movs	r1, #12
 8000c46:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000c48:	f7ff fcea 	bl	8000620 <arena_push>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	4a1a      	ldr	r2, [pc, #104]	@ (8000cb8 <hm_init+0x2f0>)
 8000c50:	6814      	ldr	r4, [r2, #0]
 8000c52:	220c      	movs	r2, #12
 8000c54:	2100      	movs	r1, #0
 8000c56:	4618      	mov	r0, r3
 8000c58:	f005 fc96 	bl	8006588 <memset>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	60a3      	str	r3, [r4, #8]
    os_timer_it_init(hm->os.panel_cc_timer ,&htim3, stm32_timer_it);
 8000c60:	4b15      	ldr	r3, [pc, #84]	@ (8000cb8 <hm_init+0x2f0>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	6898      	ldr	r0, [r3, #8]
 8000c66:	4b1d      	ldr	r3, [pc, #116]	@ (8000cdc <hm_init+0x314>)
 8000c68:	4a1d      	ldr	r2, [pc, #116]	@ (8000ce0 <hm_init+0x318>)
 8000c6a:	491e      	ldr	r1, [pc, #120]	@ (8000ce4 <hm_init+0x31c>)
 8000c6c:	f7ff fd4b 	bl	8000706 <os_timer_it_init>
    os_timer_start(hm->os.panel_cc_timer);
 8000c70:	4b11      	ldr	r3, [pc, #68]	@ (8000cb8 <hm_init+0x2f0>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f7ff fd35 	bl	80006e6 <os_timer_start>
    
    
    // NOTE(ARUN): @rtc_init
    hm->os.rtc = push_array(arena, OS_Rtc, 1);
 8000c7c:	2104      	movs	r1, #4
 8000c7e:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000c80:	f7ff fcce 	bl	8000620 <arena_push>
 8000c84:	4603      	mov	r3, r0
 8000c86:	4a0c      	ldr	r2, [pc, #48]	@ (8000cb8 <hm_init+0x2f0>)
 8000c88:	6814      	ldr	r4, [r2, #0]
 8000c8a:	2204      	movs	r2, #4
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f005 fc7a 	bl	8006588 <memset>
 8000c94:	4603      	mov	r3, r0
 8000c96:	60e3      	str	r3, [r4, #12]
    os_rtc_init(hm->os.rtc, &hrtc);
 8000c98:	4b07      	ldr	r3, [pc, #28]	@ (8000cb8 <hm_init+0x2f0>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	68db      	ldr	r3, [r3, #12]
 8000c9e:	4912      	ldr	r1, [pc, #72]	@ (8000ce8 <hm_init+0x320>)
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff fd8a 	bl	80007ba <os_rtc_init>
    
    // CRITICAL: Enable backup domain access
    HAL_PWR_EnableBkUpAccess();
 8000ca6:	f002 fbd3 	bl	8003450 <HAL_PWR_EnableBkUpAccess>

    // Small delay for backup domain to stabilize
    os_delay_ms(100);
 8000caa:	2064      	movs	r0, #100	@ 0x64
 8000cac:	f001 faf6 	bl	800229c <HAL_Delay>
 8000cb0:	e01c      	b.n	8000cec <hm_init+0x324>
 8000cb2:	bf00      	nop
 8000cb4:	200003f8 	.word	0x200003f8
 8000cb8:	200003f4 	.word	0x200003f4
 8000cbc:	40020000 	.word	0x40020000
 8000cc0:	40020400 	.word	0x40020400
 8000cc4:	40020800 	.word	0x40020800
 8000cc8:	40020c00 	.word	0x40020c00
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	40021400 	.word	0x40021400
 8000cd4:	40021800 	.word	0x40021800
 8000cd8:	200002ec 	.word	0x200002ec
 8000cdc:	08004b69 	.word	0x08004b69
 8000ce0:	08004a89 	.word	0x08004a89
 8000ce4:	20000184 	.word	0x20000184
 8000ce8:	2000010c 	.word	0x2000010c

    // Read backup register to check if RTC was previously initialized
    u32 backup_value = os_rtc_backup_read(hm->os.rtc, RTC_BKP_DR0);
 8000cec:	4b71      	ldr	r3, [pc, #452]	@ (8000eb4 <hm_init+0x4ec>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	68db      	ldr	r3, [r3, #12]
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f7ff fe54 	bl	80009a2 <os_rtc_backup_read>
 8000cfa:	6678      	str	r0, [r7, #100]	@ 0x64
    
    char debug_msg[100];

    if (backup_value != RTC_INIT_MAGIC)
 8000cfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000cfe:	4a6e      	ldr	r2, [pc, #440]	@ (8000eb8 <hm_init+0x4f0>)
 8000d00:	4293      	cmp	r3, r2
 8000d02:	f000 80bf 	beq.w	8000e84 <hm_init+0x4bc>
    {
        // First time initialization or after backup power loss
        snprintf(debug_msg, sizeof(debug_msg), "RTC: First boot or backup lost\r\n");
 8000d06:	463b      	mov	r3, r7
 8000d08:	4a6c      	ldr	r2, [pc, #432]	@ (8000ebc <hm_init+0x4f4>)
 8000d0a:	2164      	movs	r1, #100	@ 0x64
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f005 fbeb 	bl	80064e8 <sniprintf>
        os_uart_send(hm->os.data_streem, (u8*)debug_msg, strlen(debug_msg));
 8000d12:	4b68      	ldr	r3, [pc, #416]	@ (8000eb4 <hm_init+0x4ec>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	695c      	ldr	r4, [r3, #20]
 8000d18:	463b      	mov	r3, r7
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fa78 	bl	8000210 <strlen>
 8000d20:	4603      	mov	r3, r0
 8000d22:	b29a      	uxth	r2, r3
 8000d24:	463b      	mov	r3, r7
 8000d26:	4619      	mov	r1, r3
 8000d28:	4620      	mov	r0, r4
 8000d2a:	f7ff fd2b 	bl	8000784 <os_uart_send>

        // Force LSE to start (if using external crystal)
        __HAL_RCC_LSE_CONFIG(RCC_LSE_ON);
 8000d2e:	4b64      	ldr	r3, [pc, #400]	@ (8000ec0 <hm_init+0x4f8>)
 8000d30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d32:	4a63      	ldr	r2, [pc, #396]	@ (8000ec0 <hm_init+0x4f8>)
 8000d34:	f043 0301 	orr.w	r3, r3, #1
 8000d38:	6713      	str	r3, [r2, #112]	@ 0x70

        // Wait for LSE to be ready (timeout after 5 seconds)
        u32 lse_timeout = 5000;
 8000d3a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000d3e:	67bb      	str	r3, [r7, #120]	@ 0x78
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET && lse_timeout > 0)
 8000d40:	e005      	b.n	8000d4e <hm_init+0x386>
        {
            os_delay_ms(1);
 8000d42:	2001      	movs	r0, #1
 8000d44:	f001 faaa 	bl	800229c <HAL_Delay>
            lse_timeout--;
 8000d48:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000d4a:	3b01      	subs	r3, #1
 8000d4c:	67bb      	str	r3, [r7, #120]	@ 0x78
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET && lse_timeout > 0)
 8000d4e:	4b5c      	ldr	r3, [pc, #368]	@ (8000ec0 <hm_init+0x4f8>)
 8000d50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000d52:	f003 0302 	and.w	r3, r3, #2
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d102      	bne.n	8000d60 <hm_init+0x398>
 8000d5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d1f0      	bne.n	8000d42 <hm_init+0x37a>
        }

        if (lse_timeout == 0)
 8000d60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d113      	bne.n	8000d8e <hm_init+0x3c6>
        {
            snprintf(debug_msg, sizeof(debug_msg), "RTC: LSE failed to start!\r\n");
 8000d66:	463b      	mov	r3, r7
 8000d68:	4a56      	ldr	r2, [pc, #344]	@ (8000ec4 <hm_init+0x4fc>)
 8000d6a:	2164      	movs	r1, #100	@ 0x64
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f005 fbbb 	bl	80064e8 <sniprintf>
            os_uart_send(hm->os.data_streem, (u8*)debug_msg, strlen(debug_msg));
 8000d72:	4b50      	ldr	r3, [pc, #320]	@ (8000eb4 <hm_init+0x4ec>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	695c      	ldr	r4, [r3, #20]
 8000d78:	463b      	mov	r3, r7
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fa48 	bl	8000210 <strlen>
 8000d80:	4603      	mov	r3, r0
 8000d82:	b29a      	uxth	r2, r3
 8000d84:	463b      	mov	r3, r7
 8000d86:	4619      	mov	r1, r3
 8000d88:	4620      	mov	r0, r4
 8000d8a:	f7ff fcfb 	bl	8000784 <os_uart_send>
        }
        
        // Set date first - CRITICAL: Date must be set before time
        b32 date_ok = 0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	677b      	str	r3, [r7, #116]	@ 0x74
        u8 retries = 3;
 8000d92:	2303      	movs	r3, #3
 8000d94:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
        while (retries > 0 && !date_ok)
 8000d98:	e015      	b.n	8000dc6 <hm_init+0x3fe>
        {
            // Date: 2025-11-12 (Year=25, Month=11, Day=12, Weekday=Wednesday)
            date_ok = os_rtc_set_date(hm->os.rtc, 25, 11, 14, RTC_WEEKDAY_WEDNESDAY);
 8000d9a:	4b46      	ldr	r3, [pc, #280]	@ (8000eb4 <hm_init+0x4ec>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	68d8      	ldr	r0, [r3, #12]
 8000da0:	2303      	movs	r3, #3
 8000da2:	9300      	str	r3, [sp, #0]
 8000da4:	230e      	movs	r3, #14
 8000da6:	220b      	movs	r2, #11
 8000da8:	2119      	movs	r1, #25
 8000daa:	f7ff fd82 	bl	80008b2 <os_rtc_set_date>
 8000dae:	6778      	str	r0, [r7, #116]	@ 0x74
            if (!date_ok)
 8000db0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d107      	bne.n	8000dc6 <hm_init+0x3fe>
            {
                os_delay_ms(100);
 8000db6:	2064      	movs	r0, #100	@ 0x64
 8000db8:	f001 fa70 	bl	800229c <HAL_Delay>
                retries--;
 8000dbc:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000dc0:	3b01      	subs	r3, #1
 8000dc2:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
        while (retries > 0 && !date_ok)
 8000dc6:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d002      	beq.n	8000dd4 <hm_init+0x40c>
 8000dce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d0e2      	beq.n	8000d9a <hm_init+0x3d2>
            }
        }
        
        // Set time
        b32 time_ok = 0;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	66fb      	str	r3, [r7, #108]	@ 0x6c
        retries = 3;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
        while (retries > 0 && !time_ok)
 8000dde:	e013      	b.n	8000e08 <hm_init+0x440>
        {
            // Time: 14:23:00
            time_ok = os_rtc_set_time(hm->os.rtc, 14, 7, 0);
 8000de0:	4b34      	ldr	r3, [pc, #208]	@ (8000eb4 <hm_init+0x4ec>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	68d8      	ldr	r0, [r3, #12]
 8000de6:	2300      	movs	r3, #0
 8000de8:	2207      	movs	r2, #7
 8000dea:	210e      	movs	r1, #14
 8000dec:	f7ff fcf8 	bl	80007e0 <os_rtc_set_time>
 8000df0:	66f8      	str	r0, [r7, #108]	@ 0x6c
            if (!time_ok)
 8000df2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d107      	bne.n	8000e08 <hm_init+0x440>
            {
                os_delay_ms(100);
 8000df8:	2064      	movs	r0, #100	@ 0x64
 8000dfa:	f001 fa4f 	bl	800229c <HAL_Delay>
                retries--;
 8000dfe:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000e02:	3b01      	subs	r3, #1
 8000e04:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
        while (retries > 0 && !time_ok)
 8000e08:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d002      	beq.n	8000e16 <hm_init+0x44e>
 8000e10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d0e4      	beq.n	8000de0 <hm_init+0x418>
            }
        }
        
        // Mark RTC as initialized ONLY if both date and time were set successfully
        if (date_ok && time_ok)
 8000e16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d011      	beq.n	8000e40 <hm_init+0x478>
 8000e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d00e      	beq.n	8000e40 <hm_init+0x478>
        {
            os_rtc_backup_write(hm->os.rtc, RTC_BKP_DR0, RTC_INIT_MAGIC);
 8000e22:	4b24      	ldr	r3, [pc, #144]	@ (8000eb4 <hm_init+0x4ec>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	4a23      	ldr	r2, [pc, #140]	@ (8000eb8 <hm_init+0x4f0>)
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff fda5 	bl	800097c <os_rtc_backup_write>
            snprintf(debug_msg, sizeof(debug_msg), "RTC: Initialized successfully\r\n");
 8000e32:	463b      	mov	r3, r7
 8000e34:	4a24      	ldr	r2, [pc, #144]	@ (8000ec8 <hm_init+0x500>)
 8000e36:	2164      	movs	r1, #100	@ 0x64
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f005 fb55 	bl	80064e8 <sniprintf>
 8000e3e:	e012      	b.n	8000e66 <hm_init+0x49e>
        }
        else
        {
            snprintf(debug_msg, sizeof(debug_msg), "RTC: Init FAILED - Date:%s Time:%s\r\n",
 8000e40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <hm_init+0x482>
 8000e46:	4a21      	ldr	r2, [pc, #132]	@ (8000ecc <hm_init+0x504>)
 8000e48:	e000      	b.n	8000e4c <hm_init+0x484>
 8000e4a:	4a21      	ldr	r2, [pc, #132]	@ (8000ed0 <hm_init+0x508>)
 8000e4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <hm_init+0x48e>
 8000e52:	4b1e      	ldr	r3, [pc, #120]	@ (8000ecc <hm_init+0x504>)
 8000e54:	e000      	b.n	8000e58 <hm_init+0x490>
 8000e56:	4b1e      	ldr	r3, [pc, #120]	@ (8000ed0 <hm_init+0x508>)
 8000e58:	4638      	mov	r0, r7
 8000e5a:	9300      	str	r3, [sp, #0]
 8000e5c:	4613      	mov	r3, r2
 8000e5e:	4a1d      	ldr	r2, [pc, #116]	@ (8000ed4 <hm_init+0x50c>)
 8000e60:	2164      	movs	r1, #100	@ 0x64
 8000e62:	f005 fb41 	bl	80064e8 <sniprintf>
                     date_ok ? "OK" : "FAIL", time_ok ? "OK" : "FAIL");
        }
        os_uart_send(hm->os.data_streem, (u8*)debug_msg, strlen(debug_msg));
 8000e66:	4b13      	ldr	r3, [pc, #76]	@ (8000eb4 <hm_init+0x4ec>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	695c      	ldr	r4, [r3, #20]
 8000e6c:	463b      	mov	r3, r7
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f7ff f9ce 	bl	8000210 <strlen>
 8000e74:	4603      	mov	r3, r0
 8000e76:	b29a      	uxth	r2, r3
 8000e78:	463b      	mov	r3, r7
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4620      	mov	r0, r4
 8000e7e:	f7ff fc81 	bl	8000784 <os_uart_send>
        os_uart_send(hm->os.data_streem, (u8*)debug_msg, strlen(debug_msg));
    }
    


}
 8000e82:	e013      	b.n	8000eac <hm_init+0x4e4>
        snprintf(debug_msg, sizeof(debug_msg), "RTC: Already initialized, reading current time\r\n");
 8000e84:	463b      	mov	r3, r7
 8000e86:	4a14      	ldr	r2, [pc, #80]	@ (8000ed8 <hm_init+0x510>)
 8000e88:	2164      	movs	r1, #100	@ 0x64
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f005 fb2c 	bl	80064e8 <sniprintf>
        os_uart_send(hm->os.data_streem, (u8*)debug_msg, strlen(debug_msg));
 8000e90:	4b08      	ldr	r3, [pc, #32]	@ (8000eb4 <hm_init+0x4ec>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	695c      	ldr	r4, [r3, #20]
 8000e96:	463b      	mov	r3, r7
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f7ff f9b9 	bl	8000210 <strlen>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	b29a      	uxth	r2, r3
 8000ea2:	463b      	mov	r3, r7
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4620      	mov	r0, r4
 8000ea8:	f7ff fc6c 	bl	8000784 <os_uart_send>
}
 8000eac:	bf00      	nop
 8000eae:	3784      	adds	r7, #132	@ 0x84
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd90      	pop	{r4, r7, pc}
 8000eb4:	200003f4 	.word	0x200003f4
 8000eb8:	beefcafe 	.word	0xbeefcafe
 8000ebc:	08006d0c 	.word	0x08006d0c
 8000ec0:	40023800 	.word	0x40023800
 8000ec4:	08006d30 	.word	0x08006d30
 8000ec8:	08006d4c 	.word	0x08006d4c
 8000ecc:	08006d6c 	.word	0x08006d6c
 8000ed0:	08006d70 	.word	0x08006d70
 8000ed4:	08006d78 	.word	0x08006d78
 8000ed8:	08006da0 	.word	0x08006da0

08000edc <hm_send_time_date_uart>:
    os_uart_send(hm->os.data_streem, (u8*)msg, strlen(msg));
}

internal void
hm_send_time_date_uart()
{
 8000edc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ede:	b097      	sub	sp, #92	@ 0x5c
 8000ee0:	af06      	add	r7, sp, #24
    char buffer[64];
    
    // Check if date values are valid (month and day should not be 0)
    if (hm->month == 0 || hm->date == 0)
 8000ee2:	4b2e      	ldr	r3, [pc, #184]	@ (8000f9c <hm_send_time_date_uart+0xc0>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d005      	beq.n	8000efa <hm_send_time_date_uart+0x1e>
 8000eee:	4b2b      	ldr	r3, [pc, #172]	@ (8000f9c <hm_send_time_date_uart+0xc0>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d116      	bne.n	8000f28 <hm_send_time_date_uart+0x4c>
    {
        snprintf(buffer, sizeof(buffer),
                 "RTC NOT SET - %02d:%02d:%02d\r\n",
                 hm->hour, hm->minute, hm->second);
 8000efa:	4b28      	ldr	r3, [pc, #160]	@ (8000f9c <hm_send_time_date_uart+0xc0>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
        snprintf(buffer, sizeof(buffer),
 8000f02:	4619      	mov	r1, r3
                 hm->hour, hm->minute, hm->second);
 8000f04:	4b25      	ldr	r3, [pc, #148]	@ (8000f9c <hm_send_time_date_uart+0xc0>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
        snprintf(buffer, sizeof(buffer),
 8000f0c:	461a      	mov	r2, r3
                 hm->hour, hm->minute, hm->second);
 8000f0e:	4b23      	ldr	r3, [pc, #140]	@ (8000f9c <hm_send_time_date_uart+0xc0>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
        snprintf(buffer, sizeof(buffer),
 8000f16:	4638      	mov	r0, r7
 8000f18:	9301      	str	r3, [sp, #4]
 8000f1a:	9200      	str	r2, [sp, #0]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	4a20      	ldr	r2, [pc, #128]	@ (8000fa0 <hm_send_time_date_uart+0xc4>)
 8000f20:	2140      	movs	r1, #64	@ 0x40
 8000f22:	f005 fae1 	bl	80064e8 <sniprintf>
    {
 8000f26:	e027      	b.n	8000f78 <hm_send_time_date_uart+0x9c>
    }
    else
    {
        snprintf(buffer, sizeof(buffer),
                 "20%02d-%02d-%02d %02d:%02d:%02d\r\n",
                 hm->year, hm->month, hm->date,
 8000f28:	4b1c      	ldr	r3, [pc, #112]	@ (8000f9c <hm_send_time_date_uart+0xc0>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
        snprintf(buffer, sizeof(buffer),
 8000f30:	461e      	mov	r6, r3
                 hm->year, hm->month, hm->date,
 8000f32:	4b1a      	ldr	r3, [pc, #104]	@ (8000f9c <hm_send_time_date_uart+0xc0>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
        snprintf(buffer, sizeof(buffer),
 8000f3a:	461a      	mov	r2, r3
                 hm->year, hm->month, hm->date,
 8000f3c:	4b17      	ldr	r3, [pc, #92]	@ (8000f9c <hm_send_time_date_uart+0xc0>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
        snprintf(buffer, sizeof(buffer),
 8000f44:	4619      	mov	r1, r3
                 hm->hour, hm->minute, hm->second);
 8000f46:	4b15      	ldr	r3, [pc, #84]	@ (8000f9c <hm_send_time_date_uart+0xc0>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
        snprintf(buffer, sizeof(buffer),
 8000f4e:	461c      	mov	r4, r3
                 hm->hour, hm->minute, hm->second);
 8000f50:	4b12      	ldr	r3, [pc, #72]	@ (8000f9c <hm_send_time_date_uart+0xc0>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
        snprintf(buffer, sizeof(buffer),
 8000f58:	461d      	mov	r5, r3
                 hm->hour, hm->minute, hm->second);
 8000f5a:	4b10      	ldr	r3, [pc, #64]	@ (8000f9c <hm_send_time_date_uart+0xc0>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
        snprintf(buffer, sizeof(buffer),
 8000f62:	4638      	mov	r0, r7
 8000f64:	9304      	str	r3, [sp, #16]
 8000f66:	9503      	str	r5, [sp, #12]
 8000f68:	9402      	str	r4, [sp, #8]
 8000f6a:	9101      	str	r1, [sp, #4]
 8000f6c:	9200      	str	r2, [sp, #0]
 8000f6e:	4633      	mov	r3, r6
 8000f70:	4a0c      	ldr	r2, [pc, #48]	@ (8000fa4 <hm_send_time_date_uart+0xc8>)
 8000f72:	2140      	movs	r1, #64	@ 0x40
 8000f74:	f005 fab8 	bl	80064e8 <sniprintf>
    }
    os_uart_send(hm->os.data_streem, (u8*)buffer, strlen(buffer));
 8000f78:	4b08      	ldr	r3, [pc, #32]	@ (8000f9c <hm_send_time_date_uart+0xc0>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	695c      	ldr	r4, [r3, #20]
 8000f7e:	463b      	mov	r3, r7
 8000f80:	4618      	mov	r0, r3
 8000f82:	f7ff f945 	bl	8000210 <strlen>
 8000f86:	4603      	mov	r3, r0
 8000f88:	b29a      	uxth	r2, r3
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4620      	mov	r0, r4
 8000f90:	f7ff fbf8 	bl	8000784 <os_uart_send>
}
 8000f94:	bf00      	nop
 8000f96:	3744      	adds	r7, #68	@ 0x44
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f9c:	200003f4 	.word	0x200003f4
 8000fa0:	08006dfc 	.word	0x08006dfc
 8000fa4:	08006e1c 	.word	0x08006e1c

08000fa8 <hm_frame>:



internal void
hm_frame()
{
 8000fa8:	b590      	push	{r4, r7, lr}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af02      	add	r7, sp, #8
    static u32 last_send_second = 0;
    
       os_rtc_get_time(hm->os.rtc, &hm->hour, &hm->minute, &hm->second);
 8000fae:	4b25      	ldr	r3, [pc, #148]	@ (8001044 <hm_frame+0x9c>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	68d8      	ldr	r0, [r3, #12]
 8000fb4:	4b23      	ldr	r3, [pc, #140]	@ (8001044 <hm_frame+0x9c>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f103 0180 	add.w	r1, r3, #128	@ 0x80
 8000fbc:	4b21      	ldr	r3, [pc, #132]	@ (8001044 <hm_frame+0x9c>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f103 0281 	add.w	r2, r3, #129	@ 0x81
 8000fc4:	4b1f      	ldr	r3, [pc, #124]	@ (8001044 <hm_frame+0x9c>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	3382      	adds	r3, #130	@ 0x82
 8000fca:	f7ff fc40 	bl	800084e <os_rtc_get_time>
       os_rtc_get_date(hm->os.rtc, &hm->year, &hm->month, &hm->date, &hm->weekday);
 8000fce:	4b1d      	ldr	r3, [pc, #116]	@ (8001044 <hm_frame+0x9c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	68d8      	ldr	r0, [r3, #12]
 8000fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001044 <hm_frame+0x9c>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f103 0183 	add.w	r1, r3, #131	@ 0x83
 8000fdc:	4b19      	ldr	r3, [pc, #100]	@ (8001044 <hm_frame+0x9c>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f103 0284 	add.w	r2, r3, #132	@ 0x84
 8000fe4:	4b17      	ldr	r3, [pc, #92]	@ (8001044 <hm_frame+0x9c>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f103 0485 	add.w	r4, r3, #133	@ 0x85
 8000fec:	4b15      	ldr	r3, [pc, #84]	@ (8001044 <hm_frame+0x9c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	3386      	adds	r3, #134	@ 0x86
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	4623      	mov	r3, r4
 8000ff6:	f7ff fc95 	bl	8000924 <os_rtc_get_date>
    
    if (hm->second != last_send_second && (hm->second % 3 == 0))
 8000ffa:	4b12      	ldr	r3, [pc, #72]	@ (8001044 <hm_frame+0x9c>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8001002:	461a      	mov	r2, r3
 8001004:	4b10      	ldr	r3, [pc, #64]	@ (8001048 <hm_frame+0xa0>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	429a      	cmp	r2, r3
 800100a:	d017      	beq.n	800103c <hm_frame+0x94>
 800100c:	4b0d      	ldr	r3, [pc, #52]	@ (8001044 <hm_frame+0x9c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 8001014:	4b0d      	ldr	r3, [pc, #52]	@ (800104c <hm_frame+0xa4>)
 8001016:	fba3 1302 	umull	r1, r3, r3, r2
 800101a:	0859      	lsrs	r1, r3, #1
 800101c:	460b      	mov	r3, r1
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	440b      	add	r3, r1
 8001022:	1ad3      	subs	r3, r2, r3
 8001024:	b2db      	uxtb	r3, r3
 8001026:	2b00      	cmp	r3, #0
 8001028:	d108      	bne.n	800103c <hm_frame+0x94>
    {
        hm_send_time_date_uart();
 800102a:	f7ff ff57 	bl	8000edc <hm_send_time_date_uart>
        last_send_second = hm->second;
 800102e:	4b05      	ldr	r3, [pc, #20]	@ (8001044 <hm_frame+0x9c>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8001036:	461a      	mov	r2, r3
 8001038:	4b03      	ldr	r3, [pc, #12]	@ (8001048 <hm_frame+0xa0>)
 800103a:	601a      	str	r2, [r3, #0]
    }
}
 800103c:	bf00      	nop
 800103e:	3704      	adds	r7, #4
 8001040:	46bd      	mov	sp, r7
 8001042:	bd90      	pop	{r4, r7, pc}
 8001044:	200003f4 	.word	0x200003f4
 8001048:	20000400 	.word	0x20000400
 800104c:	aaaaaaab 	.word	0xaaaaaaab

08001050 <HAL_TIM_PeriodElapsedCallback>:



void
HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
    OS_State *os = &hm->os;
 8001058:	4b15      	ldr	r3, [pc, #84]	@ (80010b0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	3304      	adds	r3, #4
 800105e:	60bb      	str	r3, [r7, #8]
    if(htim == os_timer_it_handle(os->panel_cc_timer))
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fb69 	bl	800073c <os_timer_it_handle>
 800106a:	4602      	mov	r2, r0
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	4293      	cmp	r3, r2
 8001070:	d119      	bne.n	80010a6 <HAL_TIM_PeriodElapsedCallback+0x56>
    {
        for (u32 it = 0; it < Button_COUNT; it++)
 8001072:	2300      	movs	r3, #0
 8001074:	60fb      	str	r3, [r7, #12]
 8001076:	e013      	b.n	80010a0 <HAL_TIM_PeriodElapsedCallback+0x50>
            hm->panel_buttons[it] = os_gpio_read(hm->os.panel_buttons + it);
 8001078:	4b0d      	ldr	r3, [pc, #52]	@ (80010b0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	685a      	ldr	r2, [r3, #4]
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	00db      	lsls	r3, r3, #3
 8001082:	4413      	add	r3, r2
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff fb1a 	bl	80006be <os_gpio_read>
 800108a:	4602      	mov	r2, r0
 800108c:	4b08      	ldr	r3, [pc, #32]	@ (80010b0 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4611      	mov	r1, r2
 8001092:	68fa      	ldr	r2, [r7, #12]
 8001094:	3206      	adds	r2, #6
 8001096:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        for (u32 it = 0; it < Button_COUNT; it++)
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	3301      	adds	r3, #1
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	2b16      	cmp	r3, #22
 80010a4:	d9e8      	bls.n	8001078 <HAL_TIM_PeriodElapsedCallback+0x28>
        
    }
}
 80010a6:	bf00      	nop
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	200003f4 	.word	0x200003f4

080010b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010b8:	f001 f87e 	bl	80021b8 <HAL_Init>
  /* USER CODE BEGIN Init */
    
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010bc:	f000 f81e 	bl	80010fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
    
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010c0:	f000 fae2 	bl	8001688 <MX_GPIO_Init>
  MX_DMA_Init();
 80010c4:	f000 fab8 	bl	8001638 <MX_DMA_Init>
  MX_TIM3_Init();
 80010c8:	f000 f96c 	bl	80013a4 <MX_TIM3_Init>
  MX_TIM9_Init();
 80010cc:	f000 fa26 	bl	800151c <MX_TIM9_Init>
  MX_USART1_UART_Init();
 80010d0:	f000 fa5e 	bl	8001590 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80010d4:	f000 f92e 	bl	8001334 <MX_SPI1_Init>
  MX_ADC1_Init();
 80010d8:	f000 f87c 	bl	80011d4 <MX_ADC1_Init>
  MX_TIM7_Init();
 80010dc:	f000 f9fe 	bl	80014dc <MX_TIM7_Init>
  MX_TIM5_Init();
 80010e0:	f000 f9ae 	bl	8001440 <MX_TIM5_Init>
  MX_QUADSPI_Init();
 80010e4:	f000 f8c8 	bl	8001278 <MX_QUADSPI_Init>
  MX_RTC_Init();
 80010e8:	f000 f8f2 	bl	80012d0 <MX_RTC_Init>
  MX_USART6_UART_Init();
 80010ec:	f000 fa7a 	bl	80015e4 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
 // HAL_GPIO_WritePin(GPIOC, LOAD_EN_Pin, GPIO_PIN_SET);
    hm_init();
 80010f0:	f7ff fc6a 	bl	80009c8 <hm_init>
    while (1)
    {
        hm_frame();
 80010f4:	f7ff ff58 	bl	8000fa8 <hm_frame>
 80010f8:	e7fc      	b.n	80010f4 <main+0x40>
	...

080010fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b094      	sub	sp, #80	@ 0x50
 8001100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001102:	f107 031c 	add.w	r3, r7, #28
 8001106:	2234      	movs	r2, #52	@ 0x34
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f005 fa3c 	bl	8006588 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001110:	f107 0308 	add.w	r3, r7, #8
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001120:	2300      	movs	r3, #0
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	4b29      	ldr	r3, [pc, #164]	@ (80011cc <SystemClock_Config+0xd0>)
 8001126:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001128:	4a28      	ldr	r2, [pc, #160]	@ (80011cc <SystemClock_Config+0xd0>)
 800112a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800112e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001130:	4b26      	ldr	r3, [pc, #152]	@ (80011cc <SystemClock_Config+0xd0>)
 8001132:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001134:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001138:	607b      	str	r3, [r7, #4]
 800113a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800113c:	2300      	movs	r3, #0
 800113e:	603b      	str	r3, [r7, #0]
 8001140:	4b23      	ldr	r3, [pc, #140]	@ (80011d0 <SystemClock_Config+0xd4>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a22      	ldr	r2, [pc, #136]	@ (80011d0 <SystemClock_Config+0xd4>)
 8001146:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800114a:	6013      	str	r3, [r2, #0]
 800114c:	4b20      	ldr	r3, [pc, #128]	@ (80011d0 <SystemClock_Config+0xd4>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001154:	603b      	str	r3, [r7, #0]
 8001156:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001158:	2305      	movs	r3, #5
 800115a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800115c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001160:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001162:	2301      	movs	r3, #1
 8001164:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001166:	2302      	movs	r3, #2
 8001168:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800116a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800116e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 10;
 8001170:	230a      	movs	r3, #10
 8001172:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001174:	2364      	movs	r3, #100	@ 0x64
 8001176:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001178:	2302      	movs	r3, #2
 800117a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800117c:	2302      	movs	r3, #2
 800117e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001180:	2302      	movs	r3, #2
 8001182:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001184:	f107 031c 	add.w	r3, r7, #28
 8001188:	4618      	mov	r0, r3
 800118a:	f002 fde5 	bl	8003d58 <HAL_RCC_OscConfig>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001194:	f000 fbdc 	bl	8001950 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001198:	230f      	movs	r3, #15
 800119a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800119c:	2302      	movs	r3, #2
 800119e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011a0:	2300      	movs	r3, #0
 80011a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011a8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011ae:	f107 0308 	add.w	r3, r7, #8
 80011b2:	2103      	movs	r1, #3
 80011b4:	4618      	mov	r0, r3
 80011b6:	f002 fa21 	bl	80035fc <HAL_RCC_ClockConfig>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80011c0:	f000 fbc6 	bl	8001950 <Error_Handler>
  }
}
 80011c4:	bf00      	nop
 80011c6:	3750      	adds	r7, #80	@ 0x50
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40023800 	.word	0x40023800
 80011d0:	40007000 	.word	0x40007000

080011d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
    
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011da:	463b      	mov	r3, r7
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
    
  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011e6:	4b21      	ldr	r3, [pc, #132]	@ (800126c <MX_ADC1_Init+0x98>)
 80011e8:	4a21      	ldr	r2, [pc, #132]	@ (8001270 <MX_ADC1_Init+0x9c>)
 80011ea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011ec:	4b1f      	ldr	r3, [pc, #124]	@ (800126c <MX_ADC1_Init+0x98>)
 80011ee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80011f2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011f4:	4b1d      	ldr	r3, [pc, #116]	@ (800126c <MX_ADC1_Init+0x98>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80011fa:	4b1c      	ldr	r3, [pc, #112]	@ (800126c <MX_ADC1_Init+0x98>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001200:	4b1a      	ldr	r3, [pc, #104]	@ (800126c <MX_ADC1_Init+0x98>)
 8001202:	2200      	movs	r2, #0
 8001204:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001206:	4b19      	ldr	r3, [pc, #100]	@ (800126c <MX_ADC1_Init+0x98>)
 8001208:	2200      	movs	r2, #0
 800120a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800120e:	4b17      	ldr	r3, [pc, #92]	@ (800126c <MX_ADC1_Init+0x98>)
 8001210:	2200      	movs	r2, #0
 8001212:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001214:	4b15      	ldr	r3, [pc, #84]	@ (800126c <MX_ADC1_Init+0x98>)
 8001216:	4a17      	ldr	r2, [pc, #92]	@ (8001274 <MX_ADC1_Init+0xa0>)
 8001218:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800121a:	4b14      	ldr	r3, [pc, #80]	@ (800126c <MX_ADC1_Init+0x98>)
 800121c:	2200      	movs	r2, #0
 800121e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001220:	4b12      	ldr	r3, [pc, #72]	@ (800126c <MX_ADC1_Init+0x98>)
 8001222:	2201      	movs	r2, #1
 8001224:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001226:	4b11      	ldr	r3, [pc, #68]	@ (800126c <MX_ADC1_Init+0x98>)
 8001228:	2200      	movs	r2, #0
 800122a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800122e:	4b0f      	ldr	r3, [pc, #60]	@ (800126c <MX_ADC1_Init+0x98>)
 8001230:	2201      	movs	r2, #1
 8001232:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001234:	480d      	ldr	r0, [pc, #52]	@ (800126c <MX_ADC1_Init+0x98>)
 8001236:	f001 f855 	bl	80022e4 <HAL_ADC_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001240:	f000 fb86 	bl	8001950 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001244:	2303      	movs	r3, #3
 8001246:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001248:	2301      	movs	r3, #1
 800124a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800124c:	2300      	movs	r3, #0
 800124e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001250:	463b      	mov	r3, r7
 8001252:	4619      	mov	r1, r3
 8001254:	4805      	ldr	r0, [pc, #20]	@ (800126c <MX_ADC1_Init+0x98>)
 8001256:	f001 f889 	bl	800236c <HAL_ADC_ConfigChannel>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001260:	f000 fb76 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001264:	bf00      	nop
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000078 	.word	0x20000078
 8001270:	40012000 	.word	0x40012000
 8001274:	0f000001 	.word	0x0f000001

08001278 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */
    
  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800127c:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <MX_QUADSPI_Init+0x50>)
 800127e:	4a13      	ldr	r2, [pc, #76]	@ (80012cc <MX_QUADSPI_Init+0x54>)
 8001280:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8001282:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <MX_QUADSPI_Init+0x50>)
 8001284:	2201      	movs	r2, #1
 8001286:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001288:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <MX_QUADSPI_Init+0x50>)
 800128a:	2204      	movs	r2, #4
 800128c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800128e:	4b0e      	ldr	r3, [pc, #56]	@ (80012c8 <MX_QUADSPI_Init+0x50>)
 8001290:	2200      	movs	r2, #0
 8001292:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 21;
 8001294:	4b0c      	ldr	r3, [pc, #48]	@ (80012c8 <MX_QUADSPI_Init+0x50>)
 8001296:	2215      	movs	r2, #21
 8001298:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800129a:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <MX_QUADSPI_Init+0x50>)
 800129c:	2200      	movs	r2, #0
 800129e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80012a0:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <MX_QUADSPI_Init+0x50>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80012a6:	4b08      	ldr	r3, [pc, #32]	@ (80012c8 <MX_QUADSPI_Init+0x50>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80012ac:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <MX_QUADSPI_Init+0x50>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80012b2:	4805      	ldr	r0, [pc, #20]	@ (80012c8 <MX_QUADSPI_Init+0x50>)
 80012b4:	f002 f8e0 	bl	8003478 <HAL_QSPI_Init>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 80012be:	f000 fb47 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */
    
  /* USER CODE END QUADSPI_Init 2 */

}
 80012c2:	bf00      	nop
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	200000c0 	.word	0x200000c0
 80012cc:	a0001000 	.word	0xa0001000

080012d0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80012e4:	2300      	movs	r3, #0
 80012e6:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80012e8:	4b10      	ldr	r3, [pc, #64]	@ (800132c <MX_RTC_Init+0x5c>)
 80012ea:	4a11      	ldr	r2, [pc, #68]	@ (8001330 <MX_RTC_Init+0x60>)
 80012ec:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 80012ee:	4b0f      	ldr	r3, [pc, #60]	@ (800132c <MX_RTC_Init+0x5c>)
 80012f0:	2240      	movs	r2, #64	@ 0x40
 80012f2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80012f4:	4b0d      	ldr	r3, [pc, #52]	@ (800132c <MX_RTC_Init+0x5c>)
 80012f6:	227f      	movs	r2, #127	@ 0x7f
 80012f8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80012fa:	4b0c      	ldr	r3, [pc, #48]	@ (800132c <MX_RTC_Init+0x5c>)
 80012fc:	22ff      	movs	r2, #255	@ 0xff
 80012fe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001300:	4b0a      	ldr	r3, [pc, #40]	@ (800132c <MX_RTC_Init+0x5c>)
 8001302:	2200      	movs	r2, #0
 8001304:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001306:	4b09      	ldr	r3, [pc, #36]	@ (800132c <MX_RTC_Init+0x5c>)
 8001308:	2200      	movs	r2, #0
 800130a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800130c:	4b07      	ldr	r3, [pc, #28]	@ (800132c <MX_RTC_Init+0x5c>)
 800130e:	2200      	movs	r2, #0
 8001310:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001312:	4806      	ldr	r0, [pc, #24]	@ (800132c <MX_RTC_Init+0x5c>)
 8001314:	f002 ffa4 	bl	8004260 <HAL_RTC_Init>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800131e:	f000 fb17 	bl	8001950 <Error_Handler>
  */
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001322:	bf00      	nop
 8001324:	3718      	adds	r7, #24
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	2000010c 	.word	0x2000010c
 8001330:	40002800 	.word	0x40002800

08001334 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */
    
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001338:	4b18      	ldr	r3, [pc, #96]	@ (800139c <MX_SPI1_Init+0x68>)
 800133a:	4a19      	ldr	r2, [pc, #100]	@ (80013a0 <MX_SPI1_Init+0x6c>)
 800133c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800133e:	4b17      	ldr	r3, [pc, #92]	@ (800139c <MX_SPI1_Init+0x68>)
 8001340:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001344:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001346:	4b15      	ldr	r3, [pc, #84]	@ (800139c <MX_SPI1_Init+0x68>)
 8001348:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800134c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800134e:	4b13      	ldr	r3, [pc, #76]	@ (800139c <MX_SPI1_Init+0x68>)
 8001350:	2200      	movs	r2, #0
 8001352:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <MX_SPI1_Init+0x68>)
 8001356:	2200      	movs	r2, #0
 8001358:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800135a:	4b10      	ldr	r3, [pc, #64]	@ (800139c <MX_SPI1_Init+0x68>)
 800135c:	2200      	movs	r2, #0
 800135e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001360:	4b0e      	ldr	r3, [pc, #56]	@ (800139c <MX_SPI1_Init+0x68>)
 8001362:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001366:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001368:	4b0c      	ldr	r3, [pc, #48]	@ (800139c <MX_SPI1_Init+0x68>)
 800136a:	2200      	movs	r2, #0
 800136c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <MX_SPI1_Init+0x68>)
 8001370:	2200      	movs	r2, #0
 8001372:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001374:	4b09      	ldr	r3, [pc, #36]	@ (800139c <MX_SPI1_Init+0x68>)
 8001376:	2200      	movs	r2, #0
 8001378:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800137a:	4b08      	ldr	r3, [pc, #32]	@ (800139c <MX_SPI1_Init+0x68>)
 800137c:	2200      	movs	r2, #0
 800137e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001380:	4b06      	ldr	r3, [pc, #24]	@ (800139c <MX_SPI1_Init+0x68>)
 8001382:	220a      	movs	r2, #10
 8001384:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001386:	4805      	ldr	r0, [pc, #20]	@ (800139c <MX_SPI1_Init+0x68>)
 8001388:	f003 faa6 	bl	80048d8 <HAL_SPI_Init>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8001392:	f000 fadd 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
    
  /* USER CODE END SPI1_Init 2 */

}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	2000012c 	.word	0x2000012c
 80013a0:	40013000 	.word	0x40013000

080013a4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
    
  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013aa:	f107 0308 	add.w	r3, r7, #8
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b8:	463b      	mov	r3, r7
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
 80013be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */
    
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001438 <MX_TIM3_Init+0x94>)
 80013c2:	4a1e      	ldr	r2, [pc, #120]	@ (800143c <MX_TIM3_Init+0x98>)
 80013c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9000-1;
 80013c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001438 <MX_TIM3_Init+0x94>)
 80013c8:	f242 3227 	movw	r2, #8999	@ 0x2327
 80013cc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <MX_TIM3_Init+0x94>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 990-1;
 80013d4:	4b18      	ldr	r3, [pc, #96]	@ (8001438 <MX_TIM3_Init+0x94>)
 80013d6:	f240 32dd 	movw	r2, #989	@ 0x3dd
 80013da:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013dc:	4b16      	ldr	r3, [pc, #88]	@ (8001438 <MX_TIM3_Init+0x94>)
 80013de:	2200      	movs	r2, #0
 80013e0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013e2:	4b15      	ldr	r3, [pc, #84]	@ (8001438 <MX_TIM3_Init+0x94>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013e8:	4813      	ldr	r0, [pc, #76]	@ (8001438 <MX_TIM3_Init+0x94>)
 80013ea:	f003 fafe 	bl	80049ea <HAL_TIM_Base_Init>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80013f4:	f000 faac 	bl	8001950 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013fe:	f107 0308 	add.w	r3, r7, #8
 8001402:	4619      	mov	r1, r3
 8001404:	480c      	ldr	r0, [pc, #48]	@ (8001438 <MX_TIM3_Init+0x94>)
 8001406:	f003 fcce 	bl	8004da6 <HAL_TIM_ConfigClockSource>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001410:	f000 fa9e 	bl	8001950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001414:	2300      	movs	r3, #0
 8001416:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001418:	2300      	movs	r3, #0
 800141a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800141c:	463b      	mov	r3, r7
 800141e:	4619      	mov	r1, r3
 8001420:	4805      	ldr	r0, [pc, #20]	@ (8001438 <MX_TIM3_Init+0x94>)
 8001422:	f003 feef 	bl	8005204 <HAL_TIMEx_MasterConfigSynchronization>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800142c:	f000 fa90 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
    
  /* USER CODE END TIM3_Init 2 */

}
 8001430:	bf00      	nop
 8001432:	3718      	adds	r7, #24
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	20000184 	.word	0x20000184
 800143c:	40000400 	.word	0x40000400

08001440 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */
    
  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001446:	f107 0308 	add.w	r3, r7, #8
 800144a:	2200      	movs	r2, #0
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	605a      	str	r2, [r3, #4]
 8001450:	609a      	str	r2, [r3, #8]
 8001452:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001454:	463b      	mov	r3, r7
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */
    
  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800145c:	4b1d      	ldr	r3, [pc, #116]	@ (80014d4 <MX_TIM5_Init+0x94>)
 800145e:	4a1e      	ldr	r2, [pc, #120]	@ (80014d8 <MX_TIM5_Init+0x98>)
 8001460:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 72-1;
 8001462:	4b1c      	ldr	r3, [pc, #112]	@ (80014d4 <MX_TIM5_Init+0x94>)
 8001464:	2247      	movs	r2, #71	@ 0x47
 8001466:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001468:	4b1a      	ldr	r3, [pc, #104]	@ (80014d4 <MX_TIM5_Init+0x94>)
 800146a:	2200      	movs	r2, #0
 800146c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 800146e:	4b19      	ldr	r3, [pc, #100]	@ (80014d4 <MX_TIM5_Init+0x94>)
 8001470:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001474:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001476:	4b17      	ldr	r3, [pc, #92]	@ (80014d4 <MX_TIM5_Init+0x94>)
 8001478:	2200      	movs	r2, #0
 800147a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800147c:	4b15      	ldr	r3, [pc, #84]	@ (80014d4 <MX_TIM5_Init+0x94>)
 800147e:	2200      	movs	r2, #0
 8001480:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001482:	4814      	ldr	r0, [pc, #80]	@ (80014d4 <MX_TIM5_Init+0x94>)
 8001484:	f003 fab1 	bl	80049ea <HAL_TIM_Base_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800148e:	f000 fa5f 	bl	8001950 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001492:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001496:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001498:	f107 0308 	add.w	r3, r7, #8
 800149c:	4619      	mov	r1, r3
 800149e:	480d      	ldr	r0, [pc, #52]	@ (80014d4 <MX_TIM5_Init+0x94>)
 80014a0:	f003 fc81 	bl	8004da6 <HAL_TIM_ConfigClockSource>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80014aa:	f000 fa51 	bl	8001950 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014ae:	2300      	movs	r3, #0
 80014b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b2:	2300      	movs	r3, #0
 80014b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80014b6:	463b      	mov	r3, r7
 80014b8:	4619      	mov	r1, r3
 80014ba:	4806      	ldr	r0, [pc, #24]	@ (80014d4 <MX_TIM5_Init+0x94>)
 80014bc:	f003 fea2 	bl	8005204 <HAL_TIMEx_MasterConfigSynchronization>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80014c6:	f000 fa43 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */
    
  /* USER CODE END TIM5_Init 2 */

}
 80014ca:	bf00      	nop
 80014cc:	3718      	adds	r7, #24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	200001cc 	.word	0x200001cc
 80014d8:	40000c00 	.word	0x40000c00

080014dc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END TIM7_Init 0 */

  /* USER CODE BEGIN TIM7_Init 1 */
    
  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80014e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001514 <MX_TIM7_Init+0x38>)
 80014e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001518 <MX_TIM7_Init+0x3c>)
 80014e4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 72-1;
 80014e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001514 <MX_TIM7_Init+0x38>)
 80014e8:	2247      	movs	r2, #71	@ 0x47
 80014ea:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ec:	4b09      	ldr	r3, [pc, #36]	@ (8001514 <MX_TIM7_Init+0x38>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 80014f2:	4b08      	ldr	r3, [pc, #32]	@ (8001514 <MX_TIM7_Init+0x38>)
 80014f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80014f8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014fa:	4b06      	ldr	r3, [pc, #24]	@ (8001514 <MX_TIM7_Init+0x38>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001500:	4804      	ldr	r0, [pc, #16]	@ (8001514 <MX_TIM7_Init+0x38>)
 8001502:	f003 fa72 	bl	80049ea <HAL_TIM_Base_Init>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_TIM7_Init+0x34>
  {
    Error_Handler();
 800150c:	f000 fa20 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */
    
  /* USER CODE END TIM7_Init 2 */

}
 8001510:	bf00      	nop
 8001512:	bd80      	pop	{r7, pc}
 8001514:	20000214 	.word	0x20000214
 8001518:	40001400 	.word	0x40001400

0800151c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */
    
  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001522:	463b      	mov	r3, r7
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	605a      	str	r2, [r3, #4]
 800152a:	609a      	str	r2, [r3, #8]
 800152c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */
    
  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800152e:	4b16      	ldr	r3, [pc, #88]	@ (8001588 <MX_TIM9_Init+0x6c>)
 8001530:	4a16      	ldr	r2, [pc, #88]	@ (800158c <MX_TIM9_Init+0x70>)
 8001532:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 7200-1;
 8001534:	4b14      	ldr	r3, [pc, #80]	@ (8001588 <MX_TIM9_Init+0x6c>)
 8001536:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800153a:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800153c:	4b12      	ldr	r3, [pc, #72]	@ (8001588 <MX_TIM9_Init+0x6c>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 10000;
 8001542:	4b11      	ldr	r3, [pc, #68]	@ (8001588 <MX_TIM9_Init+0x6c>)
 8001544:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001548:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800154a:	4b0f      	ldr	r3, [pc, #60]	@ (8001588 <MX_TIM9_Init+0x6c>)
 800154c:	2200      	movs	r2, #0
 800154e:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001550:	4b0d      	ldr	r3, [pc, #52]	@ (8001588 <MX_TIM9_Init+0x6c>)
 8001552:	2200      	movs	r2, #0
 8001554:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001556:	480c      	ldr	r0, [pc, #48]	@ (8001588 <MX_TIM9_Init+0x6c>)
 8001558:	f003 fa47 	bl	80049ea <HAL_TIM_Base_Init>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8001562:	f000 f9f5 	bl	8001950 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001566:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800156a:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800156c:	463b      	mov	r3, r7
 800156e:	4619      	mov	r1, r3
 8001570:	4805      	ldr	r0, [pc, #20]	@ (8001588 <MX_TIM9_Init+0x6c>)
 8001572:	f003 fc18 	bl	8004da6 <HAL_TIM_ConfigClockSource>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 800157c:	f000 f9e8 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */
    
  /* USER CODE END TIM9_Init 2 */

}
 8001580:	bf00      	nop
 8001582:	3710      	adds	r7, #16
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	2000025c 	.word	0x2000025c
 800158c:	40014000 	.word	0x40014000

08001590 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
    
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001594:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <MX_USART1_UART_Init+0x4c>)
 8001596:	4a12      	ldr	r2, [pc, #72]	@ (80015e0 <MX_USART1_UART_Init+0x50>)
 8001598:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800159a:	4b10      	ldr	r3, [pc, #64]	@ (80015dc <MX_USART1_UART_Init+0x4c>)
 800159c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015a2:	4b0e      	ldr	r3, [pc, #56]	@ (80015dc <MX_USART1_UART_Init+0x4c>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015a8:	4b0c      	ldr	r3, [pc, #48]	@ (80015dc <MX_USART1_UART_Init+0x4c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80015ae:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <MX_USART1_UART_Init+0x4c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80015b4:	4b09      	ldr	r3, [pc, #36]	@ (80015dc <MX_USART1_UART_Init+0x4c>)
 80015b6:	220c      	movs	r2, #12
 80015b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ba:	4b08      	ldr	r3, [pc, #32]	@ (80015dc <MX_USART1_UART_Init+0x4c>)
 80015bc:	2200      	movs	r2, #0
 80015be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015c0:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <MX_USART1_UART_Init+0x4c>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015c6:	4805      	ldr	r0, [pc, #20]	@ (80015dc <MX_USART1_UART_Init+0x4c>)
 80015c8:	f003 feac 	bl	8005324 <HAL_UART_Init>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80015d2:	f000 f9bd 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
    
  /* USER CODE END USART1_Init 2 */

}
 80015d6:	bf00      	nop
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	200002a4 	.word	0x200002a4
 80015e0:	40011000 	.word	0x40011000

080015e4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80015e8:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 80015ea:	4a12      	ldr	r2, [pc, #72]	@ (8001634 <MX_USART6_UART_Init+0x50>)
 80015ec:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80015ee:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 80015f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015f4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80015f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80015fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001602:	4b0b      	ldr	r3, [pc, #44]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001608:	4b09      	ldr	r3, [pc, #36]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 800160a:	220c      	movs	r2, #12
 800160c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800160e:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 8001610:	2200      	movs	r2, #0
 8001612:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001614:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 8001616:	2200      	movs	r2, #0
 8001618:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800161a:	4805      	ldr	r0, [pc, #20]	@ (8001630 <MX_USART6_UART_Init+0x4c>)
 800161c:	f003 fe82 	bl	8005324 <HAL_UART_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001626:	f000 f993 	bl	8001950 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	200002ec 	.word	0x200002ec
 8001634:	40011400 	.word	0x40011400

08001638 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	607b      	str	r3, [r7, #4]
 8001642:	4b10      	ldr	r3, [pc, #64]	@ (8001684 <MX_DMA_Init+0x4c>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001646:	4a0f      	ldr	r2, [pc, #60]	@ (8001684 <MX_DMA_Init+0x4c>)
 8001648:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800164c:	6313      	str	r3, [r2, #48]	@ 0x30
 800164e:	4b0d      	ldr	r3, [pc, #52]	@ (8001684 <MX_DMA_Init+0x4c>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001656:	607b      	str	r3, [r7, #4]
 8001658:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 1, 0);
 800165a:	2200      	movs	r2, #0
 800165c:	2101      	movs	r1, #1
 800165e:	203a      	movs	r0, #58	@ 0x3a
 8001660:	f001 f97d 	bl	800295e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001664:	203a      	movs	r0, #58	@ 0x3a
 8001666:	f001 f996 	bl	8002996 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 1, 0);
 800166a:	2200      	movs	r2, #0
 800166c:	2101      	movs	r1, #1
 800166e:	2046      	movs	r0, #70	@ 0x46
 8001670:	f001 f975 	bl	800295e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001674:	2046      	movs	r0, #70	@ 0x46
 8001676:	f001 f98e 	bl	8002996 <HAL_NVIC_EnableIRQ>

}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	40023800 	.word	0x40023800

08001688 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08e      	sub	sp, #56	@ 0x38
 800168c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
 8001696:	605a      	str	r2, [r3, #4]
 8001698:	609a      	str	r2, [r3, #8]
 800169a:	60da      	str	r2, [r3, #12]
 800169c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
    
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	623b      	str	r3, [r7, #32]
 80016a2:	4ba3      	ldr	r3, [pc, #652]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	4aa2      	ldr	r2, [pc, #648]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 80016a8:	f043 0310 	orr.w	r3, r3, #16
 80016ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ae:	4ba0      	ldr	r3, [pc, #640]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	f003 0310 	and.w	r3, r3, #16
 80016b6:	623b      	str	r3, [r7, #32]
 80016b8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	61fb      	str	r3, [r7, #28]
 80016be:	4b9c      	ldr	r3, [pc, #624]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c2:	4a9b      	ldr	r2, [pc, #620]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 80016c4:	f043 0304 	orr.w	r3, r3, #4
 80016c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ca:	4b99      	ldr	r3, [pc, #612]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	f003 0304 	and.w	r3, r3, #4
 80016d2:	61fb      	str	r3, [r7, #28]
 80016d4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	61bb      	str	r3, [r7, #24]
 80016da:	4b95      	ldr	r3, [pc, #596]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	4a94      	ldr	r2, [pc, #592]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 80016e0:	f043 0320 	orr.w	r3, r3, #32
 80016e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e6:	4b92      	ldr	r3, [pc, #584]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	f003 0320 	and.w	r3, r3, #32
 80016ee:	61bb      	str	r3, [r7, #24]
 80016f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	617b      	str	r3, [r7, #20]
 80016f6:	4b8e      	ldr	r3, [pc, #568]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	4a8d      	ldr	r2, [pc, #564]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 80016fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001700:	6313      	str	r3, [r2, #48]	@ 0x30
 8001702:	4b8b      	ldr	r3, [pc, #556]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 8001704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800170a:	617b      	str	r3, [r7, #20]
 800170c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	613b      	str	r3, [r7, #16]
 8001712:	4b87      	ldr	r3, [pc, #540]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	4a86      	ldr	r2, [pc, #536]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 8001718:	f043 0301 	orr.w	r3, r3, #1
 800171c:	6313      	str	r3, [r2, #48]	@ 0x30
 800171e:	4b84      	ldr	r3, [pc, #528]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 8001720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001722:	f003 0301 	and.w	r3, r3, #1
 8001726:	613b      	str	r3, [r7, #16]
 8001728:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	4b80      	ldr	r3, [pc, #512]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001732:	4a7f      	ldr	r2, [pc, #508]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 8001734:	f043 0302 	orr.w	r3, r3, #2
 8001738:	6313      	str	r3, [r2, #48]	@ 0x30
 800173a:	4b7d      	ldr	r3, [pc, #500]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001746:	2300      	movs	r3, #0
 8001748:	60bb      	str	r3, [r7, #8]
 800174a:	4b79      	ldr	r3, [pc, #484]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174e:	4a78      	ldr	r2, [pc, #480]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 8001750:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001754:	6313      	str	r3, [r2, #48]	@ 0x30
 8001756:	4b76      	ldr	r3, [pc, #472]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800175e:	60bb      	str	r3, [r7, #8]
 8001760:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001762:	2300      	movs	r3, #0
 8001764:	607b      	str	r3, [r7, #4]
 8001766:	4b72      	ldr	r3, [pc, #456]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	4a71      	ldr	r2, [pc, #452]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 800176c:	f043 0308 	orr.w	r3, r3, #8
 8001770:	6313      	str	r3, [r2, #48]	@ 0x30
 8001772:	4b6f      	ldr	r3, [pc, #444]	@ (8001930 <MX_GPIO_Init+0x2a8>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001776:	f003 0308 	and.w	r3, r3, #8
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TFT_CS_Pin|TFT_DC_Pin|TFT_LED_Pin|TFT_RST_Pin
 800177e:	2200      	movs	r2, #0
 8001780:	f241 010f 	movw	r1, #4111	@ 0x100f
 8001784:	486b      	ldr	r0, [pc, #428]	@ (8001934 <MX_GPIO_Init+0x2ac>)
 8001786:	f001 fe49 	bl	800341c <HAL_GPIO_WritePin>
                          |LOAD_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, WINCH_WIND_OUT_Pin|WINCH_UNWIND_OUT_Pin|BOOM_UP_OUT_Pin, GPIO_PIN_RESET);
 800178a:	2200      	movs	r2, #0
 800178c:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001790:	4869      	ldr	r0, [pc, #420]	@ (8001938 <MX_GPIO_Init+0x2b0>)
 8001792:	f001 fe43 	bl	800341c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BOOM_DOWN_OUT_GPIO_Port, BOOM_DOWN_OUT_Pin, GPIO_PIN_RESET);
 8001796:	2200      	movs	r2, #0
 8001798:	2101      	movs	r1, #1
 800179a:	4868      	ldr	r0, [pc, #416]	@ (800193c <MX_GPIO_Init+0x2b4>)
 800179c:	f001 fe3e 	bl	800341c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BL_BW_LED_Pin|BL_FW_LED_Pin|BU_CL_LED_Pin|BU_OP_LED_Pin, GPIO_PIN_RESET);
 80017a0:	2200      	movs	r2, #0
 80017a2:	f44f 41d4 	mov.w	r1, #27136	@ 0x6a00
 80017a6:	4866      	ldr	r0, [pc, #408]	@ (8001940 <MX_GPIO_Init+0x2b8>)
 80017a8:	f001 fe38 	bl	800341c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BOOM_RETRACT_OUT_Pin|BOOM_EXTEND_OUT_Pin|GRIPPER_RIGHT_CLOSE_OUT_Pin|GRIPPER_RIGHT_OPEN_OUT_Pin, GPIO_PIN_RESET);
 80017ac:	2200      	movs	r2, #0
 80017ae:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80017b2:	4864      	ldr	r0, [pc, #400]	@ (8001944 <MX_GPIO_Init+0x2bc>)
 80017b4:	f001 fe32 	bl	800341c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GRIPPER_LEFT_OPEN_OUT_Pin|GRIPPER_LEFT_CLOSE_OUT_Pin|TIPPER_OPEN_OUT_Pin|TIPPER_CLOSE_OUT_Pin
 80017b8:	2200      	movs	r2, #0
 80017ba:	f643 4102 	movw	r1, #15362	@ 0x3c02
 80017be:	4862      	ldr	r0, [pc, #392]	@ (8001948 <MX_GPIO_Init+0x2c0>)
 80017c0:	f001 fe2c 	bl	800341c <HAL_GPIO_WritePin>
                          |COM_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : TIPPER_CLOSE_IN_Pin TIPPER_OPEN_IN_Pin BLADE_ACW_IN_Pin BUCKET_CLOSE_IN_Pin
                           WINCH_WIND_IN_Pin */
  GPIO_InitStruct.Pin = TIPPER_CLOSE_IN_Pin|TIPPER_OPEN_IN_Pin|BLADE_ACW_IN_Pin|BUCKET_CLOSE_IN_Pin
 80017c4:	2379      	movs	r3, #121	@ 0x79
 80017c6:	627b      	str	r3, [r7, #36]	@ 0x24
                          |WINCH_WIND_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017c8:	2300      	movs	r3, #0
 80017ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017cc:	2301      	movs	r3, #1
 80017ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017d4:	4619      	mov	r1, r3
 80017d6:	485a      	ldr	r0, [pc, #360]	@ (8001940 <MX_GPIO_Init+0x2b8>)
 80017d8:	f001 fc74 	bl	80030c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUCKET_OPEN_IN_Pin */
  GPIO_InitStruct.Pin = BUCKET_OPEN_IN_Pin;
 80017dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017e2:	2300      	movs	r3, #0
 80017e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017e6:	2301      	movs	r3, #1
 80017e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BUCKET_OPEN_IN_GPIO_Port, &GPIO_InitStruct);
 80017ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ee:	4619      	mov	r1, r3
 80017f0:	4850      	ldr	r0, [pc, #320]	@ (8001934 <MX_GPIO_Init+0x2ac>)
 80017f2:	f001 fc67 	bl	80030c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLADE_CW_IN_Pin STOP_Pin */
  GPIO_InitStruct.Pin = BLADE_CW_IN_Pin|STOP_Pin;
 80017f6:	2303      	movs	r3, #3
 80017f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017fa:	2300      	movs	r3, #0
 80017fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017fe:	2301      	movs	r3, #1
 8001800:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001802:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001806:	4619      	mov	r1, r3
 8001808:	484b      	ldr	r0, [pc, #300]	@ (8001938 <MX_GPIO_Init+0x2b0>)
 800180a:	f001 fc5b 	bl	80030c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TFT_CS_Pin TFT_DC_Pin TFT_LED_Pin TFT_RST_Pin
                           LOAD_EN_Pin */
  GPIO_InitStruct.Pin = TFT_CS_Pin|TFT_DC_Pin|TFT_LED_Pin|TFT_RST_Pin
 800180e:	f241 030f 	movw	r3, #4111	@ 0x100f
 8001812:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LOAD_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001814:	2301      	movs	r3, #1
 8001816:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181c:	2300      	movs	r3, #0
 800181e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001820:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001824:	4619      	mov	r1, r3
 8001826:	4843      	ldr	r0, [pc, #268]	@ (8001934 <MX_GPIO_Init+0x2ac>)
 8001828:	f001 fc4c 	bl	80030c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_CW_IN_Pin MOTOR_ACW_IN_Pin */
  GPIO_InitStruct.Pin = MOTOR_CW_IN_Pin|MOTOR_ACW_IN_Pin;
 800182c:	2303      	movs	r3, #3
 800182e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001830:	2300      	movs	r3, #0
 8001832:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001834:	2301      	movs	r3, #1
 8001836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001838:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800183c:	4619      	mov	r1, r3
 800183e:	4843      	ldr	r0, [pc, #268]	@ (800194c <MX_GPIO_Init+0x2c4>)
 8001840:	f001 fc40 	bl	80030c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : WINCH_WIND_OUT_Pin WINCH_UNWIND_OUT_Pin BOOM_UP_OUT_Pin */
  GPIO_InitStruct.Pin = WINCH_WIND_OUT_Pin|WINCH_UNWIND_OUT_Pin|BOOM_UP_OUT_Pin;
 8001844:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001848:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184a:	2301      	movs	r3, #1
 800184c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	2300      	movs	r3, #0
 8001850:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001852:	2300      	movs	r3, #0
 8001854:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001856:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800185a:	4619      	mov	r1, r3
 800185c:	4836      	ldr	r0, [pc, #216]	@ (8001938 <MX_GPIO_Init+0x2b0>)
 800185e:	f001 fc31 	bl	80030c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOM_DOWN_OUT_Pin */
  GPIO_InitStruct.Pin = BOOM_DOWN_OUT_Pin;
 8001862:	2301      	movs	r3, #1
 8001864:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001866:	2301      	movs	r3, #1
 8001868:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186e:	2300      	movs	r3, #0
 8001870:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BOOM_DOWN_OUT_GPIO_Port, &GPIO_InitStruct);
 8001872:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001876:	4619      	mov	r1, r3
 8001878:	4830      	ldr	r0, [pc, #192]	@ (800193c <MX_GPIO_Init+0x2b4>)
 800187a:	f001 fc23 	bl	80030c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOSFET1_ALERT_Pin GRIPPER_LEFT_CLOSE_IN_Pin GRIPPER_RIGHT_CLOSE_IN_Pin WINCH_UNWIND_IN_Pin
                           BOOM_RETRACT_IN_Pin BOOM_DOWN_IN_Pin BOOM_UP_IN_Pin */
  GPIO_InitStruct.Pin = MOSFET1_ALERT_Pin|GRIPPER_LEFT_CLOSE_IN_Pin|GRIPPER_RIGHT_CLOSE_IN_Pin|WINCH_UNWIND_IN_Pin
 800187e:	f647 6302 	movw	r3, #32258	@ 0x7e02
 8001882:	627b      	str	r3, [r7, #36]	@ 0x24
                          |BOOM_RETRACT_IN_Pin|BOOM_DOWN_IN_Pin|BOOM_UP_IN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001884:	2300      	movs	r3, #0
 8001886:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001888:	2301      	movs	r3, #1
 800188a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800188c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001890:	4619      	mov	r1, r3
 8001892:	482a      	ldr	r0, [pc, #168]	@ (800193c <MX_GPIO_Init+0x2b4>)
 8001894:	f001 fc16 	bl	80030c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BL_BW_LED_Pin BL_FW_LED_Pin BU_CL_LED_Pin BU_OP_LED_Pin */
  GPIO_InitStruct.Pin = BL_BW_LED_Pin|BL_FW_LED_Pin|BU_CL_LED_Pin|BU_OP_LED_Pin;
 8001898:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 800189c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189e:	2301      	movs	r3, #1
 80018a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018a6:	2302      	movs	r3, #2
 80018a8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ae:	4619      	mov	r1, r3
 80018b0:	4823      	ldr	r0, [pc, #140]	@ (8001940 <MX_GPIO_Init+0x2b8>)
 80018b2:	f001 fc07 	bl	80030c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOOM_RETRACT_OUT_Pin BOOM_EXTEND_OUT_Pin GRIPPER_RIGHT_CLOSE_OUT_Pin GRIPPER_RIGHT_OPEN_OUT_Pin */
  GPIO_InitStruct.Pin = BOOM_RETRACT_OUT_Pin|BOOM_EXTEND_OUT_Pin|GRIPPER_RIGHT_CLOSE_OUT_Pin|GRIPPER_RIGHT_OPEN_OUT_Pin;
 80018b6:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80018ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018bc:	2301      	movs	r3, #1
 80018be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c0:	2300      	movs	r3, #0
 80018c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c4:	2300      	movs	r3, #0
 80018c6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018cc:	4619      	mov	r1, r3
 80018ce:	481d      	ldr	r0, [pc, #116]	@ (8001944 <MX_GPIO_Init+0x2bc>)
 80018d0:	f001 fbf8 	bl	80030c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOSFET2_ALERT_Pin MOSFET3_ALERT_Pin GRIPPER_RIGHT_OPEN_IN_Pin GRIPPER_LEFT_OPEN_IN_Pin */
  GPIO_InitStruct.Pin = MOSFET2_ALERT_Pin|MOSFET3_ALERT_Pin|GRIPPER_RIGHT_OPEN_IN_Pin|GRIPPER_LEFT_OPEN_IN_Pin;
 80018d4:	f244 23c0 	movw	r3, #17088	@ 0x42c0
 80018d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018da:	2300      	movs	r3, #0
 80018dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018de:	2301      	movs	r3, #1
 80018e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018e6:	4619      	mov	r1, r3
 80018e8:	4817      	ldr	r0, [pc, #92]	@ (8001948 <MX_GPIO_Init+0x2c0>)
 80018ea:	f001 fbeb 	bl	80030c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : GRIPPER_LEFT_OPEN_OUT_Pin GRIPPER_LEFT_CLOSE_OUT_Pin TIPPER_OPEN_OUT_Pin TIPPER_CLOSE_OUT_Pin
                           COM_EN_Pin */
  GPIO_InitStruct.Pin = GRIPPER_LEFT_OPEN_OUT_Pin|GRIPPER_LEFT_CLOSE_OUT_Pin|TIPPER_OPEN_OUT_Pin|TIPPER_CLOSE_OUT_Pin
 80018ee:	f643 4302 	movw	r3, #15362	@ 0x3c02
 80018f2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |COM_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f4:	2301      	movs	r3, #1
 80018f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f8:	2300      	movs	r3, #0
 80018fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fc:	2300      	movs	r3, #0
 80018fe:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001900:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001904:	4619      	mov	r1, r3
 8001906:	4810      	ldr	r0, [pc, #64]	@ (8001948 <MX_GPIO_Init+0x2c0>)
 8001908:	f001 fbdc 	bl	80030c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOM_EXTEND_IN_Pin */
  GPIO_InitStruct.Pin = BOOM_EXTEND_IN_Pin;
 800190c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001910:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001912:	2300      	movs	r3, #0
 8001914:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001916:	2301      	movs	r3, #1
 8001918:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOM_EXTEND_IN_GPIO_Port, &GPIO_InitStruct);
 800191a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800191e:	4619      	mov	r1, r3
 8001920:	4808      	ldr	r0, [pc, #32]	@ (8001944 <MX_GPIO_Init+0x2bc>)
 8001922:	f001 fbcf 	bl	80030c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
    
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001926:	bf00      	nop
 8001928:	3738      	adds	r7, #56	@ 0x38
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40023800 	.word	0x40023800
 8001934:	40020800 	.word	0x40020800
 8001938:	40021400 	.word	0x40021400
 800193c:	40021800 	.word	0x40021800
 8001940:	40021000 	.word	0x40021000
 8001944:	40020400 	.word	0x40020400
 8001948:	40020c00 	.word	0x40020c00
 800194c:	40020000 	.word	0x40020000

08001950 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001954:	b672      	cpsid	i
}
 8001956:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001958:	bf00      	nop
 800195a:	e7fd      	b.n	8001958 <Error_Handler+0x8>

0800195c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	607b      	str	r3, [r7, #4]
 8001966:	4b17      	ldr	r3, [pc, #92]	@ (80019c4 <HAL_MspInit+0x68>)
 8001968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196a:	4a16      	ldr	r2, [pc, #88]	@ (80019c4 <HAL_MspInit+0x68>)
 800196c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001970:	6453      	str	r3, [r2, #68]	@ 0x44
 8001972:	4b14      	ldr	r3, [pc, #80]	@ (80019c4 <HAL_MspInit+0x68>)
 8001974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800197a:	607b      	str	r3, [r7, #4]
 800197c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	603b      	str	r3, [r7, #0]
 8001982:	4b10      	ldr	r3, [pc, #64]	@ (80019c4 <HAL_MspInit+0x68>)
 8001984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001986:	4a0f      	ldr	r2, [pc, #60]	@ (80019c4 <HAL_MspInit+0x68>)
 8001988:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800198c:	6413      	str	r3, [r2, #64]	@ 0x40
 800198e:	4b0d      	ldr	r3, [pc, #52]	@ (80019c4 <HAL_MspInit+0x68>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001992:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001996:	603b      	str	r3, [r7, #0]
 8001998:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800199a:	2200      	movs	r2, #0
 800199c:	2100      	movs	r1, #0
 800199e:	2005      	movs	r0, #5
 80019a0:	f000 ffdd 	bl	800295e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80019a4:	2005      	movs	r0, #5
 80019a6:	f000 fff6 	bl	8002996 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 0, 0);
 80019aa:	2200      	movs	r2, #0
 80019ac:	2100      	movs	r1, #0
 80019ae:	2051      	movs	r0, #81	@ 0x51
 80019b0:	f000 ffd5 	bl	800295e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 80019b4:	2051      	movs	r0, #81	@ 0x51
 80019b6:	f000 ffee 	bl	8002996 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40023800 	.word	0x40023800

080019c8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b08a      	sub	sp, #40	@ 0x28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d0:	f107 0314 	add.w	r3, r7, #20
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	609a      	str	r2, [r3, #8]
 80019dc:	60da      	str	r2, [r3, #12]
 80019de:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a17      	ldr	r2, [pc, #92]	@ (8001a44 <HAL_ADC_MspInit+0x7c>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d127      	bne.n	8001a3a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	613b      	str	r3, [r7, #16]
 80019ee:	4b16      	ldr	r3, [pc, #88]	@ (8001a48 <HAL_ADC_MspInit+0x80>)
 80019f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019f2:	4a15      	ldr	r2, [pc, #84]	@ (8001a48 <HAL_ADC_MspInit+0x80>)
 80019f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019fa:	4b13      	ldr	r3, [pc, #76]	@ (8001a48 <HAL_ADC_MspInit+0x80>)
 80019fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a02:	613b      	str	r3, [r7, #16]
 8001a04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a48 <HAL_ADC_MspInit+0x80>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	4a0e      	ldr	r2, [pc, #56]	@ (8001a48 <HAL_ADC_MspInit+0x80>)
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a16:	4b0c      	ldr	r3, [pc, #48]	@ (8001a48 <HAL_ADC_MspInit+0x80>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a22:	2308      	movs	r3, #8
 8001a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a26:	2303      	movs	r3, #3
 8001a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2e:	f107 0314 	add.w	r3, r7, #20
 8001a32:	4619      	mov	r1, r3
 8001a34:	4805      	ldr	r0, [pc, #20]	@ (8001a4c <HAL_ADC_MspInit+0x84>)
 8001a36:	f001 fb45 	bl	80030c4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a3a:	bf00      	nop
 8001a3c:	3728      	adds	r7, #40	@ 0x28
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40012000 	.word	0x40012000
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	40020000 	.word	0x40020000

08001a50 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08c      	sub	sp, #48	@ 0x30
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 031c 	add.w	r3, r7, #28
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
 8001a66:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a4f      	ldr	r2, [pc, #316]	@ (8001bac <HAL_QSPI_MspInit+0x15c>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	f040 8097 	bne.w	8001ba2 <HAL_QSPI_MspInit+0x152>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001a74:	2300      	movs	r3, #0
 8001a76:	61bb      	str	r3, [r7, #24]
 8001a78:	4b4d      	ldr	r3, [pc, #308]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a7c:	4a4c      	ldr	r2, [pc, #304]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001a7e:	f043 0302 	orr.w	r3, r3, #2
 8001a82:	6393      	str	r3, [r2, #56]	@ 0x38
 8001a84:	4b4a      	ldr	r3, [pc, #296]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	61bb      	str	r3, [r7, #24]
 8001a8e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]
 8001a94:	4b46      	ldr	r3, [pc, #280]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a98:	4a45      	ldr	r2, [pc, #276]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001a9a:	f043 0310 	orr.w	r3, r3, #16
 8001a9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa0:	4b43      	ldr	r3, [pc, #268]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa4:	f003 0310 	and.w	r3, r3, #16
 8001aa8:	617b      	str	r3, [r7, #20]
 8001aaa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001aac:	2300      	movs	r3, #0
 8001aae:	613b      	str	r3, [r7, #16]
 8001ab0:	4b3f      	ldr	r3, [pc, #252]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab4:	4a3e      	ldr	r2, [pc, #248]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001ab6:	f043 0320 	orr.w	r3, r3, #32
 8001aba:	6313      	str	r3, [r2, #48]	@ 0x30
 8001abc:	4b3c      	ldr	r3, [pc, #240]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac0:	f003 0320 	and.w	r3, r3, #32
 8001ac4:	613b      	str	r3, [r7, #16]
 8001ac6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac8:	2300      	movs	r3, #0
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	4b38      	ldr	r3, [pc, #224]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad0:	4a37      	ldr	r2, [pc, #220]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001ad2:	f043 0302 	orr.w	r3, r3, #2
 8001ad6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ad8:	4b35      	ldr	r3, [pc, #212]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001adc:	f003 0302 	and.w	r3, r3, #2
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60bb      	str	r3, [r7, #8]
 8001ae8:	4b31      	ldr	r3, [pc, #196]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aec:	4a30      	ldr	r2, [pc, #192]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001aee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001af2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af4:	4b2e      	ldr	r3, [pc, #184]	@ (8001bb0 <HAL_QSPI_MspInit+0x160>)
 8001af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001afc:	60bb      	str	r3, [r7, #8]
 8001afe:	68bb      	ldr	r3, [r7, #8]
    PF8     ------> QUADSPI_BK1_IO0
    PF9     ------> QUADSPI_BK1_IO1
    PB1     ------> QUADSPI_CLK
    PG6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001b00:	2304      	movs	r3, #4
 8001b02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b04:	2302      	movs	r3, #2
 8001b06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001b10:	2309      	movs	r3, #9
 8001b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b14:	f107 031c 	add.w	r3, r7, #28
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4826      	ldr	r0, [pc, #152]	@ (8001bb4 <HAL_QSPI_MspInit+0x164>)
 8001b1c:	f001 fad2 	bl	80030c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b20:	2340      	movs	r3, #64	@ 0x40
 8001b22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b24:	2302      	movs	r3, #2
 8001b26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001b30:	2309      	movs	r3, #9
 8001b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b34:	f107 031c 	add.w	r3, r7, #28
 8001b38:	4619      	mov	r1, r3
 8001b3a:	481f      	ldr	r0, [pc, #124]	@ (8001bb8 <HAL_QSPI_MspInit+0x168>)
 8001b3c:	f001 fac2 	bl	80030c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001b40:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b46:	2302      	movs	r3, #2
 8001b48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001b52:	230a      	movs	r3, #10
 8001b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b56:	f107 031c 	add.w	r3, r7, #28
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4816      	ldr	r0, [pc, #88]	@ (8001bb8 <HAL_QSPI_MspInit+0x168>)
 8001b5e:	f001 fab1 	bl	80030c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001b62:	2302      	movs	r3, #2
 8001b64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	2302      	movs	r3, #2
 8001b68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6e:	2303      	movs	r3, #3
 8001b70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001b72:	2309      	movs	r3, #9
 8001b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b76:	f107 031c 	add.w	r3, r7, #28
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	480f      	ldr	r0, [pc, #60]	@ (8001bbc <HAL_QSPI_MspInit+0x16c>)
 8001b7e:	f001 faa1 	bl	80030c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b82:	2340      	movs	r3, #64	@ 0x40
 8001b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b86:	2302      	movs	r3, #2
 8001b88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001b92:	230a      	movs	r3, #10
 8001b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b96:	f107 031c 	add.w	r3, r7, #28
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4808      	ldr	r0, [pc, #32]	@ (8001bc0 <HAL_QSPI_MspInit+0x170>)
 8001b9e:	f001 fa91 	bl	80030c4 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001ba2:	bf00      	nop
 8001ba4:	3730      	adds	r7, #48	@ 0x30
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	a0001000 	.word	0xa0001000
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	40021400 	.word	0x40021400
 8001bbc:	40020400 	.word	0x40020400
 8001bc0:	40021800 	.word	0x40021800

08001bc4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b092      	sub	sp, #72	@ 0x48
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bcc:	f107 030c 	add.w	r3, r7, #12
 8001bd0:	223c      	movs	r2, #60	@ 0x3c
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f004 fcd7 	bl	8006588 <memset>
  if(hrtc->Instance==RTC)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a14      	ldr	r2, [pc, #80]	@ (8001c30 <HAL_RTC_MspInit+0x6c>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d121      	bne.n	8001c28 <HAL_RTC_MspInit+0x64>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    // CRITICAL: Enable PWR clock for backup domain access
    __HAL_RCC_PWR_CLK_ENABLE();
 8001be4:	2300      	movs	r3, #0
 8001be6:	60bb      	str	r3, [r7, #8]
 8001be8:	4b12      	ldr	r3, [pc, #72]	@ (8001c34 <HAL_RTC_MspInit+0x70>)
 8001bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bec:	4a11      	ldr	r2, [pc, #68]	@ (8001c34 <HAL_RTC_MspInit+0x70>)
 8001bee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bf2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c34 <HAL_RTC_MspInit+0x70>)
 8001bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bfc:	60bb      	str	r3, [r7, #8]
 8001bfe:	68bb      	ldr	r3, [r7, #8]

    // CRITICAL: Enable access to backup domain (RTC, backup registers, etc.)
    HAL_PWR_EnableBkUpAccess();
 8001c00:	f001 fc26 	bl	8003450 <HAL_PWR_EnableBkUpAccess>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001c04:	2308      	movs	r3, #8
 8001c06:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001c08:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c0e:	f107 030c 	add.w	r3, r7, #12
 8001c12:	4618      	mov	r0, r3
 8001c14:	f001 fed2 	bl	80039bc <HAL_RCCEx_PeriphCLKConfig>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <HAL_RTC_MspInit+0x5e>
    {
      Error_Handler();
 8001c1e:	f7ff fe97 	bl	8001950 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001c22:	4b05      	ldr	r3, [pc, #20]	@ (8001c38 <HAL_RTC_MspInit+0x74>)
 8001c24:	2201      	movs	r2, #1
 8001c26:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001c28:	bf00      	nop
 8001c2a:	3748      	adds	r7, #72	@ 0x48
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40002800 	.word	0x40002800
 8001c34:	40023800 	.word	0x40023800
 8001c38:	42470e3c 	.word	0x42470e3c

08001c3c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b08a      	sub	sp, #40	@ 0x28
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c44:	f107 0314 	add.w	r3, r7, #20
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a19      	ldr	r2, [pc, #100]	@ (8001cc0 <HAL_SPI_MspInit+0x84>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d12b      	bne.n	8001cb6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	613b      	str	r3, [r7, #16]
 8001c62:	4b18      	ldr	r3, [pc, #96]	@ (8001cc4 <HAL_SPI_MspInit+0x88>)
 8001c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c66:	4a17      	ldr	r2, [pc, #92]	@ (8001cc4 <HAL_SPI_MspInit+0x88>)
 8001c68:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c6e:	4b15      	ldr	r3, [pc, #84]	@ (8001cc4 <HAL_SPI_MspInit+0x88>)
 8001c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c76:	613b      	str	r3, [r7, #16]
 8001c78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	4b11      	ldr	r3, [pc, #68]	@ (8001cc4 <HAL_SPI_MspInit+0x88>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c82:	4a10      	ldr	r2, [pc, #64]	@ (8001cc4 <HAL_SPI_MspInit+0x88>)
 8001c84:	f043 0301 	orr.w	r3, r3, #1
 8001c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc4 <HAL_SPI_MspInit+0x88>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = TFT_SCLK_Pin|TFT_DIN_Pin;
 8001c96:	23a0      	movs	r3, #160	@ 0xa0
 8001c98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ca6:	2305      	movs	r3, #5
 8001ca8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001caa:	f107 0314 	add.w	r3, r7, #20
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4805      	ldr	r0, [pc, #20]	@ (8001cc8 <HAL_SPI_MspInit+0x8c>)
 8001cb2:	f001 fa07 	bl	80030c4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001cb6:	bf00      	nop
 8001cb8:	3728      	adds	r7, #40	@ 0x28
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40013000 	.word	0x40013000
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	40020000 	.word	0x40020000

08001ccc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4a38      	ldr	r2, [pc, #224]	@ (8001dbc <HAL_TIM_Base_MspInit+0xf0>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d116      	bne.n	8001d0c <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	617b      	str	r3, [r7, #20]
 8001ce2:	4b37      	ldr	r3, [pc, #220]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xf4>)
 8001ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce6:	4a36      	ldr	r2, [pc, #216]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xf4>)
 8001ce8:	f043 0302 	orr.w	r3, r3, #2
 8001cec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cee:	4b34      	ldr	r3, [pc, #208]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xf4>)
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	201d      	movs	r0, #29
 8001d00:	f000 fe2d 	bl	800295e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d04:	201d      	movs	r0, #29
 8001d06:	f000 fe46 	bl	8002996 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001d0a:	e052      	b.n	8001db2 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM5)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a2c      	ldr	r2, [pc, #176]	@ (8001dc4 <HAL_TIM_Base_MspInit+0xf8>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d116      	bne.n	8001d44 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	613b      	str	r3, [r7, #16]
 8001d1a:	4b29      	ldr	r3, [pc, #164]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1e:	4a28      	ldr	r2, [pc, #160]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d20:	f043 0308 	orr.w	r3, r3, #8
 8001d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d26:	4b26      	ldr	r3, [pc, #152]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d2a:	f003 0308 	and.w	r3, r3, #8
 8001d2e:	613b      	str	r3, [r7, #16]
 8001d30:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001d32:	2200      	movs	r2, #0
 8001d34:	2100      	movs	r1, #0
 8001d36:	2032      	movs	r0, #50	@ 0x32
 8001d38:	f000 fe11 	bl	800295e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001d3c:	2032      	movs	r0, #50	@ 0x32
 8001d3e:	f000 fe2a 	bl	8002996 <HAL_NVIC_EnableIRQ>
}
 8001d42:	e036      	b.n	8001db2 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM7)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a1f      	ldr	r2, [pc, #124]	@ (8001dc8 <HAL_TIM_Base_MspInit+0xfc>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d116      	bne.n	8001d7c <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	60fb      	str	r3, [r7, #12]
 8001d52:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d56:	4a1a      	ldr	r2, [pc, #104]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d58:	f043 0320 	orr.w	r3, r3, #32
 8001d5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d5e:	4b18      	ldr	r3, [pc, #96]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d62:	f003 0320 	and.w	r3, r3, #32
 8001d66:	60fb      	str	r3, [r7, #12]
 8001d68:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	2100      	movs	r1, #0
 8001d6e:	2037      	movs	r0, #55	@ 0x37
 8001d70:	f000 fdf5 	bl	800295e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001d74:	2037      	movs	r0, #55	@ 0x37
 8001d76:	f000 fe0e 	bl	8002996 <HAL_NVIC_EnableIRQ>
}
 8001d7a:	e01a      	b.n	8001db2 <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM9)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a12      	ldr	r2, [pc, #72]	@ (8001dcc <HAL_TIM_Base_MspInit+0x100>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d115      	bne.n	8001db2 <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	60bb      	str	r3, [r7, #8]
 8001d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d94:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d96:	4b0a      	ldr	r3, [pc, #40]	@ (8001dc0 <HAL_TIM_Base_MspInit+0xf4>)
 8001d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d9e:	60bb      	str	r3, [r7, #8]
 8001da0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 2, 0);
 8001da2:	2200      	movs	r2, #0
 8001da4:	2102      	movs	r1, #2
 8001da6:	2018      	movs	r0, #24
 8001da8:	f000 fdd9 	bl	800295e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001dac:	2018      	movs	r0, #24
 8001dae:	f000 fdf2 	bl	8002996 <HAL_NVIC_EnableIRQ>
}
 8001db2:	bf00      	nop
 8001db4:	3718      	adds	r7, #24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	40000400 	.word	0x40000400
 8001dc0:	40023800 	.word	0x40023800
 8001dc4:	40000c00 	.word	0x40000c00
 8001dc8:	40001400 	.word	0x40001400
 8001dcc:	40014000 	.word	0x40014000

08001dd0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08c      	sub	sp, #48	@ 0x30
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 031c 	add.w	r3, r7, #28
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a6e      	ldr	r2, [pc, #440]	@ (8001fa8 <HAL_UART_MspInit+0x1d8>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	f040 80a5 	bne.w	8001f3e <HAL_UART_MspInit+0x16e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001df4:	2300      	movs	r3, #0
 8001df6:	61bb      	str	r3, [r7, #24]
 8001df8:	4b6c      	ldr	r3, [pc, #432]	@ (8001fac <HAL_UART_MspInit+0x1dc>)
 8001dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfc:	4a6b      	ldr	r2, [pc, #428]	@ (8001fac <HAL_UART_MspInit+0x1dc>)
 8001dfe:	f043 0310 	orr.w	r3, r3, #16
 8001e02:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e04:	4b69      	ldr	r3, [pc, #420]	@ (8001fac <HAL_UART_MspInit+0x1dc>)
 8001e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e08:	f003 0310 	and.w	r3, r3, #16
 8001e0c:	61bb      	str	r3, [r7, #24]
 8001e0e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e10:	2300      	movs	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]
 8001e14:	4b65      	ldr	r3, [pc, #404]	@ (8001fac <HAL_UART_MspInit+0x1dc>)
 8001e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e18:	4a64      	ldr	r2, [pc, #400]	@ (8001fac <HAL_UART_MspInit+0x1dc>)
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e20:	4b62      	ldr	r3, [pc, #392]	@ (8001fac <HAL_UART_MspInit+0x1dc>)
 8001e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e24:	f003 0301 	and.w	r3, r3, #1
 8001e28:	617b      	str	r3, [r7, #20]
 8001e2a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e32:	2302      	movs	r3, #2
 8001e34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e3e:	2307      	movs	r3, #7
 8001e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e42:	f107 031c 	add.w	r3, r7, #28
 8001e46:	4619      	mov	r1, r3
 8001e48:	4859      	ldr	r0, [pc, #356]	@ (8001fb0 <HAL_UART_MspInit+0x1e0>)
 8001e4a:	f001 f93b 	bl	80030c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e54:	2302      	movs	r3, #2
 8001e56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e60:	2307      	movs	r3, #7
 8001e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e64:	f107 031c 	add.w	r3, r7, #28
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4851      	ldr	r0, [pc, #324]	@ (8001fb0 <HAL_UART_MspInit+0x1e0>)
 8001e6c:	f001 f92a 	bl	80030c4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001e70:	4b50      	ldr	r3, [pc, #320]	@ (8001fb4 <HAL_UART_MspInit+0x1e4>)
 8001e72:	4a51      	ldr	r2, [pc, #324]	@ (8001fb8 <HAL_UART_MspInit+0x1e8>)
 8001e74:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001e76:	4b4f      	ldr	r3, [pc, #316]	@ (8001fb4 <HAL_UART_MspInit+0x1e4>)
 8001e78:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001e7c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e7e:	4b4d      	ldr	r3, [pc, #308]	@ (8001fb4 <HAL_UART_MspInit+0x1e4>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e84:	4b4b      	ldr	r3, [pc, #300]	@ (8001fb4 <HAL_UART_MspInit+0x1e4>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e8a:	4b4a      	ldr	r3, [pc, #296]	@ (8001fb4 <HAL_UART_MspInit+0x1e4>)
 8001e8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e90:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e92:	4b48      	ldr	r3, [pc, #288]	@ (8001fb4 <HAL_UART_MspInit+0x1e4>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e98:	4b46      	ldr	r3, [pc, #280]	@ (8001fb4 <HAL_UART_MspInit+0x1e4>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001e9e:	4b45      	ldr	r3, [pc, #276]	@ (8001fb4 <HAL_UART_MspInit+0x1e4>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001ea4:	4b43      	ldr	r3, [pc, #268]	@ (8001fb4 <HAL_UART_MspInit+0x1e4>)
 8001ea6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001eaa:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001eac:	4b41      	ldr	r3, [pc, #260]	@ (8001fb4 <HAL_UART_MspInit+0x1e4>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001eb2:	4840      	ldr	r0, [pc, #256]	@ (8001fb4 <HAL_UART_MspInit+0x1e4>)
 8001eb4:	f000 fd8a 	bl	80029cc <HAL_DMA_Init>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8001ebe:	f7ff fd47 	bl	8001950 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a3b      	ldr	r2, [pc, #236]	@ (8001fb4 <HAL_UART_MspInit+0x1e4>)
 8001ec6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001ec8:	4a3a      	ldr	r2, [pc, #232]	@ (8001fb4 <HAL_UART_MspInit+0x1e4>)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8001ece:	4b3b      	ldr	r3, [pc, #236]	@ (8001fbc <HAL_UART_MspInit+0x1ec>)
 8001ed0:	4a3b      	ldr	r2, [pc, #236]	@ (8001fc0 <HAL_UART_MspInit+0x1f0>)
 8001ed2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8001ed4:	4b39      	ldr	r3, [pc, #228]	@ (8001fbc <HAL_UART_MspInit+0x1ec>)
 8001ed6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001eda:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001edc:	4b37      	ldr	r3, [pc, #220]	@ (8001fbc <HAL_UART_MspInit+0x1ec>)
 8001ede:	2240      	movs	r2, #64	@ 0x40
 8001ee0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ee2:	4b36      	ldr	r3, [pc, #216]	@ (8001fbc <HAL_UART_MspInit+0x1ec>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ee8:	4b34      	ldr	r3, [pc, #208]	@ (8001fbc <HAL_UART_MspInit+0x1ec>)
 8001eea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001eee:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ef0:	4b32      	ldr	r3, [pc, #200]	@ (8001fbc <HAL_UART_MspInit+0x1ec>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ef6:	4b31      	ldr	r3, [pc, #196]	@ (8001fbc <HAL_UART_MspInit+0x1ec>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001efc:	4b2f      	ldr	r3, [pc, #188]	@ (8001fbc <HAL_UART_MspInit+0x1ec>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001f02:	4b2e      	ldr	r3, [pc, #184]	@ (8001fbc <HAL_UART_MspInit+0x1ec>)
 8001f04:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f08:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f0a:	4b2c      	ldr	r3, [pc, #176]	@ (8001fbc <HAL_UART_MspInit+0x1ec>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001f10:	482a      	ldr	r0, [pc, #168]	@ (8001fbc <HAL_UART_MspInit+0x1ec>)
 8001f12:	f000 fd5b 	bl	80029cc <HAL_DMA_Init>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <HAL_UART_MspInit+0x150>
    {
      Error_Handler();
 8001f1c:	f7ff fd18 	bl	8001950 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a26      	ldr	r2, [pc, #152]	@ (8001fbc <HAL_UART_MspInit+0x1ec>)
 8001f24:	639a      	str	r2, [r3, #56]	@ 0x38
 8001f26:	4a25      	ldr	r2, [pc, #148]	@ (8001fbc <HAL_UART_MspInit+0x1ec>)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	2101      	movs	r1, #1
 8001f30:	2025      	movs	r0, #37	@ 0x25
 8001f32:	f000 fd14 	bl	800295e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f36:	2025      	movs	r0, #37	@ 0x25
 8001f38:	f000 fd2d 	bl	8002996 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8001f3c:	e030      	b.n	8001fa0 <HAL_UART_MspInit+0x1d0>
  else if(huart->Instance==USART6)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a20      	ldr	r2, [pc, #128]	@ (8001fc4 <HAL_UART_MspInit+0x1f4>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d12b      	bne.n	8001fa0 <HAL_UART_MspInit+0x1d0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001f48:	2300      	movs	r3, #0
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	4b17      	ldr	r3, [pc, #92]	@ (8001fac <HAL_UART_MspInit+0x1dc>)
 8001f4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f50:	4a16      	ldr	r2, [pc, #88]	@ (8001fac <HAL_UART_MspInit+0x1dc>)
 8001f52:	f043 0320 	orr.w	r3, r3, #32
 8001f56:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f58:	4b14      	ldr	r3, [pc, #80]	@ (8001fac <HAL_UART_MspInit+0x1dc>)
 8001f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f5c:	f003 0320 	and.w	r3, r3, #32
 8001f60:	613b      	str	r3, [r7, #16]
 8001f62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f64:	2300      	movs	r3, #0
 8001f66:	60fb      	str	r3, [r7, #12]
 8001f68:	4b10      	ldr	r3, [pc, #64]	@ (8001fac <HAL_UART_MspInit+0x1dc>)
 8001f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6c:	4a0f      	ldr	r2, [pc, #60]	@ (8001fac <HAL_UART_MspInit+0x1dc>)
 8001f6e:	f043 0304 	orr.w	r3, r3, #4
 8001f72:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f74:	4b0d      	ldr	r3, [pc, #52]	@ (8001fac <HAL_UART_MspInit+0x1dc>)
 8001f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f78:	f003 0304 	and.w	r3, r3, #4
 8001f7c:	60fb      	str	r3, [r7, #12]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f80:	23c0      	movs	r3, #192	@ 0xc0
 8001f82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f84:	2302      	movs	r3, #2
 8001f86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001f90:	2308      	movs	r3, #8
 8001f92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f94:	f107 031c 	add.w	r3, r7, #28
 8001f98:	4619      	mov	r1, r3
 8001f9a:	480b      	ldr	r0, [pc, #44]	@ (8001fc8 <HAL_UART_MspInit+0x1f8>)
 8001f9c:	f001 f892 	bl	80030c4 <HAL_GPIO_Init>
}
 8001fa0:	bf00      	nop
 8001fa2:	3730      	adds	r7, #48	@ 0x30
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40011000 	.word	0x40011000
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40020000 	.word	0x40020000
 8001fb4:	20000334 	.word	0x20000334
 8001fb8:	40026440 	.word	0x40026440
 8001fbc:	20000394 	.word	0x20000394
 8001fc0:	400264b8 	.word	0x400264b8
 8001fc4:	40011400 	.word	0x40011400
 8001fc8:	40020800 	.word	0x40020800

08001fcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fd0:	bf00      	nop
 8001fd2:	e7fd      	b.n	8001fd0 <NMI_Handler+0x4>

08001fd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fd8:	bf00      	nop
 8001fda:	e7fd      	b.n	8001fd8 <HardFault_Handler+0x4>

08001fdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fe0:	bf00      	nop
 8001fe2:	e7fd      	b.n	8001fe0 <MemManage_Handler+0x4>

08001fe4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fe8:	bf00      	nop
 8001fea:	e7fd      	b.n	8001fe8 <BusFault_Handler+0x4>

08001fec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ff0:	bf00      	nop
 8001ff2:	e7fd      	b.n	8001ff0 <UsageFault_Handler+0x4>

08001ff4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002002:	b480      	push	{r7}
 8002004:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002006:	bf00      	nop
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr

0800201e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002022:	f000 f91b 	bl	800225c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}

0800202a <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800202a:	b480      	push	{r7}
 800202c:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800202e:	bf00      	nop
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 800203c:	4802      	ldr	r0, [pc, #8]	@ (8002048 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800203e:	f002 fdc2 	bl	8004bc6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	2000025c 	.word	0x2000025c

0800204c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002050:	4802      	ldr	r0, [pc, #8]	@ (800205c <TIM3_IRQHandler+0x10>)
 8002052:	f002 fdb8 	bl	8004bc6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002056:	bf00      	nop
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	20000184 	.word	0x20000184

08002060 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002064:	4802      	ldr	r0, [pc, #8]	@ (8002070 <USART1_IRQHandler+0x10>)
 8002066:	f003 fa39 	bl	80054dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800206a:	bf00      	nop
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	200002a4 	.word	0x200002a4

08002074 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002078:	4802      	ldr	r0, [pc, #8]	@ (8002084 <TIM5_IRQHandler+0x10>)
 800207a:	f002 fda4 	bl	8004bc6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	200001cc 	.word	0x200001cc

08002088 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800208c:	4802      	ldr	r0, [pc, #8]	@ (8002098 <TIM7_IRQHandler+0x10>)
 800208e:	f002 fd9a 	bl	8004bc6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002092:	bf00      	nop
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000214 	.word	0x20000214

0800209c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80020a0:	4802      	ldr	r0, [pc, #8]	@ (80020ac <DMA2_Stream2_IRQHandler+0x10>)
 80020a2:	f000 fdd3 	bl	8002c4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20000334 	.word	0x20000334

080020b0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80020b4:	4802      	ldr	r0, [pc, #8]	@ (80020c0 <DMA2_Stream7_IRQHandler+0x10>)
 80020b6:	f000 fdc9 	bl	8002c4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80020ba:	bf00      	nop
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	20000394 	.word	0x20000394

080020c4 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
	...

080020d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020dc:	4a14      	ldr	r2, [pc, #80]	@ (8002130 <_sbrk+0x5c>)
 80020de:	4b15      	ldr	r3, [pc, #84]	@ (8002134 <_sbrk+0x60>)
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020e8:	4b13      	ldr	r3, [pc, #76]	@ (8002138 <_sbrk+0x64>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d102      	bne.n	80020f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020f0:	4b11      	ldr	r3, [pc, #68]	@ (8002138 <_sbrk+0x64>)
 80020f2:	4a12      	ldr	r2, [pc, #72]	@ (800213c <_sbrk+0x68>)
 80020f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020f6:	4b10      	ldr	r3, [pc, #64]	@ (8002138 <_sbrk+0x64>)
 80020f8:	681a      	ldr	r2, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4413      	add	r3, r2
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	429a      	cmp	r2, r3
 8002102:	d207      	bcs.n	8002114 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002104:	f004 fa58 	bl	80065b8 <__errno>
 8002108:	4603      	mov	r3, r0
 800210a:	220c      	movs	r2, #12
 800210c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800210e:	f04f 33ff 	mov.w	r3, #4294967295
 8002112:	e009      	b.n	8002128 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002114:	4b08      	ldr	r3, [pc, #32]	@ (8002138 <_sbrk+0x64>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800211a:	4b07      	ldr	r3, [pc, #28]	@ (8002138 <_sbrk+0x64>)
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4413      	add	r3, r2
 8002122:	4a05      	ldr	r2, [pc, #20]	@ (8002138 <_sbrk+0x64>)
 8002124:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002126:	68fb      	ldr	r3, [r7, #12]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3718      	adds	r7, #24
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	20040000 	.word	0x20040000
 8002134:	00000400 	.word	0x00000400
 8002138:	20000404 	.word	0x20000404
 800213c:	20000558 	.word	0x20000558

08002140 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002144:	4b06      	ldr	r3, [pc, #24]	@ (8002160 <SystemInit+0x20>)
 8002146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800214a:	4a05      	ldr	r2, [pc, #20]	@ (8002160 <SystemInit+0x20>)
 800214c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002150:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	e000ed00 	.word	0xe000ed00

08002164 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002164:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800219c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002168:	f7ff ffea 	bl	8002140 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800216c:	480c      	ldr	r0, [pc, #48]	@ (80021a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800216e:	490d      	ldr	r1, [pc, #52]	@ (80021a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002170:	4a0d      	ldr	r2, [pc, #52]	@ (80021a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002172:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002174:	e002      	b.n	800217c <LoopCopyDataInit>

08002176 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002176:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002178:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800217a:	3304      	adds	r3, #4

0800217c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800217c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800217e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002180:	d3f9      	bcc.n	8002176 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002182:	4a0a      	ldr	r2, [pc, #40]	@ (80021ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002184:	4c0a      	ldr	r4, [pc, #40]	@ (80021b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002186:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002188:	e001      	b.n	800218e <LoopFillZerobss>

0800218a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800218a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800218c:	3204      	adds	r2, #4

0800218e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800218e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002190:	d3fb      	bcc.n	800218a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002192:	f004 fa17 	bl	80065c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002196:	f7fe ff8d 	bl	80010b4 <main>
  bx  lr    
 800219a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800219c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80021a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021a4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80021a8:	08006f24 	.word	0x08006f24
  ldr r2, =_sbss
 80021ac:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80021b0:	20000554 	.word	0x20000554

080021b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021b4:	e7fe      	b.n	80021b4 <ADC_IRQHandler>
	...

080021b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021bc:	4b0e      	ldr	r3, [pc, #56]	@ (80021f8 <HAL_Init+0x40>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a0d      	ldr	r2, [pc, #52]	@ (80021f8 <HAL_Init+0x40>)
 80021c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021c8:	4b0b      	ldr	r3, [pc, #44]	@ (80021f8 <HAL_Init+0x40>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a0a      	ldr	r2, [pc, #40]	@ (80021f8 <HAL_Init+0x40>)
 80021ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021d4:	4b08      	ldr	r3, [pc, #32]	@ (80021f8 <HAL_Init+0x40>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a07      	ldr	r2, [pc, #28]	@ (80021f8 <HAL_Init+0x40>)
 80021da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021e0:	2003      	movs	r0, #3
 80021e2:	f000 fbb1 	bl	8002948 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021e6:	2000      	movs	r0, #0
 80021e8:	f000 f808 	bl	80021fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021ec:	f7ff fbb6 	bl	800195c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	40023c00 	.word	0x40023c00

080021fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002204:	4b12      	ldr	r3, [pc, #72]	@ (8002250 <HAL_InitTick+0x54>)
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	4b12      	ldr	r3, [pc, #72]	@ (8002254 <HAL_InitTick+0x58>)
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	4619      	mov	r1, r3
 800220e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002212:	fbb3 f3f1 	udiv	r3, r3, r1
 8002216:	fbb2 f3f3 	udiv	r3, r2, r3
 800221a:	4618      	mov	r0, r3
 800221c:	f000 fbc9 	bl	80029b2 <HAL_SYSTICK_Config>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e00e      	b.n	8002248 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2b0f      	cmp	r3, #15
 800222e:	d80a      	bhi.n	8002246 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002230:	2200      	movs	r2, #0
 8002232:	6879      	ldr	r1, [r7, #4]
 8002234:	f04f 30ff 	mov.w	r0, #4294967295
 8002238:	f000 fb91 	bl	800295e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800223c:	4a06      	ldr	r2, [pc, #24]	@ (8002258 <HAL_InitTick+0x5c>)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002242:	2300      	movs	r3, #0
 8002244:	e000      	b.n	8002248 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
}
 8002248:	4618      	mov	r0, r3
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20000000 	.word	0x20000000
 8002254:	20000008 	.word	0x20000008
 8002258:	20000004 	.word	0x20000004

0800225c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002260:	4b06      	ldr	r3, [pc, #24]	@ (800227c <HAL_IncTick+0x20>)
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	461a      	mov	r2, r3
 8002266:	4b06      	ldr	r3, [pc, #24]	@ (8002280 <HAL_IncTick+0x24>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4413      	add	r3, r2
 800226c:	4a04      	ldr	r2, [pc, #16]	@ (8002280 <HAL_IncTick+0x24>)
 800226e:	6013      	str	r3, [r2, #0]
}
 8002270:	bf00      	nop
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	20000008 	.word	0x20000008
 8002280:	20000408 	.word	0x20000408

08002284 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  return uwTick;
 8002288:	4b03      	ldr	r3, [pc, #12]	@ (8002298 <HAL_GetTick+0x14>)
 800228a:	681b      	ldr	r3, [r3, #0]
}
 800228c:	4618      	mov	r0, r3
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	20000408 	.word	0x20000408

0800229c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b084      	sub	sp, #16
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022a4:	f7ff ffee 	bl	8002284 <HAL_GetTick>
 80022a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b4:	d005      	beq.n	80022c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022b6:	4b0a      	ldr	r3, [pc, #40]	@ (80022e0 <HAL_Delay+0x44>)
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	461a      	mov	r2, r3
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4413      	add	r3, r2
 80022c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022c2:	bf00      	nop
 80022c4:	f7ff ffde 	bl	8002284 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d8f7      	bhi.n	80022c4 <HAL_Delay+0x28>
  {
  }
}
 80022d4:	bf00      	nop
 80022d6:	bf00      	nop
 80022d8:	3710      	adds	r7, #16
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000008 	.word	0x20000008

080022e4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b084      	sub	sp, #16
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022ec:	2300      	movs	r3, #0
 80022ee:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d101      	bne.n	80022fa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e033      	b.n	8002362 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d109      	bne.n	8002316 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f7ff fb60 	bl	80019c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231a:	f003 0310 	and.w	r3, r3, #16
 800231e:	2b00      	cmp	r3, #0
 8002320:	d118      	bne.n	8002354 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002326:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800232a:	f023 0302 	bic.w	r3, r3, #2
 800232e:	f043 0202 	orr.w	r2, r3, #2
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f000 f93a 	bl	80025b0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002346:	f023 0303 	bic.w	r3, r3, #3
 800234a:	f043 0201 	orr.w	r2, r3, #1
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	641a      	str	r2, [r3, #64]	@ 0x40
 8002352:	e001      	b.n	8002358 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2200      	movs	r2, #0
 800235c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002360:	7bfb      	ldrb	r3, [r7, #15]
}
 8002362:	4618      	mov	r0, r3
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
	...

0800236c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002376:	2300      	movs	r3, #0
 8002378:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002380:	2b01      	cmp	r3, #1
 8002382:	d101      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x1c>
 8002384:	2302      	movs	r3, #2
 8002386:	e105      	b.n	8002594 <HAL_ADC_ConfigChannel+0x228>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b09      	cmp	r3, #9
 8002396:	d925      	bls.n	80023e4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68d9      	ldr	r1, [r3, #12]
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	461a      	mov	r2, r3
 80023a6:	4613      	mov	r3, r2
 80023a8:	005b      	lsls	r3, r3, #1
 80023aa:	4413      	add	r3, r2
 80023ac:	3b1e      	subs	r3, #30
 80023ae:	2207      	movs	r2, #7
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	43da      	mvns	r2, r3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	400a      	ands	r2, r1
 80023bc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	68d9      	ldr	r1, [r3, #12]
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	4618      	mov	r0, r3
 80023d0:	4603      	mov	r3, r0
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	4403      	add	r3, r0
 80023d6:	3b1e      	subs	r3, #30
 80023d8:	409a      	lsls	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	430a      	orrs	r2, r1
 80023e0:	60da      	str	r2, [r3, #12]
 80023e2:	e022      	b.n	800242a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	6919      	ldr	r1, [r3, #16]
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	461a      	mov	r2, r3
 80023f2:	4613      	mov	r3, r2
 80023f4:	005b      	lsls	r3, r3, #1
 80023f6:	4413      	add	r3, r2
 80023f8:	2207      	movs	r2, #7
 80023fa:	fa02 f303 	lsl.w	r3, r2, r3
 80023fe:	43da      	mvns	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	400a      	ands	r2, r1
 8002406:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	6919      	ldr	r1, [r3, #16]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	689a      	ldr	r2, [r3, #8]
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	b29b      	uxth	r3, r3
 8002418:	4618      	mov	r0, r3
 800241a:	4603      	mov	r3, r0
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	4403      	add	r3, r0
 8002420:	409a      	lsls	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	430a      	orrs	r2, r1
 8002428:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	2b06      	cmp	r3, #6
 8002430:	d824      	bhi.n	800247c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685a      	ldr	r2, [r3, #4]
 800243c:	4613      	mov	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	4413      	add	r3, r2
 8002442:	3b05      	subs	r3, #5
 8002444:	221f      	movs	r2, #31
 8002446:	fa02 f303 	lsl.w	r3, r2, r3
 800244a:	43da      	mvns	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	400a      	ands	r2, r1
 8002452:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	b29b      	uxth	r3, r3
 8002460:	4618      	mov	r0, r3
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	4613      	mov	r3, r2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	4413      	add	r3, r2
 800246c:	3b05      	subs	r3, #5
 800246e:	fa00 f203 	lsl.w	r2, r0, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	430a      	orrs	r2, r1
 8002478:	635a      	str	r2, [r3, #52]	@ 0x34
 800247a:	e04c      	b.n	8002516 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	2b0c      	cmp	r3, #12
 8002482:	d824      	bhi.n	80024ce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685a      	ldr	r2, [r3, #4]
 800248e:	4613      	mov	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	3b23      	subs	r3, #35	@ 0x23
 8002496:	221f      	movs	r2, #31
 8002498:	fa02 f303 	lsl.w	r3, r2, r3
 800249c:	43da      	mvns	r2, r3
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	400a      	ands	r2, r1
 80024a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	4618      	mov	r0, r3
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	4613      	mov	r3, r2
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	4413      	add	r3, r2
 80024be:	3b23      	subs	r3, #35	@ 0x23
 80024c0:	fa00 f203 	lsl.w	r2, r0, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	430a      	orrs	r2, r1
 80024ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80024cc:	e023      	b.n	8002516 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	685a      	ldr	r2, [r3, #4]
 80024d8:	4613      	mov	r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	4413      	add	r3, r2
 80024de:	3b41      	subs	r3, #65	@ 0x41
 80024e0:	221f      	movs	r2, #31
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	43da      	mvns	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	400a      	ands	r2, r1
 80024ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	4618      	mov	r0, r3
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	3b41      	subs	r3, #65	@ 0x41
 800250a:	fa00 f203 	lsl.w	r2, r0, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	430a      	orrs	r2, r1
 8002514:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002516:	4b22      	ldr	r3, [pc, #136]	@ (80025a0 <HAL_ADC_ConfigChannel+0x234>)
 8002518:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a21      	ldr	r2, [pc, #132]	@ (80025a4 <HAL_ADC_ConfigChannel+0x238>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d109      	bne.n	8002538 <HAL_ADC_ConfigChannel+0x1cc>
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b12      	cmp	r3, #18
 800252a:	d105      	bne.n	8002538 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a19      	ldr	r2, [pc, #100]	@ (80025a4 <HAL_ADC_ConfigChannel+0x238>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d123      	bne.n	800258a <HAL_ADC_ConfigChannel+0x21e>
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2b10      	cmp	r3, #16
 8002548:	d003      	beq.n	8002552 <HAL_ADC_ConfigChannel+0x1e6>
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2b11      	cmp	r3, #17
 8002550:	d11b      	bne.n	800258a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2b10      	cmp	r3, #16
 8002564:	d111      	bne.n	800258a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002566:	4b10      	ldr	r3, [pc, #64]	@ (80025a8 <HAL_ADC_ConfigChannel+0x23c>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a10      	ldr	r2, [pc, #64]	@ (80025ac <HAL_ADC_ConfigChannel+0x240>)
 800256c:	fba2 2303 	umull	r2, r3, r2, r3
 8002570:	0c9a      	lsrs	r2, r3, #18
 8002572:	4613      	mov	r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	4413      	add	r3, r2
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800257c:	e002      	b.n	8002584 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	3b01      	subs	r3, #1
 8002582:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d1f9      	bne.n	800257e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002592:	2300      	movs	r3, #0
}
 8002594:	4618      	mov	r0, r3
 8002596:	3714      	adds	r7, #20
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr
 80025a0:	40012300 	.word	0x40012300
 80025a4:	40012000 	.word	0x40012000
 80025a8:	20000000 	.word	0x20000000
 80025ac:	431bde83 	.word	0x431bde83

080025b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025b8:	4b79      	ldr	r3, [pc, #484]	@ (80027a0 <ADC_Init+0x1f0>)
 80025ba:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	685a      	ldr	r2, [r3, #4]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	431a      	orrs	r2, r3
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6859      	ldr	r1, [r3, #4]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	691b      	ldr	r3, [r3, #16]
 80025f0:	021a      	lsls	r2, r3, #8
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	685a      	ldr	r2, [r3, #4]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002608:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	6859      	ldr	r1, [r3, #4]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	689a      	ldr	r2, [r3, #8]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	430a      	orrs	r2, r1
 800261a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689a      	ldr	r2, [r3, #8]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800262a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6899      	ldr	r1, [r3, #8]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	68da      	ldr	r2, [r3, #12]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	430a      	orrs	r2, r1
 800263c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002642:	4a58      	ldr	r2, [pc, #352]	@ (80027a4 <ADC_Init+0x1f4>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d022      	beq.n	800268e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	689a      	ldr	r2, [r3, #8]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002656:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6899      	ldr	r1, [r3, #8]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	430a      	orrs	r2, r1
 8002668:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	689a      	ldr	r2, [r3, #8]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002678:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6899      	ldr	r1, [r3, #8]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	609a      	str	r2, [r3, #8]
 800268c:	e00f      	b.n	80026ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	689a      	ldr	r2, [r3, #8]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800269c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	689a      	ldr	r2, [r3, #8]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80026ac:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	689a      	ldr	r2, [r3, #8]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f022 0202 	bic.w	r2, r2, #2
 80026bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6899      	ldr	r1, [r3, #8]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	7e1b      	ldrb	r3, [r3, #24]
 80026c8:	005a      	lsls	r2, r3, #1
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	430a      	orrs	r2, r1
 80026d0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d01b      	beq.n	8002714 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026ea:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	685a      	ldr	r2, [r3, #4]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80026fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	6859      	ldr	r1, [r3, #4]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002706:	3b01      	subs	r3, #1
 8002708:	035a      	lsls	r2, r3, #13
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	430a      	orrs	r2, r1
 8002710:	605a      	str	r2, [r3, #4]
 8002712:	e007      	b.n	8002724 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	685a      	ldr	r2, [r3, #4]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002722:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002732:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69db      	ldr	r3, [r3, #28]
 800273e:	3b01      	subs	r3, #1
 8002740:	051a      	lsls	r2, r3, #20
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689a      	ldr	r2, [r3, #8]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002758:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	6899      	ldr	r1, [r3, #8]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002766:	025a      	lsls	r2, r3, #9
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	430a      	orrs	r2, r1
 800276e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	689a      	ldr	r2, [r3, #8]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800277e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	6899      	ldr	r1, [r3, #8]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	029a      	lsls	r2, r3, #10
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	430a      	orrs	r2, r1
 8002792:	609a      	str	r2, [r3, #8]
}
 8002794:	bf00      	nop
 8002796:	3714      	adds	r7, #20
 8002798:	46bd      	mov	sp, r7
 800279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279e:	4770      	bx	lr
 80027a0:	40012300 	.word	0x40012300
 80027a4:	0f000001 	.word	0x0f000001

080027a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027b8:	4b0c      	ldr	r3, [pc, #48]	@ (80027ec <__NVIC_SetPriorityGrouping+0x44>)
 80027ba:	68db      	ldr	r3, [r3, #12]
 80027bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027c4:	4013      	ands	r3, r2
 80027c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027da:	4a04      	ldr	r2, [pc, #16]	@ (80027ec <__NVIC_SetPriorityGrouping+0x44>)
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	60d3      	str	r3, [r2, #12]
}
 80027e0:	bf00      	nop
 80027e2:	3714      	adds	r7, #20
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr
 80027ec:	e000ed00 	.word	0xe000ed00

080027f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027f4:	4b04      	ldr	r3, [pc, #16]	@ (8002808 <__NVIC_GetPriorityGrouping+0x18>)
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	0a1b      	lsrs	r3, r3, #8
 80027fa:	f003 0307 	and.w	r3, r3, #7
}
 80027fe:	4618      	mov	r0, r3
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	e000ed00 	.word	0xe000ed00

0800280c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800280c:	b480      	push	{r7}
 800280e:	b083      	sub	sp, #12
 8002810:	af00      	add	r7, sp, #0
 8002812:	4603      	mov	r3, r0
 8002814:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800281a:	2b00      	cmp	r3, #0
 800281c:	db0b      	blt.n	8002836 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800281e:	79fb      	ldrb	r3, [r7, #7]
 8002820:	f003 021f 	and.w	r2, r3, #31
 8002824:	4907      	ldr	r1, [pc, #28]	@ (8002844 <__NVIC_EnableIRQ+0x38>)
 8002826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282a:	095b      	lsrs	r3, r3, #5
 800282c:	2001      	movs	r0, #1
 800282e:	fa00 f202 	lsl.w	r2, r0, r2
 8002832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002836:	bf00      	nop
 8002838:	370c      	adds	r7, #12
 800283a:	46bd      	mov	sp, r7
 800283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	e000e100 	.word	0xe000e100

08002848 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002848:	b480      	push	{r7}
 800284a:	b083      	sub	sp, #12
 800284c:	af00      	add	r7, sp, #0
 800284e:	4603      	mov	r3, r0
 8002850:	6039      	str	r1, [r7, #0]
 8002852:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002858:	2b00      	cmp	r3, #0
 800285a:	db0a      	blt.n	8002872 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	b2da      	uxtb	r2, r3
 8002860:	490c      	ldr	r1, [pc, #48]	@ (8002894 <__NVIC_SetPriority+0x4c>)
 8002862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002866:	0112      	lsls	r2, r2, #4
 8002868:	b2d2      	uxtb	r2, r2
 800286a:	440b      	add	r3, r1
 800286c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002870:	e00a      	b.n	8002888 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	b2da      	uxtb	r2, r3
 8002876:	4908      	ldr	r1, [pc, #32]	@ (8002898 <__NVIC_SetPriority+0x50>)
 8002878:	79fb      	ldrb	r3, [r7, #7]
 800287a:	f003 030f 	and.w	r3, r3, #15
 800287e:	3b04      	subs	r3, #4
 8002880:	0112      	lsls	r2, r2, #4
 8002882:	b2d2      	uxtb	r2, r2
 8002884:	440b      	add	r3, r1
 8002886:	761a      	strb	r2, [r3, #24]
}
 8002888:	bf00      	nop
 800288a:	370c      	adds	r7, #12
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	e000e100 	.word	0xe000e100
 8002898:	e000ed00 	.word	0xe000ed00

0800289c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800289c:	b480      	push	{r7}
 800289e:	b089      	sub	sp, #36	@ 0x24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	60f8      	str	r0, [r7, #12]
 80028a4:	60b9      	str	r1, [r7, #8]
 80028a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	f003 0307 	and.w	r3, r3, #7
 80028ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	f1c3 0307 	rsb	r3, r3, #7
 80028b6:	2b04      	cmp	r3, #4
 80028b8:	bf28      	it	cs
 80028ba:	2304      	movcs	r3, #4
 80028bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	3304      	adds	r3, #4
 80028c2:	2b06      	cmp	r3, #6
 80028c4:	d902      	bls.n	80028cc <NVIC_EncodePriority+0x30>
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	3b03      	subs	r3, #3
 80028ca:	e000      	b.n	80028ce <NVIC_EncodePriority+0x32>
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028d0:	f04f 32ff 	mov.w	r2, #4294967295
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	43da      	mvns	r2, r3
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	401a      	ands	r2, r3
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028e4:	f04f 31ff 	mov.w	r1, #4294967295
 80028e8:	697b      	ldr	r3, [r7, #20]
 80028ea:	fa01 f303 	lsl.w	r3, r1, r3
 80028ee:	43d9      	mvns	r1, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028f4:	4313      	orrs	r3, r2
         );
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	3724      	adds	r7, #36	@ 0x24
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr
	...

08002904 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	3b01      	subs	r3, #1
 8002910:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002914:	d301      	bcc.n	800291a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002916:	2301      	movs	r3, #1
 8002918:	e00f      	b.n	800293a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800291a:	4a0a      	ldr	r2, [pc, #40]	@ (8002944 <SysTick_Config+0x40>)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	3b01      	subs	r3, #1
 8002920:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002922:	210f      	movs	r1, #15
 8002924:	f04f 30ff 	mov.w	r0, #4294967295
 8002928:	f7ff ff8e 	bl	8002848 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800292c:	4b05      	ldr	r3, [pc, #20]	@ (8002944 <SysTick_Config+0x40>)
 800292e:	2200      	movs	r2, #0
 8002930:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002932:	4b04      	ldr	r3, [pc, #16]	@ (8002944 <SysTick_Config+0x40>)
 8002934:	2207      	movs	r2, #7
 8002936:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	3708      	adds	r7, #8
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	e000e010 	.word	0xe000e010

08002948 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002950:	6878      	ldr	r0, [r7, #4]
 8002952:	f7ff ff29 	bl	80027a8 <__NVIC_SetPriorityGrouping>
}
 8002956:	bf00      	nop
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800295e:	b580      	push	{r7, lr}
 8002960:	b086      	sub	sp, #24
 8002962:	af00      	add	r7, sp, #0
 8002964:	4603      	mov	r3, r0
 8002966:	60b9      	str	r1, [r7, #8]
 8002968:	607a      	str	r2, [r7, #4]
 800296a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800296c:	2300      	movs	r3, #0
 800296e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002970:	f7ff ff3e 	bl	80027f0 <__NVIC_GetPriorityGrouping>
 8002974:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	68b9      	ldr	r1, [r7, #8]
 800297a:	6978      	ldr	r0, [r7, #20]
 800297c:	f7ff ff8e 	bl	800289c <NVIC_EncodePriority>
 8002980:	4602      	mov	r2, r0
 8002982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002986:	4611      	mov	r1, r2
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff ff5d 	bl	8002848 <__NVIC_SetPriority>
}
 800298e:	bf00      	nop
 8002990:	3718      	adds	r7, #24
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b082      	sub	sp, #8
 800299a:	af00      	add	r7, sp, #0
 800299c:	4603      	mov	r3, r0
 800299e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff ff31 	bl	800280c <__NVIC_EnableIRQ>
}
 80029aa:	bf00      	nop
 80029ac:	3708      	adds	r7, #8
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b082      	sub	sp, #8
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f7ff ffa2 	bl	8002904 <SysTick_Config>
 80029c0:	4603      	mov	r3, r0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
	...

080029cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80029d4:	2300      	movs	r3, #0
 80029d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80029d8:	f7ff fc54 	bl	8002284 <HAL_GetTick>
 80029dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d101      	bne.n	80029e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80029e4:	2301      	movs	r3, #1
 80029e6:	e099      	b.n	8002b1c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2202      	movs	r2, #2
 80029ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f022 0201 	bic.w	r2, r2, #1
 8002a06:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a08:	e00f      	b.n	8002a2a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a0a:	f7ff fc3b 	bl	8002284 <HAL_GetTick>
 8002a0e:	4602      	mov	r2, r0
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	2b05      	cmp	r3, #5
 8002a16:	d908      	bls.n	8002a2a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2220      	movs	r2, #32
 8002a1c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2203      	movs	r2, #3
 8002a22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e078      	b.n	8002b1c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0301 	and.w	r3, r3, #1
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d1e8      	bne.n	8002a0a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a40:	697a      	ldr	r2, [r7, #20]
 8002a42:	4b38      	ldr	r3, [pc, #224]	@ (8002b24 <HAL_DMA_Init+0x158>)
 8002a44:	4013      	ands	r3, r2
 8002a46:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685a      	ldr	r2, [r3, #4]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a56:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	691b      	ldr	r3, [r3, #16]
 8002a5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a1b      	ldr	r3, [r3, #32]
 8002a74:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a80:	2b04      	cmp	r3, #4
 8002a82:	d107      	bne.n	8002a94 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	4313      	orrs	r3, r2
 8002a92:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	697a      	ldr	r2, [r7, #20]
 8002a9a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	695b      	ldr	r3, [r3, #20]
 8002aa2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	f023 0307 	bic.w	r3, r3, #7
 8002aaa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab0:	697a      	ldr	r2, [r7, #20]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aba:	2b04      	cmp	r3, #4
 8002abc:	d117      	bne.n	8002aee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d00e      	beq.n	8002aee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 fa7b 	bl	8002fcc <DMA_CheckFifoParam>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d008      	beq.n	8002aee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2240      	movs	r2, #64	@ 0x40
 8002ae0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002aea:	2301      	movs	r3, #1
 8002aec:	e016      	b.n	8002b1c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	697a      	ldr	r2, [r7, #20]
 8002af4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 fa32 	bl	8002f60 <DMA_CalcBaseAndBitshift>
 8002afc:	4603      	mov	r3, r0
 8002afe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b04:	223f      	movs	r2, #63	@ 0x3f
 8002b06:	409a      	lsls	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3718      	adds	r7, #24
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	f010803f 	.word	0xf010803f

08002b28 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b34:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002b36:	f7ff fba5 	bl	8002284 <HAL_GetTick>
 8002b3a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d008      	beq.n	8002b5a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2280      	movs	r2, #128	@ 0x80
 8002b4c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e052      	b.n	8002c00 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0216 	bic.w	r2, r2, #22
 8002b68:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	695a      	ldr	r2, [r3, #20]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b78:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d103      	bne.n	8002b8a <HAL_DMA_Abort+0x62>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d007      	beq.n	8002b9a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 0208 	bic.w	r2, r2, #8
 8002b98:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f022 0201 	bic.w	r2, r2, #1
 8002ba8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002baa:	e013      	b.n	8002bd4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bac:	f7ff fb6a 	bl	8002284 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b05      	cmp	r3, #5
 8002bb8:	d90c      	bls.n	8002bd4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2220      	movs	r2, #32
 8002bbe:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2203      	movs	r2, #3
 8002bc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e015      	b.n	8002c00 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0301 	and.w	r3, r3, #1
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1e4      	bne.n	8002bac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be6:	223f      	movs	r2, #63	@ 0x3f
 8002be8:	409a      	lsls	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002bfe:	2300      	movs	r3, #0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3710      	adds	r7, #16
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d004      	beq.n	8002c26 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2280      	movs	r2, #128	@ 0x80
 8002c20:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e00c      	b.n	8002c40 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2205      	movs	r2, #5
 8002c2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f022 0201 	bic.w	r2, r2, #1
 8002c3c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c3e:	2300      	movs	r3, #0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b086      	sub	sp, #24
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002c54:	2300      	movs	r3, #0
 8002c56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002c58:	4b8e      	ldr	r3, [pc, #568]	@ (8002e94 <HAL_DMA_IRQHandler+0x248>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a8e      	ldr	r2, [pc, #568]	@ (8002e98 <HAL_DMA_IRQHandler+0x24c>)
 8002c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c62:	0a9b      	lsrs	r3, r3, #10
 8002c64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c76:	2208      	movs	r2, #8
 8002c78:	409a      	lsls	r2, r3
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d01a      	beq.n	8002cb8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0304 	and.w	r3, r3, #4
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d013      	beq.n	8002cb8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 0204 	bic.w	r2, r2, #4
 8002c9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ca4:	2208      	movs	r2, #8
 8002ca6:	409a      	lsls	r2, r3
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb0:	f043 0201 	orr.w	r2, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	409a      	lsls	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d012      	beq.n	8002cee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00b      	beq.n	8002cee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cda:	2201      	movs	r2, #1
 8002cdc:	409a      	lsls	r2, r3
 8002cde:	693b      	ldr	r3, [r7, #16]
 8002ce0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ce6:	f043 0202 	orr.w	r2, r3, #2
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cf2:	2204      	movs	r2, #4
 8002cf4:	409a      	lsls	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d012      	beq.n	8002d24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d00b      	beq.n	8002d24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d10:	2204      	movs	r2, #4
 8002d12:	409a      	lsls	r2, r3
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d1c:	f043 0204 	orr.w	r2, r3, #4
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d28:	2210      	movs	r2, #16
 8002d2a:	409a      	lsls	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d043      	beq.n	8002dbc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0308 	and.w	r3, r3, #8
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d03c      	beq.n	8002dbc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d46:	2210      	movs	r2, #16
 8002d48:	409a      	lsls	r2, r3
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d018      	beq.n	8002d8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d108      	bne.n	8002d7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d024      	beq.n	8002dbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	4798      	blx	r3
 8002d7a:	e01f      	b.n	8002dbc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d01b      	beq.n	8002dbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	4798      	blx	r3
 8002d8c:	e016      	b.n	8002dbc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d107      	bne.n	8002dac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f022 0208 	bic.w	r2, r2, #8
 8002daa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d003      	beq.n	8002dbc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dc0:	2220      	movs	r2, #32
 8002dc2:	409a      	lsls	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 808f 	beq.w	8002eec <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f003 0310 	and.w	r3, r3, #16
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	f000 8087 	beq.w	8002eec <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de2:	2220      	movs	r2, #32
 8002de4:	409a      	lsls	r2, r3
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b05      	cmp	r3, #5
 8002df4:	d136      	bne.n	8002e64 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f022 0216 	bic.w	r2, r2, #22
 8002e04:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	695a      	ldr	r2, [r3, #20]
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e14:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d103      	bne.n	8002e26 <HAL_DMA_IRQHandler+0x1da>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d007      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 0208 	bic.w	r2, r2, #8
 8002e34:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e3a:	223f      	movs	r2, #63	@ 0x3f
 8002e3c:	409a      	lsls	r2, r3
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d07e      	beq.n	8002f58 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	4798      	blx	r3
        }
        return;
 8002e62:	e079      	b.n	8002f58 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d01d      	beq.n	8002eae <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d10d      	bne.n	8002e9c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d031      	beq.n	8002eec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8c:	6878      	ldr	r0, [r7, #4]
 8002e8e:	4798      	blx	r3
 8002e90:	e02c      	b.n	8002eec <HAL_DMA_IRQHandler+0x2a0>
 8002e92:	bf00      	nop
 8002e94:	20000000 	.word	0x20000000
 8002e98:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d023      	beq.n	8002eec <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	4798      	blx	r3
 8002eac:	e01e      	b.n	8002eec <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d10f      	bne.n	8002edc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f022 0210 	bic.w	r2, r2, #16
 8002eca:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d003      	beq.n	8002eec <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d032      	beq.n	8002f5a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ef8:	f003 0301 	and.w	r3, r3, #1
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d022      	beq.n	8002f46 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2205      	movs	r2, #5
 8002f04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f022 0201 	bic.w	r2, r2, #1
 8002f16:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	60bb      	str	r3, [r7, #8]
 8002f1e:	697a      	ldr	r2, [r7, #20]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d307      	bcc.n	8002f34 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1f2      	bne.n	8002f18 <HAL_DMA_IRQHandler+0x2cc>
 8002f32:	e000      	b.n	8002f36 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002f34:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d005      	beq.n	8002f5a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	4798      	blx	r3
 8002f56:	e000      	b.n	8002f5a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002f58:	bf00      	nop
    }
  }
}
 8002f5a:	3718      	adds	r7, #24
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	3b10      	subs	r3, #16
 8002f70:	4a14      	ldr	r2, [pc, #80]	@ (8002fc4 <DMA_CalcBaseAndBitshift+0x64>)
 8002f72:	fba2 2303 	umull	r2, r3, r2, r3
 8002f76:	091b      	lsrs	r3, r3, #4
 8002f78:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002f7a:	4a13      	ldr	r2, [pc, #76]	@ (8002fc8 <DMA_CalcBaseAndBitshift+0x68>)
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4413      	add	r3, r2
 8002f80:	781b      	ldrb	r3, [r3, #0]
 8002f82:	461a      	mov	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2b03      	cmp	r3, #3
 8002f8c:	d909      	bls.n	8002fa2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002f96:	f023 0303 	bic.w	r3, r3, #3
 8002f9a:	1d1a      	adds	r2, r3, #4
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002fa0:	e007      	b.n	8002fb2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002faa:	f023 0303 	bic.w	r3, r3, #3
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3714      	adds	r7, #20
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	aaaaaaab 	.word	0xaaaaaaab
 8002fc8:	08006ed8 	.word	0x08006ed8

08002fcc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b085      	sub	sp, #20
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fdc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	699b      	ldr	r3, [r3, #24]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d11f      	bne.n	8003026 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	2b03      	cmp	r3, #3
 8002fea:	d856      	bhi.n	800309a <DMA_CheckFifoParam+0xce>
 8002fec:	a201      	add	r2, pc, #4	@ (adr r2, 8002ff4 <DMA_CheckFifoParam+0x28>)
 8002fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff2:	bf00      	nop
 8002ff4:	08003005 	.word	0x08003005
 8002ff8:	08003017 	.word	0x08003017
 8002ffc:	08003005 	.word	0x08003005
 8003000:	0800309b 	.word	0x0800309b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003008:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d046      	beq.n	800309e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003014:	e043      	b.n	800309e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800301e:	d140      	bne.n	80030a2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003024:	e03d      	b.n	80030a2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	699b      	ldr	r3, [r3, #24]
 800302a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800302e:	d121      	bne.n	8003074 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	2b03      	cmp	r3, #3
 8003034:	d837      	bhi.n	80030a6 <DMA_CheckFifoParam+0xda>
 8003036:	a201      	add	r2, pc, #4	@ (adr r2, 800303c <DMA_CheckFifoParam+0x70>)
 8003038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800303c:	0800304d 	.word	0x0800304d
 8003040:	08003053 	.word	0x08003053
 8003044:	0800304d 	.word	0x0800304d
 8003048:	08003065 	.word	0x08003065
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	73fb      	strb	r3, [r7, #15]
      break;
 8003050:	e030      	b.n	80030b4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003056:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800305a:	2b00      	cmp	r3, #0
 800305c:	d025      	beq.n	80030aa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003062:	e022      	b.n	80030aa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003068:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800306c:	d11f      	bne.n	80030ae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003072:	e01c      	b.n	80030ae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	2b02      	cmp	r3, #2
 8003078:	d903      	bls.n	8003082 <DMA_CheckFifoParam+0xb6>
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	2b03      	cmp	r3, #3
 800307e:	d003      	beq.n	8003088 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003080:	e018      	b.n	80030b4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003082:	2301      	movs	r3, #1
 8003084:	73fb      	strb	r3, [r7, #15]
      break;
 8003086:	e015      	b.n	80030b4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d00e      	beq.n	80030b2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	73fb      	strb	r3, [r7, #15]
      break;
 8003098:	e00b      	b.n	80030b2 <DMA_CheckFifoParam+0xe6>
      break;
 800309a:	bf00      	nop
 800309c:	e00a      	b.n	80030b4 <DMA_CheckFifoParam+0xe8>
      break;
 800309e:	bf00      	nop
 80030a0:	e008      	b.n	80030b4 <DMA_CheckFifoParam+0xe8>
      break;
 80030a2:	bf00      	nop
 80030a4:	e006      	b.n	80030b4 <DMA_CheckFifoParam+0xe8>
      break;
 80030a6:	bf00      	nop
 80030a8:	e004      	b.n	80030b4 <DMA_CheckFifoParam+0xe8>
      break;
 80030aa:	bf00      	nop
 80030ac:	e002      	b.n	80030b4 <DMA_CheckFifoParam+0xe8>
      break;   
 80030ae:	bf00      	nop
 80030b0:	e000      	b.n	80030b4 <DMA_CheckFifoParam+0xe8>
      break;
 80030b2:	bf00      	nop
    }
  } 
  
  return status; 
 80030b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3714      	adds	r7, #20
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop

080030c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b089      	sub	sp, #36	@ 0x24
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80030ce:	2300      	movs	r3, #0
 80030d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80030d2:	2300      	movs	r3, #0
 80030d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80030d6:	2300      	movs	r3, #0
 80030d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030da:	2300      	movs	r3, #0
 80030dc:	61fb      	str	r3, [r7, #28]
 80030de:	e165      	b.n	80033ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80030e0:	2201      	movs	r2, #1
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	fa02 f303 	lsl.w	r3, r2, r3
 80030e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	697a      	ldr	r2, [r7, #20]
 80030f0:	4013      	ands	r3, r2
 80030f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030f4:	693a      	ldr	r2, [r7, #16]
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	f040 8154 	bne.w	80033a6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	f003 0303 	and.w	r3, r3, #3
 8003106:	2b01      	cmp	r3, #1
 8003108:	d005      	beq.n	8003116 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003112:	2b02      	cmp	r3, #2
 8003114:	d130      	bne.n	8003178 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	689b      	ldr	r3, [r3, #8]
 800311a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	2203      	movs	r2, #3
 8003122:	fa02 f303 	lsl.w	r3, r2, r3
 8003126:	43db      	mvns	r3, r3
 8003128:	69ba      	ldr	r2, [r7, #24]
 800312a:	4013      	ands	r3, r2
 800312c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	68da      	ldr	r2, [r3, #12]
 8003132:	69fb      	ldr	r3, [r7, #28]
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	fa02 f303 	lsl.w	r3, r2, r3
 800313a:	69ba      	ldr	r2, [r7, #24]
 800313c:	4313      	orrs	r3, r2
 800313e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	69ba      	ldr	r2, [r7, #24]
 8003144:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800314c:	2201      	movs	r2, #1
 800314e:	69fb      	ldr	r3, [r7, #28]
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	43db      	mvns	r3, r3
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	4013      	ands	r3, r2
 800315a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	091b      	lsrs	r3, r3, #4
 8003162:	f003 0201 	and.w	r2, r3, #1
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	fa02 f303 	lsl.w	r3, r2, r3
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	4313      	orrs	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	69ba      	ldr	r2, [r7, #24]
 8003176:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f003 0303 	and.w	r3, r3, #3
 8003180:	2b03      	cmp	r3, #3
 8003182:	d017      	beq.n	80031b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800318a:	69fb      	ldr	r3, [r7, #28]
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	2203      	movs	r2, #3
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	43db      	mvns	r3, r3
 8003196:	69ba      	ldr	r2, [r7, #24]
 8003198:	4013      	ands	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	689a      	ldr	r2, [r3, #8]
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f003 0303 	and.w	r3, r3, #3
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d123      	bne.n	8003208 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	08da      	lsrs	r2, r3, #3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	3208      	adds	r2, #8
 80031c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	f003 0307 	and.w	r3, r3, #7
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	220f      	movs	r2, #15
 80031d8:	fa02 f303 	lsl.w	r3, r2, r3
 80031dc:	43db      	mvns	r3, r3
 80031de:	69ba      	ldr	r2, [r7, #24]
 80031e0:	4013      	ands	r3, r2
 80031e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	691a      	ldr	r2, [r3, #16]
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	4313      	orrs	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	08da      	lsrs	r2, r3, #3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	3208      	adds	r2, #8
 8003202:	69b9      	ldr	r1, [r7, #24]
 8003204:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	2203      	movs	r2, #3
 8003214:	fa02 f303 	lsl.w	r3, r2, r3
 8003218:	43db      	mvns	r3, r3
 800321a:	69ba      	ldr	r2, [r7, #24]
 800321c:	4013      	ands	r3, r2
 800321e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f003 0203 	and.w	r2, r3, #3
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	4313      	orrs	r3, r2
 8003234:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	69ba      	ldr	r2, [r7, #24]
 800323a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003244:	2b00      	cmp	r3, #0
 8003246:	f000 80ae 	beq.w	80033a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800324a:	2300      	movs	r3, #0
 800324c:	60fb      	str	r3, [r7, #12]
 800324e:	4b5d      	ldr	r3, [pc, #372]	@ (80033c4 <HAL_GPIO_Init+0x300>)
 8003250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003252:	4a5c      	ldr	r2, [pc, #368]	@ (80033c4 <HAL_GPIO_Init+0x300>)
 8003254:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003258:	6453      	str	r3, [r2, #68]	@ 0x44
 800325a:	4b5a      	ldr	r3, [pc, #360]	@ (80033c4 <HAL_GPIO_Init+0x300>)
 800325c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800325e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003262:	60fb      	str	r3, [r7, #12]
 8003264:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003266:	4a58      	ldr	r2, [pc, #352]	@ (80033c8 <HAL_GPIO_Init+0x304>)
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	089b      	lsrs	r3, r3, #2
 800326c:	3302      	adds	r3, #2
 800326e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003272:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	f003 0303 	and.w	r3, r3, #3
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	220f      	movs	r2, #15
 800327e:	fa02 f303 	lsl.w	r3, r2, r3
 8003282:	43db      	mvns	r3, r3
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	4013      	ands	r3, r2
 8003288:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a4f      	ldr	r2, [pc, #316]	@ (80033cc <HAL_GPIO_Init+0x308>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d025      	beq.n	80032de <HAL_GPIO_Init+0x21a>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a4e      	ldr	r2, [pc, #312]	@ (80033d0 <HAL_GPIO_Init+0x30c>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d01f      	beq.n	80032da <HAL_GPIO_Init+0x216>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a4d      	ldr	r2, [pc, #308]	@ (80033d4 <HAL_GPIO_Init+0x310>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d019      	beq.n	80032d6 <HAL_GPIO_Init+0x212>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a4c      	ldr	r2, [pc, #304]	@ (80033d8 <HAL_GPIO_Init+0x314>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d013      	beq.n	80032d2 <HAL_GPIO_Init+0x20e>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a4b      	ldr	r2, [pc, #300]	@ (80033dc <HAL_GPIO_Init+0x318>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d00d      	beq.n	80032ce <HAL_GPIO_Init+0x20a>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a4a      	ldr	r2, [pc, #296]	@ (80033e0 <HAL_GPIO_Init+0x31c>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d007      	beq.n	80032ca <HAL_GPIO_Init+0x206>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a49      	ldr	r2, [pc, #292]	@ (80033e4 <HAL_GPIO_Init+0x320>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d101      	bne.n	80032c6 <HAL_GPIO_Init+0x202>
 80032c2:	2306      	movs	r3, #6
 80032c4:	e00c      	b.n	80032e0 <HAL_GPIO_Init+0x21c>
 80032c6:	2307      	movs	r3, #7
 80032c8:	e00a      	b.n	80032e0 <HAL_GPIO_Init+0x21c>
 80032ca:	2305      	movs	r3, #5
 80032cc:	e008      	b.n	80032e0 <HAL_GPIO_Init+0x21c>
 80032ce:	2304      	movs	r3, #4
 80032d0:	e006      	b.n	80032e0 <HAL_GPIO_Init+0x21c>
 80032d2:	2303      	movs	r3, #3
 80032d4:	e004      	b.n	80032e0 <HAL_GPIO_Init+0x21c>
 80032d6:	2302      	movs	r3, #2
 80032d8:	e002      	b.n	80032e0 <HAL_GPIO_Init+0x21c>
 80032da:	2301      	movs	r3, #1
 80032dc:	e000      	b.n	80032e0 <HAL_GPIO_Init+0x21c>
 80032de:	2300      	movs	r3, #0
 80032e0:	69fa      	ldr	r2, [r7, #28]
 80032e2:	f002 0203 	and.w	r2, r2, #3
 80032e6:	0092      	lsls	r2, r2, #2
 80032e8:	4093      	lsls	r3, r2
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032f0:	4935      	ldr	r1, [pc, #212]	@ (80033c8 <HAL_GPIO_Init+0x304>)
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	089b      	lsrs	r3, r3, #2
 80032f6:	3302      	adds	r3, #2
 80032f8:	69ba      	ldr	r2, [r7, #24]
 80032fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032fe:	4b3a      	ldr	r3, [pc, #232]	@ (80033e8 <HAL_GPIO_Init+0x324>)
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	43db      	mvns	r3, r3
 8003308:	69ba      	ldr	r2, [r7, #24]
 800330a:	4013      	ands	r3, r2
 800330c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d003      	beq.n	8003322 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800331a:	69ba      	ldr	r2, [r7, #24]
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	4313      	orrs	r3, r2
 8003320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003322:	4a31      	ldr	r2, [pc, #196]	@ (80033e8 <HAL_GPIO_Init+0x324>)
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003328:	4b2f      	ldr	r3, [pc, #188]	@ (80033e8 <HAL_GPIO_Init+0x324>)
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	43db      	mvns	r3, r3
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	4013      	ands	r3, r2
 8003336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d003      	beq.n	800334c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	4313      	orrs	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800334c:	4a26      	ldr	r2, [pc, #152]	@ (80033e8 <HAL_GPIO_Init+0x324>)
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003352:	4b25      	ldr	r3, [pc, #148]	@ (80033e8 <HAL_GPIO_Init+0x324>)
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	43db      	mvns	r3, r3
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	4013      	ands	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d003      	beq.n	8003376 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	4313      	orrs	r3, r2
 8003374:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003376:	4a1c      	ldr	r2, [pc, #112]	@ (80033e8 <HAL_GPIO_Init+0x324>)
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800337c:	4b1a      	ldr	r3, [pc, #104]	@ (80033e8 <HAL_GPIO_Init+0x324>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	43db      	mvns	r3, r3
 8003386:	69ba      	ldr	r2, [r7, #24]
 8003388:	4013      	ands	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d003      	beq.n	80033a0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	4313      	orrs	r3, r2
 800339e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033a0:	4a11      	ldr	r2, [pc, #68]	@ (80033e8 <HAL_GPIO_Init+0x324>)
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	3301      	adds	r3, #1
 80033aa:	61fb      	str	r3, [r7, #28]
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	2b0f      	cmp	r3, #15
 80033b0:	f67f ae96 	bls.w	80030e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033b4:	bf00      	nop
 80033b6:	bf00      	nop
 80033b8:	3724      	adds	r7, #36	@ 0x24
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	40023800 	.word	0x40023800
 80033c8:	40013800 	.word	0x40013800
 80033cc:	40020000 	.word	0x40020000
 80033d0:	40020400 	.word	0x40020400
 80033d4:	40020800 	.word	0x40020800
 80033d8:	40020c00 	.word	0x40020c00
 80033dc:	40021000 	.word	0x40021000
 80033e0:	40021400 	.word	0x40021400
 80033e4:	40021800 	.word	0x40021800
 80033e8:	40013c00 	.word	0x40013c00

080033ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b085      	sub	sp, #20
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	460b      	mov	r3, r1
 80033f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	691a      	ldr	r2, [r3, #16]
 80033fc:	887b      	ldrh	r3, [r7, #2]
 80033fe:	4013      	ands	r3, r2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d002      	beq.n	800340a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003404:	2301      	movs	r3, #1
 8003406:	73fb      	strb	r3, [r7, #15]
 8003408:	e001      	b.n	800340e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800340a:	2300      	movs	r3, #0
 800340c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800340e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003410:	4618      	mov	r0, r3
 8003412:	3714      	adds	r7, #20
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	460b      	mov	r3, r1
 8003426:	807b      	strh	r3, [r7, #2]
 8003428:	4613      	mov	r3, r2
 800342a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800342c:	787b      	ldrb	r3, [r7, #1]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003432:	887a      	ldrh	r2, [r7, #2]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003438:	e003      	b.n	8003442 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800343a:	887b      	ldrh	r3, [r7, #2]
 800343c:	041a      	lsls	r2, r3, #16
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	619a      	str	r2, [r3, #24]
}
 8003442:	bf00      	nop
 8003444:	370c      	adds	r7, #12
 8003446:	46bd      	mov	sp, r7
 8003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344c:	4770      	bx	lr
	...

08003450 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003456:	4b06      	ldr	r3, [pc, #24]	@ (8003470 <HAL_PWR_EnableBkUpAccess+0x20>)
 8003458:	2201      	movs	r2, #1
 800345a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 800345c:	4b05      	ldr	r3, [pc, #20]	@ (8003474 <HAL_PWR_EnableBkUpAccess+0x24>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003462:	687b      	ldr	r3, [r7, #4]
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	420e0020 	.word	0x420e0020
 8003474:	40007000 	.word	0x40007000

08003478 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b086      	sub	sp, #24
 800347c:	af02      	add	r7, sp, #8
 800347e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003480:	f7fe ff00 	bl	8002284 <HAL_GetTick>
 8003484:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d101      	bne.n	8003490 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e069      	b.n	8003564 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003496:	b2db      	uxtb	r3, r3
 8003498:	2b00      	cmp	r3, #0
 800349a:	d10b      	bne.n	80034b4 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80034a4:	6878      	ldr	r0, [r7, #4]
 80034a6:	f7fe fad3 	bl	8001a50 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80034aa:	f241 3188 	movw	r1, #5000	@ 0x1388
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f000 f85e 	bl	8003570 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	3b01      	subs	r3, #1
 80034c4:	021a      	lsls	r2, r3, #8
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	430a      	orrs	r2, r1
 80034cc:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2200      	movs	r2, #0
 80034d8:	2120      	movs	r1, #32
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 f856 	bl	800358c <QSPI_WaitFlagStateUntilTimeout>
 80034e0:	4603      	mov	r3, r0
 80034e2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80034e4:	7afb      	ldrb	r3, [r7, #11]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d137      	bne.n	800355a <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80034f4:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	6852      	ldr	r2, [r2, #4]
 80034fc:	0611      	lsls	r1, r2, #24
 80034fe:	687a      	ldr	r2, [r7, #4]
 8003500:	68d2      	ldr	r2, [r2, #12]
 8003502:	4311      	orrs	r1, r2
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	69d2      	ldr	r2, [r2, #28]
 8003508:	4311      	orrs	r1, r2
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	6a12      	ldr	r2, [r2, #32]
 800350e:	4311      	orrs	r1, r2
 8003510:	687a      	ldr	r2, [r7, #4]
 8003512:	6812      	ldr	r2, [r2, #0]
 8003514:	430b      	orrs	r3, r1
 8003516:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	685a      	ldr	r2, [r3, #4]
 800351e:	4b13      	ldr	r3, [pc, #76]	@ (800356c <HAL_QSPI_Init+0xf4>)
 8003520:	4013      	ands	r3, r2
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	6912      	ldr	r2, [r2, #16]
 8003526:	0411      	lsls	r1, r2, #16
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	6952      	ldr	r2, [r2, #20]
 800352c:	4311      	orrs	r1, r2
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	6992      	ldr	r2, [r2, #24]
 8003532:	4311      	orrs	r1, r2
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	6812      	ldr	r2, [r2, #0]
 8003538:	430b      	orrs	r3, r1
 800353a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f042 0201 	orr.w	r2, r2, #1
 800354a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2201      	movs	r2, #1
 8003556:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8003562:	7afb      	ldrb	r3, [r7, #11]
}
 8003564:	4618      	mov	r0, r3
 8003566:	3710      	adds	r7, #16
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	ffe0f8fe 	.word	0xffe0f8fe

08003570 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8003580:	bf00      	nop
 8003582:	370c      	adds	r7, #12
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr

0800358c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	60b9      	str	r1, [r7, #8]
 8003596:	603b      	str	r3, [r7, #0]
 8003598:	4613      	mov	r3, r2
 800359a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800359c:	e01a      	b.n	80035d4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800359e:	69bb      	ldr	r3, [r7, #24]
 80035a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035a4:	d016      	beq.n	80035d4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035a6:	f7fe fe6d 	bl	8002284 <HAL_GetTick>
 80035aa:	4602      	mov	r2, r0
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	1ad3      	subs	r3, r2, r3
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d302      	bcc.n	80035bc <QSPI_WaitFlagStateUntilTimeout+0x30>
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d10b      	bne.n	80035d4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2204      	movs	r2, #4
 80035c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c8:	f043 0201 	orr.w	r2, r3, #1
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e00e      	b.n	80035f2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	689a      	ldr	r2, [r3, #8]
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	4013      	ands	r3, r2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	bf14      	ite	ne
 80035e2:	2301      	movne	r3, #1
 80035e4:	2300      	moveq	r3, #0
 80035e6:	b2db      	uxtb	r3, r3
 80035e8:	461a      	mov	r2, r3
 80035ea:	79fb      	ldrb	r3, [r7, #7]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d1d6      	bne.n	800359e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
	...

080035fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d101      	bne.n	8003610 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e0cc      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003610:	4b68      	ldr	r3, [pc, #416]	@ (80037b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0307 	and.w	r3, r3, #7
 8003618:	683a      	ldr	r2, [r7, #0]
 800361a:	429a      	cmp	r2, r3
 800361c:	d90c      	bls.n	8003638 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800361e:	4b65      	ldr	r3, [pc, #404]	@ (80037b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003620:	683a      	ldr	r2, [r7, #0]
 8003622:	b2d2      	uxtb	r2, r2
 8003624:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003626:	4b63      	ldr	r3, [pc, #396]	@ (80037b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 0307 	and.w	r3, r3, #7
 800362e:	683a      	ldr	r2, [r7, #0]
 8003630:	429a      	cmp	r2, r3
 8003632:	d001      	beq.n	8003638 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e0b8      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0302 	and.w	r3, r3, #2
 8003640:	2b00      	cmp	r3, #0
 8003642:	d020      	beq.n	8003686 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0304 	and.w	r3, r3, #4
 800364c:	2b00      	cmp	r3, #0
 800364e:	d005      	beq.n	800365c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003650:	4b59      	ldr	r3, [pc, #356]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	4a58      	ldr	r2, [pc, #352]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003656:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800365a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0308 	and.w	r3, r3, #8
 8003664:	2b00      	cmp	r3, #0
 8003666:	d005      	beq.n	8003674 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003668:	4b53      	ldr	r3, [pc, #332]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	4a52      	ldr	r2, [pc, #328]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 800366e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003672:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003674:	4b50      	ldr	r3, [pc, #320]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	494d      	ldr	r1, [pc, #308]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003682:	4313      	orrs	r3, r2
 8003684:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b00      	cmp	r3, #0
 8003690:	d044      	beq.n	800371c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2b01      	cmp	r3, #1
 8003698:	d107      	bne.n	80036aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800369a:	4b47      	ldr	r3, [pc, #284]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d119      	bne.n	80036da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e07f      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d003      	beq.n	80036ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036b6:	2b03      	cmp	r3, #3
 80036b8:	d107      	bne.n	80036ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036ba:	4b3f      	ldr	r3, [pc, #252]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d109      	bne.n	80036da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e06f      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ca:	4b3b      	ldr	r3, [pc, #236]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e067      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036da:	4b37      	ldr	r3, [pc, #220]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	f023 0203 	bic.w	r2, r3, #3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	4934      	ldr	r1, [pc, #208]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036ec:	f7fe fdca 	bl	8002284 <HAL_GetTick>
 80036f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036f2:	e00a      	b.n	800370a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036f4:	f7fe fdc6 	bl	8002284 <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003702:	4293      	cmp	r3, r2
 8003704:	d901      	bls.n	800370a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e04f      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800370a:	4b2b      	ldr	r3, [pc, #172]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f003 020c 	and.w	r2, r3, #12
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	429a      	cmp	r2, r3
 800371a:	d1eb      	bne.n	80036f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800371c:	4b25      	ldr	r3, [pc, #148]	@ (80037b4 <HAL_RCC_ClockConfig+0x1b8>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0307 	and.w	r3, r3, #7
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	429a      	cmp	r2, r3
 8003728:	d20c      	bcs.n	8003744 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800372a:	4b22      	ldr	r3, [pc, #136]	@ (80037b4 <HAL_RCC_ClockConfig+0x1b8>)
 800372c:	683a      	ldr	r2, [r7, #0]
 800372e:	b2d2      	uxtb	r2, r2
 8003730:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003732:	4b20      	ldr	r3, [pc, #128]	@ (80037b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0307 	and.w	r3, r3, #7
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	429a      	cmp	r2, r3
 800373e:	d001      	beq.n	8003744 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e032      	b.n	80037aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	d008      	beq.n	8003762 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003750:	4b19      	ldr	r3, [pc, #100]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	4916      	ldr	r1, [pc, #88]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 800375e:	4313      	orrs	r3, r2
 8003760:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0308 	and.w	r3, r3, #8
 800376a:	2b00      	cmp	r3, #0
 800376c:	d009      	beq.n	8003782 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800376e:	4b12      	ldr	r3, [pc, #72]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	00db      	lsls	r3, r3, #3
 800377c:	490e      	ldr	r1, [pc, #56]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 800377e:	4313      	orrs	r3, r2
 8003780:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003782:	f000 f821 	bl	80037c8 <HAL_RCC_GetSysClockFreq>
 8003786:	4602      	mov	r2, r0
 8003788:	4b0b      	ldr	r3, [pc, #44]	@ (80037b8 <HAL_RCC_ClockConfig+0x1bc>)
 800378a:	689b      	ldr	r3, [r3, #8]
 800378c:	091b      	lsrs	r3, r3, #4
 800378e:	f003 030f 	and.w	r3, r3, #15
 8003792:	490a      	ldr	r1, [pc, #40]	@ (80037bc <HAL_RCC_ClockConfig+0x1c0>)
 8003794:	5ccb      	ldrb	r3, [r1, r3]
 8003796:	fa22 f303 	lsr.w	r3, r2, r3
 800379a:	4a09      	ldr	r2, [pc, #36]	@ (80037c0 <HAL_RCC_ClockConfig+0x1c4>)
 800379c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800379e:	4b09      	ldr	r3, [pc, #36]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c8>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f7fe fd2a 	bl	80021fc <HAL_InitTick>

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40023c00 	.word	0x40023c00
 80037b8:	40023800 	.word	0x40023800
 80037bc:	08006ec0 	.word	0x08006ec0
 80037c0:	20000000 	.word	0x20000000
 80037c4:	20000004 	.word	0x20000004

080037c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037cc:	b090      	sub	sp, #64	@ 0x40
 80037ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80037d4:	2300      	movs	r3, #0
 80037d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80037d8:	2300      	movs	r3, #0
 80037da:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80037dc:	2300      	movs	r3, #0
 80037de:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037e0:	4b59      	ldr	r3, [pc, #356]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x180>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f003 030c 	and.w	r3, r3, #12
 80037e8:	2b08      	cmp	r3, #8
 80037ea:	d00d      	beq.n	8003808 <HAL_RCC_GetSysClockFreq+0x40>
 80037ec:	2b08      	cmp	r3, #8
 80037ee:	f200 80a1 	bhi.w	8003934 <HAL_RCC_GetSysClockFreq+0x16c>
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d002      	beq.n	80037fc <HAL_RCC_GetSysClockFreq+0x34>
 80037f6:	2b04      	cmp	r3, #4
 80037f8:	d003      	beq.n	8003802 <HAL_RCC_GetSysClockFreq+0x3a>
 80037fa:	e09b      	b.n	8003934 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037fc:	4b53      	ldr	r3, [pc, #332]	@ (800394c <HAL_RCC_GetSysClockFreq+0x184>)
 80037fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003800:	e09b      	b.n	800393a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003802:	4b53      	ldr	r3, [pc, #332]	@ (8003950 <HAL_RCC_GetSysClockFreq+0x188>)
 8003804:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003806:	e098      	b.n	800393a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003808:	4b4f      	ldr	r3, [pc, #316]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x180>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003810:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003812:	4b4d      	ldr	r3, [pc, #308]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x180>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800381a:	2b00      	cmp	r3, #0
 800381c:	d028      	beq.n	8003870 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800381e:	4b4a      	ldr	r3, [pc, #296]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x180>)
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	099b      	lsrs	r3, r3, #6
 8003824:	2200      	movs	r2, #0
 8003826:	623b      	str	r3, [r7, #32]
 8003828:	627a      	str	r2, [r7, #36]	@ 0x24
 800382a:	6a3b      	ldr	r3, [r7, #32]
 800382c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003830:	2100      	movs	r1, #0
 8003832:	4b47      	ldr	r3, [pc, #284]	@ (8003950 <HAL_RCC_GetSysClockFreq+0x188>)
 8003834:	fb03 f201 	mul.w	r2, r3, r1
 8003838:	2300      	movs	r3, #0
 800383a:	fb00 f303 	mul.w	r3, r0, r3
 800383e:	4413      	add	r3, r2
 8003840:	4a43      	ldr	r2, [pc, #268]	@ (8003950 <HAL_RCC_GetSysClockFreq+0x188>)
 8003842:	fba0 1202 	umull	r1, r2, r0, r2
 8003846:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003848:	460a      	mov	r2, r1
 800384a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800384c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800384e:	4413      	add	r3, r2
 8003850:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003854:	2200      	movs	r2, #0
 8003856:	61bb      	str	r3, [r7, #24]
 8003858:	61fa      	str	r2, [r7, #28]
 800385a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800385e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003862:	f7fc fd2d 	bl	80002c0 <__aeabi_uldivmod>
 8003866:	4602      	mov	r2, r0
 8003868:	460b      	mov	r3, r1
 800386a:	4613      	mov	r3, r2
 800386c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800386e:	e053      	b.n	8003918 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003870:	4b35      	ldr	r3, [pc, #212]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x180>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	099b      	lsrs	r3, r3, #6
 8003876:	2200      	movs	r2, #0
 8003878:	613b      	str	r3, [r7, #16]
 800387a:	617a      	str	r2, [r7, #20]
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003882:	f04f 0b00 	mov.w	fp, #0
 8003886:	4652      	mov	r2, sl
 8003888:	465b      	mov	r3, fp
 800388a:	f04f 0000 	mov.w	r0, #0
 800388e:	f04f 0100 	mov.w	r1, #0
 8003892:	0159      	lsls	r1, r3, #5
 8003894:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003898:	0150      	lsls	r0, r2, #5
 800389a:	4602      	mov	r2, r0
 800389c:	460b      	mov	r3, r1
 800389e:	ebb2 080a 	subs.w	r8, r2, sl
 80038a2:	eb63 090b 	sbc.w	r9, r3, fp
 80038a6:	f04f 0200 	mov.w	r2, #0
 80038aa:	f04f 0300 	mov.w	r3, #0
 80038ae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80038b2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80038b6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80038ba:	ebb2 0408 	subs.w	r4, r2, r8
 80038be:	eb63 0509 	sbc.w	r5, r3, r9
 80038c2:	f04f 0200 	mov.w	r2, #0
 80038c6:	f04f 0300 	mov.w	r3, #0
 80038ca:	00eb      	lsls	r3, r5, #3
 80038cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038d0:	00e2      	lsls	r2, r4, #3
 80038d2:	4614      	mov	r4, r2
 80038d4:	461d      	mov	r5, r3
 80038d6:	eb14 030a 	adds.w	r3, r4, sl
 80038da:	603b      	str	r3, [r7, #0]
 80038dc:	eb45 030b 	adc.w	r3, r5, fp
 80038e0:	607b      	str	r3, [r7, #4]
 80038e2:	f04f 0200 	mov.w	r2, #0
 80038e6:	f04f 0300 	mov.w	r3, #0
 80038ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80038ee:	4629      	mov	r1, r5
 80038f0:	028b      	lsls	r3, r1, #10
 80038f2:	4621      	mov	r1, r4
 80038f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80038f8:	4621      	mov	r1, r4
 80038fa:	028a      	lsls	r2, r1, #10
 80038fc:	4610      	mov	r0, r2
 80038fe:	4619      	mov	r1, r3
 8003900:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003902:	2200      	movs	r2, #0
 8003904:	60bb      	str	r3, [r7, #8]
 8003906:	60fa      	str	r2, [r7, #12]
 8003908:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800390c:	f7fc fcd8 	bl	80002c0 <__aeabi_uldivmod>
 8003910:	4602      	mov	r2, r0
 8003912:	460b      	mov	r3, r1
 8003914:	4613      	mov	r3, r2
 8003916:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003918:	4b0b      	ldr	r3, [pc, #44]	@ (8003948 <HAL_RCC_GetSysClockFreq+0x180>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	0c1b      	lsrs	r3, r3, #16
 800391e:	f003 0303 	and.w	r3, r3, #3
 8003922:	3301      	adds	r3, #1
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003928:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800392a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800392c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003930:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003932:	e002      	b.n	800393a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003934:	4b05      	ldr	r3, [pc, #20]	@ (800394c <HAL_RCC_GetSysClockFreq+0x184>)
 8003936:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003938:	bf00      	nop
    }
  }
  return sysclockfreq;
 800393a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800393c:	4618      	mov	r0, r3
 800393e:	3740      	adds	r7, #64	@ 0x40
 8003940:	46bd      	mov	sp, r7
 8003942:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003946:	bf00      	nop
 8003948:	40023800 	.word	0x40023800
 800394c:	00f42400 	.word	0x00f42400
 8003950:	01312d00 	.word	0x01312d00

08003954 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003958:	4b03      	ldr	r3, [pc, #12]	@ (8003968 <HAL_RCC_GetHCLKFreq+0x14>)
 800395a:	681b      	ldr	r3, [r3, #0]
}
 800395c:	4618      	mov	r0, r3
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	20000000 	.word	0x20000000

0800396c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003970:	f7ff fff0 	bl	8003954 <HAL_RCC_GetHCLKFreq>
 8003974:	4602      	mov	r2, r0
 8003976:	4b05      	ldr	r3, [pc, #20]	@ (800398c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	0a9b      	lsrs	r3, r3, #10
 800397c:	f003 0307 	and.w	r3, r3, #7
 8003980:	4903      	ldr	r1, [pc, #12]	@ (8003990 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003982:	5ccb      	ldrb	r3, [r1, r3]
 8003984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003988:	4618      	mov	r0, r3
 800398a:	bd80      	pop	{r7, pc}
 800398c:	40023800 	.word	0x40023800
 8003990:	08006ed0 	.word	0x08006ed0

08003994 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003998:	f7ff ffdc 	bl	8003954 <HAL_RCC_GetHCLKFreq>
 800399c:	4602      	mov	r2, r0
 800399e:	4b05      	ldr	r3, [pc, #20]	@ (80039b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	0b5b      	lsrs	r3, r3, #13
 80039a4:	f003 0307 	and.w	r3, r3, #7
 80039a8:	4903      	ldr	r1, [pc, #12]	@ (80039b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039aa:	5ccb      	ldrb	r3, [r1, r3]
 80039ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	40023800 	.word	0x40023800
 80039b8:	08006ed0 	.word	0x08006ed0

080039bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039c4:	2300      	movs	r3, #0
 80039c6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 80039c8:	2300      	movs	r3, #0
 80039ca:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 80039cc:	2300      	movs	r3, #0
 80039ce:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0301 	and.w	r3, r3, #1
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d010      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80039dc:	4b87      	ldr	r3, [pc, #540]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039e2:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	4984      	ldr	r1, [pc, #528]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039ec:	4313      	orrs	r3, r2
 80039ee:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 80039fa:	2301      	movs	r3, #1
 80039fc:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d010      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003a0a:	4b7c      	ldr	r3, [pc, #496]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a10:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	4978      	ldr	r1, [pc, #480]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	699b      	ldr	r3, [r3, #24]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d101      	bne.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0308 	and.w	r3, r3, #8
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f000 8083 	beq.w	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60bb      	str	r3, [r7, #8]
 8003a3e:	4b6f      	ldr	r3, [pc, #444]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a42:	4a6e      	ldr	r2, [pc, #440]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a48:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a4a:	4b6c      	ldr	r3, [pc, #432]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a52:	60bb      	str	r3, [r7, #8]
 8003a54:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003a56:	4b6a      	ldr	r3, [pc, #424]	@ (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a69      	ldr	r2, [pc, #420]	@ (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003a5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a60:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a62:	f7fe fc0f 	bl	8002284 <HAL_GetTick>
 8003a66:	6138      	str	r0, [r7, #16]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003a68:	e008      	b.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a6a:	f7fe fc0b 	bl	8002284 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d901      	bls.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e162      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x386>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003a7c:	4b60      	ldr	r3, [pc, #384]	@ (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d0f0      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a88:	4b5c      	ldr	r3, [pc, #368]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a8c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a90:	60fb      	str	r3, [r7, #12]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d02f      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	69db      	ldr	r3, [r3, #28]
 8003a9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aa0:	68fa      	ldr	r2, [r7, #12]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d028      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003aa6:	4b55      	ldr	r3, [pc, #340]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aaa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aae:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ab0:	4b54      	ldr	r3, [pc, #336]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ab6:	4b53      	ldr	r3, [pc, #332]	@ (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003abc:	4a4f      	ldr	r2, [pc, #316]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003ac2:	4b4e      	ldr	r3, [pc, #312]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac6:	f003 0301 	and.w	r3, r3, #1
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d114      	bne.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003ace:	f7fe fbd9 	bl	8002284 <HAL_GetTick>
 8003ad2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ad4:	e00a      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ad6:	f7fe fbd5 	bl	8002284 <HAL_GetTick>
 8003ada:	4602      	mov	r2, r0
 8003adc:	693b      	ldr	r3, [r7, #16]
 8003ade:	1ad3      	subs	r3, r2, r3
 8003ae0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d901      	bls.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 8003ae8:	2303      	movs	r3, #3
 8003aea:	e12a      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x386>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003aec:	4b43      	ldr	r3, [pc, #268]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003aee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003af0:	f003 0302 	and.w	r3, r3, #2
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d0ee      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	69db      	ldr	r3, [r3, #28]
 8003afc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b04:	d10d      	bne.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003b06:	4b3d      	ldr	r3, [pc, #244]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	69db      	ldr	r3, [r3, #28]
 8003b12:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003b16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b1a:	4938      	ldr	r1, [pc, #224]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	608b      	str	r3, [r1, #8]
 8003b20:	e005      	b.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x172>
 8003b22:	4b36      	ldr	r3, [pc, #216]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	4a35      	ldr	r2, [pc, #212]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b28:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003b2c:	6093      	str	r3, [r2, #8]
 8003b2e:	4b33      	ldr	r3, [pc, #204]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b30:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	69db      	ldr	r3, [r3, #28]
 8003b36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b3a:	4930      	ldr	r1, [pc, #192]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d004      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8003b52:	4b2d      	ldr	r3, [pc, #180]	@ (8003c08 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8003b54:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0310 	and.w	r3, r3, #16
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00a      	beq.n	8003b78 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003b62:	4b26      	ldr	r3, [pc, #152]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b68:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b70:	4922      	ldr	r1, [pc, #136]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b72:	4313      	orrs	r3, r2
 8003b74:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0320 	and.w	r3, r3, #32
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d011      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003b84:	4b1d      	ldr	r3, [pc, #116]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b8a:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b92:	491a      	ldr	r1, [pc, #104]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ba2:	d101      	bne.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00a      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003bb4:	4b11      	ldr	r3, [pc, #68]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bba:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6a1b      	ldr	r3, [r3, #32]
 8003bc2:	490e      	ldr	r1, [pc, #56]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d004      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2b80      	cmp	r3, #128	@ 0x80
 8003bd6:	f040 8091 	bne.w	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003bda:	4b0c      	ldr	r3, [pc, #48]	@ (8003c0c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003be0:	f7fe fb50 	bl	8002284 <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003be6:	e013      	b.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003be8:	f7fe fb4c 	bl	8002284 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d90c      	bls.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e0a3      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8003bfa:	bf00      	nop
 8003bfc:	40023800 	.word	0x40023800
 8003c00:	40007000 	.word	0x40007000
 8003c04:	42470e40 	.word	0x42470e40
 8003c08:	424711e0 	.word	0x424711e0
 8003c0c:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003c10:	4b4e      	ldr	r3, [pc, #312]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1e5      	bne.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8003c1c:	4a4c      	ldr	r2, [pc, #304]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c22:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 0301 	and.w	r3, r3, #1
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d003      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x27c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	695b      	ldr	r3, [r3, #20]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d023      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d003      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x290>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	699b      	ldr	r3, [r3, #24]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d019      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0320 	and.w	r3, r3, #32
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d004      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c60:	d00e      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d019      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a1b      	ldr	r3, [r3, #32]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d115      	bne.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c7e:	d110      	bne.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685a      	ldr	r2, [r3, #4]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	019b      	lsls	r3, r3, #6
 8003c8a:	431a      	orrs	r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	061b      	lsls	r3, r3, #24
 8003c92:	431a      	orrs	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	071b      	lsls	r3, r3, #28
 8003c9a:	492c      	ldr	r1, [pc, #176]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d010      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685a      	ldr	r2, [r3, #4]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	689b      	ldr	r3, [r3, #8]
 8003cb6:	019b      	lsls	r3, r3, #6
 8003cb8:	431a      	orrs	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	061b      	lsls	r3, r3, #24
 8003cc0:	431a      	orrs	r2, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	071b      	lsls	r3, r3, #28
 8003cc8:	4920      	ldr	r1, [pc, #128]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003cd0:	4b20      	ldr	r3, [pc, #128]	@ (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003cd6:	f7fe fad5 	bl	8002284 <HAL_GetTick>
 8003cda:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003cdc:	e008      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003cde:	f7fe fad1 	bl	8002284 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d901      	bls.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e028      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x386>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003cf0:	4b16      	ldr	r3, [pc, #88]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d0f0      	beq.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00a      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d08:	4b10      	ldr	r3, [pc, #64]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003d0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d0e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d16:	490d      	ldr	r1, [pc, #52]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00a      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003d2a:	4b08      	ldr	r3, [pc, #32]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003d2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d30:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d38:	4904      	ldr	r1, [pc, #16]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3718      	adds	r7, #24
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	40023800 	.word	0x40023800
 8003d50:	424710d8 	.word	0x424710d8
 8003d54:	42470068 	.word	0x42470068

08003d58 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b086      	sub	sp, #24
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d101      	bne.n	8003d6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e273      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0301 	and.w	r3, r3, #1
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d075      	beq.n	8003e62 <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003d76:	4b88      	ldr	r3, [pc, #544]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f003 030c 	and.w	r3, r3, #12
 8003d7e:	2b04      	cmp	r3, #4
 8003d80:	d00c      	beq.n	8003d9c <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d82:	4b85      	ldr	r3, [pc, #532]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f003 030c 	and.w	r3, r3, #12
        || \
 8003d8a:	2b08      	cmp	r3, #8
 8003d8c:	d112      	bne.n	8003db4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d8e:	4b82      	ldr	r3, [pc, #520]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d9a:	d10b      	bne.n	8003db4 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d9c:	4b7e      	ldr	r3, [pc, #504]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d05b      	beq.n	8003e60 <HAL_RCC_OscConfig+0x108>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d157      	bne.n	8003e60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e24e      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dbc:	d106      	bne.n	8003dcc <HAL_RCC_OscConfig+0x74>
 8003dbe:	4b76      	ldr	r3, [pc, #472]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a75      	ldr	r2, [pc, #468]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003dc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dc8:	6013      	str	r3, [r2, #0]
 8003dca:	e01d      	b.n	8003e08 <HAL_RCC_OscConfig+0xb0>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dd4:	d10c      	bne.n	8003df0 <HAL_RCC_OscConfig+0x98>
 8003dd6:	4b70      	ldr	r3, [pc, #448]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a6f      	ldr	r2, [pc, #444]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003ddc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003de0:	6013      	str	r3, [r2, #0]
 8003de2:	4b6d      	ldr	r3, [pc, #436]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a6c      	ldr	r2, [pc, #432]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003de8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dec:	6013      	str	r3, [r2, #0]
 8003dee:	e00b      	b.n	8003e08 <HAL_RCC_OscConfig+0xb0>
 8003df0:	4b69      	ldr	r3, [pc, #420]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a68      	ldr	r2, [pc, #416]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003df6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dfa:	6013      	str	r3, [r2, #0]
 8003dfc:	4b66      	ldr	r3, [pc, #408]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a65      	ldr	r2, [pc, #404]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003e02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d013      	beq.n	8003e38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e10:	f7fe fa38 	bl	8002284 <HAL_GetTick>
 8003e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e16:	e008      	b.n	8003e2a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e18:	f7fe fa34 	bl	8002284 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b64      	cmp	r3, #100	@ 0x64
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e213      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e2a:	4b5b      	ldr	r3, [pc, #364]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d0f0      	beq.n	8003e18 <HAL_RCC_OscConfig+0xc0>
 8003e36:	e014      	b.n	8003e62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e38:	f7fe fa24 	bl	8002284 <HAL_GetTick>
 8003e3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e3e:	e008      	b.n	8003e52 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e40:	f7fe fa20 	bl	8002284 <HAL_GetTick>
 8003e44:	4602      	mov	r2, r0
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b64      	cmp	r3, #100	@ 0x64
 8003e4c:	d901      	bls.n	8003e52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	e1ff      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e52:	4b51      	ldr	r3, [pc, #324]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1f0      	bne.n	8003e40 <HAL_RCC_OscConfig+0xe8>
 8003e5e:	e000      	b.n	8003e62 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d063      	beq.n	8003f36 <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003e6e:	4b4a      	ldr	r3, [pc, #296]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 030c 	and.w	r3, r3, #12
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00b      	beq.n	8003e92 <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e7a:	4b47      	ldr	r3, [pc, #284]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f003 030c 	and.w	r3, r3, #12
        || \
 8003e82:	2b08      	cmp	r3, #8
 8003e84:	d11c      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e86:	4b44      	ldr	r3, [pc, #272]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d116      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e92:	4b41      	ldr	r3, [pc, #260]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d005      	beq.n	8003eaa <HAL_RCC_OscConfig+0x152>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	68db      	ldr	r3, [r3, #12]
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d001      	beq.n	8003eaa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e1d3      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eaa:	4b3b      	ldr	r3, [pc, #236]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	00db      	lsls	r3, r3, #3
 8003eb8:	4937      	ldr	r1, [pc, #220]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ebe:	e03a      	b.n	8003f36 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d020      	beq.n	8003f0a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ec8:	4b34      	ldr	r3, [pc, #208]	@ (8003f9c <HAL_RCC_OscConfig+0x244>)
 8003eca:	2201      	movs	r2, #1
 8003ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ece:	f7fe f9d9 	bl	8002284 <HAL_GetTick>
 8003ed2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed4:	e008      	b.n	8003ee8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ed6:	f7fe f9d5 	bl	8002284 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	2b02      	cmp	r3, #2
 8003ee2:	d901      	bls.n	8003ee8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e1b4      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee8:	4b2b      	ldr	r3, [pc, #172]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0302 	and.w	r3, r3, #2
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d0f0      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ef4:	4b28      	ldr	r3, [pc, #160]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	00db      	lsls	r3, r3, #3
 8003f02:	4925      	ldr	r1, [pc, #148]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003f04:	4313      	orrs	r3, r2
 8003f06:	600b      	str	r3, [r1, #0]
 8003f08:	e015      	b.n	8003f36 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f0a:	4b24      	ldr	r3, [pc, #144]	@ (8003f9c <HAL_RCC_OscConfig+0x244>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f10:	f7fe f9b8 	bl	8002284 <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f16:	e008      	b.n	8003f2a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f18:	f7fe f9b4 	bl	8002284 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e193      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0302 	and.w	r3, r3, #2
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1f0      	bne.n	8003f18 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0308 	and.w	r3, r3, #8
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d036      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d016      	beq.n	8003f78 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f4a:	4b15      	ldr	r3, [pc, #84]	@ (8003fa0 <HAL_RCC_OscConfig+0x248>)
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f50:	f7fe f998 	bl	8002284 <HAL_GetTick>
 8003f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f56:	e008      	b.n	8003f6a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f58:	f7fe f994 	bl	8002284 <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d901      	bls.n	8003f6a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e173      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003f98 <HAL_RCC_OscConfig+0x240>)
 8003f6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d0f0      	beq.n	8003f58 <HAL_RCC_OscConfig+0x200>
 8003f76:	e01b      	b.n	8003fb0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f78:	4b09      	ldr	r3, [pc, #36]	@ (8003fa0 <HAL_RCC_OscConfig+0x248>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f7e:	f7fe f981 	bl	8002284 <HAL_GetTick>
 8003f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f84:	e00e      	b.n	8003fa4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f86:	f7fe f97d 	bl	8002284 <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d907      	bls.n	8003fa4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e15c      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
 8003f98:	40023800 	.word	0x40023800
 8003f9c:	42470000 	.word	0x42470000
 8003fa0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fa4:	4b8a      	ldr	r3, [pc, #552]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 8003fa6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1ea      	bne.n	8003f86 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0304 	and.w	r3, r3, #4
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f000 8097 	beq.w	80040ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fc2:	4b83      	ldr	r3, [pc, #524]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d10f      	bne.n	8003fee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fce:	2300      	movs	r3, #0
 8003fd0:	60bb      	str	r3, [r7, #8]
 8003fd2:	4b7f      	ldr	r3, [pc, #508]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd6:	4a7e      	ldr	r2, [pc, #504]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 8003fd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fdc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fde:	4b7c      	ldr	r3, [pc, #496]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 8003fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fe6:	60bb      	str	r3, [r7, #8]
 8003fe8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fea:	2301      	movs	r3, #1
 8003fec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fee:	4b79      	ldr	r3, [pc, #484]	@ (80041d4 <HAL_RCC_OscConfig+0x47c>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d118      	bne.n	800402c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ffa:	4b76      	ldr	r3, [pc, #472]	@ (80041d4 <HAL_RCC_OscConfig+0x47c>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a75      	ldr	r2, [pc, #468]	@ (80041d4 <HAL_RCC_OscConfig+0x47c>)
 8004000:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004004:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004006:	f7fe f93d 	bl	8002284 <HAL_GetTick>
 800400a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800400c:	e008      	b.n	8004020 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800400e:	f7fe f939 	bl	8002284 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	2b02      	cmp	r3, #2
 800401a:	d901      	bls.n	8004020 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e118      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004020:	4b6c      	ldr	r3, [pc, #432]	@ (80041d4 <HAL_RCC_OscConfig+0x47c>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004028:	2b00      	cmp	r3, #0
 800402a:	d0f0      	beq.n	800400e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d106      	bne.n	8004042 <HAL_RCC_OscConfig+0x2ea>
 8004034:	4b66      	ldr	r3, [pc, #408]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 8004036:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004038:	4a65      	ldr	r2, [pc, #404]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 800403a:	f043 0301 	orr.w	r3, r3, #1
 800403e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004040:	e01c      	b.n	800407c <HAL_RCC_OscConfig+0x324>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	2b05      	cmp	r3, #5
 8004048:	d10c      	bne.n	8004064 <HAL_RCC_OscConfig+0x30c>
 800404a:	4b61      	ldr	r3, [pc, #388]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 800404c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800404e:	4a60      	ldr	r2, [pc, #384]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 8004050:	f043 0304 	orr.w	r3, r3, #4
 8004054:	6713      	str	r3, [r2, #112]	@ 0x70
 8004056:	4b5e      	ldr	r3, [pc, #376]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 8004058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800405a:	4a5d      	ldr	r2, [pc, #372]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 800405c:	f043 0301 	orr.w	r3, r3, #1
 8004060:	6713      	str	r3, [r2, #112]	@ 0x70
 8004062:	e00b      	b.n	800407c <HAL_RCC_OscConfig+0x324>
 8004064:	4b5a      	ldr	r3, [pc, #360]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 8004066:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004068:	4a59      	ldr	r2, [pc, #356]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 800406a:	f023 0301 	bic.w	r3, r3, #1
 800406e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004070:	4b57      	ldr	r3, [pc, #348]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 8004072:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004074:	4a56      	ldr	r2, [pc, #344]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 8004076:	f023 0304 	bic.w	r3, r3, #4
 800407a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	689b      	ldr	r3, [r3, #8]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d015      	beq.n	80040b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004084:	f7fe f8fe 	bl	8002284 <HAL_GetTick>
 8004088:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800408a:	e00a      	b.n	80040a2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800408c:	f7fe f8fa 	bl	8002284 <HAL_GetTick>
 8004090:	4602      	mov	r2, r0
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	1ad3      	subs	r3, r2, r3
 8004096:	f241 3288 	movw	r2, #5000	@ 0x1388
 800409a:	4293      	cmp	r3, r2
 800409c:	d901      	bls.n	80040a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e0d7      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040a2:	4b4b      	ldr	r3, [pc, #300]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 80040a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040a6:	f003 0302 	and.w	r3, r3, #2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d0ee      	beq.n	800408c <HAL_RCC_OscConfig+0x334>
 80040ae:	e014      	b.n	80040da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040b0:	f7fe f8e8 	bl	8002284 <HAL_GetTick>
 80040b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040b6:	e00a      	b.n	80040ce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040b8:	f7fe f8e4 	bl	8002284 <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e0c1      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ce:	4b40      	ldr	r3, [pc, #256]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 80040d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040d2:	f003 0302 	and.w	r3, r3, #2
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1ee      	bne.n	80040b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80040da:	7dfb      	ldrb	r3, [r7, #23]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d105      	bne.n	80040ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040e0:	4b3b      	ldr	r3, [pc, #236]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 80040e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e4:	4a3a      	ldr	r2, [pc, #232]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 80040e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f000 80ad 	beq.w	8004250 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80040f6:	4b36      	ldr	r3, [pc, #216]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f003 030c 	and.w	r3, r3, #12
 80040fe:	2b08      	cmp	r3, #8
 8004100:	d060      	beq.n	80041c4 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	699b      	ldr	r3, [r3, #24]
 8004106:	2b02      	cmp	r3, #2
 8004108:	d145      	bne.n	8004196 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800410a:	4b33      	ldr	r3, [pc, #204]	@ (80041d8 <HAL_RCC_OscConfig+0x480>)
 800410c:	2200      	movs	r2, #0
 800410e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004110:	f7fe f8b8 	bl	8002284 <HAL_GetTick>
 8004114:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004116:	e008      	b.n	800412a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004118:	f7fe f8b4 	bl	8002284 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b02      	cmp	r3, #2
 8004124:	d901      	bls.n	800412a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e093      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800412a:	4b29      	ldr	r3, [pc, #164]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1f0      	bne.n	8004118 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	69da      	ldr	r2, [r3, #28]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	431a      	orrs	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004144:	019b      	lsls	r3, r3, #6
 8004146:	431a      	orrs	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800414c:	085b      	lsrs	r3, r3, #1
 800414e:	3b01      	subs	r3, #1
 8004150:	041b      	lsls	r3, r3, #16
 8004152:	431a      	orrs	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004158:	061b      	lsls	r3, r3, #24
 800415a:	431a      	orrs	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004160:	071b      	lsls	r3, r3, #28
 8004162:	491b      	ldr	r1, [pc, #108]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 8004164:	4313      	orrs	r3, r2
 8004166:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004168:	4b1b      	ldr	r3, [pc, #108]	@ (80041d8 <HAL_RCC_OscConfig+0x480>)
 800416a:	2201      	movs	r2, #1
 800416c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800416e:	f7fe f889 	bl	8002284 <HAL_GetTick>
 8004172:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004174:	e008      	b.n	8004188 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004176:	f7fe f885 	bl	8002284 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b02      	cmp	r3, #2
 8004182:	d901      	bls.n	8004188 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e064      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004188:	4b11      	ldr	r3, [pc, #68]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004190:	2b00      	cmp	r3, #0
 8004192:	d0f0      	beq.n	8004176 <HAL_RCC_OscConfig+0x41e>
 8004194:	e05c      	b.n	8004250 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004196:	4b10      	ldr	r3, [pc, #64]	@ (80041d8 <HAL_RCC_OscConfig+0x480>)
 8004198:	2200      	movs	r2, #0
 800419a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419c:	f7fe f872 	bl	8002284 <HAL_GetTick>
 80041a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041a2:	e008      	b.n	80041b6 <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041a4:	f7fe f86e 	bl	8002284 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d901      	bls.n	80041b6 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e04d      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041b6:	4b06      	ldr	r3, [pc, #24]	@ (80041d0 <HAL_RCC_OscConfig+0x478>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d1f0      	bne.n	80041a4 <HAL_RCC_OscConfig+0x44c>
 80041c2:	e045      	b.n	8004250 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	d107      	bne.n	80041dc <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	e040      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
 80041d0:	40023800 	.word	0x40023800
 80041d4:	40007000 	.word	0x40007000
 80041d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041dc:	4b1f      	ldr	r3, [pc, #124]	@ (800425c <HAL_RCC_OscConfig+0x504>)
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d030      	beq.n	800424c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d129      	bne.n	800424c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004202:	429a      	cmp	r2, r3
 8004204:	d122      	bne.n	800424c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800420c:	4013      	ands	r3, r2
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004212:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004214:	4293      	cmp	r3, r2
 8004216:	d119      	bne.n	800424c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004222:	085b      	lsrs	r3, r3, #1
 8004224:	3b01      	subs	r3, #1
 8004226:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004228:	429a      	cmp	r2, r3
 800422a:	d10f      	bne.n	800424c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004236:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004238:	429a      	cmp	r2, r3
 800423a:	d107      	bne.n	800424c <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004246:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004248:	429a      	cmp	r2, r3
 800424a:	d001      	beq.n	8004250 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	e000      	b.n	8004252 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3718      	adds	r7, #24
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	40023800 	.word	0x40023800

08004260 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e073      	b.n	800435a <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	7f5b      	ldrb	r3, [r3, #29]
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d105      	bne.n	8004288 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f7fd fc9e 	bl	8001bc4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2202      	movs	r2, #2
 800428c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	f003 0310 	and.w	r3, r3, #16
 8004298:	2b10      	cmp	r3, #16
 800429a:	d055      	beq.n	8004348 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	22ca      	movs	r2, #202	@ 0xca
 80042a2:	625a      	str	r2, [r3, #36]	@ 0x24
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2253      	movs	r2, #83	@ 0x53
 80042aa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f000 fa49 	bl	8004744 <RTC_EnterInitMode>
 80042b2:	4603      	mov	r3, r0
 80042b4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80042b6:	7bfb      	ldrb	r3, [r7, #15]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d12c      	bne.n	8004316 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	6812      	ldr	r2, [r2, #0]
 80042c6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80042ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042ce:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	6899      	ldr	r1, [r3, #8]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	685a      	ldr	r2, [r3, #4]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	431a      	orrs	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	695b      	ldr	r3, [r3, #20]
 80042e4:	431a      	orrs	r2, r3
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	430a      	orrs	r2, r1
 80042ec:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	68d2      	ldr	r2, [r2, #12]
 80042f6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6919      	ldr	r1, [r3, #16]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	041a      	lsls	r2, r3, #16
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	430a      	orrs	r2, r1
 800430a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 fa50 	bl	80047b2 <RTC_ExitInitMode>
 8004312:	4603      	mov	r3, r0
 8004314:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004316:	7bfb      	ldrb	r3, [r7, #15]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d110      	bne.n	800433e <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800432a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	699a      	ldr	r2, [r3, #24]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	430a      	orrs	r2, r1
 800433c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	22ff      	movs	r2, #255	@ 0xff
 8004344:	625a      	str	r2, [r3, #36]	@ 0x24
 8004346:	e001      	b.n	800434c <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004348:	2300      	movs	r3, #0
 800434a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800434c:	7bfb      	ldrb	r3, [r7, #15]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d102      	bne.n	8004358 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2201      	movs	r2, #1
 8004356:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004358:	7bfb      	ldrb	r3, [r7, #15]
}
 800435a:	4618      	mov	r0, r3
 800435c:	3710      	adds	r7, #16
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}

08004362 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004362:	b590      	push	{r4, r7, lr}
 8004364:	b087      	sub	sp, #28
 8004366:	af00      	add	r7, sp, #0
 8004368:	60f8      	str	r0, [r7, #12]
 800436a:	60b9      	str	r1, [r7, #8]
 800436c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800436e:	2300      	movs	r3, #0
 8004370:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	7f1b      	ldrb	r3, [r3, #28]
 8004376:	2b01      	cmp	r3, #1
 8004378:	d101      	bne.n	800437e <HAL_RTC_SetTime+0x1c>
 800437a:	2302      	movs	r3, #2
 800437c:	e087      	b.n	800448e <HAL_RTC_SetTime+0x12c>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2201      	movs	r2, #1
 8004382:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2202      	movs	r2, #2
 8004388:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d126      	bne.n	80043de <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800439a:	2b00      	cmp	r3, #0
 800439c:	d102      	bne.n	80043a4 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	2200      	movs	r2, #0
 80043a2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	4618      	mov	r0, r3
 80043aa:	f000 fa27 	bl	80047fc <RTC_ByteToBcd2>
 80043ae:	4603      	mov	r3, r0
 80043b0:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	785b      	ldrb	r3, [r3, #1]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f000 fa20 	bl	80047fc <RTC_ByteToBcd2>
 80043bc:	4603      	mov	r3, r0
 80043be:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80043c0:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	789b      	ldrb	r3, [r3, #2]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f000 fa18 	bl	80047fc <RTC_ByteToBcd2>
 80043cc:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80043ce:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	78db      	ldrb	r3, [r3, #3]
 80043d6:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80043d8:	4313      	orrs	r3, r2
 80043da:	617b      	str	r3, [r7, #20]
 80043dc:	e018      	b.n	8004410 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	689b      	ldr	r3, [r3, #8]
 80043e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d102      	bne.n	80043f2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	2200      	movs	r2, #0
 80043f0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	785b      	ldrb	r3, [r3, #1]
 80043fc:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80043fe:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004400:	68ba      	ldr	r2, [r7, #8]
 8004402:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004404:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	78db      	ldrb	r3, [r3, #3]
 800440a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800440c:	4313      	orrs	r3, r2
 800440e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	22ca      	movs	r2, #202	@ 0xca
 8004416:	625a      	str	r2, [r3, #36]	@ 0x24
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	2253      	movs	r2, #83	@ 0x53
 800441e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 f98f 	bl	8004744 <RTC_EnterInitMode>
 8004426:	4603      	mov	r3, r0
 8004428:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800442a:	7cfb      	ldrb	r3, [r7, #19]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d120      	bne.n	8004472 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800443a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800443e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	689a      	ldr	r2, [r3, #8]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800444e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	6899      	ldr	r1, [r3, #8]
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	68da      	ldr	r2, [r3, #12]
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	431a      	orrs	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	430a      	orrs	r2, r1
 8004466:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004468:	68f8      	ldr	r0, [r7, #12]
 800446a:	f000 f9a2 	bl	80047b2 <RTC_ExitInitMode>
 800446e:	4603      	mov	r3, r0
 8004470:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004472:	7cfb      	ldrb	r3, [r7, #19]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d102      	bne.n	800447e <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2201      	movs	r2, #1
 800447c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	22ff      	movs	r2, #255	@ 0xff
 8004484:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	771a      	strb	r2, [r3, #28]

  return status;
 800448c:	7cfb      	ldrb	r3, [r7, #19]
}
 800448e:	4618      	mov	r0, r3
 8004490:	371c      	adds	r7, #28
 8004492:	46bd      	mov	sp, r7
 8004494:	bd90      	pop	{r4, r7, pc}

08004496 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004496:	b580      	push	{r7, lr}
 8004498:	b086      	sub	sp, #24
 800449a:	af00      	add	r7, sp, #0
 800449c:	60f8      	str	r0, [r7, #12]
 800449e:	60b9      	str	r1, [r7, #8]
 80044a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80044a2:	2300      	movs	r3, #0
 80044a4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80044c8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80044cc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	0c1b      	lsrs	r3, r3, #16
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044d8:	b2da      	uxtb	r2, r3
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	0a1b      	lsrs	r3, r3, #8
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044e8:	b2da      	uxtb	r2, r3
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044f6:	b2da      	uxtb	r2, r3
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	0d9b      	lsrs	r3, r3, #22
 8004500:	b2db      	uxtb	r3, r3
 8004502:	f003 0301 	and.w	r3, r3, #1
 8004506:	b2da      	uxtb	r2, r3
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d11a      	bne.n	8004548 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	781b      	ldrb	r3, [r3, #0]
 8004516:	4618      	mov	r0, r3
 8004518:	f000 f98e 	bl	8004838 <RTC_Bcd2ToByte>
 800451c:	4603      	mov	r3, r0
 800451e:	461a      	mov	r2, r3
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	785b      	ldrb	r3, [r3, #1]
 8004528:	4618      	mov	r0, r3
 800452a:	f000 f985 	bl	8004838 <RTC_Bcd2ToByte>
 800452e:	4603      	mov	r3, r0
 8004530:	461a      	mov	r2, r3
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	789b      	ldrb	r3, [r3, #2]
 800453a:	4618      	mov	r0, r3
 800453c:	f000 f97c 	bl	8004838 <RTC_Bcd2ToByte>
 8004540:	4603      	mov	r3, r0
 8004542:	461a      	mov	r2, r3
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004548:	2300      	movs	r3, #0
}
 800454a:	4618      	mov	r0, r3
 800454c:	3718      	adds	r7, #24
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}

08004552 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004552:	b590      	push	{r4, r7, lr}
 8004554:	b087      	sub	sp, #28
 8004556:	af00      	add	r7, sp, #0
 8004558:	60f8      	str	r0, [r7, #12]
 800455a:	60b9      	str	r1, [r7, #8]
 800455c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800455e:	2300      	movs	r3, #0
 8004560:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	7f1b      	ldrb	r3, [r3, #28]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d101      	bne.n	800456e <HAL_RTC_SetDate+0x1c>
 800456a:	2302      	movs	r3, #2
 800456c:	e071      	b.n	8004652 <HAL_RTC_SetDate+0x100>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2201      	movs	r2, #1
 8004572:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2202      	movs	r2, #2
 8004578:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d10e      	bne.n	800459e <HAL_RTC_SetDate+0x4c>
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	785b      	ldrb	r3, [r3, #1]
 8004584:	f003 0310 	and.w	r3, r3, #16
 8004588:	2b00      	cmp	r3, #0
 800458a:	d008      	beq.n	800459e <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	785b      	ldrb	r3, [r3, #1]
 8004590:	f023 0310 	bic.w	r3, r3, #16
 8004594:	b2db      	uxtb	r3, r3
 8004596:	330a      	adds	r3, #10
 8004598:	b2da      	uxtb	r2, r3
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d11c      	bne.n	80045de <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	78db      	ldrb	r3, [r3, #3]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f000 f927 	bl	80047fc <RTC_ByteToBcd2>
 80045ae:	4603      	mov	r3, r0
 80045b0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	785b      	ldrb	r3, [r3, #1]
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 f920 	bl	80047fc <RTC_ByteToBcd2>
 80045bc:	4603      	mov	r3, r0
 80045be:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80045c0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	789b      	ldrb	r3, [r3, #2]
 80045c6:	4618      	mov	r0, r3
 80045c8:	f000 f918 	bl	80047fc <RTC_ByteToBcd2>
 80045cc:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80045ce:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80045d8:	4313      	orrs	r3, r2
 80045da:	617b      	str	r3, [r7, #20]
 80045dc:	e00e      	b.n	80045fc <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	78db      	ldrb	r3, [r3, #3]
 80045e2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	785b      	ldrb	r3, [r3, #1]
 80045e8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80045ea:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80045ec:	68ba      	ldr	r2, [r7, #8]
 80045ee:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80045f0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	781b      	ldrb	r3, [r3, #0]
 80045f6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80045f8:	4313      	orrs	r3, r2
 80045fa:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	22ca      	movs	r2, #202	@ 0xca
 8004602:	625a      	str	r2, [r3, #36]	@ 0x24
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2253      	movs	r2, #83	@ 0x53
 800460a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f000 f899 	bl	8004744 <RTC_EnterInitMode>
 8004612:	4603      	mov	r3, r0
 8004614:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004616:	7cfb      	ldrb	r3, [r7, #19]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10c      	bne.n	8004636 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004626:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800462a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800462c:	68f8      	ldr	r0, [r7, #12]
 800462e:	f000 f8c0 	bl	80047b2 <RTC_ExitInitMode>
 8004632:	4603      	mov	r3, r0
 8004634:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004636:	7cfb      	ldrb	r3, [r7, #19]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d102      	bne.n	8004642 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2201      	movs	r2, #1
 8004640:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	22ff      	movs	r2, #255	@ 0xff
 8004648:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	771a      	strb	r2, [r3, #28]

  return status;
 8004650:	7cfb      	ldrb	r3, [r7, #19]
}
 8004652:	4618      	mov	r0, r3
 8004654:	371c      	adds	r7, #28
 8004656:	46bd      	mov	sp, r7
 8004658:	bd90      	pop	{r4, r7, pc}

0800465a <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b086      	sub	sp, #24
 800465e:	af00      	add	r7, sp, #0
 8004660:	60f8      	str	r0, [r7, #12]
 8004662:	60b9      	str	r1, [r7, #8]
 8004664:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004666:	2300      	movs	r3, #0
 8004668:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004674:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004678:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	0c1b      	lsrs	r3, r3, #16
 800467e:	b2da      	uxtb	r2, r3
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	0a1b      	lsrs	r3, r3, #8
 8004688:	b2db      	uxtb	r3, r3
 800468a:	f003 031f 	and.w	r3, r3, #31
 800468e:	b2da      	uxtb	r2, r3
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	b2db      	uxtb	r3, r3
 8004698:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800469c:	b2da      	uxtb	r2, r3
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	0b5b      	lsrs	r3, r3, #13
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	f003 0307 	and.w	r3, r3, #7
 80046ac:	b2da      	uxtb	r2, r3
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d11a      	bne.n	80046ee <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	78db      	ldrb	r3, [r3, #3]
 80046bc:	4618      	mov	r0, r3
 80046be:	f000 f8bb 	bl	8004838 <RTC_Bcd2ToByte>
 80046c2:	4603      	mov	r3, r0
 80046c4:	461a      	mov	r2, r3
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	785b      	ldrb	r3, [r3, #1]
 80046ce:	4618      	mov	r0, r3
 80046d0:	f000 f8b2 	bl	8004838 <RTC_Bcd2ToByte>
 80046d4:	4603      	mov	r3, r0
 80046d6:	461a      	mov	r2, r3
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	789b      	ldrb	r3, [r3, #2]
 80046e0:	4618      	mov	r0, r3
 80046e2:	f000 f8a9 	bl	8004838 <RTC_Bcd2ToByte>
 80046e6:	4603      	mov	r3, r0
 80046e8:	461a      	mov	r2, r3
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3718      	adds	r7, #24
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004700:	2300      	movs	r3, #0
 8004702:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a0d      	ldr	r2, [pc, #52]	@ (8004740 <HAL_RTC_WaitForSynchro+0x48>)
 800470a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800470c:	f7fd fdba 	bl	8002284 <HAL_GetTick>
 8004710:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004712:	e009      	b.n	8004728 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004714:	f7fd fdb6 	bl	8002284 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004722:	d901      	bls.n	8004728 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e007      	b.n	8004738 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	f003 0320 	and.w	r3, r3, #32
 8004732:	2b00      	cmp	r3, #0
 8004734:	d0ee      	beq.n	8004714 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8004736:	2300      	movs	r3, #0
}
 8004738:	4618      	mov	r0, r3
 800473a:	3710      	adds	r7, #16
 800473c:	46bd      	mov	sp, r7
 800473e:	bd80      	pop	{r7, pc}
 8004740:	00013f5f 	.word	0x00013f5f

08004744 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800474c:	2300      	movs	r3, #0
 800474e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004750:	2300      	movs	r3, #0
 8004752:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	68db      	ldr	r3, [r3, #12]
 800475a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800475e:	2b00      	cmp	r3, #0
 8004760:	d122      	bne.n	80047a8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	68da      	ldr	r2, [r3, #12]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004770:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004772:	f7fd fd87 	bl	8002284 <HAL_GetTick>
 8004776:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004778:	e00c      	b.n	8004794 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800477a:	f7fd fd83 	bl	8002284 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004788:	d904      	bls.n	8004794 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2204      	movs	r2, #4
 800478e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d102      	bne.n	80047a8 <RTC_EnterInitMode+0x64>
 80047a2:	7bfb      	ldrb	r3, [r7, #15]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d1e8      	bne.n	800477a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3710      	adds	r7, #16
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}

080047b2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80047b2:	b580      	push	{r7, lr}
 80047b4:	b084      	sub	sp, #16
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047ba:	2300      	movs	r3, #0
 80047bc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	68da      	ldr	r2, [r3, #12]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80047cc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	f003 0320 	and.w	r3, r3, #32
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d10a      	bne.n	80047f2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f7ff ff8b 	bl	80046f8 <HAL_RTC_WaitForSynchro>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d004      	beq.n	80047f2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2204      	movs	r2, #4
 80047ec:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80047f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3710      	adds	r7, #16
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b085      	sub	sp, #20
 8004800:	af00      	add	r7, sp, #0
 8004802:	4603      	mov	r3, r0
 8004804:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004806:	2300      	movs	r3, #0
 8004808:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800480a:	e005      	b.n	8004818 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	3301      	adds	r3, #1
 8004810:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8004812:	79fb      	ldrb	r3, [r7, #7]
 8004814:	3b0a      	subs	r3, #10
 8004816:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8004818:	79fb      	ldrb	r3, [r7, #7]
 800481a:	2b09      	cmp	r3, #9
 800481c:	d8f6      	bhi.n	800480c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	b2db      	uxtb	r3, r3
 8004822:	011b      	lsls	r3, r3, #4
 8004824:	b2da      	uxtb	r2, r3
 8004826:	79fb      	ldrb	r3, [r7, #7]
 8004828:	4313      	orrs	r3, r2
 800482a:	b2db      	uxtb	r3, r3
}
 800482c:	4618      	mov	r0, r3
 800482e:	3714      	adds	r7, #20
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8004838:	b480      	push	{r7}
 800483a:	b085      	sub	sp, #20
 800483c:	af00      	add	r7, sp, #0
 800483e:	4603      	mov	r3, r0
 8004840:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8004842:	2300      	movs	r3, #0
 8004844:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8004846:	79fb      	ldrb	r3, [r7, #7]
 8004848:	091b      	lsrs	r3, r3, #4
 800484a:	b2db      	uxtb	r3, r3
 800484c:	461a      	mov	r2, r3
 800484e:	4613      	mov	r3, r2
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	4413      	add	r3, r2
 8004854:	005b      	lsls	r3, r3, #1
 8004856:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	b2da      	uxtb	r2, r3
 800485c:	79fb      	ldrb	r3, [r7, #7]
 800485e:	f003 030f 	and.w	r3, r3, #15
 8004862:	b2db      	uxtb	r3, r3
 8004864:	4413      	add	r3, r2
 8004866:	b2db      	uxtb	r3, r3
}
 8004868:	4618      	mov	r0, r3
 800486a:	3714      	adds	r7, #20
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr

08004874 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004874:	b480      	push	{r7}
 8004876:	b087      	sub	sp, #28
 8004878:	af00      	add	r7, sp, #0
 800487a:	60f8      	str	r0, [r7, #12]
 800487c:	60b9      	str	r1, [r7, #8]
 800487e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004880:	2300      	movs	r3, #0
 8004882:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	3350      	adds	r3, #80	@ 0x50
 800488a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	697a      	ldr	r2, [r7, #20]
 8004892:	4413      	add	r3, r2
 8004894:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8004896:	697b      	ldr	r3, [r7, #20]
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	601a      	str	r2, [r3, #0]
}
 800489c:	bf00      	nop
 800489e:	371c      	adds	r7, #28
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 80048b2:	2300      	movs	r3, #0
 80048b4:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	3350      	adds	r3, #80	@ 0x50
 80048bc:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	68fa      	ldr	r2, [r7, #12]
 80048c4:	4413      	add	r3, r2
 80048c6:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3714      	adds	r7, #20
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d101      	bne.n	80048ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e07b      	b.n	80049e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d108      	bne.n	8004904 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048fa:	d009      	beq.n	8004910 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	61da      	str	r2, [r3, #28]
 8004902:	e005      	b.n	8004910 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800491c:	b2db      	uxtb	r3, r3
 800491e:	2b00      	cmp	r3, #0
 8004920:	d106      	bne.n	8004930 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f7fd f986 	bl	8001c3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2202      	movs	r2, #2
 8004934:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004946:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004958:	431a      	orrs	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004962:	431a      	orrs	r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	691b      	ldr	r3, [r3, #16]
 8004968:	f003 0302 	and.w	r3, r3, #2
 800496c:	431a      	orrs	r2, r3
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	f003 0301 	and.w	r3, r3, #1
 8004976:	431a      	orrs	r2, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	699b      	ldr	r3, [r3, #24]
 800497c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004980:	431a      	orrs	r2, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	69db      	ldr	r3, [r3, #28]
 8004986:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800498a:	431a      	orrs	r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a1b      	ldr	r3, [r3, #32]
 8004990:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004994:	ea42 0103 	orr.w	r1, r2, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800499c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	430a      	orrs	r2, r1
 80049a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	699b      	ldr	r3, [r3, #24]
 80049ac:	0c1b      	lsrs	r3, r3, #16
 80049ae:	f003 0104 	and.w	r1, r3, #4
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b6:	f003 0210 	and.w	r2, r3, #16
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	430a      	orrs	r2, r1
 80049c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	69da      	ldr	r2, [r3, #28]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3708      	adds	r7, #8
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049ea:	b580      	push	{r7, lr}
 80049ec:	b082      	sub	sp, #8
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d101      	bne.n	80049fc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e041      	b.n	8004a80 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d106      	bne.n	8004a16 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f7fd f95b 	bl	8001ccc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2202      	movs	r2, #2
 8004a1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	3304      	adds	r3, #4
 8004a26:	4619      	mov	r1, r3
 8004a28:	4610      	mov	r0, r2
 8004a2a:	f000 faab 	bl	8004f84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2201      	movs	r2, #1
 8004a32:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2201      	movs	r2, #1
 8004a42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2201      	movs	r2, #1
 8004a4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2201      	movs	r2, #1
 8004a52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2201      	movs	r2, #1
 8004a62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a7e:	2300      	movs	r3, #0
}
 8004a80:	4618      	mov	r0, r3
 8004a82:	3708      	adds	r7, #8
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}

08004a88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b085      	sub	sp, #20
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a96:	b2db      	uxtb	r3, r3
 8004a98:	2b01      	cmp	r3, #1
 8004a9a:	d001      	beq.n	8004aa0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e04e      	b.n	8004b3e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2202      	movs	r2, #2
 8004aa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68da      	ldr	r2, [r3, #12]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f042 0201 	orr.w	r2, r2, #1
 8004ab6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a23      	ldr	r2, [pc, #140]	@ (8004b4c <HAL_TIM_Base_Start_IT+0xc4>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d022      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aca:	d01d      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a1f      	ldr	r2, [pc, #124]	@ (8004b50 <HAL_TIM_Base_Start_IT+0xc8>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d018      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a1e      	ldr	r2, [pc, #120]	@ (8004b54 <HAL_TIM_Base_Start_IT+0xcc>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d013      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a1c      	ldr	r2, [pc, #112]	@ (8004b58 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d00e      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a1b      	ldr	r2, [pc, #108]	@ (8004b5c <HAL_TIM_Base_Start_IT+0xd4>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d009      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a19      	ldr	r2, [pc, #100]	@ (8004b60 <HAL_TIM_Base_Start_IT+0xd8>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d004      	beq.n	8004b08 <HAL_TIM_Base_Start_IT+0x80>
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a18      	ldr	r2, [pc, #96]	@ (8004b64 <HAL_TIM_Base_Start_IT+0xdc>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d111      	bne.n	8004b2c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	f003 0307 	and.w	r3, r3, #7
 8004b12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2b06      	cmp	r3, #6
 8004b18:	d010      	beq.n	8004b3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f042 0201 	orr.w	r2, r2, #1
 8004b28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b2a:	e007      	b.n	8004b3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f042 0201 	orr.w	r2, r2, #1
 8004b3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3714      	adds	r7, #20
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	40010000 	.word	0x40010000
 8004b50:	40000400 	.word	0x40000400
 8004b54:	40000800 	.word	0x40000800
 8004b58:	40000c00 	.word	0x40000c00
 8004b5c:	40010400 	.word	0x40010400
 8004b60:	40014000 	.word	0x40014000
 8004b64:	40001800 	.word	0x40001800

08004b68 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	b083      	sub	sp, #12
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	68da      	ldr	r2, [r3, #12]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f022 0201 	bic.w	r2, r2, #1
 8004b7e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	6a1a      	ldr	r2, [r3, #32]
 8004b86:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d10f      	bne.n	8004bb0 <HAL_TIM_Base_Stop_IT+0x48>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	6a1a      	ldr	r2, [r3, #32]
 8004b96:	f240 4344 	movw	r3, #1092	@ 0x444
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d107      	bne.n	8004bb0 <HAL_TIM_Base_Stop_IT+0x48>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f022 0201 	bic.w	r2, r2, #1
 8004bae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004bb8:	2300      	movs	r3, #0
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	370c      	adds	r7, #12
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr

08004bc6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b084      	sub	sp, #16
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	f003 0302 	and.w	r3, r3, #2
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d020      	beq.n	8004c2a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d01b      	beq.n	8004c2a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f06f 0202 	mvn.w	r2, #2
 8004bfa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	699b      	ldr	r3, [r3, #24]
 8004c08:	f003 0303 	and.w	r3, r3, #3
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d003      	beq.n	8004c18 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f000 f999 	bl	8004f48 <HAL_TIM_IC_CaptureCallback>
 8004c16:	e005      	b.n	8004c24 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f000 f98b 	bl	8004f34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 f99c 	bl	8004f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	f003 0304 	and.w	r3, r3, #4
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d020      	beq.n	8004c76 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f003 0304 	and.w	r3, r3, #4
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d01b      	beq.n	8004c76 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f06f 0204 	mvn.w	r2, #4
 8004c46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	699b      	ldr	r3, [r3, #24]
 8004c54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d003      	beq.n	8004c64 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 f973 	bl	8004f48 <HAL_TIM_IC_CaptureCallback>
 8004c62:	e005      	b.n	8004c70 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 f965 	bl	8004f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 f976 	bl	8004f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	f003 0308 	and.w	r3, r3, #8
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d020      	beq.n	8004cc2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f003 0308 	and.w	r3, r3, #8
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d01b      	beq.n	8004cc2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f06f 0208 	mvn.w	r2, #8
 8004c92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2204      	movs	r2, #4
 8004c98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	69db      	ldr	r3, [r3, #28]
 8004ca0:	f003 0303 	and.w	r3, r3, #3
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d003      	beq.n	8004cb0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f000 f94d 	bl	8004f48 <HAL_TIM_IC_CaptureCallback>
 8004cae:	e005      	b.n	8004cbc <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cb0:	6878      	ldr	r0, [r7, #4]
 8004cb2:	f000 f93f 	bl	8004f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 f950 	bl	8004f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	f003 0310 	and.w	r3, r3, #16
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d020      	beq.n	8004d0e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f003 0310 	and.w	r3, r3, #16
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d01b      	beq.n	8004d0e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f06f 0210 	mvn.w	r2, #16
 8004cde:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2208      	movs	r2, #8
 8004ce4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	69db      	ldr	r3, [r3, #28]
 8004cec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d003      	beq.n	8004cfc <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f000 f927 	bl	8004f48 <HAL_TIM_IC_CaptureCallback>
 8004cfa:	e005      	b.n	8004d08 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 f919 	bl	8004f34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 f92a 	bl	8004f5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d0e:	68bb      	ldr	r3, [r7, #8]
 8004d10:	f003 0301 	and.w	r3, r3, #1
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00c      	beq.n	8004d32 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d007      	beq.n	8004d32 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f06f 0201 	mvn.w	r2, #1
 8004d2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f7fc f98f 	bl	8001050 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d00c      	beq.n	8004d56 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d007      	beq.n	8004d56 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004d4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 fadd 	bl	8005310 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00c      	beq.n	8004d7a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d007      	beq.n	8004d7a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 f8fb 	bl	8004f70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	f003 0320 	and.w	r3, r3, #32
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d00c      	beq.n	8004d9e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f003 0320 	and.w	r3, r3, #32
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d007      	beq.n	8004d9e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f06f 0220 	mvn.w	r2, #32
 8004d96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	f000 faaf 	bl	80052fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004d9e:	bf00      	nop
 8004da0:	3710      	adds	r7, #16
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004da6:	b580      	push	{r7, lr}
 8004da8:	b084      	sub	sp, #16
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
 8004dae:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004db0:	2300      	movs	r3, #0
 8004db2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d101      	bne.n	8004dc2 <HAL_TIM_ConfigClockSource+0x1c>
 8004dbe:	2302      	movs	r3, #2
 8004dc0:	e0b4      	b.n	8004f2c <HAL_TIM_ConfigClockSource+0x186>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2202      	movs	r2, #2
 8004dce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004de0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004de8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68ba      	ldr	r2, [r7, #8]
 8004df0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dfa:	d03e      	beq.n	8004e7a <HAL_TIM_ConfigClockSource+0xd4>
 8004dfc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e00:	f200 8087 	bhi.w	8004f12 <HAL_TIM_ConfigClockSource+0x16c>
 8004e04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e08:	f000 8086 	beq.w	8004f18 <HAL_TIM_ConfigClockSource+0x172>
 8004e0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e10:	d87f      	bhi.n	8004f12 <HAL_TIM_ConfigClockSource+0x16c>
 8004e12:	2b70      	cmp	r3, #112	@ 0x70
 8004e14:	d01a      	beq.n	8004e4c <HAL_TIM_ConfigClockSource+0xa6>
 8004e16:	2b70      	cmp	r3, #112	@ 0x70
 8004e18:	d87b      	bhi.n	8004f12 <HAL_TIM_ConfigClockSource+0x16c>
 8004e1a:	2b60      	cmp	r3, #96	@ 0x60
 8004e1c:	d050      	beq.n	8004ec0 <HAL_TIM_ConfigClockSource+0x11a>
 8004e1e:	2b60      	cmp	r3, #96	@ 0x60
 8004e20:	d877      	bhi.n	8004f12 <HAL_TIM_ConfigClockSource+0x16c>
 8004e22:	2b50      	cmp	r3, #80	@ 0x50
 8004e24:	d03c      	beq.n	8004ea0 <HAL_TIM_ConfigClockSource+0xfa>
 8004e26:	2b50      	cmp	r3, #80	@ 0x50
 8004e28:	d873      	bhi.n	8004f12 <HAL_TIM_ConfigClockSource+0x16c>
 8004e2a:	2b40      	cmp	r3, #64	@ 0x40
 8004e2c:	d058      	beq.n	8004ee0 <HAL_TIM_ConfigClockSource+0x13a>
 8004e2e:	2b40      	cmp	r3, #64	@ 0x40
 8004e30:	d86f      	bhi.n	8004f12 <HAL_TIM_ConfigClockSource+0x16c>
 8004e32:	2b30      	cmp	r3, #48	@ 0x30
 8004e34:	d064      	beq.n	8004f00 <HAL_TIM_ConfigClockSource+0x15a>
 8004e36:	2b30      	cmp	r3, #48	@ 0x30
 8004e38:	d86b      	bhi.n	8004f12 <HAL_TIM_ConfigClockSource+0x16c>
 8004e3a:	2b20      	cmp	r3, #32
 8004e3c:	d060      	beq.n	8004f00 <HAL_TIM_ConfigClockSource+0x15a>
 8004e3e:	2b20      	cmp	r3, #32
 8004e40:	d867      	bhi.n	8004f12 <HAL_TIM_ConfigClockSource+0x16c>
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d05c      	beq.n	8004f00 <HAL_TIM_ConfigClockSource+0x15a>
 8004e46:	2b10      	cmp	r3, #16
 8004e48:	d05a      	beq.n	8004f00 <HAL_TIM_ConfigClockSource+0x15a>
 8004e4a:	e062      	b.n	8004f12 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e5c:	f000 f9b2 	bl	80051c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e6e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	609a      	str	r2, [r3, #8]
      break;
 8004e78:	e04f      	b.n	8004f1a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e8a:	f000 f99b 	bl	80051c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	689a      	ldr	r2, [r3, #8]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e9c:	609a      	str	r2, [r3, #8]
      break;
 8004e9e:	e03c      	b.n	8004f1a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eac:	461a      	mov	r2, r3
 8004eae:	f000 f90f 	bl	80050d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2150      	movs	r1, #80	@ 0x50
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f000 f968 	bl	800518e <TIM_ITRx_SetConfig>
      break;
 8004ebe:	e02c      	b.n	8004f1a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ecc:	461a      	mov	r2, r3
 8004ece:	f000 f92e 	bl	800512e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2160      	movs	r1, #96	@ 0x60
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f000 f958 	bl	800518e <TIM_ITRx_SetConfig>
      break;
 8004ede:	e01c      	b.n	8004f1a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eec:	461a      	mov	r2, r3
 8004eee:	f000 f8ef 	bl	80050d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2140      	movs	r1, #64	@ 0x40
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f000 f948 	bl	800518e <TIM_ITRx_SetConfig>
      break;
 8004efe:	e00c      	b.n	8004f1a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4619      	mov	r1, r3
 8004f0a:	4610      	mov	r0, r2
 8004f0c:	f000 f93f 	bl	800518e <TIM_ITRx_SetConfig>
      break;
 8004f10:	e003      	b.n	8004f1a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	73fb      	strb	r3, [r7, #15]
      break;
 8004f16:	e000      	b.n	8004f1a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f18:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	3710      	adds	r7, #16
 8004f30:	46bd      	mov	sp, r7
 8004f32:	bd80      	pop	{r7, pc}

08004f34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f3c:	bf00      	nop
 8004f3e:	370c      	adds	r7, #12
 8004f40:	46bd      	mov	sp, r7
 8004f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f46:	4770      	bx	lr

08004f48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f50:	bf00      	nop
 8004f52:	370c      	adds	r7, #12
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr

08004f5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f64:	bf00      	nop
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr

08004f70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f78:	bf00      	nop
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b085      	sub	sp, #20
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	4a43      	ldr	r2, [pc, #268]	@ (80050a4 <TIM_Base_SetConfig+0x120>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d013      	beq.n	8004fc4 <TIM_Base_SetConfig+0x40>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fa2:	d00f      	beq.n	8004fc4 <TIM_Base_SetConfig+0x40>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a40      	ldr	r2, [pc, #256]	@ (80050a8 <TIM_Base_SetConfig+0x124>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d00b      	beq.n	8004fc4 <TIM_Base_SetConfig+0x40>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a3f      	ldr	r2, [pc, #252]	@ (80050ac <TIM_Base_SetConfig+0x128>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d007      	beq.n	8004fc4 <TIM_Base_SetConfig+0x40>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a3e      	ldr	r2, [pc, #248]	@ (80050b0 <TIM_Base_SetConfig+0x12c>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d003      	beq.n	8004fc4 <TIM_Base_SetConfig+0x40>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a3d      	ldr	r2, [pc, #244]	@ (80050b4 <TIM_Base_SetConfig+0x130>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d108      	bne.n	8004fd6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	68fa      	ldr	r2, [r7, #12]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a32      	ldr	r2, [pc, #200]	@ (80050a4 <TIM_Base_SetConfig+0x120>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d02b      	beq.n	8005036 <TIM_Base_SetConfig+0xb2>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fe4:	d027      	beq.n	8005036 <TIM_Base_SetConfig+0xb2>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a2f      	ldr	r2, [pc, #188]	@ (80050a8 <TIM_Base_SetConfig+0x124>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d023      	beq.n	8005036 <TIM_Base_SetConfig+0xb2>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a2e      	ldr	r2, [pc, #184]	@ (80050ac <TIM_Base_SetConfig+0x128>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d01f      	beq.n	8005036 <TIM_Base_SetConfig+0xb2>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a2d      	ldr	r2, [pc, #180]	@ (80050b0 <TIM_Base_SetConfig+0x12c>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d01b      	beq.n	8005036 <TIM_Base_SetConfig+0xb2>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a2c      	ldr	r2, [pc, #176]	@ (80050b4 <TIM_Base_SetConfig+0x130>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d017      	beq.n	8005036 <TIM_Base_SetConfig+0xb2>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a2b      	ldr	r2, [pc, #172]	@ (80050b8 <TIM_Base_SetConfig+0x134>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d013      	beq.n	8005036 <TIM_Base_SetConfig+0xb2>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a2a      	ldr	r2, [pc, #168]	@ (80050bc <TIM_Base_SetConfig+0x138>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d00f      	beq.n	8005036 <TIM_Base_SetConfig+0xb2>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a29      	ldr	r2, [pc, #164]	@ (80050c0 <TIM_Base_SetConfig+0x13c>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d00b      	beq.n	8005036 <TIM_Base_SetConfig+0xb2>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a28      	ldr	r2, [pc, #160]	@ (80050c4 <TIM_Base_SetConfig+0x140>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d007      	beq.n	8005036 <TIM_Base_SetConfig+0xb2>
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a27      	ldr	r2, [pc, #156]	@ (80050c8 <TIM_Base_SetConfig+0x144>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d003      	beq.n	8005036 <TIM_Base_SetConfig+0xb2>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a26      	ldr	r2, [pc, #152]	@ (80050cc <TIM_Base_SetConfig+0x148>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d108      	bne.n	8005048 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800503c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	68fa      	ldr	r2, [r7, #12]
 8005044:	4313      	orrs	r3, r2
 8005046:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	695b      	ldr	r3, [r3, #20]
 8005052:	4313      	orrs	r3, r2
 8005054:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005056:	683b      	ldr	r3, [r7, #0]
 8005058:	689a      	ldr	r2, [r3, #8]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a0e      	ldr	r2, [pc, #56]	@ (80050a4 <TIM_Base_SetConfig+0x120>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d003      	beq.n	8005076 <TIM_Base_SetConfig+0xf2>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a10      	ldr	r2, [pc, #64]	@ (80050b4 <TIM_Base_SetConfig+0x130>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d103      	bne.n	800507e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	691a      	ldr	r2, [r3, #16]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f043 0204 	orr.w	r2, r3, #4
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2201      	movs	r2, #1
 800508e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	601a      	str	r2, [r3, #0]
}
 8005096:	bf00      	nop
 8005098:	3714      	adds	r7, #20
 800509a:	46bd      	mov	sp, r7
 800509c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a0:	4770      	bx	lr
 80050a2:	bf00      	nop
 80050a4:	40010000 	.word	0x40010000
 80050a8:	40000400 	.word	0x40000400
 80050ac:	40000800 	.word	0x40000800
 80050b0:	40000c00 	.word	0x40000c00
 80050b4:	40010400 	.word	0x40010400
 80050b8:	40014000 	.word	0x40014000
 80050bc:	40014400 	.word	0x40014400
 80050c0:	40014800 	.word	0x40014800
 80050c4:	40001800 	.word	0x40001800
 80050c8:	40001c00 	.word	0x40001c00
 80050cc:	40002000 	.word	0x40002000

080050d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b087      	sub	sp, #28
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	60f8      	str	r0, [r7, #12]
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6a1b      	ldr	r3, [r3, #32]
 80050e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6a1b      	ldr	r3, [r3, #32]
 80050e6:	f023 0201 	bic.w	r2, r3, #1
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	011b      	lsls	r3, r3, #4
 8005100:	693a      	ldr	r2, [r7, #16]
 8005102:	4313      	orrs	r3, r2
 8005104:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	f023 030a 	bic.w	r3, r3, #10
 800510c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	4313      	orrs	r3, r2
 8005114:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	697a      	ldr	r2, [r7, #20]
 8005120:	621a      	str	r2, [r3, #32]
}
 8005122:	bf00      	nop
 8005124:	371c      	adds	r7, #28
 8005126:	46bd      	mov	sp, r7
 8005128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512c:	4770      	bx	lr

0800512e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800512e:	b480      	push	{r7}
 8005130:	b087      	sub	sp, #28
 8005132:	af00      	add	r7, sp, #0
 8005134:	60f8      	str	r0, [r7, #12]
 8005136:	60b9      	str	r1, [r7, #8]
 8005138:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	6a1b      	ldr	r3, [r3, #32]
 8005144:	f023 0210 	bic.w	r2, r3, #16
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	699b      	ldr	r3, [r3, #24]
 8005150:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005158:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	031b      	lsls	r3, r3, #12
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	4313      	orrs	r3, r2
 8005162:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800516a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	011b      	lsls	r3, r3, #4
 8005170:	697a      	ldr	r2, [r7, #20]
 8005172:	4313      	orrs	r3, r2
 8005174:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	693a      	ldr	r2, [r7, #16]
 800517a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	621a      	str	r2, [r3, #32]
}
 8005182:	bf00      	nop
 8005184:	371c      	adds	r7, #28
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr

0800518e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800518e:	b480      	push	{r7}
 8005190:	b085      	sub	sp, #20
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
 8005196:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051a6:	683a      	ldr	r2, [r7, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	f043 0307 	orr.w	r3, r3, #7
 80051b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	68fa      	ldr	r2, [r7, #12]
 80051b6:	609a      	str	r2, [r3, #8]
}
 80051b8:	bf00      	nop
 80051ba:	3714      	adds	r7, #20
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051c4:	b480      	push	{r7}
 80051c6:	b087      	sub	sp, #28
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	60f8      	str	r0, [r7, #12]
 80051cc:	60b9      	str	r1, [r7, #8]
 80051ce:	607a      	str	r2, [r7, #4]
 80051d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	021a      	lsls	r2, r3, #8
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	431a      	orrs	r2, r3
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	609a      	str	r2, [r3, #8]
}
 80051f8:	bf00      	nop
 80051fa:	371c      	adds	r7, #28
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005204:	b480      	push	{r7}
 8005206:	b085      	sub	sp, #20
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
 800520c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005214:	2b01      	cmp	r3, #1
 8005216:	d101      	bne.n	800521c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005218:	2302      	movs	r3, #2
 800521a:	e05a      	b.n	80052d2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2202      	movs	r2, #2
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005242:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	4313      	orrs	r3, r2
 800524c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	68fa      	ldr	r2, [r7, #12]
 8005254:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a21      	ldr	r2, [pc, #132]	@ (80052e0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d022      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005268:	d01d      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a1d      	ldr	r2, [pc, #116]	@ (80052e4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d018      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a1b      	ldr	r2, [pc, #108]	@ (80052e8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d013      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a1a      	ldr	r2, [pc, #104]	@ (80052ec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d00e      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a18      	ldr	r2, [pc, #96]	@ (80052f0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d009      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a17      	ldr	r2, [pc, #92]	@ (80052f4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d004      	beq.n	80052a6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a15      	ldr	r2, [pc, #84]	@ (80052f8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d10c      	bne.n	80052c0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	68ba      	ldr	r2, [r7, #8]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	68ba      	ldr	r2, [r7, #8]
 80052be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80052d0:	2300      	movs	r3, #0
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3714      	adds	r7, #20
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	40010000 	.word	0x40010000
 80052e4:	40000400 	.word	0x40000400
 80052e8:	40000800 	.word	0x40000800
 80052ec:	40000c00 	.word	0x40000c00
 80052f0:	40010400 	.word	0x40010400
 80052f4:	40014000 	.word	0x40014000
 80052f8:	40001800 	.word	0x40001800

080052fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005304:	bf00      	nop
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr

08005310 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005318:	bf00      	nop
 800531a:	370c      	adds	r7, #12
 800531c:	46bd      	mov	sp, r7
 800531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005322:	4770      	bx	lr

08005324 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b082      	sub	sp, #8
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d101      	bne.n	8005336 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e042      	b.n	80053bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	d106      	bne.n	8005350 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800534a:	6878      	ldr	r0, [r7, #4]
 800534c:	f7fc fd40 	bl	8001dd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2224      	movs	r2, #36	@ 0x24
 8005354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68da      	ldr	r2, [r3, #12]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005366:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f000 fd7f 	bl	8005e6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	691a      	ldr	r2, [r3, #16]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800537c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	695a      	ldr	r2, [r3, #20]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800538c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68da      	ldr	r2, [r3, #12]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800539c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2220      	movs	r2, #32
 80053a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2220      	movs	r2, #32
 80053b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2200      	movs	r2, #0
 80053b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	3708      	adds	r7, #8
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd80      	pop	{r7, pc}

080053c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b08a      	sub	sp, #40	@ 0x28
 80053c8:	af02      	add	r7, sp, #8
 80053ca:	60f8      	str	r0, [r7, #12]
 80053cc:	60b9      	str	r1, [r7, #8]
 80053ce:	603b      	str	r3, [r7, #0]
 80053d0:	4613      	mov	r3, r2
 80053d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80053d4:	2300      	movs	r3, #0
 80053d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	2b20      	cmp	r3, #32
 80053e2:	d175      	bne.n	80054d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d002      	beq.n	80053f0 <HAL_UART_Transmit+0x2c>
 80053ea:	88fb      	ldrh	r3, [r7, #6]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d101      	bne.n	80053f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e06e      	b.n	80054d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2200      	movs	r2, #0
 80053f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2221      	movs	r2, #33	@ 0x21
 80053fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005402:	f7fc ff3f 	bl	8002284 <HAL_GetTick>
 8005406:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	88fa      	ldrh	r2, [r7, #6]
 800540c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	88fa      	ldrh	r2, [r7, #6]
 8005412:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	689b      	ldr	r3, [r3, #8]
 8005418:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800541c:	d108      	bne.n	8005430 <HAL_UART_Transmit+0x6c>
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d104      	bne.n	8005430 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005426:	2300      	movs	r3, #0
 8005428:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800542a:	68bb      	ldr	r3, [r7, #8]
 800542c:	61bb      	str	r3, [r7, #24]
 800542e:	e003      	b.n	8005438 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005434:	2300      	movs	r3, #0
 8005436:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005438:	e02e      	b.n	8005498 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	9300      	str	r3, [sp, #0]
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	2200      	movs	r2, #0
 8005442:	2180      	movs	r1, #128	@ 0x80
 8005444:	68f8      	ldr	r0, [r7, #12]
 8005446:	f000 fb1d 	bl	8005a84 <UART_WaitOnFlagUntilTimeout>
 800544a:	4603      	mov	r3, r0
 800544c:	2b00      	cmp	r3, #0
 800544e:	d005      	beq.n	800545c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2220      	movs	r2, #32
 8005454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005458:	2303      	movs	r3, #3
 800545a:	e03a      	b.n	80054d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800545c:	69fb      	ldr	r3, [r7, #28]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d10b      	bne.n	800547a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	881b      	ldrh	r3, [r3, #0]
 8005466:	461a      	mov	r2, r3
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005470:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005472:	69bb      	ldr	r3, [r7, #24]
 8005474:	3302      	adds	r3, #2
 8005476:	61bb      	str	r3, [r7, #24]
 8005478:	e007      	b.n	800548a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	781a      	ldrb	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005484:	69fb      	ldr	r3, [r7, #28]
 8005486:	3301      	adds	r3, #1
 8005488:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800548e:	b29b      	uxth	r3, r3
 8005490:	3b01      	subs	r3, #1
 8005492:	b29a      	uxth	r2, r3
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800549c:	b29b      	uxth	r3, r3
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1cb      	bne.n	800543a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	9300      	str	r3, [sp, #0]
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	2200      	movs	r2, #0
 80054aa:	2140      	movs	r1, #64	@ 0x40
 80054ac:	68f8      	ldr	r0, [r7, #12]
 80054ae:	f000 fae9 	bl	8005a84 <UART_WaitOnFlagUntilTimeout>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d005      	beq.n	80054c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2220      	movs	r2, #32
 80054bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e006      	b.n	80054d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2220      	movs	r2, #32
 80054c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80054cc:	2300      	movs	r3, #0
 80054ce:	e000      	b.n	80054d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80054d0:	2302      	movs	r3, #2
  }
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3720      	adds	r7, #32
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
	...

080054dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b0ba      	sub	sp, #232	@ 0xe8
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	695b      	ldr	r3, [r3, #20]
 80054fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005502:	2300      	movs	r3, #0
 8005504:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005508:	2300      	movs	r3, #0
 800550a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800550e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005512:	f003 030f 	and.w	r3, r3, #15
 8005516:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800551a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10f      	bne.n	8005542 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005522:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005526:	f003 0320 	and.w	r3, r3, #32
 800552a:	2b00      	cmp	r3, #0
 800552c:	d009      	beq.n	8005542 <HAL_UART_IRQHandler+0x66>
 800552e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005532:	f003 0320 	and.w	r3, r3, #32
 8005536:	2b00      	cmp	r3, #0
 8005538:	d003      	beq.n	8005542 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 fbd7 	bl	8005cee <UART_Receive_IT>
      return;
 8005540:	e273      	b.n	8005a2a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005542:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005546:	2b00      	cmp	r3, #0
 8005548:	f000 80de 	beq.w	8005708 <HAL_UART_IRQHandler+0x22c>
 800554c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005550:	f003 0301 	and.w	r3, r3, #1
 8005554:	2b00      	cmp	r3, #0
 8005556:	d106      	bne.n	8005566 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005558:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800555c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005560:	2b00      	cmp	r3, #0
 8005562:	f000 80d1 	beq.w	8005708 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800556a:	f003 0301 	and.w	r3, r3, #1
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00b      	beq.n	800558a <HAL_UART_IRQHandler+0xae>
 8005572:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800557a:	2b00      	cmp	r3, #0
 800557c:	d005      	beq.n	800558a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005582:	f043 0201 	orr.w	r2, r3, #1
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800558a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800558e:	f003 0304 	and.w	r3, r3, #4
 8005592:	2b00      	cmp	r3, #0
 8005594:	d00b      	beq.n	80055ae <HAL_UART_IRQHandler+0xd2>
 8005596:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800559a:	f003 0301 	and.w	r3, r3, #1
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d005      	beq.n	80055ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055a6:	f043 0202 	orr.w	r2, r3, #2
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d00b      	beq.n	80055d2 <HAL_UART_IRQHandler+0xf6>
 80055ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055be:	f003 0301 	and.w	r3, r3, #1
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d005      	beq.n	80055d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ca:	f043 0204 	orr.w	r2, r3, #4
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80055d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055d6:	f003 0308 	and.w	r3, r3, #8
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d011      	beq.n	8005602 <HAL_UART_IRQHandler+0x126>
 80055de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055e2:	f003 0320 	and.w	r3, r3, #32
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d105      	bne.n	80055f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80055ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80055ee:	f003 0301 	and.w	r3, r3, #1
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d005      	beq.n	8005602 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055fa:	f043 0208 	orr.w	r2, r3, #8
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005606:	2b00      	cmp	r3, #0
 8005608:	f000 820a 	beq.w	8005a20 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800560c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005610:	f003 0320 	and.w	r3, r3, #32
 8005614:	2b00      	cmp	r3, #0
 8005616:	d008      	beq.n	800562a <HAL_UART_IRQHandler+0x14e>
 8005618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800561c:	f003 0320 	and.w	r3, r3, #32
 8005620:	2b00      	cmp	r3, #0
 8005622:	d002      	beq.n	800562a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f000 fb62 	bl	8005cee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	695b      	ldr	r3, [r3, #20]
 8005630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005634:	2b40      	cmp	r3, #64	@ 0x40
 8005636:	bf0c      	ite	eq
 8005638:	2301      	moveq	r3, #1
 800563a:	2300      	movne	r3, #0
 800563c:	b2db      	uxtb	r3, r3
 800563e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005646:	f003 0308 	and.w	r3, r3, #8
 800564a:	2b00      	cmp	r3, #0
 800564c:	d103      	bne.n	8005656 <HAL_UART_IRQHandler+0x17a>
 800564e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005652:	2b00      	cmp	r3, #0
 8005654:	d04f      	beq.n	80056f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 fa6d 	bl	8005b36 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005666:	2b40      	cmp	r3, #64	@ 0x40
 8005668:	d141      	bne.n	80056ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	3314      	adds	r3, #20
 8005670:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005674:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005678:	e853 3f00 	ldrex	r3, [r3]
 800567c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005680:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005684:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005688:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	3314      	adds	r3, #20
 8005692:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005696:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800569a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80056a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80056a6:	e841 2300 	strex	r3, r2, [r1]
 80056aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80056ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d1d9      	bne.n	800566a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d013      	beq.n	80056e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c2:	4a8a      	ldr	r2, [pc, #552]	@ (80058ec <HAL_UART_IRQHandler+0x410>)
 80056c4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7fd fa9c 	bl	8002c08 <HAL_DMA_Abort_IT>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d016      	beq.n	8005704 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80056e0:	4610      	mov	r0, r2
 80056e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e4:	e00e      	b.n	8005704 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f000 f9b6 	bl	8005a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056ec:	e00a      	b.n	8005704 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f000 f9b2 	bl	8005a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056f4:	e006      	b.n	8005704 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 f9ae 	bl	8005a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005702:	e18d      	b.n	8005a20 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005704:	bf00      	nop
    return;
 8005706:	e18b      	b.n	8005a20 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800570c:	2b01      	cmp	r3, #1
 800570e:	f040 8167 	bne.w	80059e0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005712:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005716:	f003 0310 	and.w	r3, r3, #16
 800571a:	2b00      	cmp	r3, #0
 800571c:	f000 8160 	beq.w	80059e0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005720:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005724:	f003 0310 	and.w	r3, r3, #16
 8005728:	2b00      	cmp	r3, #0
 800572a:	f000 8159 	beq.w	80059e0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800572e:	2300      	movs	r3, #0
 8005730:	60bb      	str	r3, [r7, #8]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	60bb      	str	r3, [r7, #8]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	60bb      	str	r3, [r7, #8]
 8005742:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	695b      	ldr	r3, [r3, #20]
 800574a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800574e:	2b40      	cmp	r3, #64	@ 0x40
 8005750:	f040 80ce 	bne.w	80058f0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005760:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005764:	2b00      	cmp	r3, #0
 8005766:	f000 80a9 	beq.w	80058bc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800576e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005772:	429a      	cmp	r2, r3
 8005774:	f080 80a2 	bcs.w	80058bc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800577e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005784:	69db      	ldr	r3, [r3, #28]
 8005786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800578a:	f000 8088 	beq.w	800589e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	330c      	adds	r3, #12
 8005794:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005798:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800579c:	e853 3f00 	ldrex	r3, [r3]
 80057a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80057a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80057a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80057ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	330c      	adds	r3, #12
 80057b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80057ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80057be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80057c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80057ca:	e841 2300 	strex	r3, r2, [r1]
 80057ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80057d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1d9      	bne.n	800578e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	3314      	adds	r3, #20
 80057e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80057e4:	e853 3f00 	ldrex	r3, [r3]
 80057e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80057ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80057ec:	f023 0301 	bic.w	r3, r3, #1
 80057f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	3314      	adds	r3, #20
 80057fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80057fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005802:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005804:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005806:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800580a:	e841 2300 	strex	r3, r2, [r1]
 800580e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005810:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1e1      	bne.n	80057da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	3314      	adds	r3, #20
 800581c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005820:	e853 3f00 	ldrex	r3, [r3]
 8005824:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005826:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005828:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800582c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	3314      	adds	r3, #20
 8005836:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800583a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800583c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005840:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005842:	e841 2300 	strex	r3, r2, [r1]
 8005846:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005848:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1e3      	bne.n	8005816 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2220      	movs	r2, #32
 8005852:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	330c      	adds	r3, #12
 8005862:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005864:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005866:	e853 3f00 	ldrex	r3, [r3]
 800586a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800586c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800586e:	f023 0310 	bic.w	r3, r3, #16
 8005872:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	330c      	adds	r3, #12
 800587c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005880:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005882:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005884:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005886:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005888:	e841 2300 	strex	r3, r2, [r1]
 800588c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800588e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1e3      	bne.n	800585c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005898:	4618      	mov	r0, r3
 800589a:	f7fd f945 	bl	8002b28 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2202      	movs	r2, #2
 80058a2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	b29b      	uxth	r3, r3
 80058b2:	4619      	mov	r1, r3
 80058b4:	6878      	ldr	r0, [r7, #4]
 80058b6:	f000 f8d9 	bl	8005a6c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80058ba:	e0b3      	b.n	8005a24 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80058c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80058c4:	429a      	cmp	r2, r3
 80058c6:	f040 80ad 	bne.w	8005a24 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058ce:	69db      	ldr	r3, [r3, #28]
 80058d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058d4:	f040 80a6 	bne.w	8005a24 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2202      	movs	r2, #2
 80058dc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80058e2:	4619      	mov	r1, r3
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f000 f8c1 	bl	8005a6c <HAL_UARTEx_RxEventCallback>
      return;
 80058ea:	e09b      	b.n	8005a24 <HAL_UART_IRQHandler+0x548>
 80058ec:	08005bfd 	.word	0x08005bfd
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	1ad3      	subs	r3, r2, r3
 80058fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005904:	b29b      	uxth	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	f000 808e 	beq.w	8005a28 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800590c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005910:	2b00      	cmp	r3, #0
 8005912:	f000 8089 	beq.w	8005a28 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	330c      	adds	r3, #12
 800591c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005920:	e853 3f00 	ldrex	r3, [r3]
 8005924:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005928:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800592c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	330c      	adds	r3, #12
 8005936:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800593a:	647a      	str	r2, [r7, #68]	@ 0x44
 800593c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800593e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005940:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005942:	e841 2300 	strex	r3, r2, [r1]
 8005946:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1e3      	bne.n	8005916 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	3314      	adds	r3, #20
 8005954:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005958:	e853 3f00 	ldrex	r3, [r3]
 800595c:	623b      	str	r3, [r7, #32]
   return(result);
 800595e:	6a3b      	ldr	r3, [r7, #32]
 8005960:	f023 0301 	bic.w	r3, r3, #1
 8005964:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	3314      	adds	r3, #20
 800596e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005972:	633a      	str	r2, [r7, #48]	@ 0x30
 8005974:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005976:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005978:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800597a:	e841 2300 	strex	r3, r2, [r1]
 800597e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005982:	2b00      	cmp	r3, #0
 8005984:	d1e3      	bne.n	800594e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2220      	movs	r2, #32
 800598a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	330c      	adds	r3, #12
 800599a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	e853 3f00 	ldrex	r3, [r3]
 80059a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f023 0310 	bic.w	r3, r3, #16
 80059aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	330c      	adds	r3, #12
 80059b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80059b8:	61fa      	str	r2, [r7, #28]
 80059ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059bc:	69b9      	ldr	r1, [r7, #24]
 80059be:	69fa      	ldr	r2, [r7, #28]
 80059c0:	e841 2300 	strex	r3, r2, [r1]
 80059c4:	617b      	str	r3, [r7, #20]
   return(result);
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1e3      	bne.n	8005994 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2202      	movs	r2, #2
 80059d0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80059d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059d6:	4619      	mov	r1, r3
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f000 f847 	bl	8005a6c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80059de:	e023      	b.n	8005a28 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80059e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d009      	beq.n	8005a00 <HAL_UART_IRQHandler+0x524>
 80059ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d003      	beq.n	8005a00 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f000 f910 	bl	8005c1e <UART_Transmit_IT>
    return;
 80059fe:	e014      	b.n	8005a2a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005a00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d00e      	beq.n	8005a2a <HAL_UART_IRQHandler+0x54e>
 8005a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d008      	beq.n	8005a2a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f000 f950 	bl	8005cbe <UART_EndTransmit_IT>
    return;
 8005a1e:	e004      	b.n	8005a2a <HAL_UART_IRQHandler+0x54e>
    return;
 8005a20:	bf00      	nop
 8005a22:	e002      	b.n	8005a2a <HAL_UART_IRQHandler+0x54e>
      return;
 8005a24:	bf00      	nop
 8005a26:	e000      	b.n	8005a2a <HAL_UART_IRQHandler+0x54e>
      return;
 8005a28:	bf00      	nop
  }
}
 8005a2a:	37e8      	adds	r7, #232	@ 0xe8
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a30:	b480      	push	{r7}
 8005a32:	b083      	sub	sp, #12
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a38:	bf00      	nop
 8005a3a:	370c      	adds	r7, #12
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	460b      	mov	r3, r1
 8005a76:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a78:	bf00      	nop
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b086      	sub	sp, #24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	60f8      	str	r0, [r7, #12]
 8005a8c:	60b9      	str	r1, [r7, #8]
 8005a8e:	603b      	str	r3, [r7, #0]
 8005a90:	4613      	mov	r3, r2
 8005a92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a94:	e03b      	b.n	8005b0e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a96:	6a3b      	ldr	r3, [r7, #32]
 8005a98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a9c:	d037      	beq.n	8005b0e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a9e:	f7fc fbf1 	bl	8002284 <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	6a3a      	ldr	r2, [r7, #32]
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d302      	bcc.n	8005ab4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005aae:	6a3b      	ldr	r3, [r7, #32]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d101      	bne.n	8005ab8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	e03a      	b.n	8005b2e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	f003 0304 	and.w	r3, r3, #4
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d023      	beq.n	8005b0e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	2b80      	cmp	r3, #128	@ 0x80
 8005aca:	d020      	beq.n	8005b0e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	2b40      	cmp	r3, #64	@ 0x40
 8005ad0:	d01d      	beq.n	8005b0e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f003 0308 	and.w	r3, r3, #8
 8005adc:	2b08      	cmp	r3, #8
 8005ade:	d116      	bne.n	8005b0e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	617b      	str	r3, [r7, #20]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	617b      	str	r3, [r7, #20]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	617b      	str	r3, [r7, #20]
 8005af4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f000 f81d 	bl	8005b36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2208      	movs	r2, #8
 8005b00:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2200      	movs	r2, #0
 8005b06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e00f      	b.n	8005b2e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	4013      	ands	r3, r2
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	bf0c      	ite	eq
 8005b1e:	2301      	moveq	r3, #1
 8005b20:	2300      	movne	r3, #0
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	461a      	mov	r2, r3
 8005b26:	79fb      	ldrb	r3, [r7, #7]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d0b4      	beq.n	8005a96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3718      	adds	r7, #24
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}

08005b36 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b36:	b480      	push	{r7}
 8005b38:	b095      	sub	sp, #84	@ 0x54
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	330c      	adds	r3, #12
 8005b44:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b48:	e853 3f00 	ldrex	r3, [r3]
 8005b4c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b50:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	330c      	adds	r3, #12
 8005b5c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b5e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005b60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b62:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b66:	e841 2300 	strex	r3, r2, [r1]
 8005b6a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1e5      	bne.n	8005b3e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	3314      	adds	r3, #20
 8005b78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7a:	6a3b      	ldr	r3, [r7, #32]
 8005b7c:	e853 3f00 	ldrex	r3, [r3]
 8005b80:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	f023 0301 	bic.w	r3, r3, #1
 8005b88:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	3314      	adds	r3, #20
 8005b90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b94:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b9a:	e841 2300 	strex	r3, r2, [r1]
 8005b9e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1e5      	bne.n	8005b72 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d119      	bne.n	8005be2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	330c      	adds	r3, #12
 8005bb4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	e853 3f00 	ldrex	r3, [r3]
 8005bbc:	60bb      	str	r3, [r7, #8]
   return(result);
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	f023 0310 	bic.w	r3, r3, #16
 8005bc4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	330c      	adds	r3, #12
 8005bcc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005bce:	61ba      	str	r2, [r7, #24]
 8005bd0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd2:	6979      	ldr	r1, [r7, #20]
 8005bd4:	69ba      	ldr	r2, [r7, #24]
 8005bd6:	e841 2300 	strex	r3, r2, [r1]
 8005bda:	613b      	str	r3, [r7, #16]
   return(result);
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d1e5      	bne.n	8005bae <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2220      	movs	r2, #32
 8005be6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2200      	movs	r2, #0
 8005bee:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005bf0:	bf00      	nop
 8005bf2:	3754      	adds	r7, #84	@ 0x54
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr

08005bfc <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b084      	sub	sp, #16
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c08:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c10:	68f8      	ldr	r0, [r7, #12]
 8005c12:	f7ff ff21 	bl	8005a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c16:	bf00      	nop
 8005c18:	3710      	adds	r7, #16
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}

08005c1e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c1e:	b480      	push	{r7}
 8005c20:	b085      	sub	sp, #20
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	2b21      	cmp	r3, #33	@ 0x21
 8005c30:	d13e      	bne.n	8005cb0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c3a:	d114      	bne.n	8005c66 <UART_Transmit_IT+0x48>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d110      	bne.n	8005c66 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a1b      	ldr	r3, [r3, #32]
 8005c48:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	881b      	ldrh	r3, [r3, #0]
 8005c4e:	461a      	mov	r2, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c58:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	1c9a      	adds	r2, r3, #2
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	621a      	str	r2, [r3, #32]
 8005c64:	e008      	b.n	8005c78 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	1c59      	adds	r1, r3, #1
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	6211      	str	r1, [r2, #32]
 8005c70:	781a      	ldrb	r2, [r3, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	3b01      	subs	r3, #1
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	4619      	mov	r1, r3
 8005c86:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d10f      	bne.n	8005cac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68da      	ldr	r2, [r3, #12]
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c9a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68da      	ldr	r2, [r3, #12]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005caa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005cac:	2300      	movs	r3, #0
 8005cae:	e000      	b.n	8005cb2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005cb0:	2302      	movs	r3, #2
  }
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3714      	adds	r7, #20
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr

08005cbe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005cbe:	b580      	push	{r7, lr}
 8005cc0:	b082      	sub	sp, #8
 8005cc2:	af00      	add	r7, sp, #0
 8005cc4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68da      	ldr	r2, [r3, #12]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cd4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2220      	movs	r2, #32
 8005cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f7ff fea6 	bl	8005a30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ce4:	2300      	movs	r3, #0
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	3708      	adds	r7, #8
 8005cea:	46bd      	mov	sp, r7
 8005cec:	bd80      	pop	{r7, pc}

08005cee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005cee:	b580      	push	{r7, lr}
 8005cf0:	b08c      	sub	sp, #48	@ 0x30
 8005cf2:	af00      	add	r7, sp, #0
 8005cf4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	2b22      	cmp	r3, #34	@ 0x22
 8005d08:	f040 80aa 	bne.w	8005e60 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d14:	d115      	bne.n	8005d42 <UART_Receive_IT+0x54>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d111      	bne.n	8005d42 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d22:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d30:	b29a      	uxth	r2, r3
 8005d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d34:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d3a:	1c9a      	adds	r2, r3, #2
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d40:	e024      	b.n	8005d8c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d46:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d50:	d007      	beq.n	8005d62 <UART_Receive_IT+0x74>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d10a      	bne.n	8005d70 <UART_Receive_IT+0x82>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	691b      	ldr	r3, [r3, #16]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d106      	bne.n	8005d70 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	b2da      	uxtb	r2, r3
 8005d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d6c:	701a      	strb	r2, [r3, #0]
 8005d6e:	e008      	b.n	8005d82 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d7c:	b2da      	uxtb	r2, r3
 8005d7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d80:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d86:	1c5a      	adds	r2, r3, #1
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	3b01      	subs	r3, #1
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	4619      	mov	r1, r3
 8005d9a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d15d      	bne.n	8005e5c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68da      	ldr	r2, [r3, #12]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f022 0220 	bic.w	r2, r2, #32
 8005dae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	68da      	ldr	r2, [r3, #12]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005dbe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	695a      	ldr	r2, [r3, #20]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f022 0201 	bic.w	r2, r2, #1
 8005dce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2220      	movs	r2, #32
 8005dd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d135      	bne.n	8005e52 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	330c      	adds	r3, #12
 8005df2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	e853 3f00 	ldrex	r3, [r3]
 8005dfa:	613b      	str	r3, [r7, #16]
   return(result);
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	f023 0310 	bic.w	r3, r3, #16
 8005e02:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	330c      	adds	r3, #12
 8005e0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e0c:	623a      	str	r2, [r7, #32]
 8005e0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e10:	69f9      	ldr	r1, [r7, #28]
 8005e12:	6a3a      	ldr	r2, [r7, #32]
 8005e14:	e841 2300 	strex	r3, r2, [r1]
 8005e18:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e1a:	69bb      	ldr	r3, [r7, #24]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d1e5      	bne.n	8005dec <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0310 	and.w	r3, r3, #16
 8005e2a:	2b10      	cmp	r3, #16
 8005e2c:	d10a      	bne.n	8005e44 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e2e:	2300      	movs	r3, #0
 8005e30:	60fb      	str	r3, [r7, #12]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	60fb      	str	r3, [r7, #12]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	60fb      	str	r3, [r7, #12]
 8005e42:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e48:	4619      	mov	r1, r3
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f7ff fe0e 	bl	8005a6c <HAL_UARTEx_RxEventCallback>
 8005e50:	e002      	b.n	8005e58 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f7ff fdf6 	bl	8005a44 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005e58:	2300      	movs	r3, #0
 8005e5a:	e002      	b.n	8005e62 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	e000      	b.n	8005e62 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005e60:	2302      	movs	r3, #2
  }
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3730      	adds	r7, #48	@ 0x30
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
	...

08005e6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e70:	b0c0      	sub	sp, #256	@ 0x100
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e88:	68d9      	ldr	r1, [r3, #12]
 8005e8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	ea40 0301 	orr.w	r3, r0, r1
 8005e94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e9a:	689a      	ldr	r2, [r3, #8]
 8005e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ea0:	691b      	ldr	r3, [r3, #16]
 8005ea2:	431a      	orrs	r2, r3
 8005ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	431a      	orrs	r2, r3
 8005eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eb0:	69db      	ldr	r3, [r3, #28]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005ec4:	f021 010c 	bic.w	r1, r1, #12
 8005ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005ed2:	430b      	orrs	r3, r1
 8005ed4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	695b      	ldr	r3, [r3, #20]
 8005ede:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee6:	6999      	ldr	r1, [r3, #24]
 8005ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	ea40 0301 	orr.w	r3, r0, r1
 8005ef2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef8:	681a      	ldr	r2, [r3, #0]
 8005efa:	4b8f      	ldr	r3, [pc, #572]	@ (8006138 <UART_SetConfig+0x2cc>)
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d005      	beq.n	8005f0c <UART_SetConfig+0xa0>
 8005f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	4b8d      	ldr	r3, [pc, #564]	@ (800613c <UART_SetConfig+0x2d0>)
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d104      	bne.n	8005f16 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f0c:	f7fd fd42 	bl	8003994 <HAL_RCC_GetPCLK2Freq>
 8005f10:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005f14:	e003      	b.n	8005f1e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f16:	f7fd fd29 	bl	800396c <HAL_RCC_GetPCLK1Freq>
 8005f1a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f22:	69db      	ldr	r3, [r3, #28]
 8005f24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f28:	f040 810c 	bne.w	8006144 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f30:	2200      	movs	r2, #0
 8005f32:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005f36:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005f3a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005f3e:	4622      	mov	r2, r4
 8005f40:	462b      	mov	r3, r5
 8005f42:	1891      	adds	r1, r2, r2
 8005f44:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005f46:	415b      	adcs	r3, r3
 8005f48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f4a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005f4e:	4621      	mov	r1, r4
 8005f50:	eb12 0801 	adds.w	r8, r2, r1
 8005f54:	4629      	mov	r1, r5
 8005f56:	eb43 0901 	adc.w	r9, r3, r1
 8005f5a:	f04f 0200 	mov.w	r2, #0
 8005f5e:	f04f 0300 	mov.w	r3, #0
 8005f62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f6e:	4690      	mov	r8, r2
 8005f70:	4699      	mov	r9, r3
 8005f72:	4623      	mov	r3, r4
 8005f74:	eb18 0303 	adds.w	r3, r8, r3
 8005f78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005f7c:	462b      	mov	r3, r5
 8005f7e:	eb49 0303 	adc.w	r3, r9, r3
 8005f82:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005f92:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005f96:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005f9a:	460b      	mov	r3, r1
 8005f9c:	18db      	adds	r3, r3, r3
 8005f9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	eb42 0303 	adc.w	r3, r2, r3
 8005fa6:	657b      	str	r3, [r7, #84]	@ 0x54
 8005fa8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005fac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005fb0:	f7fa f986 	bl	80002c0 <__aeabi_uldivmod>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	460b      	mov	r3, r1
 8005fb8:	4b61      	ldr	r3, [pc, #388]	@ (8006140 <UART_SetConfig+0x2d4>)
 8005fba:	fba3 2302 	umull	r2, r3, r3, r2
 8005fbe:	095b      	lsrs	r3, r3, #5
 8005fc0:	011c      	lsls	r4, r3, #4
 8005fc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005fcc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005fd0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005fd4:	4642      	mov	r2, r8
 8005fd6:	464b      	mov	r3, r9
 8005fd8:	1891      	adds	r1, r2, r2
 8005fda:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005fdc:	415b      	adcs	r3, r3
 8005fde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fe0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005fe4:	4641      	mov	r1, r8
 8005fe6:	eb12 0a01 	adds.w	sl, r2, r1
 8005fea:	4649      	mov	r1, r9
 8005fec:	eb43 0b01 	adc.w	fp, r3, r1
 8005ff0:	f04f 0200 	mov.w	r2, #0
 8005ff4:	f04f 0300 	mov.w	r3, #0
 8005ff8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ffc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006000:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006004:	4692      	mov	sl, r2
 8006006:	469b      	mov	fp, r3
 8006008:	4643      	mov	r3, r8
 800600a:	eb1a 0303 	adds.w	r3, sl, r3
 800600e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006012:	464b      	mov	r3, r9
 8006014:	eb4b 0303 	adc.w	r3, fp, r3
 8006018:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800601c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006028:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800602c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006030:	460b      	mov	r3, r1
 8006032:	18db      	adds	r3, r3, r3
 8006034:	643b      	str	r3, [r7, #64]	@ 0x40
 8006036:	4613      	mov	r3, r2
 8006038:	eb42 0303 	adc.w	r3, r2, r3
 800603c:	647b      	str	r3, [r7, #68]	@ 0x44
 800603e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006042:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006046:	f7fa f93b 	bl	80002c0 <__aeabi_uldivmod>
 800604a:	4602      	mov	r2, r0
 800604c:	460b      	mov	r3, r1
 800604e:	4611      	mov	r1, r2
 8006050:	4b3b      	ldr	r3, [pc, #236]	@ (8006140 <UART_SetConfig+0x2d4>)
 8006052:	fba3 2301 	umull	r2, r3, r3, r1
 8006056:	095b      	lsrs	r3, r3, #5
 8006058:	2264      	movs	r2, #100	@ 0x64
 800605a:	fb02 f303 	mul.w	r3, r2, r3
 800605e:	1acb      	subs	r3, r1, r3
 8006060:	00db      	lsls	r3, r3, #3
 8006062:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006066:	4b36      	ldr	r3, [pc, #216]	@ (8006140 <UART_SetConfig+0x2d4>)
 8006068:	fba3 2302 	umull	r2, r3, r3, r2
 800606c:	095b      	lsrs	r3, r3, #5
 800606e:	005b      	lsls	r3, r3, #1
 8006070:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006074:	441c      	add	r4, r3
 8006076:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800607a:	2200      	movs	r2, #0
 800607c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006080:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006084:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006088:	4642      	mov	r2, r8
 800608a:	464b      	mov	r3, r9
 800608c:	1891      	adds	r1, r2, r2
 800608e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006090:	415b      	adcs	r3, r3
 8006092:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006094:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006098:	4641      	mov	r1, r8
 800609a:	1851      	adds	r1, r2, r1
 800609c:	6339      	str	r1, [r7, #48]	@ 0x30
 800609e:	4649      	mov	r1, r9
 80060a0:	414b      	adcs	r3, r1
 80060a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80060a4:	f04f 0200 	mov.w	r2, #0
 80060a8:	f04f 0300 	mov.w	r3, #0
 80060ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80060b0:	4659      	mov	r1, fp
 80060b2:	00cb      	lsls	r3, r1, #3
 80060b4:	4651      	mov	r1, sl
 80060b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060ba:	4651      	mov	r1, sl
 80060bc:	00ca      	lsls	r2, r1, #3
 80060be:	4610      	mov	r0, r2
 80060c0:	4619      	mov	r1, r3
 80060c2:	4603      	mov	r3, r0
 80060c4:	4642      	mov	r2, r8
 80060c6:	189b      	adds	r3, r3, r2
 80060c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80060cc:	464b      	mov	r3, r9
 80060ce:	460a      	mov	r2, r1
 80060d0:	eb42 0303 	adc.w	r3, r2, r3
 80060d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80060d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80060e4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80060e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80060ec:	460b      	mov	r3, r1
 80060ee:	18db      	adds	r3, r3, r3
 80060f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80060f2:	4613      	mov	r3, r2
 80060f4:	eb42 0303 	adc.w	r3, r2, r3
 80060f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80060fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006102:	f7fa f8dd 	bl	80002c0 <__aeabi_uldivmod>
 8006106:	4602      	mov	r2, r0
 8006108:	460b      	mov	r3, r1
 800610a:	4b0d      	ldr	r3, [pc, #52]	@ (8006140 <UART_SetConfig+0x2d4>)
 800610c:	fba3 1302 	umull	r1, r3, r3, r2
 8006110:	095b      	lsrs	r3, r3, #5
 8006112:	2164      	movs	r1, #100	@ 0x64
 8006114:	fb01 f303 	mul.w	r3, r1, r3
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	00db      	lsls	r3, r3, #3
 800611c:	3332      	adds	r3, #50	@ 0x32
 800611e:	4a08      	ldr	r2, [pc, #32]	@ (8006140 <UART_SetConfig+0x2d4>)
 8006120:	fba2 2303 	umull	r2, r3, r2, r3
 8006124:	095b      	lsrs	r3, r3, #5
 8006126:	f003 0207 	and.w	r2, r3, #7
 800612a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4422      	add	r2, r4
 8006132:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006134:	e106      	b.n	8006344 <UART_SetConfig+0x4d8>
 8006136:	bf00      	nop
 8006138:	40011000 	.word	0x40011000
 800613c:	40011400 	.word	0x40011400
 8006140:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006144:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006148:	2200      	movs	r2, #0
 800614a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800614e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006152:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006156:	4642      	mov	r2, r8
 8006158:	464b      	mov	r3, r9
 800615a:	1891      	adds	r1, r2, r2
 800615c:	6239      	str	r1, [r7, #32]
 800615e:	415b      	adcs	r3, r3
 8006160:	627b      	str	r3, [r7, #36]	@ 0x24
 8006162:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006166:	4641      	mov	r1, r8
 8006168:	1854      	adds	r4, r2, r1
 800616a:	4649      	mov	r1, r9
 800616c:	eb43 0501 	adc.w	r5, r3, r1
 8006170:	f04f 0200 	mov.w	r2, #0
 8006174:	f04f 0300 	mov.w	r3, #0
 8006178:	00eb      	lsls	r3, r5, #3
 800617a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800617e:	00e2      	lsls	r2, r4, #3
 8006180:	4614      	mov	r4, r2
 8006182:	461d      	mov	r5, r3
 8006184:	4643      	mov	r3, r8
 8006186:	18e3      	adds	r3, r4, r3
 8006188:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800618c:	464b      	mov	r3, r9
 800618e:	eb45 0303 	adc.w	r3, r5, r3
 8006192:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006196:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80061a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80061a6:	f04f 0200 	mov.w	r2, #0
 80061aa:	f04f 0300 	mov.w	r3, #0
 80061ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80061b2:	4629      	mov	r1, r5
 80061b4:	008b      	lsls	r3, r1, #2
 80061b6:	4621      	mov	r1, r4
 80061b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061bc:	4621      	mov	r1, r4
 80061be:	008a      	lsls	r2, r1, #2
 80061c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80061c4:	f7fa f87c 	bl	80002c0 <__aeabi_uldivmod>
 80061c8:	4602      	mov	r2, r0
 80061ca:	460b      	mov	r3, r1
 80061cc:	4b60      	ldr	r3, [pc, #384]	@ (8006350 <UART_SetConfig+0x4e4>)
 80061ce:	fba3 2302 	umull	r2, r3, r3, r2
 80061d2:	095b      	lsrs	r3, r3, #5
 80061d4:	011c      	lsls	r4, r3, #4
 80061d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061da:	2200      	movs	r2, #0
 80061dc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80061e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80061e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80061e8:	4642      	mov	r2, r8
 80061ea:	464b      	mov	r3, r9
 80061ec:	1891      	adds	r1, r2, r2
 80061ee:	61b9      	str	r1, [r7, #24]
 80061f0:	415b      	adcs	r3, r3
 80061f2:	61fb      	str	r3, [r7, #28]
 80061f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80061f8:	4641      	mov	r1, r8
 80061fa:	1851      	adds	r1, r2, r1
 80061fc:	6139      	str	r1, [r7, #16]
 80061fe:	4649      	mov	r1, r9
 8006200:	414b      	adcs	r3, r1
 8006202:	617b      	str	r3, [r7, #20]
 8006204:	f04f 0200 	mov.w	r2, #0
 8006208:	f04f 0300 	mov.w	r3, #0
 800620c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006210:	4659      	mov	r1, fp
 8006212:	00cb      	lsls	r3, r1, #3
 8006214:	4651      	mov	r1, sl
 8006216:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800621a:	4651      	mov	r1, sl
 800621c:	00ca      	lsls	r2, r1, #3
 800621e:	4610      	mov	r0, r2
 8006220:	4619      	mov	r1, r3
 8006222:	4603      	mov	r3, r0
 8006224:	4642      	mov	r2, r8
 8006226:	189b      	adds	r3, r3, r2
 8006228:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800622c:	464b      	mov	r3, r9
 800622e:	460a      	mov	r2, r1
 8006230:	eb42 0303 	adc.w	r3, r2, r3
 8006234:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	2200      	movs	r2, #0
 8006240:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006242:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006244:	f04f 0200 	mov.w	r2, #0
 8006248:	f04f 0300 	mov.w	r3, #0
 800624c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006250:	4649      	mov	r1, r9
 8006252:	008b      	lsls	r3, r1, #2
 8006254:	4641      	mov	r1, r8
 8006256:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800625a:	4641      	mov	r1, r8
 800625c:	008a      	lsls	r2, r1, #2
 800625e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006262:	f7fa f82d 	bl	80002c0 <__aeabi_uldivmod>
 8006266:	4602      	mov	r2, r0
 8006268:	460b      	mov	r3, r1
 800626a:	4611      	mov	r1, r2
 800626c:	4b38      	ldr	r3, [pc, #224]	@ (8006350 <UART_SetConfig+0x4e4>)
 800626e:	fba3 2301 	umull	r2, r3, r3, r1
 8006272:	095b      	lsrs	r3, r3, #5
 8006274:	2264      	movs	r2, #100	@ 0x64
 8006276:	fb02 f303 	mul.w	r3, r2, r3
 800627a:	1acb      	subs	r3, r1, r3
 800627c:	011b      	lsls	r3, r3, #4
 800627e:	3332      	adds	r3, #50	@ 0x32
 8006280:	4a33      	ldr	r2, [pc, #204]	@ (8006350 <UART_SetConfig+0x4e4>)
 8006282:	fba2 2303 	umull	r2, r3, r2, r3
 8006286:	095b      	lsrs	r3, r3, #5
 8006288:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800628c:	441c      	add	r4, r3
 800628e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006292:	2200      	movs	r2, #0
 8006294:	673b      	str	r3, [r7, #112]	@ 0x70
 8006296:	677a      	str	r2, [r7, #116]	@ 0x74
 8006298:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800629c:	4642      	mov	r2, r8
 800629e:	464b      	mov	r3, r9
 80062a0:	1891      	adds	r1, r2, r2
 80062a2:	60b9      	str	r1, [r7, #8]
 80062a4:	415b      	adcs	r3, r3
 80062a6:	60fb      	str	r3, [r7, #12]
 80062a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80062ac:	4641      	mov	r1, r8
 80062ae:	1851      	adds	r1, r2, r1
 80062b0:	6039      	str	r1, [r7, #0]
 80062b2:	4649      	mov	r1, r9
 80062b4:	414b      	adcs	r3, r1
 80062b6:	607b      	str	r3, [r7, #4]
 80062b8:	f04f 0200 	mov.w	r2, #0
 80062bc:	f04f 0300 	mov.w	r3, #0
 80062c0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80062c4:	4659      	mov	r1, fp
 80062c6:	00cb      	lsls	r3, r1, #3
 80062c8:	4651      	mov	r1, sl
 80062ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062ce:	4651      	mov	r1, sl
 80062d0:	00ca      	lsls	r2, r1, #3
 80062d2:	4610      	mov	r0, r2
 80062d4:	4619      	mov	r1, r3
 80062d6:	4603      	mov	r3, r0
 80062d8:	4642      	mov	r2, r8
 80062da:	189b      	adds	r3, r3, r2
 80062dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062de:	464b      	mov	r3, r9
 80062e0:	460a      	mov	r2, r1
 80062e2:	eb42 0303 	adc.w	r3, r2, r3
 80062e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80062e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	2200      	movs	r2, #0
 80062f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80062f2:	667a      	str	r2, [r7, #100]	@ 0x64
 80062f4:	f04f 0200 	mov.w	r2, #0
 80062f8:	f04f 0300 	mov.w	r3, #0
 80062fc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006300:	4649      	mov	r1, r9
 8006302:	008b      	lsls	r3, r1, #2
 8006304:	4641      	mov	r1, r8
 8006306:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800630a:	4641      	mov	r1, r8
 800630c:	008a      	lsls	r2, r1, #2
 800630e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006312:	f7f9 ffd5 	bl	80002c0 <__aeabi_uldivmod>
 8006316:	4602      	mov	r2, r0
 8006318:	460b      	mov	r3, r1
 800631a:	4b0d      	ldr	r3, [pc, #52]	@ (8006350 <UART_SetConfig+0x4e4>)
 800631c:	fba3 1302 	umull	r1, r3, r3, r2
 8006320:	095b      	lsrs	r3, r3, #5
 8006322:	2164      	movs	r1, #100	@ 0x64
 8006324:	fb01 f303 	mul.w	r3, r1, r3
 8006328:	1ad3      	subs	r3, r2, r3
 800632a:	011b      	lsls	r3, r3, #4
 800632c:	3332      	adds	r3, #50	@ 0x32
 800632e:	4a08      	ldr	r2, [pc, #32]	@ (8006350 <UART_SetConfig+0x4e4>)
 8006330:	fba2 2303 	umull	r2, r3, r2, r3
 8006334:	095b      	lsrs	r3, r3, #5
 8006336:	f003 020f 	and.w	r2, r3, #15
 800633a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4422      	add	r2, r4
 8006342:	609a      	str	r2, [r3, #8]
}
 8006344:	bf00      	nop
 8006346:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800634a:	46bd      	mov	sp, r7
 800634c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006350:	51eb851f 	.word	0x51eb851f

08006354 <calloc>:
 8006354:	4b02      	ldr	r3, [pc, #8]	@ (8006360 <calloc+0xc>)
 8006356:	460a      	mov	r2, r1
 8006358:	4601      	mov	r1, r0
 800635a:	6818      	ldr	r0, [r3, #0]
 800635c:	f000 b802 	b.w	8006364 <_calloc_r>
 8006360:	2000000c 	.word	0x2000000c

08006364 <_calloc_r>:
 8006364:	b570      	push	{r4, r5, r6, lr}
 8006366:	fba1 5402 	umull	r5, r4, r1, r2
 800636a:	b934      	cbnz	r4, 800637a <_calloc_r+0x16>
 800636c:	4629      	mov	r1, r5
 800636e:	f000 f82f 	bl	80063d0 <_malloc_r>
 8006372:	4606      	mov	r6, r0
 8006374:	b928      	cbnz	r0, 8006382 <_calloc_r+0x1e>
 8006376:	4630      	mov	r0, r6
 8006378:	bd70      	pop	{r4, r5, r6, pc}
 800637a:	220c      	movs	r2, #12
 800637c:	6002      	str	r2, [r0, #0]
 800637e:	2600      	movs	r6, #0
 8006380:	e7f9      	b.n	8006376 <_calloc_r+0x12>
 8006382:	462a      	mov	r2, r5
 8006384:	4621      	mov	r1, r4
 8006386:	f000 f8ff 	bl	8006588 <memset>
 800638a:	e7f4      	b.n	8006376 <_calloc_r+0x12>

0800638c <sbrk_aligned>:
 800638c:	b570      	push	{r4, r5, r6, lr}
 800638e:	4e0f      	ldr	r6, [pc, #60]	@ (80063cc <sbrk_aligned+0x40>)
 8006390:	460c      	mov	r4, r1
 8006392:	6831      	ldr	r1, [r6, #0]
 8006394:	4605      	mov	r5, r0
 8006396:	b911      	cbnz	r1, 800639e <sbrk_aligned+0x12>
 8006398:	f000 f8fe 	bl	8006598 <_sbrk_r>
 800639c:	6030      	str	r0, [r6, #0]
 800639e:	4621      	mov	r1, r4
 80063a0:	4628      	mov	r0, r5
 80063a2:	f000 f8f9 	bl	8006598 <_sbrk_r>
 80063a6:	1c43      	adds	r3, r0, #1
 80063a8:	d103      	bne.n	80063b2 <sbrk_aligned+0x26>
 80063aa:	f04f 34ff 	mov.w	r4, #4294967295
 80063ae:	4620      	mov	r0, r4
 80063b0:	bd70      	pop	{r4, r5, r6, pc}
 80063b2:	1cc4      	adds	r4, r0, #3
 80063b4:	f024 0403 	bic.w	r4, r4, #3
 80063b8:	42a0      	cmp	r0, r4
 80063ba:	d0f8      	beq.n	80063ae <sbrk_aligned+0x22>
 80063bc:	1a21      	subs	r1, r4, r0
 80063be:	4628      	mov	r0, r5
 80063c0:	f000 f8ea 	bl	8006598 <_sbrk_r>
 80063c4:	3001      	adds	r0, #1
 80063c6:	d1f2      	bne.n	80063ae <sbrk_aligned+0x22>
 80063c8:	e7ef      	b.n	80063aa <sbrk_aligned+0x1e>
 80063ca:	bf00      	nop
 80063cc:	2000040c 	.word	0x2000040c

080063d0 <_malloc_r>:
 80063d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063d4:	1ccd      	adds	r5, r1, #3
 80063d6:	f025 0503 	bic.w	r5, r5, #3
 80063da:	3508      	adds	r5, #8
 80063dc:	2d0c      	cmp	r5, #12
 80063de:	bf38      	it	cc
 80063e0:	250c      	movcc	r5, #12
 80063e2:	2d00      	cmp	r5, #0
 80063e4:	4606      	mov	r6, r0
 80063e6:	db01      	blt.n	80063ec <_malloc_r+0x1c>
 80063e8:	42a9      	cmp	r1, r5
 80063ea:	d904      	bls.n	80063f6 <_malloc_r+0x26>
 80063ec:	230c      	movs	r3, #12
 80063ee:	6033      	str	r3, [r6, #0]
 80063f0:	2000      	movs	r0, #0
 80063f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80064cc <_malloc_r+0xfc>
 80063fa:	f000 f869 	bl	80064d0 <__malloc_lock>
 80063fe:	f8d8 3000 	ldr.w	r3, [r8]
 8006402:	461c      	mov	r4, r3
 8006404:	bb44      	cbnz	r4, 8006458 <_malloc_r+0x88>
 8006406:	4629      	mov	r1, r5
 8006408:	4630      	mov	r0, r6
 800640a:	f7ff ffbf 	bl	800638c <sbrk_aligned>
 800640e:	1c43      	adds	r3, r0, #1
 8006410:	4604      	mov	r4, r0
 8006412:	d158      	bne.n	80064c6 <_malloc_r+0xf6>
 8006414:	f8d8 4000 	ldr.w	r4, [r8]
 8006418:	4627      	mov	r7, r4
 800641a:	2f00      	cmp	r7, #0
 800641c:	d143      	bne.n	80064a6 <_malloc_r+0xd6>
 800641e:	2c00      	cmp	r4, #0
 8006420:	d04b      	beq.n	80064ba <_malloc_r+0xea>
 8006422:	6823      	ldr	r3, [r4, #0]
 8006424:	4639      	mov	r1, r7
 8006426:	4630      	mov	r0, r6
 8006428:	eb04 0903 	add.w	r9, r4, r3
 800642c:	f000 f8b4 	bl	8006598 <_sbrk_r>
 8006430:	4581      	cmp	r9, r0
 8006432:	d142      	bne.n	80064ba <_malloc_r+0xea>
 8006434:	6821      	ldr	r1, [r4, #0]
 8006436:	1a6d      	subs	r5, r5, r1
 8006438:	4629      	mov	r1, r5
 800643a:	4630      	mov	r0, r6
 800643c:	f7ff ffa6 	bl	800638c <sbrk_aligned>
 8006440:	3001      	adds	r0, #1
 8006442:	d03a      	beq.n	80064ba <_malloc_r+0xea>
 8006444:	6823      	ldr	r3, [r4, #0]
 8006446:	442b      	add	r3, r5
 8006448:	6023      	str	r3, [r4, #0]
 800644a:	f8d8 3000 	ldr.w	r3, [r8]
 800644e:	685a      	ldr	r2, [r3, #4]
 8006450:	bb62      	cbnz	r2, 80064ac <_malloc_r+0xdc>
 8006452:	f8c8 7000 	str.w	r7, [r8]
 8006456:	e00f      	b.n	8006478 <_malloc_r+0xa8>
 8006458:	6822      	ldr	r2, [r4, #0]
 800645a:	1b52      	subs	r2, r2, r5
 800645c:	d420      	bmi.n	80064a0 <_malloc_r+0xd0>
 800645e:	2a0b      	cmp	r2, #11
 8006460:	d917      	bls.n	8006492 <_malloc_r+0xc2>
 8006462:	1961      	adds	r1, r4, r5
 8006464:	42a3      	cmp	r3, r4
 8006466:	6025      	str	r5, [r4, #0]
 8006468:	bf18      	it	ne
 800646a:	6059      	strne	r1, [r3, #4]
 800646c:	6863      	ldr	r3, [r4, #4]
 800646e:	bf08      	it	eq
 8006470:	f8c8 1000 	streq.w	r1, [r8]
 8006474:	5162      	str	r2, [r4, r5]
 8006476:	604b      	str	r3, [r1, #4]
 8006478:	4630      	mov	r0, r6
 800647a:	f000 f82f 	bl	80064dc <__malloc_unlock>
 800647e:	f104 000b 	add.w	r0, r4, #11
 8006482:	1d23      	adds	r3, r4, #4
 8006484:	f020 0007 	bic.w	r0, r0, #7
 8006488:	1ac2      	subs	r2, r0, r3
 800648a:	bf1c      	itt	ne
 800648c:	1a1b      	subne	r3, r3, r0
 800648e:	50a3      	strne	r3, [r4, r2]
 8006490:	e7af      	b.n	80063f2 <_malloc_r+0x22>
 8006492:	6862      	ldr	r2, [r4, #4]
 8006494:	42a3      	cmp	r3, r4
 8006496:	bf0c      	ite	eq
 8006498:	f8c8 2000 	streq.w	r2, [r8]
 800649c:	605a      	strne	r2, [r3, #4]
 800649e:	e7eb      	b.n	8006478 <_malloc_r+0xa8>
 80064a0:	4623      	mov	r3, r4
 80064a2:	6864      	ldr	r4, [r4, #4]
 80064a4:	e7ae      	b.n	8006404 <_malloc_r+0x34>
 80064a6:	463c      	mov	r4, r7
 80064a8:	687f      	ldr	r7, [r7, #4]
 80064aa:	e7b6      	b.n	800641a <_malloc_r+0x4a>
 80064ac:	461a      	mov	r2, r3
 80064ae:	685b      	ldr	r3, [r3, #4]
 80064b0:	42a3      	cmp	r3, r4
 80064b2:	d1fb      	bne.n	80064ac <_malloc_r+0xdc>
 80064b4:	2300      	movs	r3, #0
 80064b6:	6053      	str	r3, [r2, #4]
 80064b8:	e7de      	b.n	8006478 <_malloc_r+0xa8>
 80064ba:	230c      	movs	r3, #12
 80064bc:	6033      	str	r3, [r6, #0]
 80064be:	4630      	mov	r0, r6
 80064c0:	f000 f80c 	bl	80064dc <__malloc_unlock>
 80064c4:	e794      	b.n	80063f0 <_malloc_r+0x20>
 80064c6:	6005      	str	r5, [r0, #0]
 80064c8:	e7d6      	b.n	8006478 <_malloc_r+0xa8>
 80064ca:	bf00      	nop
 80064cc:	20000410 	.word	0x20000410

080064d0 <__malloc_lock>:
 80064d0:	4801      	ldr	r0, [pc, #4]	@ (80064d8 <__malloc_lock+0x8>)
 80064d2:	f000 b89b 	b.w	800660c <__retarget_lock_acquire_recursive>
 80064d6:	bf00      	nop
 80064d8:	20000550 	.word	0x20000550

080064dc <__malloc_unlock>:
 80064dc:	4801      	ldr	r0, [pc, #4]	@ (80064e4 <__malloc_unlock+0x8>)
 80064de:	f000 b896 	b.w	800660e <__retarget_lock_release_recursive>
 80064e2:	bf00      	nop
 80064e4:	20000550 	.word	0x20000550

080064e8 <sniprintf>:
 80064e8:	b40c      	push	{r2, r3}
 80064ea:	b530      	push	{r4, r5, lr}
 80064ec:	4b18      	ldr	r3, [pc, #96]	@ (8006550 <sniprintf+0x68>)
 80064ee:	1e0c      	subs	r4, r1, #0
 80064f0:	681d      	ldr	r5, [r3, #0]
 80064f2:	b09d      	sub	sp, #116	@ 0x74
 80064f4:	da08      	bge.n	8006508 <sniprintf+0x20>
 80064f6:	238b      	movs	r3, #139	@ 0x8b
 80064f8:	602b      	str	r3, [r5, #0]
 80064fa:	f04f 30ff 	mov.w	r0, #4294967295
 80064fe:	b01d      	add	sp, #116	@ 0x74
 8006500:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006504:	b002      	add	sp, #8
 8006506:	4770      	bx	lr
 8006508:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800650c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006510:	f04f 0300 	mov.w	r3, #0
 8006514:	931b      	str	r3, [sp, #108]	@ 0x6c
 8006516:	bf14      	ite	ne
 8006518:	f104 33ff 	addne.w	r3, r4, #4294967295
 800651c:	4623      	moveq	r3, r4
 800651e:	9304      	str	r3, [sp, #16]
 8006520:	9307      	str	r3, [sp, #28]
 8006522:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006526:	9002      	str	r0, [sp, #8]
 8006528:	9006      	str	r0, [sp, #24]
 800652a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800652e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006530:	ab21      	add	r3, sp, #132	@ 0x84
 8006532:	a902      	add	r1, sp, #8
 8006534:	4628      	mov	r0, r5
 8006536:	9301      	str	r3, [sp, #4]
 8006538:	f000 f910 	bl	800675c <_svfiprintf_r>
 800653c:	1c43      	adds	r3, r0, #1
 800653e:	bfbc      	itt	lt
 8006540:	238b      	movlt	r3, #139	@ 0x8b
 8006542:	602b      	strlt	r3, [r5, #0]
 8006544:	2c00      	cmp	r4, #0
 8006546:	d0da      	beq.n	80064fe <sniprintf+0x16>
 8006548:	9b02      	ldr	r3, [sp, #8]
 800654a:	2200      	movs	r2, #0
 800654c:	701a      	strb	r2, [r3, #0]
 800654e:	e7d6      	b.n	80064fe <sniprintf+0x16>
 8006550:	2000000c 	.word	0x2000000c

08006554 <memmove>:
 8006554:	4288      	cmp	r0, r1
 8006556:	b510      	push	{r4, lr}
 8006558:	eb01 0402 	add.w	r4, r1, r2
 800655c:	d902      	bls.n	8006564 <memmove+0x10>
 800655e:	4284      	cmp	r4, r0
 8006560:	4623      	mov	r3, r4
 8006562:	d807      	bhi.n	8006574 <memmove+0x20>
 8006564:	1e43      	subs	r3, r0, #1
 8006566:	42a1      	cmp	r1, r4
 8006568:	d008      	beq.n	800657c <memmove+0x28>
 800656a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800656e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006572:	e7f8      	b.n	8006566 <memmove+0x12>
 8006574:	4402      	add	r2, r0
 8006576:	4601      	mov	r1, r0
 8006578:	428a      	cmp	r2, r1
 800657a:	d100      	bne.n	800657e <memmove+0x2a>
 800657c:	bd10      	pop	{r4, pc}
 800657e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006582:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006586:	e7f7      	b.n	8006578 <memmove+0x24>

08006588 <memset>:
 8006588:	4402      	add	r2, r0
 800658a:	4603      	mov	r3, r0
 800658c:	4293      	cmp	r3, r2
 800658e:	d100      	bne.n	8006592 <memset+0xa>
 8006590:	4770      	bx	lr
 8006592:	f803 1b01 	strb.w	r1, [r3], #1
 8006596:	e7f9      	b.n	800658c <memset+0x4>

08006598 <_sbrk_r>:
 8006598:	b538      	push	{r3, r4, r5, lr}
 800659a:	4d06      	ldr	r5, [pc, #24]	@ (80065b4 <_sbrk_r+0x1c>)
 800659c:	2300      	movs	r3, #0
 800659e:	4604      	mov	r4, r0
 80065a0:	4608      	mov	r0, r1
 80065a2:	602b      	str	r3, [r5, #0]
 80065a4:	f7fb fd96 	bl	80020d4 <_sbrk>
 80065a8:	1c43      	adds	r3, r0, #1
 80065aa:	d102      	bne.n	80065b2 <_sbrk_r+0x1a>
 80065ac:	682b      	ldr	r3, [r5, #0]
 80065ae:	b103      	cbz	r3, 80065b2 <_sbrk_r+0x1a>
 80065b0:	6023      	str	r3, [r4, #0]
 80065b2:	bd38      	pop	{r3, r4, r5, pc}
 80065b4:	2000054c 	.word	0x2000054c

080065b8 <__errno>:
 80065b8:	4b01      	ldr	r3, [pc, #4]	@ (80065c0 <__errno+0x8>)
 80065ba:	6818      	ldr	r0, [r3, #0]
 80065bc:	4770      	bx	lr
 80065be:	bf00      	nop
 80065c0:	2000000c 	.word	0x2000000c

080065c4 <__libc_init_array>:
 80065c4:	b570      	push	{r4, r5, r6, lr}
 80065c6:	4d0d      	ldr	r5, [pc, #52]	@ (80065fc <__libc_init_array+0x38>)
 80065c8:	4c0d      	ldr	r4, [pc, #52]	@ (8006600 <__libc_init_array+0x3c>)
 80065ca:	1b64      	subs	r4, r4, r5
 80065cc:	10a4      	asrs	r4, r4, #2
 80065ce:	2600      	movs	r6, #0
 80065d0:	42a6      	cmp	r6, r4
 80065d2:	d109      	bne.n	80065e8 <__libc_init_array+0x24>
 80065d4:	4d0b      	ldr	r5, [pc, #44]	@ (8006604 <__libc_init_array+0x40>)
 80065d6:	4c0c      	ldr	r4, [pc, #48]	@ (8006608 <__libc_init_array+0x44>)
 80065d8:	f000 fb8c 	bl	8006cf4 <_init>
 80065dc:	1b64      	subs	r4, r4, r5
 80065de:	10a4      	asrs	r4, r4, #2
 80065e0:	2600      	movs	r6, #0
 80065e2:	42a6      	cmp	r6, r4
 80065e4:	d105      	bne.n	80065f2 <__libc_init_array+0x2e>
 80065e6:	bd70      	pop	{r4, r5, r6, pc}
 80065e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80065ec:	4798      	blx	r3
 80065ee:	3601      	adds	r6, #1
 80065f0:	e7ee      	b.n	80065d0 <__libc_init_array+0xc>
 80065f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80065f6:	4798      	blx	r3
 80065f8:	3601      	adds	r6, #1
 80065fa:	e7f2      	b.n	80065e2 <__libc_init_array+0x1e>
 80065fc:	08006f1c 	.word	0x08006f1c
 8006600:	08006f1c 	.word	0x08006f1c
 8006604:	08006f1c 	.word	0x08006f1c
 8006608:	08006f20 	.word	0x08006f20

0800660c <__retarget_lock_acquire_recursive>:
 800660c:	4770      	bx	lr

0800660e <__retarget_lock_release_recursive>:
 800660e:	4770      	bx	lr

08006610 <_free_r>:
 8006610:	b538      	push	{r3, r4, r5, lr}
 8006612:	4605      	mov	r5, r0
 8006614:	2900      	cmp	r1, #0
 8006616:	d041      	beq.n	800669c <_free_r+0x8c>
 8006618:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800661c:	1f0c      	subs	r4, r1, #4
 800661e:	2b00      	cmp	r3, #0
 8006620:	bfb8      	it	lt
 8006622:	18e4      	addlt	r4, r4, r3
 8006624:	f7ff ff54 	bl	80064d0 <__malloc_lock>
 8006628:	4a1d      	ldr	r2, [pc, #116]	@ (80066a0 <_free_r+0x90>)
 800662a:	6813      	ldr	r3, [r2, #0]
 800662c:	b933      	cbnz	r3, 800663c <_free_r+0x2c>
 800662e:	6063      	str	r3, [r4, #4]
 8006630:	6014      	str	r4, [r2, #0]
 8006632:	4628      	mov	r0, r5
 8006634:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006638:	f7ff bf50 	b.w	80064dc <__malloc_unlock>
 800663c:	42a3      	cmp	r3, r4
 800663e:	d908      	bls.n	8006652 <_free_r+0x42>
 8006640:	6820      	ldr	r0, [r4, #0]
 8006642:	1821      	adds	r1, r4, r0
 8006644:	428b      	cmp	r3, r1
 8006646:	bf01      	itttt	eq
 8006648:	6819      	ldreq	r1, [r3, #0]
 800664a:	685b      	ldreq	r3, [r3, #4]
 800664c:	1809      	addeq	r1, r1, r0
 800664e:	6021      	streq	r1, [r4, #0]
 8006650:	e7ed      	b.n	800662e <_free_r+0x1e>
 8006652:	461a      	mov	r2, r3
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	b10b      	cbz	r3, 800665c <_free_r+0x4c>
 8006658:	42a3      	cmp	r3, r4
 800665a:	d9fa      	bls.n	8006652 <_free_r+0x42>
 800665c:	6811      	ldr	r1, [r2, #0]
 800665e:	1850      	adds	r0, r2, r1
 8006660:	42a0      	cmp	r0, r4
 8006662:	d10b      	bne.n	800667c <_free_r+0x6c>
 8006664:	6820      	ldr	r0, [r4, #0]
 8006666:	4401      	add	r1, r0
 8006668:	1850      	adds	r0, r2, r1
 800666a:	4283      	cmp	r3, r0
 800666c:	6011      	str	r1, [r2, #0]
 800666e:	d1e0      	bne.n	8006632 <_free_r+0x22>
 8006670:	6818      	ldr	r0, [r3, #0]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	6053      	str	r3, [r2, #4]
 8006676:	4408      	add	r0, r1
 8006678:	6010      	str	r0, [r2, #0]
 800667a:	e7da      	b.n	8006632 <_free_r+0x22>
 800667c:	d902      	bls.n	8006684 <_free_r+0x74>
 800667e:	230c      	movs	r3, #12
 8006680:	602b      	str	r3, [r5, #0]
 8006682:	e7d6      	b.n	8006632 <_free_r+0x22>
 8006684:	6820      	ldr	r0, [r4, #0]
 8006686:	1821      	adds	r1, r4, r0
 8006688:	428b      	cmp	r3, r1
 800668a:	bf04      	itt	eq
 800668c:	6819      	ldreq	r1, [r3, #0]
 800668e:	685b      	ldreq	r3, [r3, #4]
 8006690:	6063      	str	r3, [r4, #4]
 8006692:	bf04      	itt	eq
 8006694:	1809      	addeq	r1, r1, r0
 8006696:	6021      	streq	r1, [r4, #0]
 8006698:	6054      	str	r4, [r2, #4]
 800669a:	e7ca      	b.n	8006632 <_free_r+0x22>
 800669c:	bd38      	pop	{r3, r4, r5, pc}
 800669e:	bf00      	nop
 80066a0:	20000410 	.word	0x20000410

080066a4 <__ssputs_r>:
 80066a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066a8:	688e      	ldr	r6, [r1, #8]
 80066aa:	461f      	mov	r7, r3
 80066ac:	42be      	cmp	r6, r7
 80066ae:	680b      	ldr	r3, [r1, #0]
 80066b0:	4682      	mov	sl, r0
 80066b2:	460c      	mov	r4, r1
 80066b4:	4690      	mov	r8, r2
 80066b6:	d82d      	bhi.n	8006714 <__ssputs_r+0x70>
 80066b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80066bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80066c0:	d026      	beq.n	8006710 <__ssputs_r+0x6c>
 80066c2:	6965      	ldr	r5, [r4, #20]
 80066c4:	6909      	ldr	r1, [r1, #16]
 80066c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80066ca:	eba3 0901 	sub.w	r9, r3, r1
 80066ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80066d2:	1c7b      	adds	r3, r7, #1
 80066d4:	444b      	add	r3, r9
 80066d6:	106d      	asrs	r5, r5, #1
 80066d8:	429d      	cmp	r5, r3
 80066da:	bf38      	it	cc
 80066dc:	461d      	movcc	r5, r3
 80066de:	0553      	lsls	r3, r2, #21
 80066e0:	d527      	bpl.n	8006732 <__ssputs_r+0x8e>
 80066e2:	4629      	mov	r1, r5
 80066e4:	f7ff fe74 	bl	80063d0 <_malloc_r>
 80066e8:	4606      	mov	r6, r0
 80066ea:	b360      	cbz	r0, 8006746 <__ssputs_r+0xa2>
 80066ec:	6921      	ldr	r1, [r4, #16]
 80066ee:	464a      	mov	r2, r9
 80066f0:	f000 fabc 	bl	8006c6c <memcpy>
 80066f4:	89a3      	ldrh	r3, [r4, #12]
 80066f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80066fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066fe:	81a3      	strh	r3, [r4, #12]
 8006700:	6126      	str	r6, [r4, #16]
 8006702:	6165      	str	r5, [r4, #20]
 8006704:	444e      	add	r6, r9
 8006706:	eba5 0509 	sub.w	r5, r5, r9
 800670a:	6026      	str	r6, [r4, #0]
 800670c:	60a5      	str	r5, [r4, #8]
 800670e:	463e      	mov	r6, r7
 8006710:	42be      	cmp	r6, r7
 8006712:	d900      	bls.n	8006716 <__ssputs_r+0x72>
 8006714:	463e      	mov	r6, r7
 8006716:	6820      	ldr	r0, [r4, #0]
 8006718:	4632      	mov	r2, r6
 800671a:	4641      	mov	r1, r8
 800671c:	f7ff ff1a 	bl	8006554 <memmove>
 8006720:	68a3      	ldr	r3, [r4, #8]
 8006722:	1b9b      	subs	r3, r3, r6
 8006724:	60a3      	str	r3, [r4, #8]
 8006726:	6823      	ldr	r3, [r4, #0]
 8006728:	4433      	add	r3, r6
 800672a:	6023      	str	r3, [r4, #0]
 800672c:	2000      	movs	r0, #0
 800672e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006732:	462a      	mov	r2, r5
 8006734:	f000 faa8 	bl	8006c88 <_realloc_r>
 8006738:	4606      	mov	r6, r0
 800673a:	2800      	cmp	r0, #0
 800673c:	d1e0      	bne.n	8006700 <__ssputs_r+0x5c>
 800673e:	6921      	ldr	r1, [r4, #16]
 8006740:	4650      	mov	r0, sl
 8006742:	f7ff ff65 	bl	8006610 <_free_r>
 8006746:	230c      	movs	r3, #12
 8006748:	f8ca 3000 	str.w	r3, [sl]
 800674c:	89a3      	ldrh	r3, [r4, #12]
 800674e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006752:	81a3      	strh	r3, [r4, #12]
 8006754:	f04f 30ff 	mov.w	r0, #4294967295
 8006758:	e7e9      	b.n	800672e <__ssputs_r+0x8a>
	...

0800675c <_svfiprintf_r>:
 800675c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006760:	4698      	mov	r8, r3
 8006762:	898b      	ldrh	r3, [r1, #12]
 8006764:	061b      	lsls	r3, r3, #24
 8006766:	b09d      	sub	sp, #116	@ 0x74
 8006768:	4607      	mov	r7, r0
 800676a:	460d      	mov	r5, r1
 800676c:	4614      	mov	r4, r2
 800676e:	d510      	bpl.n	8006792 <_svfiprintf_r+0x36>
 8006770:	690b      	ldr	r3, [r1, #16]
 8006772:	b973      	cbnz	r3, 8006792 <_svfiprintf_r+0x36>
 8006774:	2140      	movs	r1, #64	@ 0x40
 8006776:	f7ff fe2b 	bl	80063d0 <_malloc_r>
 800677a:	6028      	str	r0, [r5, #0]
 800677c:	6128      	str	r0, [r5, #16]
 800677e:	b930      	cbnz	r0, 800678e <_svfiprintf_r+0x32>
 8006780:	230c      	movs	r3, #12
 8006782:	603b      	str	r3, [r7, #0]
 8006784:	f04f 30ff 	mov.w	r0, #4294967295
 8006788:	b01d      	add	sp, #116	@ 0x74
 800678a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800678e:	2340      	movs	r3, #64	@ 0x40
 8006790:	616b      	str	r3, [r5, #20]
 8006792:	2300      	movs	r3, #0
 8006794:	9309      	str	r3, [sp, #36]	@ 0x24
 8006796:	2320      	movs	r3, #32
 8006798:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800679c:	f8cd 800c 	str.w	r8, [sp, #12]
 80067a0:	2330      	movs	r3, #48	@ 0x30
 80067a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006940 <_svfiprintf_r+0x1e4>
 80067a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80067aa:	f04f 0901 	mov.w	r9, #1
 80067ae:	4623      	mov	r3, r4
 80067b0:	469a      	mov	sl, r3
 80067b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067b6:	b10a      	cbz	r2, 80067bc <_svfiprintf_r+0x60>
 80067b8:	2a25      	cmp	r2, #37	@ 0x25
 80067ba:	d1f9      	bne.n	80067b0 <_svfiprintf_r+0x54>
 80067bc:	ebba 0b04 	subs.w	fp, sl, r4
 80067c0:	d00b      	beq.n	80067da <_svfiprintf_r+0x7e>
 80067c2:	465b      	mov	r3, fp
 80067c4:	4622      	mov	r2, r4
 80067c6:	4629      	mov	r1, r5
 80067c8:	4638      	mov	r0, r7
 80067ca:	f7ff ff6b 	bl	80066a4 <__ssputs_r>
 80067ce:	3001      	adds	r0, #1
 80067d0:	f000 80a7 	beq.w	8006922 <_svfiprintf_r+0x1c6>
 80067d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80067d6:	445a      	add	r2, fp
 80067d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80067da:	f89a 3000 	ldrb.w	r3, [sl]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	f000 809f 	beq.w	8006922 <_svfiprintf_r+0x1c6>
 80067e4:	2300      	movs	r3, #0
 80067e6:	f04f 32ff 	mov.w	r2, #4294967295
 80067ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80067ee:	f10a 0a01 	add.w	sl, sl, #1
 80067f2:	9304      	str	r3, [sp, #16]
 80067f4:	9307      	str	r3, [sp, #28]
 80067f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80067fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80067fc:	4654      	mov	r4, sl
 80067fe:	2205      	movs	r2, #5
 8006800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006804:	484e      	ldr	r0, [pc, #312]	@ (8006940 <_svfiprintf_r+0x1e4>)
 8006806:	f7f9 fd0b 	bl	8000220 <memchr>
 800680a:	9a04      	ldr	r2, [sp, #16]
 800680c:	b9d8      	cbnz	r0, 8006846 <_svfiprintf_r+0xea>
 800680e:	06d0      	lsls	r0, r2, #27
 8006810:	bf44      	itt	mi
 8006812:	2320      	movmi	r3, #32
 8006814:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006818:	0711      	lsls	r1, r2, #28
 800681a:	bf44      	itt	mi
 800681c:	232b      	movmi	r3, #43	@ 0x2b
 800681e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006822:	f89a 3000 	ldrb.w	r3, [sl]
 8006826:	2b2a      	cmp	r3, #42	@ 0x2a
 8006828:	d015      	beq.n	8006856 <_svfiprintf_r+0xfa>
 800682a:	9a07      	ldr	r2, [sp, #28]
 800682c:	4654      	mov	r4, sl
 800682e:	2000      	movs	r0, #0
 8006830:	f04f 0c0a 	mov.w	ip, #10
 8006834:	4621      	mov	r1, r4
 8006836:	f811 3b01 	ldrb.w	r3, [r1], #1
 800683a:	3b30      	subs	r3, #48	@ 0x30
 800683c:	2b09      	cmp	r3, #9
 800683e:	d94b      	bls.n	80068d8 <_svfiprintf_r+0x17c>
 8006840:	b1b0      	cbz	r0, 8006870 <_svfiprintf_r+0x114>
 8006842:	9207      	str	r2, [sp, #28]
 8006844:	e014      	b.n	8006870 <_svfiprintf_r+0x114>
 8006846:	eba0 0308 	sub.w	r3, r0, r8
 800684a:	fa09 f303 	lsl.w	r3, r9, r3
 800684e:	4313      	orrs	r3, r2
 8006850:	9304      	str	r3, [sp, #16]
 8006852:	46a2      	mov	sl, r4
 8006854:	e7d2      	b.n	80067fc <_svfiprintf_r+0xa0>
 8006856:	9b03      	ldr	r3, [sp, #12]
 8006858:	1d19      	adds	r1, r3, #4
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	9103      	str	r1, [sp, #12]
 800685e:	2b00      	cmp	r3, #0
 8006860:	bfbb      	ittet	lt
 8006862:	425b      	neglt	r3, r3
 8006864:	f042 0202 	orrlt.w	r2, r2, #2
 8006868:	9307      	strge	r3, [sp, #28]
 800686a:	9307      	strlt	r3, [sp, #28]
 800686c:	bfb8      	it	lt
 800686e:	9204      	strlt	r2, [sp, #16]
 8006870:	7823      	ldrb	r3, [r4, #0]
 8006872:	2b2e      	cmp	r3, #46	@ 0x2e
 8006874:	d10a      	bne.n	800688c <_svfiprintf_r+0x130>
 8006876:	7863      	ldrb	r3, [r4, #1]
 8006878:	2b2a      	cmp	r3, #42	@ 0x2a
 800687a:	d132      	bne.n	80068e2 <_svfiprintf_r+0x186>
 800687c:	9b03      	ldr	r3, [sp, #12]
 800687e:	1d1a      	adds	r2, r3, #4
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	9203      	str	r2, [sp, #12]
 8006884:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006888:	3402      	adds	r4, #2
 800688a:	9305      	str	r3, [sp, #20]
 800688c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006950 <_svfiprintf_r+0x1f4>
 8006890:	7821      	ldrb	r1, [r4, #0]
 8006892:	2203      	movs	r2, #3
 8006894:	4650      	mov	r0, sl
 8006896:	f7f9 fcc3 	bl	8000220 <memchr>
 800689a:	b138      	cbz	r0, 80068ac <_svfiprintf_r+0x150>
 800689c:	9b04      	ldr	r3, [sp, #16]
 800689e:	eba0 000a 	sub.w	r0, r0, sl
 80068a2:	2240      	movs	r2, #64	@ 0x40
 80068a4:	4082      	lsls	r2, r0
 80068a6:	4313      	orrs	r3, r2
 80068a8:	3401      	adds	r4, #1
 80068aa:	9304      	str	r3, [sp, #16]
 80068ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068b0:	4824      	ldr	r0, [pc, #144]	@ (8006944 <_svfiprintf_r+0x1e8>)
 80068b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80068b6:	2206      	movs	r2, #6
 80068b8:	f7f9 fcb2 	bl	8000220 <memchr>
 80068bc:	2800      	cmp	r0, #0
 80068be:	d036      	beq.n	800692e <_svfiprintf_r+0x1d2>
 80068c0:	4b21      	ldr	r3, [pc, #132]	@ (8006948 <_svfiprintf_r+0x1ec>)
 80068c2:	bb1b      	cbnz	r3, 800690c <_svfiprintf_r+0x1b0>
 80068c4:	9b03      	ldr	r3, [sp, #12]
 80068c6:	3307      	adds	r3, #7
 80068c8:	f023 0307 	bic.w	r3, r3, #7
 80068cc:	3308      	adds	r3, #8
 80068ce:	9303      	str	r3, [sp, #12]
 80068d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068d2:	4433      	add	r3, r6
 80068d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80068d6:	e76a      	b.n	80067ae <_svfiprintf_r+0x52>
 80068d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80068dc:	460c      	mov	r4, r1
 80068de:	2001      	movs	r0, #1
 80068e0:	e7a8      	b.n	8006834 <_svfiprintf_r+0xd8>
 80068e2:	2300      	movs	r3, #0
 80068e4:	3401      	adds	r4, #1
 80068e6:	9305      	str	r3, [sp, #20]
 80068e8:	4619      	mov	r1, r3
 80068ea:	f04f 0c0a 	mov.w	ip, #10
 80068ee:	4620      	mov	r0, r4
 80068f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068f4:	3a30      	subs	r2, #48	@ 0x30
 80068f6:	2a09      	cmp	r2, #9
 80068f8:	d903      	bls.n	8006902 <_svfiprintf_r+0x1a6>
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d0c6      	beq.n	800688c <_svfiprintf_r+0x130>
 80068fe:	9105      	str	r1, [sp, #20]
 8006900:	e7c4      	b.n	800688c <_svfiprintf_r+0x130>
 8006902:	fb0c 2101 	mla	r1, ip, r1, r2
 8006906:	4604      	mov	r4, r0
 8006908:	2301      	movs	r3, #1
 800690a:	e7f0      	b.n	80068ee <_svfiprintf_r+0x192>
 800690c:	ab03      	add	r3, sp, #12
 800690e:	9300      	str	r3, [sp, #0]
 8006910:	462a      	mov	r2, r5
 8006912:	4b0e      	ldr	r3, [pc, #56]	@ (800694c <_svfiprintf_r+0x1f0>)
 8006914:	a904      	add	r1, sp, #16
 8006916:	4638      	mov	r0, r7
 8006918:	f3af 8000 	nop.w
 800691c:	1c42      	adds	r2, r0, #1
 800691e:	4606      	mov	r6, r0
 8006920:	d1d6      	bne.n	80068d0 <_svfiprintf_r+0x174>
 8006922:	89ab      	ldrh	r3, [r5, #12]
 8006924:	065b      	lsls	r3, r3, #25
 8006926:	f53f af2d 	bmi.w	8006784 <_svfiprintf_r+0x28>
 800692a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800692c:	e72c      	b.n	8006788 <_svfiprintf_r+0x2c>
 800692e:	ab03      	add	r3, sp, #12
 8006930:	9300      	str	r3, [sp, #0]
 8006932:	462a      	mov	r2, r5
 8006934:	4b05      	ldr	r3, [pc, #20]	@ (800694c <_svfiprintf_r+0x1f0>)
 8006936:	a904      	add	r1, sp, #16
 8006938:	4638      	mov	r0, r7
 800693a:	f000 f879 	bl	8006a30 <_printf_i>
 800693e:	e7ed      	b.n	800691c <_svfiprintf_r+0x1c0>
 8006940:	08006ee0 	.word	0x08006ee0
 8006944:	08006eea 	.word	0x08006eea
 8006948:	00000000 	.word	0x00000000
 800694c:	080066a5 	.word	0x080066a5
 8006950:	08006ee6 	.word	0x08006ee6

08006954 <_printf_common>:
 8006954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006958:	4616      	mov	r6, r2
 800695a:	4698      	mov	r8, r3
 800695c:	688a      	ldr	r2, [r1, #8]
 800695e:	690b      	ldr	r3, [r1, #16]
 8006960:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006964:	4293      	cmp	r3, r2
 8006966:	bfb8      	it	lt
 8006968:	4613      	movlt	r3, r2
 800696a:	6033      	str	r3, [r6, #0]
 800696c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006970:	4607      	mov	r7, r0
 8006972:	460c      	mov	r4, r1
 8006974:	b10a      	cbz	r2, 800697a <_printf_common+0x26>
 8006976:	3301      	adds	r3, #1
 8006978:	6033      	str	r3, [r6, #0]
 800697a:	6823      	ldr	r3, [r4, #0]
 800697c:	0699      	lsls	r1, r3, #26
 800697e:	bf42      	ittt	mi
 8006980:	6833      	ldrmi	r3, [r6, #0]
 8006982:	3302      	addmi	r3, #2
 8006984:	6033      	strmi	r3, [r6, #0]
 8006986:	6825      	ldr	r5, [r4, #0]
 8006988:	f015 0506 	ands.w	r5, r5, #6
 800698c:	d106      	bne.n	800699c <_printf_common+0x48>
 800698e:	f104 0a19 	add.w	sl, r4, #25
 8006992:	68e3      	ldr	r3, [r4, #12]
 8006994:	6832      	ldr	r2, [r6, #0]
 8006996:	1a9b      	subs	r3, r3, r2
 8006998:	42ab      	cmp	r3, r5
 800699a:	dc26      	bgt.n	80069ea <_printf_common+0x96>
 800699c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80069a0:	6822      	ldr	r2, [r4, #0]
 80069a2:	3b00      	subs	r3, #0
 80069a4:	bf18      	it	ne
 80069a6:	2301      	movne	r3, #1
 80069a8:	0692      	lsls	r2, r2, #26
 80069aa:	d42b      	bmi.n	8006a04 <_printf_common+0xb0>
 80069ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80069b0:	4641      	mov	r1, r8
 80069b2:	4638      	mov	r0, r7
 80069b4:	47c8      	blx	r9
 80069b6:	3001      	adds	r0, #1
 80069b8:	d01e      	beq.n	80069f8 <_printf_common+0xa4>
 80069ba:	6823      	ldr	r3, [r4, #0]
 80069bc:	6922      	ldr	r2, [r4, #16]
 80069be:	f003 0306 	and.w	r3, r3, #6
 80069c2:	2b04      	cmp	r3, #4
 80069c4:	bf02      	ittt	eq
 80069c6:	68e5      	ldreq	r5, [r4, #12]
 80069c8:	6833      	ldreq	r3, [r6, #0]
 80069ca:	1aed      	subeq	r5, r5, r3
 80069cc:	68a3      	ldr	r3, [r4, #8]
 80069ce:	bf0c      	ite	eq
 80069d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80069d4:	2500      	movne	r5, #0
 80069d6:	4293      	cmp	r3, r2
 80069d8:	bfc4      	itt	gt
 80069da:	1a9b      	subgt	r3, r3, r2
 80069dc:	18ed      	addgt	r5, r5, r3
 80069de:	2600      	movs	r6, #0
 80069e0:	341a      	adds	r4, #26
 80069e2:	42b5      	cmp	r5, r6
 80069e4:	d11a      	bne.n	8006a1c <_printf_common+0xc8>
 80069e6:	2000      	movs	r0, #0
 80069e8:	e008      	b.n	80069fc <_printf_common+0xa8>
 80069ea:	2301      	movs	r3, #1
 80069ec:	4652      	mov	r2, sl
 80069ee:	4641      	mov	r1, r8
 80069f0:	4638      	mov	r0, r7
 80069f2:	47c8      	blx	r9
 80069f4:	3001      	adds	r0, #1
 80069f6:	d103      	bne.n	8006a00 <_printf_common+0xac>
 80069f8:	f04f 30ff 	mov.w	r0, #4294967295
 80069fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a00:	3501      	adds	r5, #1
 8006a02:	e7c6      	b.n	8006992 <_printf_common+0x3e>
 8006a04:	18e1      	adds	r1, r4, r3
 8006a06:	1c5a      	adds	r2, r3, #1
 8006a08:	2030      	movs	r0, #48	@ 0x30
 8006a0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006a0e:	4422      	add	r2, r4
 8006a10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006a14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006a18:	3302      	adds	r3, #2
 8006a1a:	e7c7      	b.n	80069ac <_printf_common+0x58>
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	4622      	mov	r2, r4
 8006a20:	4641      	mov	r1, r8
 8006a22:	4638      	mov	r0, r7
 8006a24:	47c8      	blx	r9
 8006a26:	3001      	adds	r0, #1
 8006a28:	d0e6      	beq.n	80069f8 <_printf_common+0xa4>
 8006a2a:	3601      	adds	r6, #1
 8006a2c:	e7d9      	b.n	80069e2 <_printf_common+0x8e>
	...

08006a30 <_printf_i>:
 8006a30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a34:	7e0f      	ldrb	r7, [r1, #24]
 8006a36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006a38:	2f78      	cmp	r7, #120	@ 0x78
 8006a3a:	4691      	mov	r9, r2
 8006a3c:	4680      	mov	r8, r0
 8006a3e:	460c      	mov	r4, r1
 8006a40:	469a      	mov	sl, r3
 8006a42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006a46:	d807      	bhi.n	8006a58 <_printf_i+0x28>
 8006a48:	2f62      	cmp	r7, #98	@ 0x62
 8006a4a:	d80a      	bhi.n	8006a62 <_printf_i+0x32>
 8006a4c:	2f00      	cmp	r7, #0
 8006a4e:	f000 80d1 	beq.w	8006bf4 <_printf_i+0x1c4>
 8006a52:	2f58      	cmp	r7, #88	@ 0x58
 8006a54:	f000 80b8 	beq.w	8006bc8 <_printf_i+0x198>
 8006a58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006a5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006a60:	e03a      	b.n	8006ad8 <_printf_i+0xa8>
 8006a62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006a66:	2b15      	cmp	r3, #21
 8006a68:	d8f6      	bhi.n	8006a58 <_printf_i+0x28>
 8006a6a:	a101      	add	r1, pc, #4	@ (adr r1, 8006a70 <_printf_i+0x40>)
 8006a6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a70:	08006ac9 	.word	0x08006ac9
 8006a74:	08006add 	.word	0x08006add
 8006a78:	08006a59 	.word	0x08006a59
 8006a7c:	08006a59 	.word	0x08006a59
 8006a80:	08006a59 	.word	0x08006a59
 8006a84:	08006a59 	.word	0x08006a59
 8006a88:	08006add 	.word	0x08006add
 8006a8c:	08006a59 	.word	0x08006a59
 8006a90:	08006a59 	.word	0x08006a59
 8006a94:	08006a59 	.word	0x08006a59
 8006a98:	08006a59 	.word	0x08006a59
 8006a9c:	08006bdb 	.word	0x08006bdb
 8006aa0:	08006b07 	.word	0x08006b07
 8006aa4:	08006b95 	.word	0x08006b95
 8006aa8:	08006a59 	.word	0x08006a59
 8006aac:	08006a59 	.word	0x08006a59
 8006ab0:	08006bfd 	.word	0x08006bfd
 8006ab4:	08006a59 	.word	0x08006a59
 8006ab8:	08006b07 	.word	0x08006b07
 8006abc:	08006a59 	.word	0x08006a59
 8006ac0:	08006a59 	.word	0x08006a59
 8006ac4:	08006b9d 	.word	0x08006b9d
 8006ac8:	6833      	ldr	r3, [r6, #0]
 8006aca:	1d1a      	adds	r2, r3, #4
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	6032      	str	r2, [r6, #0]
 8006ad0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ad4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ad8:	2301      	movs	r3, #1
 8006ada:	e09c      	b.n	8006c16 <_printf_i+0x1e6>
 8006adc:	6833      	ldr	r3, [r6, #0]
 8006ade:	6820      	ldr	r0, [r4, #0]
 8006ae0:	1d19      	adds	r1, r3, #4
 8006ae2:	6031      	str	r1, [r6, #0]
 8006ae4:	0606      	lsls	r6, r0, #24
 8006ae6:	d501      	bpl.n	8006aec <_printf_i+0xbc>
 8006ae8:	681d      	ldr	r5, [r3, #0]
 8006aea:	e003      	b.n	8006af4 <_printf_i+0xc4>
 8006aec:	0645      	lsls	r5, r0, #25
 8006aee:	d5fb      	bpl.n	8006ae8 <_printf_i+0xb8>
 8006af0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006af4:	2d00      	cmp	r5, #0
 8006af6:	da03      	bge.n	8006b00 <_printf_i+0xd0>
 8006af8:	232d      	movs	r3, #45	@ 0x2d
 8006afa:	426d      	negs	r5, r5
 8006afc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b00:	4858      	ldr	r0, [pc, #352]	@ (8006c64 <_printf_i+0x234>)
 8006b02:	230a      	movs	r3, #10
 8006b04:	e011      	b.n	8006b2a <_printf_i+0xfa>
 8006b06:	6821      	ldr	r1, [r4, #0]
 8006b08:	6833      	ldr	r3, [r6, #0]
 8006b0a:	0608      	lsls	r0, r1, #24
 8006b0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006b10:	d402      	bmi.n	8006b18 <_printf_i+0xe8>
 8006b12:	0649      	lsls	r1, r1, #25
 8006b14:	bf48      	it	mi
 8006b16:	b2ad      	uxthmi	r5, r5
 8006b18:	2f6f      	cmp	r7, #111	@ 0x6f
 8006b1a:	4852      	ldr	r0, [pc, #328]	@ (8006c64 <_printf_i+0x234>)
 8006b1c:	6033      	str	r3, [r6, #0]
 8006b1e:	bf14      	ite	ne
 8006b20:	230a      	movne	r3, #10
 8006b22:	2308      	moveq	r3, #8
 8006b24:	2100      	movs	r1, #0
 8006b26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006b2a:	6866      	ldr	r6, [r4, #4]
 8006b2c:	60a6      	str	r6, [r4, #8]
 8006b2e:	2e00      	cmp	r6, #0
 8006b30:	db05      	blt.n	8006b3e <_printf_i+0x10e>
 8006b32:	6821      	ldr	r1, [r4, #0]
 8006b34:	432e      	orrs	r6, r5
 8006b36:	f021 0104 	bic.w	r1, r1, #4
 8006b3a:	6021      	str	r1, [r4, #0]
 8006b3c:	d04b      	beq.n	8006bd6 <_printf_i+0x1a6>
 8006b3e:	4616      	mov	r6, r2
 8006b40:	fbb5 f1f3 	udiv	r1, r5, r3
 8006b44:	fb03 5711 	mls	r7, r3, r1, r5
 8006b48:	5dc7      	ldrb	r7, [r0, r7]
 8006b4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006b4e:	462f      	mov	r7, r5
 8006b50:	42bb      	cmp	r3, r7
 8006b52:	460d      	mov	r5, r1
 8006b54:	d9f4      	bls.n	8006b40 <_printf_i+0x110>
 8006b56:	2b08      	cmp	r3, #8
 8006b58:	d10b      	bne.n	8006b72 <_printf_i+0x142>
 8006b5a:	6823      	ldr	r3, [r4, #0]
 8006b5c:	07df      	lsls	r7, r3, #31
 8006b5e:	d508      	bpl.n	8006b72 <_printf_i+0x142>
 8006b60:	6923      	ldr	r3, [r4, #16]
 8006b62:	6861      	ldr	r1, [r4, #4]
 8006b64:	4299      	cmp	r1, r3
 8006b66:	bfde      	ittt	le
 8006b68:	2330      	movle	r3, #48	@ 0x30
 8006b6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006b6e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006b72:	1b92      	subs	r2, r2, r6
 8006b74:	6122      	str	r2, [r4, #16]
 8006b76:	f8cd a000 	str.w	sl, [sp]
 8006b7a:	464b      	mov	r3, r9
 8006b7c:	aa03      	add	r2, sp, #12
 8006b7e:	4621      	mov	r1, r4
 8006b80:	4640      	mov	r0, r8
 8006b82:	f7ff fee7 	bl	8006954 <_printf_common>
 8006b86:	3001      	adds	r0, #1
 8006b88:	d14a      	bne.n	8006c20 <_printf_i+0x1f0>
 8006b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b8e:	b004      	add	sp, #16
 8006b90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b94:	6823      	ldr	r3, [r4, #0]
 8006b96:	f043 0320 	orr.w	r3, r3, #32
 8006b9a:	6023      	str	r3, [r4, #0]
 8006b9c:	4832      	ldr	r0, [pc, #200]	@ (8006c68 <_printf_i+0x238>)
 8006b9e:	2778      	movs	r7, #120	@ 0x78
 8006ba0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ba4:	6823      	ldr	r3, [r4, #0]
 8006ba6:	6831      	ldr	r1, [r6, #0]
 8006ba8:	061f      	lsls	r7, r3, #24
 8006baa:	f851 5b04 	ldr.w	r5, [r1], #4
 8006bae:	d402      	bmi.n	8006bb6 <_printf_i+0x186>
 8006bb0:	065f      	lsls	r7, r3, #25
 8006bb2:	bf48      	it	mi
 8006bb4:	b2ad      	uxthmi	r5, r5
 8006bb6:	6031      	str	r1, [r6, #0]
 8006bb8:	07d9      	lsls	r1, r3, #31
 8006bba:	bf44      	itt	mi
 8006bbc:	f043 0320 	orrmi.w	r3, r3, #32
 8006bc0:	6023      	strmi	r3, [r4, #0]
 8006bc2:	b11d      	cbz	r5, 8006bcc <_printf_i+0x19c>
 8006bc4:	2310      	movs	r3, #16
 8006bc6:	e7ad      	b.n	8006b24 <_printf_i+0xf4>
 8006bc8:	4826      	ldr	r0, [pc, #152]	@ (8006c64 <_printf_i+0x234>)
 8006bca:	e7e9      	b.n	8006ba0 <_printf_i+0x170>
 8006bcc:	6823      	ldr	r3, [r4, #0]
 8006bce:	f023 0320 	bic.w	r3, r3, #32
 8006bd2:	6023      	str	r3, [r4, #0]
 8006bd4:	e7f6      	b.n	8006bc4 <_printf_i+0x194>
 8006bd6:	4616      	mov	r6, r2
 8006bd8:	e7bd      	b.n	8006b56 <_printf_i+0x126>
 8006bda:	6833      	ldr	r3, [r6, #0]
 8006bdc:	6825      	ldr	r5, [r4, #0]
 8006bde:	6961      	ldr	r1, [r4, #20]
 8006be0:	1d18      	adds	r0, r3, #4
 8006be2:	6030      	str	r0, [r6, #0]
 8006be4:	062e      	lsls	r6, r5, #24
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	d501      	bpl.n	8006bee <_printf_i+0x1be>
 8006bea:	6019      	str	r1, [r3, #0]
 8006bec:	e002      	b.n	8006bf4 <_printf_i+0x1c4>
 8006bee:	0668      	lsls	r0, r5, #25
 8006bf0:	d5fb      	bpl.n	8006bea <_printf_i+0x1ba>
 8006bf2:	8019      	strh	r1, [r3, #0]
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	6123      	str	r3, [r4, #16]
 8006bf8:	4616      	mov	r6, r2
 8006bfa:	e7bc      	b.n	8006b76 <_printf_i+0x146>
 8006bfc:	6833      	ldr	r3, [r6, #0]
 8006bfe:	1d1a      	adds	r2, r3, #4
 8006c00:	6032      	str	r2, [r6, #0]
 8006c02:	681e      	ldr	r6, [r3, #0]
 8006c04:	6862      	ldr	r2, [r4, #4]
 8006c06:	2100      	movs	r1, #0
 8006c08:	4630      	mov	r0, r6
 8006c0a:	f7f9 fb09 	bl	8000220 <memchr>
 8006c0e:	b108      	cbz	r0, 8006c14 <_printf_i+0x1e4>
 8006c10:	1b80      	subs	r0, r0, r6
 8006c12:	6060      	str	r0, [r4, #4]
 8006c14:	6863      	ldr	r3, [r4, #4]
 8006c16:	6123      	str	r3, [r4, #16]
 8006c18:	2300      	movs	r3, #0
 8006c1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006c1e:	e7aa      	b.n	8006b76 <_printf_i+0x146>
 8006c20:	6923      	ldr	r3, [r4, #16]
 8006c22:	4632      	mov	r2, r6
 8006c24:	4649      	mov	r1, r9
 8006c26:	4640      	mov	r0, r8
 8006c28:	47d0      	blx	sl
 8006c2a:	3001      	adds	r0, #1
 8006c2c:	d0ad      	beq.n	8006b8a <_printf_i+0x15a>
 8006c2e:	6823      	ldr	r3, [r4, #0]
 8006c30:	079b      	lsls	r3, r3, #30
 8006c32:	d413      	bmi.n	8006c5c <_printf_i+0x22c>
 8006c34:	68e0      	ldr	r0, [r4, #12]
 8006c36:	9b03      	ldr	r3, [sp, #12]
 8006c38:	4298      	cmp	r0, r3
 8006c3a:	bfb8      	it	lt
 8006c3c:	4618      	movlt	r0, r3
 8006c3e:	e7a6      	b.n	8006b8e <_printf_i+0x15e>
 8006c40:	2301      	movs	r3, #1
 8006c42:	4632      	mov	r2, r6
 8006c44:	4649      	mov	r1, r9
 8006c46:	4640      	mov	r0, r8
 8006c48:	47d0      	blx	sl
 8006c4a:	3001      	adds	r0, #1
 8006c4c:	d09d      	beq.n	8006b8a <_printf_i+0x15a>
 8006c4e:	3501      	adds	r5, #1
 8006c50:	68e3      	ldr	r3, [r4, #12]
 8006c52:	9903      	ldr	r1, [sp, #12]
 8006c54:	1a5b      	subs	r3, r3, r1
 8006c56:	42ab      	cmp	r3, r5
 8006c58:	dcf2      	bgt.n	8006c40 <_printf_i+0x210>
 8006c5a:	e7eb      	b.n	8006c34 <_printf_i+0x204>
 8006c5c:	2500      	movs	r5, #0
 8006c5e:	f104 0619 	add.w	r6, r4, #25
 8006c62:	e7f5      	b.n	8006c50 <_printf_i+0x220>
 8006c64:	08006ef1 	.word	0x08006ef1
 8006c68:	08006f02 	.word	0x08006f02

08006c6c <memcpy>:
 8006c6c:	440a      	add	r2, r1
 8006c6e:	4291      	cmp	r1, r2
 8006c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c74:	d100      	bne.n	8006c78 <memcpy+0xc>
 8006c76:	4770      	bx	lr
 8006c78:	b510      	push	{r4, lr}
 8006c7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c82:	4291      	cmp	r1, r2
 8006c84:	d1f9      	bne.n	8006c7a <memcpy+0xe>
 8006c86:	bd10      	pop	{r4, pc}

08006c88 <_realloc_r>:
 8006c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c8c:	4607      	mov	r7, r0
 8006c8e:	4614      	mov	r4, r2
 8006c90:	460d      	mov	r5, r1
 8006c92:	b921      	cbnz	r1, 8006c9e <_realloc_r+0x16>
 8006c94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c98:	4611      	mov	r1, r2
 8006c9a:	f7ff bb99 	b.w	80063d0 <_malloc_r>
 8006c9e:	b92a      	cbnz	r2, 8006cac <_realloc_r+0x24>
 8006ca0:	f7ff fcb6 	bl	8006610 <_free_r>
 8006ca4:	4625      	mov	r5, r4
 8006ca6:	4628      	mov	r0, r5
 8006ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cac:	f000 f81a 	bl	8006ce4 <_malloc_usable_size_r>
 8006cb0:	4284      	cmp	r4, r0
 8006cb2:	4606      	mov	r6, r0
 8006cb4:	d802      	bhi.n	8006cbc <_realloc_r+0x34>
 8006cb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006cba:	d8f4      	bhi.n	8006ca6 <_realloc_r+0x1e>
 8006cbc:	4621      	mov	r1, r4
 8006cbe:	4638      	mov	r0, r7
 8006cc0:	f7ff fb86 	bl	80063d0 <_malloc_r>
 8006cc4:	4680      	mov	r8, r0
 8006cc6:	b908      	cbnz	r0, 8006ccc <_realloc_r+0x44>
 8006cc8:	4645      	mov	r5, r8
 8006cca:	e7ec      	b.n	8006ca6 <_realloc_r+0x1e>
 8006ccc:	42b4      	cmp	r4, r6
 8006cce:	4622      	mov	r2, r4
 8006cd0:	4629      	mov	r1, r5
 8006cd2:	bf28      	it	cs
 8006cd4:	4632      	movcs	r2, r6
 8006cd6:	f7ff ffc9 	bl	8006c6c <memcpy>
 8006cda:	4629      	mov	r1, r5
 8006cdc:	4638      	mov	r0, r7
 8006cde:	f7ff fc97 	bl	8006610 <_free_r>
 8006ce2:	e7f1      	b.n	8006cc8 <_realloc_r+0x40>

08006ce4 <_malloc_usable_size_r>:
 8006ce4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ce8:	1f18      	subs	r0, r3, #4
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	bfbc      	itt	lt
 8006cee:	580b      	ldrlt	r3, [r1, r0]
 8006cf0:	18c0      	addlt	r0, r0, r3
 8006cf2:	4770      	bx	lr

08006cf4 <_init>:
 8006cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cf6:	bf00      	nop
 8006cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006cfa:	bc08      	pop	{r3}
 8006cfc:	469e      	mov	lr, r3
 8006cfe:	4770      	bx	lr

08006d00 <_fini>:
 8006d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d02:	bf00      	nop
 8006d04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d06:	bc08      	pop	{r3}
 8006d08:	469e      	mov	lr, r3
 8006d0a:	4770      	bx	lr
