#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Sep 09 11:01:28 2016
# Process ID: 9052
# Current directory: C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25984 C:\Users\jsequeira\Proyectos\Add_Sub\Add_Sub_FPGA_Viv\Dry_runs.xpr
# Log file: C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/vivado.log
# Journal file: C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jsequeira/Proyectos/Add_Sub/Add_Sub_FPGA_Viv/Dry_runs.xpr
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
source Testbench_FPU_Add_Subt.tcl
run 920 ns
run 920 ns
close_sim
launch_simulation -mode post-synthesis -type functional
source Testbench_FPU_Add_Subt.tcl
run 920 ns
close_sim
launch_simulation -mode post-synthesis -type timing
source Testbench_FPU_Add_Subt.tcl
run 920 ns
create_run synth_2 -flow {Vivado Synthesis 2016} -strategy {Vivado Synthesis Defaults}
current_run [get_runs synth_2]
set_property strategy Flow_RuntimeOptimized [get_runs synth_2]
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_sim
launch_simulation -mode post-synthesis -type timing
source Testbench_FPU_Add_Subt.tcl
run 920 ns
run 920 ns
close_sim
launch_simulation -mode post-synthesis -type functional
source Testbench_FPU_Add_Subt.tcl
restart
run 920 ns
run 920 ns
run 920 ns
run 920 ns
close_sim
launch_simulation -mode post-synthesis -type timing
source Testbench_FPU_Add_Subt.tcl
restart
run 920 ns
run 920 ns
run 920 ns
run 920 ns
run 920 ns
synth_design -rtl -name rtl_1
set_property strategy Flow_PerfOptimized_high [get_runs synth_2]
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
launch_simulation -mode post-synthesis -type functional
source Testbench_FPU_Add_Subt.tcl
restart
run 10000 ns
current_sim simulation_6
close_sim
launch_simulation -mode post-synthesis -type timing
source Testbench_FPU_Add_Subt.tcl
restart
run 10000 ns
restart
run 10000 ns
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
current_design synth_1
close_sim
close_sim
close_project
create_project CORDIC_FPGA_dryruns C:/Users/jsequeira/Proyectos/Cordic/CORDIC_FPGA_dryruns -part xc7a100tcsg324-1
add_files -scan_for_includes C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
add_files -scan_for_includes C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
delete_fileset sim_1
delete_fileset sim_1
remove_files C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/CORDIC_Arch2.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
delete_fileset sim_1
delete_fileset sim_1
delete_fileset sim_1
remove_files C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Full_Adder_PG.v
remove_files C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sim_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Test_comb_LZA.v
remove_files C:/Users/jsequeira/Proyectos/project_1.xpr/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt/Oper_Start_In.v
close_project
create_project CORDIC_Jef C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef -part xc7a100tcsg324-1
add_files -scan_for_includes {C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/FPU_Interface_and_NaN C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -scan_for_includes C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/project_1/project_1.srcs/sources_1/imports/Proyecto_De_Graduacion/FPU_FLM/RTL/Add-Subt
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
add_files -norecurse -scan_for_includes {C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_sincos_64.txt C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/sine_cosine_CORDIC/LUT_sincos_32.txt}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
synth_design -rtl -name rtl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/Sim/CORDIC_FSM_tb.v C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/Sim/Sine_Cosine_CORDIC_tb.v C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/Sim/CORDIC_FSM_v2_tb.v}
update_compile_order -fileset sim_1
open_run synth_1 -name synth_1
file mkdir C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef/CORDIC_Jef.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef/CORDIC_Jef.srcs/sim_1/new/testbench_CORDICArch2.v w ]
add_files -fileset sim_1 C:/Users/jsequeira/Documents/Floating-Point-Unit-master/Coprocesador_CORDIC_RTL/CORDIC_Jef/CORDIC_Jef.srcs/sim_1/new/testbench_CORDICArch2.v
update_compile_order -fileset sim_1
xilinx::designutils::write_template -verilog -template
