`timescale 1ns / 1ps
module divider(clk,rst,divideby2,divideby4,divideby8,divideby16);
input clk,rst;
output reg [3:0]count,divideby2,divideby4,divideby8,divideby16;
always@ (posedge clk)
begin
if(rst==0)
count=4'b0001;
else
count=count+1;
divideby2=count[0];
divideby4=count[1];
divideby8=count[2];
divideby16=count[3];
end
endmodule