// Seed: 925379180
module module_0 ();
  wire id_1;
  id_2 :
  assert property (@(posedge id_1) 1)
  else $display(id_2);
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0();
  wire id_7;
endmodule
module module_0 (
    input tri0 id_0,
    input tri id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    output wire id_5,
    input tri module_2,
    output uwire id_7,
    output supply1 id_8,
    output uwire id_9,
    input tri1 id_10,
    input wire id_11,
    input supply1 id_12,
    input wor id_13,
    input wor id_14
);
  wire id_16;
  supply1 id_17 = 1;
  module_0();
endmodule
