<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dthrctl_data Union Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>dthrctl_data Union Reference</h1><!-- doxytag: class="dthrctl_data" -->This union represents Threshold control Register<ul>
<li>Read and write the register into the <em>d32</em> member. </li></ul>
 
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f66c52fe9278bb6ed52c811ddbed16a5"></a><!-- doxytag: member="dthrctl_data::d32" ref="f66c52fe9278bb6ed52c811ddbed16a5" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondthrctl__data.html#f66c52fe9278bb6ed52c811ddbed16a5">d32</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">raw register data <br></td></tr>
<tr><td class="memItemLeft" nowrap><a class="anchor" name="298be6991ca44e5e1ca558471789d33f"></a><!-- doxytag: member="dthrctl_data::b" ref="298be6991ca44e5e1ca558471789d33f" args="" -->
struct {</td></tr>

<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondthrctl__data.html#9b9e309f454fb10621cbaeafe068af47">non_iso_thr_en</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">non ISO Tx Thr.  <a href="#2452ada2f389647f30e51c517323f509"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondthrctl__data.html#f69727f09d4443c01038ba7b163814f8">iso_thr_en</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ISO Tx Thr.  <a href="#321e3dfd9ab0967a6ea4152efe4c29a6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondthrctl__data.html#75959c97b938bf99faa602c933938340">tx_thr_len</a>:9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Tx Thr.  <a href="#242f2cc3f63a55d7f1db69a47ccf082c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondthrctl__data.html#00bbf39ee16616cc14410549c1e97c45">ahb_thr_ratio</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AHB Threshold ratio. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondthrctl__data.html#a9f51dc49f7e07a49dc8fad22699fa6c">reserved13_15</a>:3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved. <br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondthrctl__data.html#0a73132b4e481b250e1b5f533b807bcb">rx_thr_en</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rx Thr.  <a href="#d90f4495ca8364ebff6667b6ed16113a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondthrctl__data.html#210370ba2134a296e1c1dcc8b2f05461">rx_thr_len</a>:9</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Rx Thr.  <a href="#7e94fbb83bd3fa7cd87ae94728a46461"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap>&nbsp;&nbsp;&nbsp;unsigned&nbsp;&nbsp;&nbsp;<a class="el" href="uniondthrctl__data.html#79c053fcb32c8fdceffebf8dda9f3785">reserved26_31</a>:6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved. <br></td></tr>
<tr><td class="memItemLeft" nowrap valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondthrctl__data.html#298be6991ca44e5e1ca558471789d33f">b</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">register bits <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This union represents Threshold control Register<ul>
<li>Read and write the register into the <em>d32</em> member. </li></ul>

<p>
<ul>
<li>READ-WRITABLE Register </li></ul>

<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01205">1205</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="9b9e309f454fb10621cbaeafe068af47"></a><!-- doxytag: member="dthrctl_data::non_iso_thr_en" ref="9b9e309f454fb10621cbaeafe068af47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="uniondthrctl__data.html#9b9e309f454fb10621cbaeafe068af47">dthrctl_data::non_iso_thr_en</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
non ISO Tx Thr. 
<p>
Enable 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01211">1211</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="f69727f09d4443c01038ba7b163814f8"></a><!-- doxytag: member="dthrctl_data::iso_thr_en" ref="f69727f09d4443c01038ba7b163814f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="uniondthrctl__data.html#f69727f09d4443c01038ba7b163814f8">dthrctl_data::iso_thr_en</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
ISO Tx Thr. 
<p>
Enable 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01213">1213</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="75959c97b938bf99faa602c933938340"></a><!-- doxytag: member="dthrctl_data::tx_thr_len" ref="75959c97b938bf99faa602c933938340" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="uniondthrctl__data.html#75959c97b938bf99faa602c933938340">dthrctl_data::tx_thr_len</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Tx Thr. 
<p>
Length 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01215">1215</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="0a73132b4e481b250e1b5f533b807bcb"></a><!-- doxytag: member="dthrctl_data::rx_thr_en" ref="0a73132b4e481b250e1b5f533b807bcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="uniondthrctl__data.html#0a73132b4e481b250e1b5f533b807bcb">dthrctl_data::rx_thr_en</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Rx Thr. 
<p>
Enable 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01221">1221</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<a class="anchor" name="210370ba2134a296e1c1dcc8b2f05461"></a><!-- doxytag: member="dthrctl_data::rx_thr_len" ref="210370ba2134a296e1c1dcc8b2f05461" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="uniondthrctl__data.html#210370ba2134a296e1c1dcc8b2f05461">dthrctl_data::rx_thr_len</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Rx Thr. 
<p>
Length 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l01223">1223</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.
</div>
</div><p>
<hr>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
