Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun May 14 17:52:28 2023
| Host         : davide-N552VW running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.999        0.000                      0                54704        0.020        0.000                      0                54704       23.750        0.000                       0                 20606  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.999        0.000                      0                54256        0.020        0.000                      0                54256       23.750        0.000                       0                 20606  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              45.468        0.000                      0                  448        0.443        0.000                      0                  448  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.999ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.706ns  (logic 13.383ns (38.561%)  route 21.323ns (61.439%))
  Logic Levels:           52  (CARRY4=29 LUT1=1 LUT2=4 LUT3=6 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 52.667 - 50.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.748     3.042    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.496 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/DOADO[0]
                         net (fo=41, routed)          3.161     8.658    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[0]
    SLICE_X75Y6          LUT1 (Prop_lut1_I0_O)        0.124     8.782 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36/O
                         net (fo=2, routed)           0.711     9.493    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36_n_10
    SLICE_X72Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.073 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.073    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62_n_10
    SLICE_X72Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.187    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58_n_10
    SLICE_X72Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.301    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55_n_10
    SLICE_X72Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.415    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63_n_10
    SLICE_X72Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35_n_10
    SLICE_X72Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.643    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54_n_10
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180/CO[3]
                         net (fo=1, routed)           0.000    10.757    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180_n_10
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.871 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.871    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39_n_10
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.093 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_171/O[0]
                         net (fo=3, routed)           0.892    11.985    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/tmp_V_fu_312_p2[33]
    SLICE_X78Y7          LUT3 (Prop_lut3_I0_O)        0.325    12.310 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178/O
                         net (fo=8, routed)           0.609    12.918    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178_n_10
    SLICE_X75Y10         LUT6 (Prop_lut6_I4_O)        0.326    13.244 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93/O
                         net (fo=3, routed)           0.597    13.841    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93_n_10
    SLICE_X74Y11         LUT6 (Prop_lut6_I0_O)        0.124    13.965 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23/O
                         net (fo=2, routed)           0.843    14.808    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I0_O)        0.153    14.961 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14/O
                         net (fo=2, routed)           0.689    15.650    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I1_O)        0.327    15.977 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11/O
                         net (fo=6, routed)           1.172    17.149    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11_n_10
    SLICE_X71Y11         LUT2 (Prop_lut2_I0_O)        0.154    17.303 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.284    17.586    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8_n_10
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.327    17.913 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.514    18.428    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/p_0_out[3]
    SLICE_X71Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.813 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2_n_10
    SLICE_X71Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.147 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2/O[1]
                         net (fo=58, routed)          0.865    20.012    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_263
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.303    20.315 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[2]_i_73/O
                         net (fo=25, routed)          0.827    21.141    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_338_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I1_O)        0.124    21.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322/O
                         net (fo=1, routed)           0.000    21.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322_n_10
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.815 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.815    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220_n_10
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.929 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219_n_10
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.043 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315/CO[3]
                         net (fo=1, routed)           0.000    22.043    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315_n_10
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.356 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_314/O[3]
                         net (fo=1, routed)           0.628    22.984    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[24]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.306    23.290 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339/O
                         net (fo=1, routed)           0.636    23.926    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339_n_10
    SLICE_X65Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.050 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312/O
                         net (fo=1, routed)           0.643    24.693    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312_n_10
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.124    24.817 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217/O
                         net (fo=1, routed)           0.436    25.253    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217_n_10
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124    25.377 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_127/O
                         net (fo=4, routed)           0.943    26.320    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_47_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.150    26.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46/O
                         net (fo=54, routed)          1.075    27.546    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46_n_10
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.352    27.898 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17/O
                         net (fo=1, routed)           0.305    28.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17_n_10
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.328    28.530 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7/O
                         net (fo=1, routed)           0.000    28.530    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7_n_10
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.062 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.062    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2_n_10
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.176    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2_n_10
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.290    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2_n_10
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.404    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2_n_10
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.518    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2_n_10
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.632    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2_n_10
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.746    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2_n_10
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.860    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2_n_10
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.974    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2_n_10
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.088 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2_n_10
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.202 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2_n_10
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.316 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.316    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2_n_10
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.430 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.430    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2_n_10
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.669 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          0.700    31.369    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138_reg[54]_0[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.302    31.671 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.596    32.267    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[57]_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I2_O)        0.150    32.417 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[61]_i_1/O
                         net (fo=13, routed)          1.316    33.733    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2_2
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.361    34.094 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[364]_i_2/O
                         net (fo=5, routed)           0.503    34.596    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__1_9
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.327    34.923 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[348]_i_2/O
                         net (fo=4, routed)           0.718    35.641    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__1_8
    SLICE_X45Y6          LUT3 (Prop_lut3_I1_O)        0.119    35.760 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[316]_i_2/O
                         net (fo=3, routed)           0.767    36.527    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[316]_0
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.326    36.853 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[508]_i_1/O
                         net (fo=4, routed)           0.895    37.748    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[508]_i_1_n_10
    SLICE_X45Y16         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.487    52.667    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/ap_clk
    SLICE_X45Y16         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[508]/C
                         clock pessimism              0.115    52.781    
                         clock uncertainty           -0.751    52.031    
    SLICE_X45Y16         FDRE (Setup_fdre_C_D)       -0.283    51.748    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[508]
  -------------------------------------------------------------------
                         required time                         51.748    
                         arrival time                         -37.748    
  -------------------------------------------------------------------
                         slack                                 13.999    

Slack (MET) :             14.213ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[380]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.548ns  (logic 13.383ns (38.738%)  route 21.165ns (61.262%))
  Logic Levels:           52  (CARRY4=29 LUT1=1 LUT2=4 LUT3=6 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 52.673 - 50.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.748     3.042    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.496 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/DOADO[0]
                         net (fo=41, routed)          3.161     8.658    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[0]
    SLICE_X75Y6          LUT1 (Prop_lut1_I0_O)        0.124     8.782 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36/O
                         net (fo=2, routed)           0.711     9.493    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36_n_10
    SLICE_X72Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.073 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.073    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62_n_10
    SLICE_X72Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.187    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58_n_10
    SLICE_X72Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.301    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55_n_10
    SLICE_X72Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.415    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63_n_10
    SLICE_X72Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35_n_10
    SLICE_X72Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.643    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54_n_10
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180/CO[3]
                         net (fo=1, routed)           0.000    10.757    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180_n_10
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.871 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.871    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39_n_10
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.093 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_171/O[0]
                         net (fo=3, routed)           0.892    11.985    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/tmp_V_fu_312_p2[33]
    SLICE_X78Y7          LUT3 (Prop_lut3_I0_O)        0.325    12.310 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178/O
                         net (fo=8, routed)           0.609    12.918    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178_n_10
    SLICE_X75Y10         LUT6 (Prop_lut6_I4_O)        0.326    13.244 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93/O
                         net (fo=3, routed)           0.597    13.841    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93_n_10
    SLICE_X74Y11         LUT6 (Prop_lut6_I0_O)        0.124    13.965 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23/O
                         net (fo=2, routed)           0.843    14.808    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I0_O)        0.153    14.961 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14/O
                         net (fo=2, routed)           0.689    15.650    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I1_O)        0.327    15.977 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11/O
                         net (fo=6, routed)           1.172    17.149    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11_n_10
    SLICE_X71Y11         LUT2 (Prop_lut2_I0_O)        0.154    17.303 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.284    17.586    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8_n_10
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.327    17.913 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.514    18.428    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/p_0_out[3]
    SLICE_X71Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.813 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2_n_10
    SLICE_X71Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.147 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2/O[1]
                         net (fo=58, routed)          0.865    20.012    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_263
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.303    20.315 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[2]_i_73/O
                         net (fo=25, routed)          0.827    21.141    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_338_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I1_O)        0.124    21.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322/O
                         net (fo=1, routed)           0.000    21.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322_n_10
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.815 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.815    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220_n_10
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.929 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219_n_10
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.043 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315/CO[3]
                         net (fo=1, routed)           0.000    22.043    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315_n_10
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.356 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_314/O[3]
                         net (fo=1, routed)           0.628    22.984    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[24]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.306    23.290 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339/O
                         net (fo=1, routed)           0.636    23.926    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339_n_10
    SLICE_X65Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.050 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312/O
                         net (fo=1, routed)           0.643    24.693    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312_n_10
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.124    24.817 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217/O
                         net (fo=1, routed)           0.436    25.253    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217_n_10
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124    25.377 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_127/O
                         net (fo=4, routed)           0.943    26.320    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_47_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.150    26.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46/O
                         net (fo=54, routed)          1.075    27.546    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46_n_10
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.352    27.898 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17/O
                         net (fo=1, routed)           0.305    28.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17_n_10
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.328    28.530 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7/O
                         net (fo=1, routed)           0.000    28.530    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7_n_10
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.062 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.062    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2_n_10
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.176    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2_n_10
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.290    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2_n_10
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.404    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2_n_10
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.518    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2_n_10
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.632    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2_n_10
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.746    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2_n_10
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.860    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2_n_10
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.974    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2_n_10
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.088 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2_n_10
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.202 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2_n_10
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.316 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.316    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2_n_10
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.430 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.430    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2_n_10
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.669 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          0.700    31.369    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138_reg[54]_0[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.302    31.671 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.596    32.267    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[57]_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I2_O)        0.150    32.417 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[61]_i_1/O
                         net (fo=13, routed)          1.316    33.733    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2_2
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.361    34.094 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[364]_i_2/O
                         net (fo=5, routed)           0.503    34.596    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__1_9
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.327    34.923 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[348]_i_2/O
                         net (fo=4, routed)           0.718    35.641    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__1_8
    SLICE_X45Y6          LUT3 (Prop_lut3_I1_O)        0.119    35.760 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[316]_i_2/O
                         net (fo=3, routed)           0.767    36.527    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[316]_0
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.326    36.853 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[508]_i_1/O
                         net (fo=4, routed)           0.737    37.590    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[508]_i_1_n_10
    SLICE_X38Y9          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[380]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.493    52.673    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/ap_clk
    SLICE_X38Y9          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[380]/C
                         clock pessimism              0.115    52.787    
                         clock uncertainty           -0.751    52.037    
    SLICE_X38Y9          FDRE (Setup_fdre_C_D)       -0.233    51.804    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[380]
  -------------------------------------------------------------------
                         required time                         51.804    
                         arrival time                         -37.590    
  -------------------------------------------------------------------
                         slack                                 14.213    

Slack (MET) :             14.230ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.481ns  (logic 13.383ns (38.813%)  route 21.098ns (61.187%))
  Logic Levels:           52  (CARRY4=29 LUT1=1 LUT2=4 LUT3=6 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 52.673 - 50.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.748     3.042    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.496 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/DOADO[0]
                         net (fo=41, routed)          3.161     8.658    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[0]
    SLICE_X75Y6          LUT1 (Prop_lut1_I0_O)        0.124     8.782 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36/O
                         net (fo=2, routed)           0.711     9.493    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36_n_10
    SLICE_X72Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.073 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.073    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62_n_10
    SLICE_X72Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.187    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58_n_10
    SLICE_X72Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.301    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55_n_10
    SLICE_X72Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.415    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63_n_10
    SLICE_X72Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35_n_10
    SLICE_X72Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.643    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54_n_10
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180/CO[3]
                         net (fo=1, routed)           0.000    10.757    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180_n_10
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.871 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.871    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39_n_10
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.093 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_171/O[0]
                         net (fo=3, routed)           0.892    11.985    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/tmp_V_fu_312_p2[33]
    SLICE_X78Y7          LUT3 (Prop_lut3_I0_O)        0.325    12.310 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178/O
                         net (fo=8, routed)           0.609    12.918    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178_n_10
    SLICE_X75Y10         LUT6 (Prop_lut6_I4_O)        0.326    13.244 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93/O
                         net (fo=3, routed)           0.597    13.841    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93_n_10
    SLICE_X74Y11         LUT6 (Prop_lut6_I0_O)        0.124    13.965 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23/O
                         net (fo=2, routed)           0.843    14.808    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I0_O)        0.153    14.961 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14/O
                         net (fo=2, routed)           0.689    15.650    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I1_O)        0.327    15.977 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11/O
                         net (fo=6, routed)           1.172    17.149    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11_n_10
    SLICE_X71Y11         LUT2 (Prop_lut2_I0_O)        0.154    17.303 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.284    17.586    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8_n_10
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.327    17.913 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.514    18.428    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/p_0_out[3]
    SLICE_X71Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.813 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2_n_10
    SLICE_X71Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.147 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2/O[1]
                         net (fo=58, routed)          0.865    20.012    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_263
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.303    20.315 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[2]_i_73/O
                         net (fo=25, routed)          0.827    21.141    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_338_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I1_O)        0.124    21.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322/O
                         net (fo=1, routed)           0.000    21.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322_n_10
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.815 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.815    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220_n_10
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.929 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219_n_10
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.043 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315/CO[3]
                         net (fo=1, routed)           0.000    22.043    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315_n_10
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.356 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_314/O[3]
                         net (fo=1, routed)           0.628    22.984    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[24]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.306    23.290 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339/O
                         net (fo=1, routed)           0.636    23.926    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339_n_10
    SLICE_X65Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.050 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312/O
                         net (fo=1, routed)           0.643    24.693    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312_n_10
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.124    24.817 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217/O
                         net (fo=1, routed)           0.436    25.253    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217_n_10
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124    25.377 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_127/O
                         net (fo=4, routed)           0.943    26.320    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_47_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.150    26.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46/O
                         net (fo=54, routed)          1.075    27.546    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46_n_10
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.352    27.898 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17/O
                         net (fo=1, routed)           0.305    28.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17_n_10
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.328    28.530 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7/O
                         net (fo=1, routed)           0.000    28.530    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7_n_10
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.062 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.062    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2_n_10
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.176    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2_n_10
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.290    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2_n_10
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.404    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2_n_10
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.518    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2_n_10
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.632    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2_n_10
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.746    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2_n_10
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.860    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2_n_10
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.974    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2_n_10
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.088 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2_n_10
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.202 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2_n_10
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.316 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.316    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2_n_10
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.430 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.430    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2_n_10
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.669 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          0.700    31.369    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138_reg[54]_0[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.302    31.671 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.596    32.267    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[57]_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I2_O)        0.150    32.417 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[61]_i_1/O
                         net (fo=13, routed)          1.316    33.733    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2_2
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.361    34.094 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[364]_i_2/O
                         net (fo=5, routed)           0.503    34.596    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__1_9
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.327    34.923 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[348]_i_2/O
                         net (fo=4, routed)           0.718    35.641    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__1_8
    SLICE_X45Y6          LUT3 (Prop_lut3_I1_O)        0.119    35.760 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[316]_i_2/O
                         net (fo=3, routed)           0.767    36.527    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[316]_0
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.326    36.853 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[508]_i_1/O
                         net (fo=4, routed)           0.670    37.524    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[508]_i_1_n_10
    SLICE_X43Y10         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.493    52.673    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/ap_clk
    SLICE_X43Y10         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[124]/C
                         clock pessimism              0.115    52.787    
                         clock uncertainty           -0.751    52.037    
    SLICE_X43Y10         FDRE (Setup_fdre_C_D)       -0.283    51.754    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[124]
  -------------------------------------------------------------------
                         required time                         51.754    
                         arrival time                         -37.524    
  -------------------------------------------------------------------
                         slack                                 14.230    

Slack (MET) :             14.235ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.497ns  (logic 13.383ns (38.795%)  route 21.114ns (61.205%))
  Logic Levels:           52  (CARRY4=29 LUT1=1 LUT2=4 LUT3=6 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 52.674 - 50.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.748     3.042    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.496 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/DOADO[0]
                         net (fo=41, routed)          3.161     8.658    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[0]
    SLICE_X75Y6          LUT1 (Prop_lut1_I0_O)        0.124     8.782 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36/O
                         net (fo=2, routed)           0.711     9.493    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36_n_10
    SLICE_X72Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.073 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.073    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62_n_10
    SLICE_X72Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.187    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58_n_10
    SLICE_X72Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.301    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55_n_10
    SLICE_X72Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.415    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63_n_10
    SLICE_X72Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35_n_10
    SLICE_X72Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.643    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54_n_10
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180/CO[3]
                         net (fo=1, routed)           0.000    10.757    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180_n_10
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.871 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.871    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39_n_10
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.093 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_171/O[0]
                         net (fo=3, routed)           0.892    11.985    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/tmp_V_fu_312_p2[33]
    SLICE_X78Y7          LUT3 (Prop_lut3_I0_O)        0.325    12.310 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178/O
                         net (fo=8, routed)           0.609    12.918    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178_n_10
    SLICE_X75Y10         LUT6 (Prop_lut6_I4_O)        0.326    13.244 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93/O
                         net (fo=3, routed)           0.597    13.841    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93_n_10
    SLICE_X74Y11         LUT6 (Prop_lut6_I0_O)        0.124    13.965 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23/O
                         net (fo=2, routed)           0.843    14.808    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I0_O)        0.153    14.961 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14/O
                         net (fo=2, routed)           0.689    15.650    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I1_O)        0.327    15.977 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11/O
                         net (fo=6, routed)           1.172    17.149    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11_n_10
    SLICE_X71Y11         LUT2 (Prop_lut2_I0_O)        0.154    17.303 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.284    17.586    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8_n_10
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.327    17.913 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.514    18.428    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/p_0_out[3]
    SLICE_X71Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.813 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2_n_10
    SLICE_X71Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.147 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2/O[1]
                         net (fo=58, routed)          0.865    20.012    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_263
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.303    20.315 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[2]_i_73/O
                         net (fo=25, routed)          0.827    21.141    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_338_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I1_O)        0.124    21.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322/O
                         net (fo=1, routed)           0.000    21.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322_n_10
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.815 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.815    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220_n_10
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.929 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219_n_10
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.043 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315/CO[3]
                         net (fo=1, routed)           0.000    22.043    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315_n_10
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.356 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_314/O[3]
                         net (fo=1, routed)           0.628    22.984    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[24]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.306    23.290 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339/O
                         net (fo=1, routed)           0.636    23.926    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339_n_10
    SLICE_X65Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.050 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312/O
                         net (fo=1, routed)           0.643    24.693    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312_n_10
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.124    24.817 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217/O
                         net (fo=1, routed)           0.436    25.253    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217_n_10
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124    25.377 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_127/O
                         net (fo=4, routed)           0.943    26.320    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_47_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.150    26.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46/O
                         net (fo=54, routed)          1.075    27.546    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46_n_10
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.352    27.898 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17/O
                         net (fo=1, routed)           0.305    28.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17_n_10
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.328    28.530 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7/O
                         net (fo=1, routed)           0.000    28.530    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7_n_10
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.062 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.062    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2_n_10
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.176    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2_n_10
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.290    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2_n_10
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.404    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2_n_10
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.518    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2_n_10
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.632    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2_n_10
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.746    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2_n_10
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.860    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2_n_10
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.974    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2_n_10
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.088 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2_n_10
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.202 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2_n_10
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.316 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.316    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2_n_10
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.430 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.430    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2_n_10
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.669 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          0.700    31.369    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138_reg[54]_0[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.302    31.671 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.596    32.267    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[57]_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I2_O)        0.150    32.417 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[61]_i_1/O
                         net (fo=13, routed)          1.316    33.733    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2_2
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.361    34.094 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[364]_i_2/O
                         net (fo=5, routed)           0.503    34.596    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__1_9
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.327    34.923 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[348]_i_2/O
                         net (fo=4, routed)           0.718    35.641    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__1_8
    SLICE_X45Y6          LUT3 (Prop_lut3_I1_O)        0.119    35.760 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[316]_i_2/O
                         net (fo=3, routed)           0.767    36.527    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[316]_0
    SLICE_X44Y11         LUT3 (Prop_lut3_I2_O)        0.326    36.853 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[508]_i_1/O
                         net (fo=4, routed)           0.686    37.540    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[508]_i_1_n_10
    SLICE_X37Y7          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.494    52.674    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/ap_clk
    SLICE_X37Y7          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[252]/C
                         clock pessimism              0.115    52.788    
                         clock uncertainty           -0.751    52.038    
    SLICE_X37Y7          FDRE (Setup_fdre_C_D)       -0.263    51.775    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[252]
  -------------------------------------------------------------------
                         required time                         51.775    
                         arrival time                         -37.540    
  -------------------------------------------------------------------
                         slack                                 14.235    

Slack (MET) :             14.287ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.648ns  (logic 13.389ns (38.643%)  route 21.259ns (61.357%))
  Logic Levels:           52  (CARRY4=29 LUT1=1 LUT2=4 LUT3=5 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 52.674 - 50.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.748     3.042    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.496 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/DOADO[0]
                         net (fo=41, routed)          3.161     8.658    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[0]
    SLICE_X75Y6          LUT1 (Prop_lut1_I0_O)        0.124     8.782 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36/O
                         net (fo=2, routed)           0.711     9.493    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36_n_10
    SLICE_X72Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.073 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.073    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62_n_10
    SLICE_X72Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.187    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58_n_10
    SLICE_X72Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.301    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55_n_10
    SLICE_X72Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.415    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63_n_10
    SLICE_X72Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35_n_10
    SLICE_X72Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.643    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54_n_10
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180/CO[3]
                         net (fo=1, routed)           0.000    10.757    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180_n_10
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.871 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.871    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39_n_10
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.093 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_171/O[0]
                         net (fo=3, routed)           0.892    11.985    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/tmp_V_fu_312_p2[33]
    SLICE_X78Y7          LUT3 (Prop_lut3_I0_O)        0.325    12.310 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178/O
                         net (fo=8, routed)           0.609    12.918    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178_n_10
    SLICE_X75Y10         LUT6 (Prop_lut6_I4_O)        0.326    13.244 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93/O
                         net (fo=3, routed)           0.597    13.841    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93_n_10
    SLICE_X74Y11         LUT6 (Prop_lut6_I0_O)        0.124    13.965 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23/O
                         net (fo=2, routed)           0.843    14.808    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I0_O)        0.153    14.961 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14/O
                         net (fo=2, routed)           0.689    15.650    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I1_O)        0.327    15.977 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11/O
                         net (fo=6, routed)           1.172    17.149    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11_n_10
    SLICE_X71Y11         LUT2 (Prop_lut2_I0_O)        0.154    17.303 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.284    17.586    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8_n_10
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.327    17.913 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.514    18.428    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/p_0_out[3]
    SLICE_X71Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.813 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2_n_10
    SLICE_X71Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.147 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2/O[1]
                         net (fo=58, routed)          0.865    20.012    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_263
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.303    20.315 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[2]_i_73/O
                         net (fo=25, routed)          0.827    21.141    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_338_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I1_O)        0.124    21.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322/O
                         net (fo=1, routed)           0.000    21.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322_n_10
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.815 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.815    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220_n_10
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.929 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219_n_10
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.043 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315/CO[3]
                         net (fo=1, routed)           0.000    22.043    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315_n_10
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.356 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_314/O[3]
                         net (fo=1, routed)           0.628    22.984    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[24]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.306    23.290 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339/O
                         net (fo=1, routed)           0.636    23.926    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339_n_10
    SLICE_X65Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.050 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312/O
                         net (fo=1, routed)           0.643    24.693    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312_n_10
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.124    24.817 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217/O
                         net (fo=1, routed)           0.436    25.253    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217_n_10
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124    25.377 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_127/O
                         net (fo=4, routed)           0.943    26.320    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_47_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.150    26.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46/O
                         net (fo=54, routed)          1.075    27.546    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46_n_10
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.352    27.898 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17/O
                         net (fo=1, routed)           0.305    28.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17_n_10
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.328    28.530 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7/O
                         net (fo=1, routed)           0.000    28.530    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7_n_10
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.062 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.062    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2_n_10
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.176    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2_n_10
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.290    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2_n_10
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.404    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2_n_10
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.518    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2_n_10
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.632    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2_n_10
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.746    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2_n_10
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.860    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2_n_10
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.974    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2_n_10
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.088 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2_n_10
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.202 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2_n_10
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.316 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.316    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2_n_10
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.430 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.430    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2_n_10
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.669 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          0.700    31.369    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138_reg[54]_0[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.302    31.671 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.596    32.267    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[57]_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I2_O)        0.150    32.417 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[61]_i_1/O
                         net (fo=13, routed)          1.316    33.733    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2_2
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.361    34.094 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[364]_i_2/O
                         net (fo=5, routed)           0.503    34.596    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__1_9
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.327    34.923 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[348]_i_2/O
                         net (fo=4, routed)           0.718    35.641    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__1_8
    SLICE_X45Y6          LUT3 (Prop_lut3_I1_O)        0.119    35.760 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[316]_i_2/O
                         net (fo=3, routed)           0.767    36.527    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[316]_0
    SLICE_X44Y11         LUT4 (Prop_lut4_I3_O)        0.332    36.859 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[188]_i_1/O
                         net (fo=2, routed)           0.831    37.690    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[188]_i_1_n_10
    SLICE_X37Y4          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.495    52.674    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/ap_clk
    SLICE_X37Y4          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[188]/C
                         clock pessimism              0.115    52.789    
                         clock uncertainty           -0.751    52.039    
    SLICE_X37Y4          FDRE (Setup_fdre_C_D)       -0.061    51.978    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[188]
  -------------------------------------------------------------------
                         required time                         51.978    
                         arrival time                         -37.690    
  -------------------------------------------------------------------
                         slack                                 14.287    

Slack (MET) :             14.411ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[444]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.504ns  (logic 13.389ns (38.804%)  route 21.115ns (61.196%))
  Logic Levels:           52  (CARRY4=29 LUT1=1 LUT2=4 LUT3=5 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 52.674 - 50.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.748     3.042    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.496 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/DOADO[0]
                         net (fo=41, routed)          3.161     8.658    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[0]
    SLICE_X75Y6          LUT1 (Prop_lut1_I0_O)        0.124     8.782 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36/O
                         net (fo=2, routed)           0.711     9.493    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36_n_10
    SLICE_X72Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.073 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.073    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62_n_10
    SLICE_X72Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.187    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58_n_10
    SLICE_X72Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.301    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55_n_10
    SLICE_X72Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.415    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63_n_10
    SLICE_X72Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35_n_10
    SLICE_X72Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.643    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54_n_10
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180/CO[3]
                         net (fo=1, routed)           0.000    10.757    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180_n_10
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.871 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.871    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39_n_10
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.093 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_171/O[0]
                         net (fo=3, routed)           0.892    11.985    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/tmp_V_fu_312_p2[33]
    SLICE_X78Y7          LUT3 (Prop_lut3_I0_O)        0.325    12.310 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178/O
                         net (fo=8, routed)           0.609    12.918    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178_n_10
    SLICE_X75Y10         LUT6 (Prop_lut6_I4_O)        0.326    13.244 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93/O
                         net (fo=3, routed)           0.597    13.841    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93_n_10
    SLICE_X74Y11         LUT6 (Prop_lut6_I0_O)        0.124    13.965 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23/O
                         net (fo=2, routed)           0.843    14.808    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I0_O)        0.153    14.961 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14/O
                         net (fo=2, routed)           0.689    15.650    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I1_O)        0.327    15.977 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11/O
                         net (fo=6, routed)           1.172    17.149    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11_n_10
    SLICE_X71Y11         LUT2 (Prop_lut2_I0_O)        0.154    17.303 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.284    17.586    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8_n_10
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.327    17.913 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.514    18.428    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/p_0_out[3]
    SLICE_X71Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.813 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2_n_10
    SLICE_X71Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.147 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2/O[1]
                         net (fo=58, routed)          0.865    20.012    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_263
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.303    20.315 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[2]_i_73/O
                         net (fo=25, routed)          0.827    21.141    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_338_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I1_O)        0.124    21.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322/O
                         net (fo=1, routed)           0.000    21.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322_n_10
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.815 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.815    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220_n_10
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.929 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219_n_10
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.043 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315/CO[3]
                         net (fo=1, routed)           0.000    22.043    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315_n_10
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.356 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_314/O[3]
                         net (fo=1, routed)           0.628    22.984    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[24]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.306    23.290 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339/O
                         net (fo=1, routed)           0.636    23.926    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339_n_10
    SLICE_X65Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.050 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312/O
                         net (fo=1, routed)           0.643    24.693    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312_n_10
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.124    24.817 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217/O
                         net (fo=1, routed)           0.436    25.253    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217_n_10
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124    25.377 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_127/O
                         net (fo=4, routed)           0.943    26.320    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_47_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.150    26.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46/O
                         net (fo=54, routed)          1.075    27.546    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46_n_10
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.352    27.898 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17/O
                         net (fo=1, routed)           0.305    28.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17_n_10
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.328    28.530 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7/O
                         net (fo=1, routed)           0.000    28.530    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7_n_10
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.062 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.062    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2_n_10
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.176    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2_n_10
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.290    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2_n_10
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.404    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2_n_10
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.518    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2_n_10
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.632    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2_n_10
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.746    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2_n_10
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.860    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2_n_10
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.974    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2_n_10
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.088 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2_n_10
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.202 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2_n_10
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.316 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.316    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2_n_10
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.430 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.430    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2_n_10
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.669 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          0.700    31.369    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138_reg[54]_0[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.302    31.671 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.596    32.267    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[57]_0
    SLICE_X56Y7          LUT5 (Prop_lut5_I2_O)        0.150    32.417 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[61]_i_1/O
                         net (fo=13, routed)          1.316    33.733    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2_2
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.361    34.094 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[364]_i_2/O
                         net (fo=5, routed)           0.503    34.596    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__1_9
    SLICE_X51Y5          LUT6 (Prop_lut6_I4_O)        0.327    34.923 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[348]_i_2/O
                         net (fo=4, routed)           0.718    35.641    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__1_8
    SLICE_X45Y6          LUT3 (Prop_lut3_I1_O)        0.119    35.760 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[316]_i_2/O
                         net (fo=3, routed)           0.767    36.527    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[316]_0
    SLICE_X44Y11         LUT4 (Prop_lut4_I3_O)        0.332    36.859 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[188]_i_1/O
                         net (fo=2, routed)           0.687    37.546    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[188]_i_1_n_10
    SLICE_X37Y6          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[444]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.495    52.674    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/ap_clk
    SLICE_X37Y6          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[444]/C
                         clock pessimism              0.115    52.789    
                         clock uncertainty           -0.751    52.039    
    SLICE_X37Y6          FDRE (Setup_fdre_C_D)       -0.081    51.958    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[444]
  -------------------------------------------------------------------
                         required time                         51.958    
                         arrival time                         -37.546    
  -------------------------------------------------------------------
                         slack                                 14.411    

Slack (MET) :             14.696ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[377]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.024ns  (logic 13.416ns (39.432%)  route 20.608ns (60.568%))
  Logic Levels:           52  (CARRY4=29 LUT1=1 LUT2=4 LUT3=7 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 52.667 - 50.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.748     3.042    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.496 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/DOADO[0]
                         net (fo=41, routed)          3.161     8.658    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[0]
    SLICE_X75Y6          LUT1 (Prop_lut1_I0_O)        0.124     8.782 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36/O
                         net (fo=2, routed)           0.711     9.493    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36_n_10
    SLICE_X72Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.073 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.073    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62_n_10
    SLICE_X72Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.187    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58_n_10
    SLICE_X72Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.301    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55_n_10
    SLICE_X72Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.415    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63_n_10
    SLICE_X72Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35_n_10
    SLICE_X72Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.643    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54_n_10
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180/CO[3]
                         net (fo=1, routed)           0.000    10.757    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180_n_10
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.871 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.871    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39_n_10
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.093 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_171/O[0]
                         net (fo=3, routed)           0.892    11.985    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/tmp_V_fu_312_p2[33]
    SLICE_X78Y7          LUT3 (Prop_lut3_I0_O)        0.325    12.310 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178/O
                         net (fo=8, routed)           0.609    12.918    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178_n_10
    SLICE_X75Y10         LUT6 (Prop_lut6_I4_O)        0.326    13.244 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93/O
                         net (fo=3, routed)           0.597    13.841    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93_n_10
    SLICE_X74Y11         LUT6 (Prop_lut6_I0_O)        0.124    13.965 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23/O
                         net (fo=2, routed)           0.843    14.808    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I0_O)        0.153    14.961 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14/O
                         net (fo=2, routed)           0.689    15.650    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I1_O)        0.327    15.977 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11/O
                         net (fo=6, routed)           1.172    17.149    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11_n_10
    SLICE_X71Y11         LUT2 (Prop_lut2_I0_O)        0.154    17.303 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.284    17.586    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8_n_10
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.327    17.913 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.514    18.428    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/p_0_out[3]
    SLICE_X71Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.813 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2_n_10
    SLICE_X71Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.147 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2/O[1]
                         net (fo=58, routed)          0.865    20.012    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_263
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.303    20.315 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[2]_i_73/O
                         net (fo=25, routed)          0.827    21.141    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_338_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I1_O)        0.124    21.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322/O
                         net (fo=1, routed)           0.000    21.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322_n_10
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.815 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.815    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220_n_10
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.929 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219_n_10
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.043 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315/CO[3]
                         net (fo=1, routed)           0.000    22.043    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315_n_10
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.356 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_314/O[3]
                         net (fo=1, routed)           0.628    22.984    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[24]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.306    23.290 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339/O
                         net (fo=1, routed)           0.636    23.926    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339_n_10
    SLICE_X65Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.050 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312/O
                         net (fo=1, routed)           0.643    24.693    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312_n_10
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.124    24.817 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217/O
                         net (fo=1, routed)           0.436    25.253    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217_n_10
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124    25.377 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_127/O
                         net (fo=4, routed)           0.943    26.320    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_47_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.150    26.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46/O
                         net (fo=54, routed)          1.075    27.546    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46_n_10
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.352    27.898 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17/O
                         net (fo=1, routed)           0.305    28.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17_n_10
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.328    28.530 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7/O
                         net (fo=1, routed)           0.000    28.530    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7_n_10
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.062 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.062    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2_n_10
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.176    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2_n_10
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.290    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2_n_10
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.404    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2_n_10
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.518    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2_n_10
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.632    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2_n_10
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.746    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2_n_10
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.860    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2_n_10
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.974    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2_n_10
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.088 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2_n_10
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.202 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2_n_10
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.316 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.316    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2_n_10
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.430 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.430    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2_n_10
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.669 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          0.700    31.369    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138_reg[54]_0[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.302    31.671 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.586    32.257    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[57]_0
    SLICE_X57Y6          LUT3 (Prop_lut3_I1_O)        0.150    32.407 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[57]_i_1/O
                         net (fo=8, routed)           0.704    33.110    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2_0
    SLICE_X57Y7          LUT4 (Prop_lut4_I3_O)        0.358    33.468 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[345]_i_3/O
                         net (fo=2, routed)           0.281    33.750    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[345]_i_3_n_10
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.332    34.082 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[345]_i_2/O
                         net (fo=4, routed)           1.067    35.149    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__0_1
    SLICE_X47Y10         LUT3 (Prop_lut3_I2_O)        0.150    35.299 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[313]_i_2/O
                         net (fo=4, routed)           0.732    36.031    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[121]_0
    SLICE_X44Y14         LUT3 (Prop_lut3_I1_O)        0.326    36.357 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[505]_i_1/O
                         net (fo=4, routed)           0.709    37.066    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[505]_i_1_n_10
    SLICE_X39Y17         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[377]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.487    52.667    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/ap_clk
    SLICE_X39Y17         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[377]/C
                         clock pessimism              0.115    52.781    
                         clock uncertainty           -0.751    52.031    
    SLICE_X39Y17         FDRE (Setup_fdre_C_D)       -0.269    51.762    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[377]
  -------------------------------------------------------------------
                         required time                         51.762    
                         arrival time                         -37.066    
  -------------------------------------------------------------------
                         slack                                 14.696    

Slack (MET) :             14.735ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.973ns  (logic 13.416ns (39.490%)  route 20.557ns (60.510%))
  Logic Levels:           52  (CARRY4=29 LUT1=1 LUT2=4 LUT3=7 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 52.669 - 50.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.748     3.042    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.496 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/ram_reg_0/DOADO[0]
                         net (fo=41, routed)          3.161     8.658    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/q0[0]
    SLICE_X75Y6          LUT1 (Prop_lut1_I0_O)        0.124     8.782 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36/O
                         net (fo=2, routed)           0.711     9.493    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/icmp_ln1098_fu_363_p2_carry_i_36_n_10
    SLICE_X72Y1          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.073 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62/CO[3]
                         net (fo=1, routed)           0.000    10.073    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_62_n_10
    SLICE_X72Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.187 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.187    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_58_n_10
    SLICE_X72Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.301 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.301    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_55_n_10
    SLICE_X72Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.415 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63/CO[3]
                         net (fo=1, routed)           0.000    10.415    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_63_n_10
    SLICE_X72Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_35_n_10
    SLICE_X72Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54/CO[3]
                         net (fo=1, routed)           0.000    10.643    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_54_n_10
    SLICE_X72Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.757 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180/CO[3]
                         net (fo=1, routed)           0.000    10.757    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_180_n_10
    SLICE_X72Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.871 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39/CO[3]
                         net (fo=1, routed)           0.000    10.871    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_39_n_10
    SLICE_X72Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.093 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_171/O[0]
                         net (fo=3, routed)           0.892    11.985    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/tmp_V_fu_312_p2[33]
    SLICE_X78Y7          LUT3 (Prop_lut3_I0_O)        0.325    12.310 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178/O
                         net (fo=8, routed)           0.609    12.918    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_178_n_10
    SLICE_X75Y10         LUT6 (Prop_lut6_I4_O)        0.326    13.244 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93/O
                         net (fo=3, routed)           0.597    13.841    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_93_n_10
    SLICE_X74Y11         LUT6 (Prop_lut6_I0_O)        0.124    13.965 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23/O
                         net (fo=2, routed)           0.843    14.808    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_23_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I0_O)        0.153    14.961 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14/O
                         net (fo=2, routed)           0.689    15.650    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_14_n_10
    SLICE_X74Y13         LUT2 (Prop_lut2_I1_O)        0.327    15.977 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11/O
                         net (fo=6, routed)           1.172    17.149    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_11_n_10
    SLICE_X71Y11         LUT2 (Prop_lut2_I0_O)        0.154    17.303 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8/O
                         net (fo=3, routed)           0.284    17.586    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[62]_i_8_n_10
    SLICE_X71Y11         LUT3 (Prop_lut3_I0_O)        0.327    17.913 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_5/O
                         net (fo=1, routed)           0.514    18.428    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/p_0_out[3]
    SLICE_X71Y12         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.813 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.813    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_2_n_10
    SLICE_X71Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.147 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2/O[1]
                         net (fo=58, routed)          0.865    20.012    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U_n_263
    SLICE_X63Y11         LUT6 (Prop_lut6_I0_O)        0.303    20.315 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[2]_i_73/O
                         net (fo=25, routed)          0.827    21.141    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_338_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I1_O)        0.124    21.265 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322/O
                         net (fo=1, routed)           0.000    21.265    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_322_n_10
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.815 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220/CO[3]
                         net (fo=1, routed)           0.000    21.815    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_220_n_10
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.929 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219/CO[3]
                         net (fo=1, routed)           0.000    21.929    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_219_n_10
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.043 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315/CO[3]
                         net (fo=1, routed)           0.000    22.043    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_315_n_10
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.356 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_314/O[3]
                         net (fo=1, routed)           0.628    22.984    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_522_p2[24]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.306    23.290 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339/O
                         net (fo=1, routed)           0.636    23.926    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_339_n_10
    SLICE_X65Y11         LUT5 (Prop_lut5_I4_O)        0.124    24.050 f  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312/O
                         net (fo=1, routed)           0.643    24.693    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_312_n_10
    SLICE_X65Y6          LUT6 (Prop_lut6_I5_O)        0.124    24.817 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217/O
                         net (fo=1, routed)           0.436    25.253    design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_217_n_10
    SLICE_X65Y8          LUT6 (Prop_lut6_I0_O)        0.124    25.377 r  design_1_i/runge_kutta_45_0/inst/phi_ln267_fu_138[56]_i_127/O
                         net (fo=4, routed)           0.943    26.320    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_47_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I1_O)        0.150    26.470 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46/O
                         net (fo=54, routed)          1.075    27.546    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[56]_i_46_n_10
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.352    27.898 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17/O
                         net (fo=1, routed)           0.305    28.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_17_n_10
    SLICE_X61Y0          LUT6 (Prop_lut6_I0_O)        0.328    28.530 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7/O
                         net (fo=1, routed)           0.000    28.530    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[2]_i_7_n_10
    SLICE_X61Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.062 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.062    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[2]_i_2_n_10
    SLICE_X61Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.176 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.176    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[6]_i_2_n_10
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.290 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.290    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[10]_i_2_n_10
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.404 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.404    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[14]_i_2_n_10
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.518 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.518    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[18]_i_2_n_10
    SLICE_X61Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.632 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.632    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[22]_i_2_n_10
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.746 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.746    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[26]_i_2_n_10
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.860 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.860    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[30]_i_2_n_10
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.974 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.974    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[34]_i_2_n_10
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.088 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.088    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[38]_i_2_n_10
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.202 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.202    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[42]_i_2_n_10
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.316 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.316    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[46]_i_2_n_10
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.430 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.430    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[50]_i_2_n_10
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.669 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[56]_i_4/O[2]
                         net (fo=12, routed)          0.700    31.369    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138_reg[54]_0[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.302    31.671 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/phi_ln267_fu_138[62]_i_3/O
                         net (fo=5, routed)           0.586    32.257    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[57]_0
    SLICE_X57Y6          LUT3 (Prop_lut3_I1_O)        0.150    32.407 r  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138[57]_i_1/O
                         net (fo=8, routed)           0.704    33.110    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/phi_ln267_fu_138_reg[62]_i_2_0
    SLICE_X57Y7          LUT4 (Prop_lut4_I3_O)        0.358    33.468 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[345]_i_3/O
                         net (fo=2, routed)           0.281    33.750    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[345]_i_3_n_10
    SLICE_X57Y7          LUT6 (Prop_lut6_I5_O)        0.332    34.082 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[345]_i_2/O
                         net (fo=4, routed)           1.067    35.149    design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/trunc_ln156_reg_2941_reg[0]_rep__0_1
    SLICE_X47Y10         LUT3 (Prop_lut3_I2_O)        0.150    35.299 f  design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/shl_ln267_1_reg_760[313]_i_2/O
                         net (fo=4, routed)           0.732    36.031    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[121]_0
    SLICE_X44Y14         LUT3 (Prop_lut3_I1_O)        0.326    36.357 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[505]_i_1/O
                         net (fo=4, routed)           0.659    37.016    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760[505]_i_1_n_10
    SLICE_X37Y14         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.490    52.669    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/ap_clk
    SLICE_X37Y14         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[249]/C
                         clock pessimism              0.115    52.784    
                         clock uncertainty           -0.751    52.034    
    SLICE_X37Y14         FDRE (Setup_fdre_C_D)       -0.283    51.751    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_830/shl_ln267_1_reg_760_reg[249]
  -------------------------------------------------------------------
                         required time                         51.751    
                         arrival time                         -37.016    
  -------------------------------------------------------------------
                         slack                                 14.735    

Slack (MET) :             14.867ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688_reg[499]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.808ns  (logic 13.035ns (38.556%)  route 20.773ns (61.444%))
  Logic Levels:           57  (CARRY4=40 LUT1=1 LUT3=1 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 52.669 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.843     3.137    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/ap_clk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.591 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/ram_reg_0/DOADO[0]
                         net (fo=35, routed)          2.691     8.282    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/q0[0]
    SLICE_X61Y19         LUT1 (Prop_lut1_I0_O)        0.124     8.406 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/select_ln1086_reg_637[62]_i_64/O
                         net (fo=2, routed)           0.533     8.940    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/select_ln1086_reg_637[62]_i_64_n_10
    SLICE_X59Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.520 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.520    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_75_n_10
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.634    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_76_n_10
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.748    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_72_n_10
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.862    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_80_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.976    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[31]_i_161_n_10
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.090    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_76_n_10
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.204    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_72_n_10
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_73/CO[3]
                         net (fo=1, routed)           0.000    10.318    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_73_n_10
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.432 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_61/CO[3]
                         net (fo=1, routed)           0.009    10.441    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_61_n_10
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.555    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_58_n_10
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.669    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_57_n_10
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.783    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_60_n_10
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.897    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_71_n_10
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.011 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.011    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_70_n_10
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.125 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_64/CO[3]
                         net (fo=1, routed)           0.000    11.125    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_64_n_10
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.239    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_66_n_10
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_97/CO[3]
                         net (fo=1, routed)           0.000    11.353    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_97_n_10
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.467    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_100_n_10
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_95/CO[3]
                         net (fo=1, routed)           0.000    11.581    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_95_n_10
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.803 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_45/O[0]
                         net (fo=3, routed)           0.879    12.682    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/tmp_V_fu_272_p2[77]
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.327    13.009 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[304]_i_48/O
                         net (fo=5, routed)           1.048    14.057    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[304]_i_48_n_10
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.354    14.411 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[310]_i_35/O
                         net (fo=2, routed)           0.515    14.926    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[310]_i_35_n_10
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.328    15.254 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[310]_i_17/O
                         net (fo=6, routed)           0.767    16.021    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[310]_i_17_n_10
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    16.145 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[304]_i_14/O
                         net (fo=2, routed)           1.248    17.394    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/p_0_out[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.518 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[304]_i_18/O
                         net (fo=1, routed)           0.000    17.518    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[304]_i_18_n_10
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.098 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_7/O[2]
                         net (fo=116, routed)         1.764    19.862    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U_n_202
    SLICE_X53Y34         LUT6 (Prop_lut6_I3_O)        0.302    20.164 r  design_1_i/runge_kutta_45_0/inst/shl_ln270_1_reg_688[258]_i_50/O
                         net (fo=1, routed)           0.733    20.897    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[31]_i_127_1[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.423 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.423    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_28_n_10
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.537 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_56/CO[3]
                         net (fo=1, routed)           0.000    21.537    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_56_n_10
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.651 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.651    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_62_n_10
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.765 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.765    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_58_n_10
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.879 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.879    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_59_n_10
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.993    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_55_n_10
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.327 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_61/O[1]
                         net (fo=1, routed)           0.641    22.968    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_482_p2[30]
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.303    23.271 f  design_1_i/runge_kutta_45_0/inst/shl_ln270_1_reg_688[258]_i_57/O
                         net (fo=1, routed)           0.415    23.686    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[258]_i_13_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I4_O)        0.124    23.810 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[258]_i_29/O
                         net (fo=2, routed)           0.665    24.475    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[258]_i_29_n_10
    SLICE_X57Y35         LUT4 (Prop_lut4_I1_O)        0.152    24.627 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[263]_i_33/O
                         net (fo=54, routed)          1.613    26.239    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[263]_i_33_n_10
    SLICE_X49Y19         LUT6 (Prop_lut6_I3_O)        0.326    26.565 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[258]_i_17/O
                         net (fo=1, routed)           0.858    27.424    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[258]_i_17_n_10
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124    27.548 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[258]_i_6/O
                         net (fo=1, routed)           0.000    27.548    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/m_fu_506_p3[2]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.946 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.946    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_3_n_10
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.060 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[262]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.060    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[262]_i_3_n_10
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.174 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[263]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.174    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[263]_i_4_n_10
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.297    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[22]_i_2_n_10
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.411 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.411    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[26]_i_2_n_10
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.525    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[30]_i_3_n_10
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.639    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[31]_i_4_n_10
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.753 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.753    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[30]_i_2_n_10
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.867 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.867    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[31]_i_3_n_10
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.981 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[286]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.981    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[286]_i_4_n_10
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.095 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[290]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.095    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[290]_i_3_n_10
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.317 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[294]_i_3/O[0]
                         net (fo=4, routed)           2.383    31.700    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/m_5_fu_518_p2[44]
    SLICE_X19Y34         LUT4 (Prop_lut4_I0_O)        0.325    32.025 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[307]_i_5/O
                         net (fo=1, routed)           0.433    32.458    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[307]_i_5_n_10
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.326    32.784 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[307]_i_4/O
                         net (fo=2, routed)           1.185    33.969    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[307]_i_4_n_10
    SLICE_X19Y31         LUT3 (Prop_lut3_I1_O)        0.152    34.121 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[307]_i_2/O
                         net (fo=4, routed)           1.093    35.214    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/trunc_ln269_reg_3301_reg[2]_33
    SLICE_X31Y35         LUT6 (Prop_lut6_I4_O)        0.326    35.540 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[499]_i_2/O
                         net (fo=2, routed)           0.635    36.175    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688_reg[371]_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.116    36.291 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688[499]_i_1/O
                         net (fo=2, routed)           0.654    36.945    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688[499]_i_1_n_10
    SLICE_X38Y36         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688_reg[499]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.490    52.669    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/ap_clk
    SLICE_X38Y36         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688_reg[499]/C
                         clock pessimism              0.129    52.798    
                         clock uncertainty           -0.751    52.048    
    SLICE_X38Y36         FDRE (Setup_fdre_C_D)       -0.235    51.813    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688_reg[499]
  -------------------------------------------------------------------
                         required time                         51.813    
                         arrival time                         -36.945    
  -------------------------------------------------------------------
                         slack                                 14.867    

Slack (MET) :             14.872ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688_reg[371]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.935ns  (logic 13.043ns (38.435%)  route 20.892ns (61.565%))
  Logic Levels:           57  (CARRY4=40 LUT1=1 LUT3=1 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 52.669 - 50.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.843     3.137    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/ap_clk
    RAMB36_X4Y9          RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.591 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/ram_reg_0/DOADO[0]
                         net (fo=35, routed)          2.691     8.282    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/q0[0]
    SLICE_X61Y19         LUT1 (Prop_lut1_I0_O)        0.124     8.406 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/select_ln1086_reg_637[62]_i_64/O
                         net (fo=2, routed)           0.533     8.940    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/select_ln1086_reg_637[62]_i_64_n_10
    SLICE_X59Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.520 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_75/CO[3]
                         net (fo=1, routed)           0.000     9.520    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_75_n_10
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.634    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_76_n_10
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_72/CO[3]
                         net (fo=1, routed)           0.000     9.748    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_72_n_10
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_80/CO[3]
                         net (fo=1, routed)           0.000     9.862    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_80_n_10
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[31]_i_161/CO[3]
                         net (fo=1, routed)           0.000     9.976    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[31]_i_161_n_10
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.090    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_76_n_10
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_72/CO[3]
                         net (fo=1, routed)           0.000    10.204    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_72_n_10
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_73/CO[3]
                         net (fo=1, routed)           0.000    10.318    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_73_n_10
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.432 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_61/CO[3]
                         net (fo=1, routed)           0.009    10.441    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_61_n_10
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.555 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_58/CO[3]
                         net (fo=1, routed)           0.000    10.555    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_58_n_10
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.669 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.669    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_57_n_10
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.783 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_60/CO[3]
                         net (fo=1, routed)           0.000    10.783    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_60_n_10
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.897 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_71/CO[3]
                         net (fo=1, routed)           0.000    10.897    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_71_n_10
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.011 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_70/CO[3]
                         net (fo=1, routed)           0.000    11.011    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_70_n_10
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.125 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_64/CO[3]
                         net (fo=1, routed)           0.000    11.125    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_64_n_10
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_66/CO[3]
                         net (fo=1, routed)           0.000    11.239    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_66_n_10
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_97/CO[3]
                         net (fo=1, routed)           0.000    11.353    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_97_n_10
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_100/CO[3]
                         net (fo=1, routed)           0.000    11.467    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_100_n_10
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.581 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_95/CO[3]
                         net (fo=1, routed)           0.000    11.581    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_95_n_10
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.803 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[310]_i_45/O[0]
                         net (fo=3, routed)           0.879    12.682    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/tmp_V_fu_272_p2[77]
    SLICE_X60Y34         LUT5 (Prop_lut5_I4_O)        0.327    13.009 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[304]_i_48/O
                         net (fo=5, routed)           1.048    14.057    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[304]_i_48_n_10
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.354    14.411 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[310]_i_35/O
                         net (fo=2, routed)           0.515    14.926    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[310]_i_35_n_10
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.328    15.254 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[310]_i_17/O
                         net (fo=6, routed)           0.767    16.021    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[310]_i_17_n_10
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    16.145 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[304]_i_14/O
                         net (fo=2, routed)           1.248    17.394    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/p_0_out[1]
    SLICE_X63Y28         LUT6 (Prop_lut6_I0_O)        0.124    17.518 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[304]_i_18/O
                         net (fo=1, routed)           0.000    17.518    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[304]_i_18_n_10
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.098 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[304]_i_7/O[2]
                         net (fo=116, routed)         1.764    19.862    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U_n_202
    SLICE_X53Y34         LUT6 (Prop_lut6_I3_O)        0.302    20.164 r  design_1_i/runge_kutta_45_0/inst/shl_ln270_1_reg_688[258]_i_50/O
                         net (fo=1, routed)           0.733    20.897    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[31]_i_127_1[0]
    SLICE_X56Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.423 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_28/CO[3]
                         net (fo=1, routed)           0.000    21.423    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_28_n_10
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.537 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_56/CO[3]
                         net (fo=1, routed)           0.000    21.537    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_56_n_10
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.651 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_62/CO[3]
                         net (fo=1, routed)           0.000    21.651    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_62_n_10
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.765 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_58/CO[3]
                         net (fo=1, routed)           0.000    21.765    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_58_n_10
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.879 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.879    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_59_n_10
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.993 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.993    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_55_n_10
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.327 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_61/O[1]
                         net (fo=1, routed)           0.641    22.968    design_1_i/runge_kutta_45_0/inst/sub_ln1106_fu_482_p2[30]
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.303    23.271 f  design_1_i/runge_kutta_45_0/inst/shl_ln270_1_reg_688[258]_i_57/O
                         net (fo=1, routed)           0.415    23.686    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[258]_i_13_0
    SLICE_X57Y35         LUT5 (Prop_lut5_I4_O)        0.124    23.810 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[258]_i_29/O
                         net (fo=2, routed)           0.665    24.475    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[258]_i_29_n_10
    SLICE_X57Y35         LUT4 (Prop_lut4_I1_O)        0.152    24.627 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[263]_i_33/O
                         net (fo=54, routed)          1.613    26.239    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[263]_i_33_n_10
    SLICE_X49Y19         LUT6 (Prop_lut6_I3_O)        0.326    26.565 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[258]_i_17/O
                         net (fo=1, routed)           0.858    27.424    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[258]_i_17_n_10
    SLICE_X51Y21         LUT5 (Prop_lut5_I4_O)        0.124    27.548 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[258]_i_6/O
                         net (fo=1, routed)           0.000    27.548    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/m_fu_506_p3[2]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.946 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.946    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[258]_i_3_n_10
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.060 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[262]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.060    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[262]_i_3_n_10
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.174 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[263]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.174    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[263]_i_4_n_10
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.009    28.297    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[22]_i_2_n_10
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.411 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.411    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[26]_i_2_n_10
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.525 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[30]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.525    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[30]_i_3_n_10
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.639 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.639    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[31]_i_4_n_10
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.753 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.753    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[30]_i_2_n_10
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.867 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.867    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[31]_i_3_n_10
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.981 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[286]_i_4/CO[3]
                         net (fo=1, routed)           0.000    28.981    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[286]_i_4_n_10
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.095 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[290]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.095    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[290]_i_3_n_10
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.317 r  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688_reg[294]_i_3/O[0]
                         net (fo=4, routed)           2.383    31.700    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/m_5_fu_518_p2[44]
    SLICE_X19Y34         LUT4 (Prop_lut4_I0_O)        0.325    32.025 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[307]_i_5/O
                         net (fo=1, routed)           0.433    32.458    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[307]_i_5_n_10
    SLICE_X19Y34         LUT6 (Prop_lut6_I5_O)        0.326    32.784 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[307]_i_4/O
                         net (fo=2, routed)           1.185    33.969    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[307]_i_4_n_10
    SLICE_X19Y31         LUT3 (Prop_lut3_I1_O)        0.152    34.121 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[307]_i_2/O
                         net (fo=4, routed)           1.093    35.214    design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/trunc_ln269_reg_3301_reg[2]_33
    SLICE_X31Y35         LUT6 (Prop_lut6_I4_O)        0.326    35.540 f  design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln270_1_reg_688[499]_i_2/O
                         net (fo=2, routed)           0.635    36.175    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688_reg[371]_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.124    36.299 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688[371]_i_1/O
                         net (fo=2, routed)           0.773    37.073    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688[371]_i_1_n_10
    SLICE_X37Y36         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688_reg[371]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.490    52.669    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/ap_clk
    SLICE_X37Y36         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688_reg[371]/C
                         clock pessimism              0.129    52.798    
                         clock uncertainty           -0.751    52.048    
    SLICE_X37Y36         FDRE (Setup_fdre_C_D)       -0.103    51.945    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_t_fu_841/shl_ln270_1_reg_688_reg[371]
  -------------------------------------------------------------------
                         required time                         51.945    
                         arrival time                         -37.073    
  -------------------------------------------------------------------
                         slack                                 14.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.127    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X42Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X42Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.107    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.127    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X42Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X42Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.107    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.127    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X42Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X42Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.107    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.127    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X42Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X42Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.107    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.127    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X42Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X42Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.107    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.127    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X42Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X42Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.107    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.127    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X42Y34         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X42Y34         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y34         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.107    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y34         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=18, routed)          0.092     1.127    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/ADDRD4
    SLICE_X42Y34         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/WCLK
    SLICE_X42Y34         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X42Y34         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.107    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.561     0.897    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=50, routed)          0.092     1.130    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/ADDRD4
    SLICE_X38Y40         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.828     1.194    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X38Y40         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.284     0.910    
    SLICE_X38Y40         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.110    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.561     0.897    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141     1.038 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=50, routed)          0.092     1.130    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/ADDRD4
    SLICE_X38Y40         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.828     1.194    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X38Y40         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.284     0.910    
    SLICE_X38Y40         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.110    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X3Y10  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X3Y10  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X3Y22  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X3Y22  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y6   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y6   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X1Y7   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X1Y7   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y8   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y8   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y42   design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       45.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.468ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.718ns (21.151%)  route 2.677ns (78.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 52.749 - 50.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.666     2.960    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y39         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.379 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.880     4.259    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.558 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.797     6.355    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.569    52.749    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    52.978    
                         clock uncertainty           -0.751    52.227    
    SLICE_X28Y40         FDCE (Recov_fdce_C_CLR)     -0.405    51.822    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         51.822    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 45.468    

Slack (MET) :             45.468ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.718ns (21.151%)  route 2.677ns (78.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 52.749 - 50.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.666     2.960    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y39         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.379 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.880     4.259    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.558 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.797     6.355    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.569    52.749    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    52.978    
                         clock uncertainty           -0.751    52.227    
    SLICE_X28Y40         FDCE (Recov_fdce_C_CLR)     -0.405    51.822    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         51.822    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 45.468    

Slack (MET) :             45.468ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.718ns (21.151%)  route 2.677ns (78.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 52.749 - 50.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.666     2.960    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y39         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.379 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.880     4.259    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.558 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.797     6.355    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.569    52.749    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    52.978    
                         clock uncertainty           -0.751    52.227    
    SLICE_X28Y40         FDCE (Recov_fdce_C_CLR)     -0.405    51.822    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         51.822    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 45.468    

Slack (MET) :             45.468ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.718ns (21.151%)  route 2.677ns (78.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 52.749 - 50.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.666     2.960    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y39         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.379 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.880     4.259    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.558 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.797     6.355    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.569    52.749    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    52.978    
                         clock uncertainty           -0.751    52.227    
    SLICE_X28Y40         FDCE (Recov_fdce_C_CLR)     -0.405    51.822    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         51.822    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 45.468    

Slack (MET) :             45.468ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.718ns (21.151%)  route 2.677ns (78.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 52.749 - 50.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.666     2.960    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y39         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.379 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.880     4.259    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.558 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.797     6.355    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y40         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.569    52.749    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y40         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    52.978    
                         clock uncertainty           -0.751    52.227    
    SLICE_X28Y40         FDCE (Recov_fdce_C_CLR)     -0.405    51.822    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         51.822    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 45.468    

Slack (MET) :             45.514ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.718ns (21.151%)  route 2.677ns (78.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 52.749 - 50.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.666     2.960    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y39         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.379 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.880     4.259    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.558 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.797     6.355    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X28Y40         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.569    52.749    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y40         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230    52.978    
                         clock uncertainty           -0.751    52.227    
    SLICE_X28Y40         FDPE (Recov_fdpe_C_PRE)     -0.359    51.868    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         51.868    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                 45.514    

Slack (MET) :             45.701ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.718ns (22.714%)  route 2.443ns (77.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 52.749 - 50.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.666     2.960    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y39         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.379 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.880     4.259    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.558 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.563     6.121    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y39         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.569    52.749    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y39         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230    52.978    
                         clock uncertainty           -0.751    52.227    
    SLICE_X29Y39         FDCE (Recov_fdce_C_CLR)     -0.405    51.822    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         51.822    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                 45.701    

Slack (MET) :             45.701ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.718ns (22.714%)  route 2.443ns (77.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 52.749 - 50.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.666     2.960    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y39         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.379 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.880     4.259    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.558 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.563     6.121    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y39         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.569    52.749    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y39         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230    52.978    
                         clock uncertainty           -0.751    52.227    
    SLICE_X29Y39         FDCE (Recov_fdce_C_CLR)     -0.405    51.822    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         51.822    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                 45.701    

Slack (MET) :             45.701ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.718ns (22.714%)  route 2.443ns (77.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 52.749 - 50.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.666     2.960    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y39         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.379 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.880     4.259    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.558 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.563     6.121    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y39         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.569    52.749    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y39         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.230    52.978    
                         clock uncertainty           -0.751    52.227    
    SLICE_X29Y39         FDCE (Recov_fdce_C_CLR)     -0.405    51.822    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         51.822    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                 45.701    

Slack (MET) :             45.701ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.718ns (22.714%)  route 2.443ns (77.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 52.749 - 50.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.666     2.960    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y39         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDPE (Prop_fdpe_C_Q)         0.419     3.379 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.880     4.259    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X40Y39         LUT3 (Prop_lut3_I2_O)        0.299     4.558 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.563     6.121    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y39         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.569    52.749    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y39         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.230    52.978    
                         clock uncertainty           -0.751    52.227    
    SLICE_X29Y39         FDCE (Recov_fdce_C_CLR)     -0.405    51.822    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         51.822    
                         arrival time                          -6.121    
  -------------------------------------------------------------------
                         slack                                 45.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.160%)  route 0.452ns (70.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.573     0.909    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y55         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.113    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.389     1.546    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y49         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.860     1.226    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y49         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.104    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.160%)  route 0.452ns (70.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.573     0.909    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y55         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.113    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.389     1.546    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y49         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.860     1.226    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y49         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.104    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.160%)  route 0.452ns (70.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.573     0.909    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y55         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.113    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.389     1.546    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y49         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.860     1.226    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y49         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.101    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.819%)  route 0.259ns (58.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.573     0.909    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y55         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.113    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.196     1.353    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y56         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.843     1.209    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y56         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y56         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.819%)  route 0.259ns (58.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.573     0.909    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y55         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.113    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.196     1.353    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y56         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.843     1.209    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y56         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y56         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.819%)  route 0.259ns (58.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.573     0.909    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y55         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.113    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.196     1.353    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y56         FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.843     1.209    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y56         FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y56         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.200%)  route 0.255ns (57.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.573     0.909    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y55         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.113    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.192     1.349    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y55         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.843     1.209    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y55         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y55         FDPE (Remov_fdpe_C_PRE)     -0.071     0.851    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.200%)  route 0.255ns (57.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.573     0.909    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y55         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.113    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.192     1.349    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y55         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.843     1.209    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y55         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y55         FDPE (Remov_fdpe_C_PRE)     -0.071     0.851    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.819%)  route 0.259ns (58.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.573     0.909    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y55         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.113    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.196     1.353    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y56         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.843     1.209    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y56         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.819%)  route 0.259ns (58.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.573     0.909    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y55         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.113    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.158 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.196     1.353    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X27Y56         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.843     1.209    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X27Y56         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.925    
    SLICE_X27Y56         FDPE (Remov_fdpe_C_PRE)     -0.095     0.830    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.524    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.532ns  (logic 0.124ns (2.736%)  route 4.408ns (97.264%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           4.408     4.408    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.532 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.532    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X54Y18         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.543     2.722    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X54Y18         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.045ns (2.307%)  route 1.905ns (97.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.905     1.905    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X54Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.950 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.950    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X54Y18         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.841     1.207    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X54Y18         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.962ns  (logic 0.718ns (5.143%)  route 13.244ns (94.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.720     3.014    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.419     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         8.793    12.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299    12.525 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         4.451    16.976    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y37         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.491     2.670    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y37         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.962ns  (logic 0.718ns (5.143%)  route 13.244ns (94.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.720     3.014    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.419     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         8.793    12.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299    12.525 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         4.451    16.976    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y37         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.491     2.670    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y37         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.668ns  (logic 0.718ns (5.253%)  route 12.950ns (94.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.720     3.014    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.419     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         8.793    12.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299    12.525 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         4.158    16.682    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y39         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.493     2.672    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y39         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.668ns  (logic 0.718ns (5.253%)  route 12.950ns (94.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.720     3.014    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.419     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         8.793    12.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299    12.525 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         4.158    16.682    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X40Y39         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.493     2.672    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X40Y39         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.751ns  (logic 0.718ns (5.631%)  route 12.033ns (94.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.720     3.014    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.419     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         8.793    12.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299    12.525 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         3.240    15.765    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X21Y40         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.577     2.756    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y40         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.751ns  (logic 0.718ns (5.631%)  route 12.033ns (94.369%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.720     3.014    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.419     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         8.793    12.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299    12.525 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         3.240    15.765    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X21Y40         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.577     2.756    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y40         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.814ns  (logic 0.718ns (6.640%)  route 10.096ns (93.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.720     3.014    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.419     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         8.793    12.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299    12.525 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         1.303    13.828    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y47          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.660     2.839    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y47          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.814ns  (logic 0.718ns (6.640%)  route 10.096ns (93.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.720     3.014    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.419     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         8.793    12.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299    12.525 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         1.303    13.828    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y47          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.660     2.839    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y47          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.568ns  (logic 0.718ns (6.794%)  route 9.850ns (93.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.720     3.014    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.419     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         8.793    12.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299    12.525 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         1.058    13.582    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y39          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.657     2.836    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y39          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.568ns  (logic 0.718ns (6.794%)  route 9.850ns (93.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.720     3.014    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.419     3.433 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         8.793    12.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299    12.525 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         1.058    13.582    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y39          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       1.657     2.836    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y39          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.622ns  (logic 0.225ns (6.212%)  route 3.397ns (93.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.578     0.914    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.182     4.223    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y71         LUT1 (Prop_lut1_I0_O)        0.097     4.320 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.215     4.536    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y71         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.831     1.197    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y71         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.622ns  (logic 0.225ns (6.212%)  route 3.397ns (93.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.578     0.914    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.182     4.223    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y71         LUT1 (Prop_lut1_I0_O)        0.097     4.320 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.215     4.536    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y71         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.831     1.197    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y71         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.646ns  (logic 0.227ns (6.226%)  route 3.419ns (93.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.578     0.914    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.182     4.223    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y71         LUT1 (Prop_lut1_I0_O)        0.099     4.322 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.237     4.559    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y75         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.828     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.646ns  (logic 0.227ns (6.226%)  route 3.419ns (93.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.578     0.914    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.182     4.223    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y71         LUT1 (Prop_lut1_I0_O)        0.099     4.322 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.237     4.559    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y75         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.828     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.679ns  (logic 0.227ns (6.169%)  route 3.452ns (93.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.578     0.914    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.182     4.223    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y71         LUT1 (Prop_lut1_I0_O)        0.099     4.322 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.271     4.593    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y72         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.831     1.197    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y72         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.679ns  (logic 0.227ns (6.169%)  route 3.452ns (93.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.578     0.914    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.182     4.223    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y71         LUT1 (Prop_lut1_I0_O)        0.099     4.322 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.271     4.593    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y72         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.831     1.197    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y72         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.950ns  (logic 0.225ns (5.697%)  route 3.725ns (94.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.578     0.914    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.377     4.419    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.097     4.516 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.348     4.863    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y45          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.894     1.260    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y45          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.950ns  (logic 0.225ns (5.697%)  route 3.725ns (94.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.578     0.914    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.377     4.419    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X11Y45         LUT1 (Prop_lut1_I0_O)        0.097     4.516 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.348     4.863    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y45          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.894     1.260    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y45          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.062ns  (logic 0.227ns (5.589%)  route 3.835ns (94.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.578     0.914    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.182     4.223    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y71         LUT1 (Prop_lut1_I0_O)        0.099     4.322 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.653     4.975    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y75         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.828     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.062ns  (logic 0.227ns (5.589%)  route 3.835ns (94.411%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.578     0.914    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X72Y21         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y21         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=125, routed)         3.182     4.223    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y71         LUT1 (Prop_lut1_I0_O)        0.099     4.322 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.653     4.975    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y75         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=20658, routed)       0.828     1.194    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y75         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





