{"Source Block": ["oh/elink/dv/elink_e16_model.v@3873:3888@HdlStmProcess", "   wire [FAD:0]   wr_binary_next;\n\n   //###########################\n   //# Write control generation\n   //###########################\n   always @ (posedge cclk or posedge reset)\n     if(reset)\n       frame_del <= 1'b0;\n     else if(cclk_en)\n       if(!wr_fifo_full)\n\t frame_del <= frame_in;\n\n   assign wr_write = (frame_in | frame_del) & ~wr_fifo_full;\n\n   //###################################\n   //# Full transaction write completed\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[3878, "   always @ (posedge cclk or posedge reset)\n"], [3879, "     if(reset)\n"], [3880, "       frame_del <= 1'b0;\n"], [3881, "     else if(cclk_en)\n"], [3882, "       if(!wr_fifo_full)\n"], [3883, "\t frame_del <= frame_in;\n"]], "Add": [[3883, "   /*AUTOINPUT*/\n"], [3883, "   input\t\tc0_emesh_frame_in;\t// To link_txo_wr of link_txo_wr.v\n"], [3883, "   input [2*LW-1:0]\tc0_emesh_tran_in;\t// To link_txo_wr of link_txo_wr.v\n"], [3883, "   input\t\tc1_emesh_frame_in;\t// To link_txo_wr of link_txo_wr.v\n"], [3883, "   input [2*LW-1:0]\tc1_emesh_tran_in;\t// To link_txo_wr of link_txo_wr.v\n"], [3883, "   input\t\tc2_emesh_frame_in;\t// To link_txo_wr of link_txo_wr.v\n"], [3883, "   input [2*LW-1:0]\tc2_emesh_tran_in;\t// To link_txo_wr of link_txo_wr.v\n"], [3883, "   input\t\tc3_emesh_frame_in;\t// To link_txo_wr of link_txo_wr.v\n"], [3883, "   input [2*LW-1:0]\tc3_emesh_tran_in;\t// To link_txo_wr of link_txo_wr.v\n"], [3883, "   /*AUTOWIRE*/\n"], [3883, "   wire [LW-1:0]\ttxo_wr_data_even;\t// From link_txo_wr of link_txo_wr.v\n"], [3883, "   wire [LW-1:0]\ttxo_wr_data_odd;\t// From link_txo_wr of link_txo_wr.v\n"], [3883, "   wire\t\t\ttxo_wr_frame;\t\t// From link_txo_wr of link_txo_wr.v\n"], [3883, "   wire\t\t\ttxo_wr_launch_req_tlc;\t// From link_txo_wr of link_txo_wr.v\n"], [3883, "   wire\t\t\ttxo_wr_rotate_dis;\t// From link_txo_wr of link_txo_wr.v\n"]]}}