// Mem file initialization records.
//
// SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
// Vivado v2017.2 (64-bit)
// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// Created on Wednesday September 06, 2017 - 06:20:32 pm, from:
//
//     Map file     - /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/block_design.bmm
//     Data file(s) - /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'block_design_i_microblaze_0.block_design_i_blk_mem_gen_0_1M_1_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
