/******************************************************************************
 * COPYRIGHT CRAY INC. ar_pt_defs.h
 * FILE: ar_pt_defs.h
 * Created by v2h.c on Wed Oct  8 14:39:04 2014
 ******************************************************************************/

#ifndef _AR_PT_DEFS_H_
#define _AR_PT_DEFS_H_

#define AR_PT_N_MMRS                                           	66
#define AR_PT_N_DESCS                                          	0

/*
 *  AR PT MMR TABLE ADDRESS DEFINES
 */
#define AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB                        	(AR_PT_BASE+0x0000005000ull)
#define AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_BASE                   	(AR_PT_BASE+0x0000005000ull)
#define AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_SIZE                   	0x0000000100ull
#define AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_LIMIT                  	AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_BASE+AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_SIZE-1
#define AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_N_ENTRY                	32
#define AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_DESC_INCR              	0x00000008ull
#define AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_DESC_N_QUADWORDS       	1
#define AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_ADDR(didx)             	(((didx)*AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_DESC_INCR)\
								+ AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_BASE)
#define AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB                        	(AR_PT_BASE+0x0000005200ull)
#define AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_BASE                   	(AR_PT_BASE+0x0000005200ull)
#define AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_SIZE                   	0x0000000100ull
#define AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_LIMIT                  	AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_BASE+AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_SIZE-1
#define AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_N_ENTRY                	32
#define AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_DESC_INCR              	0x00000008ull
#define AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_DESC_N_QUADWORDS       	1
#define AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_ADDR(didx)             	(((didx)*AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_DESC_INCR)\
								+ AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_BASE)
#define AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB                        	(AR_PT_BASE+0x0000005400ull)
#define AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_BASE                   	(AR_PT_BASE+0x0000005400ull)
#define AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_SIZE                   	0x0000000080ull
#define AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_LIMIT                  	AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_BASE+AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_SIZE-1
#define AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_N_ENTRY                	16
#define AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_DESC_INCR              	0x00000008ull
#define AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_DESC_N_QUADWORDS       	1
#define AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_ADDR(didx)             	(((didx)*AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_DESC_INCR)\
								+ AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_BASE)
#define AR_RTR_PT_INQ_CFG_LOCM_RT_TAB                          	(AR_PT_BASE+0x0000005800ull)
#define AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_BASE                     	(AR_PT_BASE+0x0000005800ull)
#define AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_SIZE                     	0x0000000400ull
#define AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_LIMIT                    	AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_BASE+AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_SIZE-1
#define AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_N_ENTRY                  	128
#define AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_DESC_INCR                	0x00000008ull
#define AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_DESC_N_QUADWORDS         	1
#define AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_ADDR(didx)               	(((didx)*AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_DESC_INCR)\
								+ AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_BASE)
#define AR_RTR_PT_INQ_CFG_GLBM_RT_TAB                          	(AR_PT_BASE+0x0000006000ull)
#define AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_BASE                     	(AR_PT_BASE+0x0000006000ull)
#define AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_SIZE                     	0x0000001000ull
#define AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_LIMIT                    	AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_BASE+AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_SIZE-1
#define AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_N_ENTRY                  	512
#define AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_DESC_INCR                	0x00000008ull
#define AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_DESC_N_QUADWORDS         	1
#define AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_ADDR(didx)               	(((didx)*AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_DESC_INCR)\
								+ AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_BASE)

/*
 *  AR PT MMR ADDRESS DEFINES
 */
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG                         	(AR_PT_BASE+0x0000000000ull)
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_SIZE                    	0x0000000008ull
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LIMIT                   	AR_RTR_PT_INQ_CFG_DEGRADE_DIAG+AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_SIZE-1
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT               	(AR_PT_BASE+0x0000000008ull)
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_SIZE          	0x0000000008ull
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_LIMIT         	AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT+AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_SIZE-1
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS                    	(AR_PT_BASE+0x0000000010ull)
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_SIZE               	0x0000000008ull
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_LIMIT              	AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS+AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_SIZE-1
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE                           	(AR_PT_BASE+0x0000000060ull)
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_SIZE                      	0x0000000008ull
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_LIMIT                     	AR_RTR_PT_INQ_CFG_ROUTE_PIPE+AR_RTR_PT_INQ_CFG_ROUTE_PIPE_SIZE-1
#define AR_RTR_PT_INQ_CFG_VC_TABLE                             	(AR_PT_BASE+0x0000000068ull)
#define AR_RTR_PT_INQ_CFG_VC_TABLE_SIZE                        	0x0000000008ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_LIMIT                       	AR_RTR_PT_INQ_CFG_VC_TABLE+AR_RTR_PT_INQ_CFG_VC_TABLE_SIZE-1
#define AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS                      	(AR_PT_BASE+0x0000000070ull)
#define AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS_SIZE                 	0x0000000008ull
#define AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS_LIMIT                	AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS+AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS_SIZE-1
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL                         	(AR_PT_BASE+0x0000000078ull)
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_SIZE                    	0x0000000008ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_LIMIT                   	AR_RTR_PT_INQ_CFG_CONGEST_CTRL+AR_RTR_PT_INQ_CFG_CONGEST_CTRL_SIZE-1
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT                       	(AR_PT_BASE+0x0000000080ull)
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_SIZE                  	0x0000000008ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_LIMIT                 	AR_RTR_PT_INQ_CFG_INIT_VC_INJECT+AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_SIZE-1
#define AR_RTR_PT_INQ_ERR_FLG                                  	(AR_PT_BASE+0x0000008100ull)
#define AR_RTR_PT_INQ_ERR_FLG_SIZE                             	0x0000000008ull
#define AR_RTR_PT_INQ_ERR_FLG_LIMIT                            	AR_RTR_PT_INQ_ERR_FLG+AR_RTR_PT_INQ_ERR_FLG_SIZE-1
#define AR_RTR_PT_INQ_ERR_CLR                                  	(AR_PT_BASE+0x0000008108ull)
#define AR_RTR_PT_INQ_ERR_CLR_SIZE                             	0x0000000008ull
#define AR_RTR_PT_INQ_ERR_CLR_LIMIT                            	AR_RTR_PT_INQ_ERR_CLR+AR_RTR_PT_INQ_ERR_CLR_SIZE-1
#define AR_RTR_PT_INQ_ERR_HSS_MSK                              	(AR_PT_BASE+0x0000008110ull)
#define AR_RTR_PT_INQ_ERR_HSS_MSK_SIZE                         	0x0000000008ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_LIMIT                        	AR_RTR_PT_INQ_ERR_HSS_MSK+AR_RTR_PT_INQ_ERR_HSS_MSK_SIZE-1
#define AR_RTR_PT_INQ_ERR_FIRST_FLG                            	(AR_PT_BASE+0x0000008118ull)
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_SIZE                       	0x0000000008ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_LIMIT                      	AR_RTR_PT_INQ_ERR_FIRST_FLG+AR_RTR_PT_INQ_ERR_FIRST_FLG_SIZE-1
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE                        	(AR_PT_BASE+0x0000008120ull)
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_SIZE                   	0x0000000008ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_LIMIT                  	AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE+AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_SIZE-1
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE                          	(AR_PT_BASE+0x0000008128ull)
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_SIZE                     	0x0000000008ull
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_LIMIT                    	AR_RTR_PT_INQ_ERR_INFO_RTABLE+AR_RTR_PT_INQ_ERR_INFO_RTABLE_SIZE-1
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE                  	(AR_PT_BASE+0x0000008130ull)
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE_SIZE             	0x0000000008ull
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE_LIMIT            	AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE+AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE_SIZE-1
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE                  	(AR_PT_BASE+0x0000008138ull)
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE_SIZE             	0x0000000008ull
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE_LIMIT            	AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE+AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE_SIZE-1
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING                         	(AR_PT_BASE+0x0000008140ull)
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_SIZE                    	0x0000000008ull
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_LIMIT                   	AR_RTR_PT_INQ_ERR_INFO_ROUTING+AR_RTR_PT_INQ_ERR_INFO_ROUTING_SIZE-1
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP                       	(AR_PT_BASE+0x0000008148ull)
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_SIZE                  	0x0000000008ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_LIMIT                 	AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP+AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_SIZE-1
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ                     	(AR_PT_BASE+0x0000008150ull)
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ_SIZE                	0x0000000008ull
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ_LIMIT               	AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ+AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ_SIZE-1
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ                     	(AR_PT_BASE+0x0000008158ull)
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ_SIZE                	0x0000000008ull
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ_LIMIT               	AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ+AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ_SIZE-1
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP                     	(AR_PT_BASE+0x0000008160ull)
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP_SIZE                	0x0000000008ull
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP_LIMIT               	AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP+AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP_SIZE-1
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP                     	(AR_PT_BASE+0x0000008168ull)
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP_SIZE                	0x0000000008ull
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP_LIMIT               	AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP+AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP_SIZE-1
#define AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0                    	(AR_PT_BASE+0x0000008200ull)
#define AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0_SIZE               	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0_LIMIT              	AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0+AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0_SIZE-1
#define AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4                    	(AR_PT_BASE+0x0000008220ull)
#define AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4_SIZE               	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4_LIMIT              	AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4+AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP                	(AR_PT_BASE+0x0000008240ull)
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_SIZE           	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_LIMIT          	AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP+AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK                 	(AR_PT_BASE+0x0000008248ull)
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK_SIZE            	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK_LIMIT           	AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK+AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP                	(AR_PT_BASE+0x0000008250ull)
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_SIZE           	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_LIMIT          	AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP+AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK                 	(AR_PT_BASE+0x0000008258ull)
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK_SIZE            	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK_LIMIT           	AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK+AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP                	(AR_PT_BASE+0x0000008260ull)
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_SIZE           	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_LIMIT          	AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP+AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK                 	(AR_PT_BASE+0x0000008268ull)
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK_SIZE            	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK_LIMIT           	AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK+AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP                	(AR_PT_BASE+0x0000008270ull)
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_SIZE           	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_LIMIT          	AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP+AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK                 	(AR_PT_BASE+0x0000008278ull)
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK_SIZE            	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK_LIMIT           	AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK+AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP                	(AR_PT_BASE+0x0000008280ull)
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_SIZE           	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_LIMIT          	AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP+AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK                 	(AR_PT_BASE+0x0000008288ull)
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK_SIZE            	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK_LIMIT           	AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK+AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP                	(AR_PT_BASE+0x0000008290ull)
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_SIZE           	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_LIMIT          	AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP+AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK                 	(AR_PT_BASE+0x0000008298ull)
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK_SIZE            	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK_LIMIT           	AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK+AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP                	(AR_PT_BASE+0x00000082a0ull)
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_SIZE           	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_LIMIT          	AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP+AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK                 	(AR_PT_BASE+0x00000082a8ull)
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK_SIZE            	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK_LIMIT           	AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK+AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP                	(AR_PT_BASE+0x00000082b0ull)
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_SIZE           	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_LIMIT          	AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP+AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_SIZE-1
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK                 	(AR_PT_BASE+0x00000082b8ull)
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK_SIZE            	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK_LIMIT           	AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK+AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK_SIZE-1
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT    	(AR_PT_BASE+0x00000082c0ull)
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT_SIZE	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT_LIMIT	AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT+AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT_SIZE-1
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT    	(AR_PT_BASE+0x00000082c8ull)
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT_SIZE	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT_LIMIT	AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT+AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT_SIZE-1
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT    	(AR_PT_BASE+0x00000082d0ull)
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT_SIZE	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT_LIMIT	AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT+AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT_SIZE-1
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT    	(AR_PT_BASE+0x00000082d8ull)
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT_SIZE	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT_LIMIT	AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT+AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT_SIZE-1
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT    	(AR_PT_BASE+0x00000082e0ull)
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT_SIZE	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT_LIMIT	AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT+AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT_SIZE-1
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT    	(AR_PT_BASE+0x00000082e8ull)
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT_SIZE	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT_LIMIT	AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT+AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT_SIZE-1
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT    	(AR_PT_BASE+0x00000082f0ull)
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT_SIZE	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT_LIMIT	AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT+AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT_SIZE-1
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT    	(AR_PT_BASE+0x00000082f8ull)
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT_SIZE	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT_LIMIT	AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT+AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT_SIZE-1
#define AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT      	(AR_PT_BASE+0x0000008300ull)
#define AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT_SIZE 	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT_LIMIT	AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT+AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT_SIZE-1
#define AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT      	(AR_PT_BASE+0x0000008308ull)
#define AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT_SIZE 	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT_LIMIT	AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT+AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT_SIZE-1
#define AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT                 	(AR_PT_BASE+0x0000008310ull)
#define AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT_SIZE            	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT_LIMIT           	AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT+AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT_SIZE-1
#define AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT                 	(AR_PT_BASE+0x0000008318ull)
#define AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT_SIZE            	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT_LIMIT           	AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT+AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT_SIZE-1
#define AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT                  	(AR_PT_BASE+0x0000008320ull)
#define AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT_SIZE             	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT_LIMIT            	AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT+AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT_SIZE-1
#define AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT                 	(AR_PT_BASE+0x0000008328ull)
#define AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT_SIZE            	0x0000000008ull
#define AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT_LIMIT           	AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT+AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT_SIZE-1
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS                   	(AR_PT_BASE+0x0000008400ull)
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_SIZE              	0x0000000008ull
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_LIMIT             	AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS+AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_SIZE-1
#define AR_RTR_PT_SUBSWITCH_ERR_INFO                           	(AR_PT_BASE+0x0000008408ull)
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_SIZE                      	0x0000000008ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_LIMIT                     	AR_RTR_PT_SUBSWITCH_ERR_INFO+AR_RTR_PT_SUBSWITCH_ERR_INFO_SIZE-1
#define AR_RTR_PT_SUBSWITCH_ERR_MASK                           	(AR_PT_BASE+0x0000008410ull)
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_SIZE                      	0x0000000008ull
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_LIMIT                     	AR_RTR_PT_SUBSWITCH_ERR_MASK+AR_RTR_PT_SUBSWITCH_ERR_MASK_SIZE-1
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL                     	(AR_PT_BASE+0x0000008500ull)
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_SIZE                	0x0000000008ull
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_LIMIT               	AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL+AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_SIZE-1
#define AR_RTR_PT_COLBUF_ERR_INFO                              	(AR_PT_BASE+0x0000008510ull)
#define AR_RTR_PT_COLBUF_ERR_INFO_SIZE                         	0x0000000008ull
#define AR_RTR_PT_COLBUF_ERR_INFO_LIMIT                        	AR_RTR_PT_COLBUF_ERR_INFO+AR_RTR_PT_COLBUF_ERR_INFO_SIZE-1
#define AR_RTR_PT_COLBUF_PERF_STALL_RQ                         	(AR_PT_BASE+0x0000008530ull)
#define AR_RTR_PT_COLBUF_PERF_STALL_RQ_SIZE                    	0x0000000008ull
#define AR_RTR_PT_COLBUF_PERF_STALL_RQ_LIMIT                   	AR_RTR_PT_COLBUF_PERF_STALL_RQ+AR_RTR_PT_COLBUF_PERF_STALL_RQ_SIZE-1
#define AR_RTR_PT_COLBUF_PERF_STALL_RS                         	(AR_PT_BASE+0x0000008538ull)
#define AR_RTR_PT_COLBUF_PERF_STALL_RS_SIZE                    	0x0000000008ull
#define AR_RTR_PT_COLBUF_PERF_STALL_RS_LIMIT                   	AR_RTR_PT_COLBUF_PERF_STALL_RS+AR_RTR_PT_COLBUF_PERF_STALL_RS_SIZE-1

/*
 *  AR_RTR_PT_INQ_CFG_DEGRADE_DIAG DEFINES
 */
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SUBSWITCH_SEL_MASK          	0x7fc0000000000000ull
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_COLBUF_SEL_MASK             	0x003c000000000000ull
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_INQ_SEL_MASK                	0x0003c00000000000ull
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_EN_MASK                     	0x0000200000000000ull
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SEL_MASK                    	0x0000180000000000ull
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_COLBUF_GC_MODE_MASK              	0x0000020000000000ull
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_DISABLE_LINK_ALIVE_DISCOVERY_MASK	0x0000008000000000ull
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_VC_UNDER_TEST_MASK               	0x0000000000e00000ull
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SUBSWITCH_SEL_BP            	54
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_COLBUF_SEL_BP               	50
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_INQ_SEL_BP                  	46
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_EN_BP                       	45
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SEL_BP                      	43
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_COLBUF_GC_MODE_BP                	41
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_DISABLE_LINK_ALIVE_DISCOVERY_BP  	39
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_VC_UNDER_TEST_BP                 	21
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SUBSWITCH_SEL_QW            	0
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_COLBUF_SEL_QW               	0
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_INQ_SEL_QW                  	0
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_EN_QW                       	0
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SEL_QW                      	0
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_COLBUF_GC_MODE_QW                	0
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_DISABLE_LINK_ALIVE_DISCOVERY_QW  	0
#define AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_VC_UNDER_TEST_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT DEFINES
 */
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_RSP_CRDT_LIMIT_MASK	0x000000000000f000ull
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_REQ_CRDT_LIMIT_MASK	0x0000000000000f00ull
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_RSP_CRDT_LIMIT_MASK	0x00000000000000f0ull
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_REQ_CRDT_LIMIT_MASK	0x000000000000000full
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_RSP_CRDT_LIMIT_BP	12
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_REQ_CRDT_LIMIT_BP	8
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_RSP_CRDT_LIMIT_BP	4
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_REQ_CRDT_LIMIT_BP	0
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_RSP_CRDT_LIMIT_QW	0
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_REQ_CRDT_LIMIT_QW	0
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_RSP_CRDT_LIMIT_QW	0
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_REQ_CRDT_LIMIT_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS DEFINES
 */
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_RSP_CRDTS_MASK        	0x000000000000f000ull
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_REQ_CRDTS_MASK        	0x0000000000000f00ull
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_RSP_CRDTS_MASK       	0x00000000000000f0ull
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_REQ_CRDTS_MASK       	0x000000000000000full
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_RSP_CRDTS_BP          	12
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_REQ_CRDTS_BP          	8
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_RSP_CRDTS_BP         	4
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_REQ_CRDTS_BP         	0
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_RSP_CRDTS_QW          	0
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_REQ_CRDTS_QW          	0
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_RSP_CRDTS_QW         	0
#define AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_REQ_CRDTS_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_CFG_ROUTE_PIPE DEFINES
 */
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_RESET_LFSR_MASK                    	0x0000008000000000ull
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_READ_ALL_RTABLES_MASK              	0x0000004000000000ull
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ROUTE_ERR_TYPE_ENABLE_MASK         	0x0000003e00000000ull
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GROUP_NUMBER_MASK                  	0x00000001fe000000ull
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ARIES_NUMBER_MASK                  	0x0000000001fc0000ull
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_INCR_INCOMING_VC_MASK              	0x0000000000020000ull
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_BLUE_TILE_MASK                	0x0000000000010000ull
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_PTILE_MASK                    	0x0000000000008000ull
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_HASH_ID_MASK                       	0x0000000000007f80ull
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_LMIN_TBL_ADDR_SHIFT_MASK           	0x0000000000000070ull
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GMIN_TBL_ADDR_SHIFT_MASK           	0x000000000000000eull
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_DISABLE_CONGESTION_MASK            	0x0000000000000001ull
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_RESET_LFSR_BP                      	39
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_READ_ALL_RTABLES_BP                	38
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ROUTE_ERR_TYPE_ENABLE_BP           	33
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GROUP_NUMBER_BP                    	25
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ARIES_NUMBER_BP                    	18
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_INCR_INCOMING_VC_BP                	17
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_BLUE_TILE_BP                  	16
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_PTILE_BP                      	15
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_HASH_ID_BP                         	7
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_LMIN_TBL_ADDR_SHIFT_BP             	4
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GMIN_TBL_ADDR_SHIFT_BP             	1
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_DISABLE_CONGESTION_BP              	0
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_RESET_LFSR_QW                      	0
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_READ_ALL_RTABLES_QW                	0
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ROUTE_ERR_TYPE_ENABLE_QW           	0
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GROUP_NUMBER_QW                    	0
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ARIES_NUMBER_QW                    	0
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_INCR_INCOMING_VC_QW                	0
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_BLUE_TILE_QW                  	0
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_PTILE_QW                      	0
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_HASH_ID_QW                         	0
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_LMIN_TBL_ADDR_SHIFT_QW             	0
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GMIN_TBL_ADDR_SHIFT_QW             	0
#define AR_RTR_PT_INQ_CFG_ROUTE_PIPE_DISABLE_CONGESTION_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_CFG_VC_TABLE DEFINES
 */
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_PAR_MASK                    	0x0080000000000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_ROOT_MASK                   	0x0070000000000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_MASK                        	0x000e000000000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_PAR_MASK                    	0x0001000000000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_ROOT_MASK                   	0x0000e00000000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_MASK                        	0x00001c0000000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_PAR_MASK                    	0x0000020000000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_ROOT_MASK                   	0x000001c000000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_MASK                        	0x0000003800000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_PAR_MASK                    	0x0000000400000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_ROOT_MASK                   	0x0000000380000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_MASK                        	0x0000000070000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_PAR_MASK                    	0x0000000008000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_ROOT_MASK                   	0x0000000007000000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_MASK                        	0x0000000000e00000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_PAR_MASK                    	0x0000000000100000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_ROOT_MASK                   	0x00000000000e0000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_MASK                        	0x000000000001c000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_PAR_MASK                    	0x0000000000002000ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_ROOT_MASK                   	0x0000000000001c00ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_MASK                        	0x0000000000000380ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_PAR_MASK                    	0x0000000000000040ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_ROOT_MASK                   	0x0000000000000038ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_MASK                        	0x0000000000000007ull
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_PAR_BP                      	55
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_ROOT_BP                     	52
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_BP                          	49
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_PAR_BP                      	48
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_ROOT_BP                     	45
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_BP                          	42
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_PAR_BP                      	41
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_ROOT_BP                     	38
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_BP                          	35
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_PAR_BP                      	34
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_ROOT_BP                     	31
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_BP                          	28
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_PAR_BP                      	27
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_ROOT_BP                     	24
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_BP                          	21
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_PAR_BP                      	20
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_ROOT_BP                     	17
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_BP                          	14
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_PAR_BP                      	13
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_ROOT_BP                     	10
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_BP                          	7
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_PAR_BP                      	6
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_ROOT_BP                     	3
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_BP                          	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_PAR_QW                      	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_ROOT_QW                     	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_QW                          	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_PAR_QW                      	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_ROOT_QW                     	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_QW                          	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_PAR_QW                      	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_ROOT_QW                     	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_QW                          	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_PAR_QW                      	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_ROOT_QW                     	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_QW                          	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_PAR_QW                      	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_ROOT_QW                     	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_QW                          	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_PAR_QW                      	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_ROOT_QW                     	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_QW                          	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_PAR_QW                      	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_ROOT_QW                     	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_QW                          	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_PAR_QW                      	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_ROOT_QW                     	0
#define AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS DEFINES
 */
#define AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS_LINK_ALIVE_MASK               	0x0000ffffffffffffull
#define AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS_LINK_ALIVE_BP                 	0
#define AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS_LINK_ALIVE_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_CFG_CONGEST_CTRL DEFINES
 */
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_ADD_MASK   	0xfc00000000000000ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_SHIFT_MASK 	0x0300000000000000ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_ADD_MASK      	0x00fc000000000000ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_SHIFT_MASK    	0x0003000000000000ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_ADD_MASK   	0x0000fc0000000000ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_SHIFT_MASK 	0x0000030000000000ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_ADD_MASK      	0x000000fc00000000ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_SHIFT_MASK    	0x0000000300000000ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_ADD_MASK   	0x00000000fc000000ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_SHIFT_MASK 	0x0000000003000000ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_ADD_MASK      	0x0000000000fc0000ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_SHIFT_MASK    	0x0000000000030000ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_ADD_MASK   	0x000000000000fc00ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_SHIFT_MASK 	0x0000000000000300ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_ADD_MASK      	0x00000000000000fcull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_SHIFT_MASK    	0x0000000000000003ull
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_ADD_BP     	58
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_SHIFT_BP   	56
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_ADD_BP        	50
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_SHIFT_BP      	48
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_ADD_BP     	42
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_SHIFT_BP   	40
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_ADD_BP        	34
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_SHIFT_BP      	32
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_ADD_BP     	26
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_SHIFT_BP   	24
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_ADD_BP        	18
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_SHIFT_BP      	16
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_ADD_BP     	10
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_SHIFT_BP   	8
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_ADD_BP        	2
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_SHIFT_BP      	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_ADD_QW     	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_SHIFT_QW   	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_ADD_QW        	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_SHIFT_QW      	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_ADD_QW     	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_SHIFT_QW   	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_ADD_QW        	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_SHIFT_QW      	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_ADD_QW     	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_SHIFT_QW   	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_ADD_QW        	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_SHIFT_QW      	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_ADD_QW     	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_SHIFT_QW   	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_ADD_QW        	0
#define AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_SHIFT_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_CFG_INIT_VC_INJECT DEFINES
 */
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE3_MASK   	0xc000000000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE2_MASK   	0x3000000000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE1_MASK   	0x0c00000000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE0_MASK   	0x0300000000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_NON_HASHED_MASK	0x00c0000000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_53_52_MASK            	0x0030000000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_HASHED_MASK  	0x000c000000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_NON_MIN_HASHED_MASK	0x0003000000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE3_MASK    	0x0000c00000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE2_MASK    	0x0000300000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE1_MASK    	0x00000c0000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE0_MASK    	0x0000030000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_NON_HASHED_MASK	0x000000c000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_37_36_MASK            	0x0000003000000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_HASHED_MASK   	0x0000000c00000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_NON_MIN_HASHED_MASK	0x0000000300000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE3_MASK   	0x00000000c0000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE2_MASK   	0x0000000030000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE1_MASK   	0x000000000c000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE0_MASK   	0x0000000003000000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_NON_HASHED_MASK	0x0000000000c00000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_21_20_MASK            	0x0000000000300000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_HASHED_MASK  	0x00000000000c0000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_NON_MIN_HASHED_MASK	0x0000000000030000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE3_MASK    	0x000000000000c000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE2_MASK    	0x0000000000003000ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE1_MASK    	0x0000000000000c00ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE0_MASK    	0x0000000000000300ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_NON_HASHED_MASK	0x00000000000000c0ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_5_4_MASK              	0x0000000000000030ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_HASHED_MASK   	0x000000000000000cull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_NON_MIN_HASHED_MASK	0x0000000000000003ull
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE3_BP     	62
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE2_BP     	60
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE1_BP     	58
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE0_BP     	56
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_NON_HASHED_BP	54
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_53_52_BP              	52
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_HASHED_BP    	50
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_NON_MIN_HASHED_BP	48
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE3_BP      	46
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE2_BP      	44
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE1_BP      	42
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE0_BP      	40
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_NON_HASHED_BP 	38
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_37_36_BP              	36
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_HASHED_BP     	34
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_NON_MIN_HASHED_BP 	32
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE3_BP     	30
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE2_BP     	28
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE1_BP     	26
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE0_BP     	24
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_NON_HASHED_BP	22
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_21_20_BP              	20
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_HASHED_BP    	18
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_NON_MIN_HASHED_BP	16
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE3_BP      	14
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE2_BP      	12
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE1_BP      	10
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE0_BP      	8
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_NON_HASHED_BP 	6
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_5_4_BP                	4
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_HASHED_BP     	2
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_NON_MIN_HASHED_BP 	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE3_QW     	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE2_QW     	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE1_QW     	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE0_QW     	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_NON_HASHED_QW	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_53_52_QW              	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_HASHED_QW    	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_NON_MIN_HASHED_QW	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE3_QW      	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE2_QW      	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE1_QW      	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE0_QW      	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_NON_HASHED_QW 	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_37_36_QW              	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_HASHED_QW     	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_NON_MIN_HASHED_QW 	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE3_QW     	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE2_QW     	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE1_QW     	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE0_QW     	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_NON_HASHED_QW	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_21_20_QW              	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_HASHED_QW    	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_NON_MIN_HASHED_QW	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE3_QW      	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE2_QW      	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE1_QW      	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE0_QW      	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_NON_HASHED_QW 	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_5_4_QW                	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_HASHED_QW     	0
#define AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_NON_MIN_HASHED_QW 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB DEFINES
 */
#define AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_PORT_LIST_MASK                  	0x007fffffffffffffull
#define AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_PORT_LIST_BP                    	0
#define AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_PORT_LIST_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB DEFINES
 */
#define AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_PORT_LIST_MASK                  	0x007fffffffffffffull
#define AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_PORT_LIST_BP                    	0
#define AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_PORT_LIST_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB DEFINES
 */
#define AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_PORT_LIST_MASK                  	0x007fffffffffffffull
#define AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_PORT_LIST_BP                    	0
#define AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_PORT_LIST_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_CFG_LOCM_RT_TAB DEFINES
 */
#define AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_PORT_LIST_MASK                    	0x07ffffffffffffffull
#define AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_PORT_LIST_BP                      	0
#define AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_PORT_LIST_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_CFG_GLBM_RT_TAB DEFINES
 */
#define AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_PORT_LIST_MASK                    	0xffffffffffffffffull
#define AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_PORT_LIST_BP                      	0
#define AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_PORT_LIST_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_ERR_FLG DEFINES
 */
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_MAX_PKT_ERR_MASK                   	0x0000200000000000ull
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_MASK          	0x0000100000000000ull
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_MASK          	0x0000080000000000ull
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_MASK          	0x0000040000000000ull
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_MASK          	0x0000020000000000ull
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_MASK          	0x0000010000000000ull
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_MASK          	0x0000008000000000ull
#define AR_RTR_PT_INQ_ERR_FLG_SUBSWITCH_ERR_MASK                        	0x0000007f80000000ull
#define AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_TIMEOUT_ERR_MASK               	0x0000000040000000ull
#define AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_CHANNEL_ERR_MASK               	0x0000000020000000ull
#define AR_RTR_PT_INQ_ERR_FLG_PRF_CNT_ROLLOVR_ERR_MASK                  	0x0000000010000000ull
#define AR_RTR_PT_INQ_ERR_FLG_MBE_RTABLE_MASK                           	0x0000000004000000ull
#define AR_RTR_PT_INQ_ERR_FLG_SBE_RTABLE_MASK                           	0x0000000002000000ull
#define AR_RTR_PT_INQ_ERR_FLG_ROUTE_ERROR_MASK                          	0x0000000001000000ull
#define AR_RTR_PT_INQ_ERR_FLG_PBE_VC_TABLE_MASK                         	0x0000000000800000ull
#define AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RS_MASK                         	0x0000000000400000ull
#define AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RQ_MASK                         	0x0000000000200000ull
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_RFIFO_MASK                    	0x0000000000010000ull
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_RFIFO_MASK                    	0x0000000000008000ull
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_OFIFO_MASK                    	0x0000000000004000ull
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_OFIFO_MASK                    	0x0000000000002000ull
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_DFIFO_MASK                    	0x0000000000001000ull
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_DFIFO_MASK                    	0x0000000000000800ull
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_RFIFO_MASK                    	0x0000000000000400ull
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_RFIFO_MASK                    	0x0000000000000200ull
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_OFIFO_MASK                    	0x0000000000000100ull
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_OFIFO_MASK                    	0x0000000000000080ull
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_DFIFO_MASK                    	0x0000000000000040ull
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_DFIFO_MASK                    	0x0000000000000020ull
#define AR_RTR_PT_INQ_ERR_FLG_MBE_RS_DFIFO_MASK                         	0x0000000000000010ull
#define AR_RTR_PT_INQ_ERR_FLG_SBE_RS_DFIFO_MASK                         	0x0000000000000008ull
#define AR_RTR_PT_INQ_ERR_FLG_MBE_RQ_DFIFO_MASK                         	0x0000000000000004ull
#define AR_RTR_PT_INQ_ERR_FLG_SBE_RQ_DFIFO_MASK                         	0x0000000000000002ull
#define AR_RTR_PT_INQ_ERR_FLG_DIAG_ONLY_MASK                            	0x0000000000000001ull
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_MAX_PKT_ERR_BP                     	45
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_BP            	44
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_BP            	43
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_BP            	42
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_BP            	41
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_BP            	40
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_BP            	39
#define AR_RTR_PT_INQ_ERR_FLG_SUBSWITCH_ERR_BP                          	31
#define AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_TIMEOUT_ERR_BP                 	30
#define AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_CHANNEL_ERR_BP                 	29
#define AR_RTR_PT_INQ_ERR_FLG_PRF_CNT_ROLLOVR_ERR_BP                    	28
#define AR_RTR_PT_INQ_ERR_FLG_MBE_RTABLE_BP                             	26
#define AR_RTR_PT_INQ_ERR_FLG_SBE_RTABLE_BP                             	25
#define AR_RTR_PT_INQ_ERR_FLG_ROUTE_ERROR_BP                            	24
#define AR_RTR_PT_INQ_ERR_FLG_PBE_VC_TABLE_BP                           	23
#define AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RS_BP                           	22
#define AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RQ_BP                           	21
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_RFIFO_BP                      	16
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_RFIFO_BP                      	15
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_OFIFO_BP                      	14
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_OFIFO_BP                      	13
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_DFIFO_BP                      	12
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_DFIFO_BP                      	11
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_RFIFO_BP                      	10
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_RFIFO_BP                      	9
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_OFIFO_BP                      	8
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_OFIFO_BP                      	7
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_DFIFO_BP                      	6
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_DFIFO_BP                      	5
#define AR_RTR_PT_INQ_ERR_FLG_MBE_RS_DFIFO_BP                           	4
#define AR_RTR_PT_INQ_ERR_FLG_SBE_RS_DFIFO_BP                           	3
#define AR_RTR_PT_INQ_ERR_FLG_MBE_RQ_DFIFO_BP                           	2
#define AR_RTR_PT_INQ_ERR_FLG_SBE_RQ_DFIFO_BP                           	1
#define AR_RTR_PT_INQ_ERR_FLG_DIAG_ONLY_BP                              	0
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_MAX_PKT_ERR_QW                     	0
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_QW            	0
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_QW            	0
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_QW            	0
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_QW            	0
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_QW            	0
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_QW            	0
#define AR_RTR_PT_INQ_ERR_FLG_SUBSWITCH_ERR_QW                          	0
#define AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_TIMEOUT_ERR_QW                 	0
#define AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_CHANNEL_ERR_QW                 	0
#define AR_RTR_PT_INQ_ERR_FLG_PRF_CNT_ROLLOVR_ERR_QW                    	0
#define AR_RTR_PT_INQ_ERR_FLG_MBE_RTABLE_QW                             	0
#define AR_RTR_PT_INQ_ERR_FLG_SBE_RTABLE_QW                             	0
#define AR_RTR_PT_INQ_ERR_FLG_ROUTE_ERROR_QW                            	0
#define AR_RTR_PT_INQ_ERR_FLG_PBE_VC_TABLE_QW                           	0
#define AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RS_QW                           	0
#define AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RQ_QW                           	0
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_RFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_RFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_OFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_OFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_DFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_DFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_RFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_RFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_OFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_OFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_DFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_DFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_FLG_MBE_RS_DFIFO_QW                           	0
#define AR_RTR_PT_INQ_ERR_FLG_SBE_RS_DFIFO_QW                           	0
#define AR_RTR_PT_INQ_ERR_FLG_MBE_RQ_DFIFO_QW                           	0
#define AR_RTR_PT_INQ_ERR_FLG_SBE_RQ_DFIFO_QW                           	0
#define AR_RTR_PT_INQ_ERR_FLG_DIAG_ONLY_QW                              	0
#ifdef EXCEPTIONS_DEFS
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_MAX_PKT_ERR_EC                     	A_EC_INFO
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_EC            	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_EC            	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_EC            	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_EC            	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_EC            	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_EC            	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_SUBSWITCH_ERR_EC                          	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_TIMEOUT_ERR_EC                 	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_CHANNEL_ERR_EC                 	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_PRF_CNT_ROLLOVR_ERR_EC                    	A_EC_INFO
#define AR_RTR_PT_INQ_ERR_FLG_MBE_RTABLE_EC                             	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_SBE_RTABLE_EC                             	A_EC_INFO
#define AR_RTR_PT_INQ_ERR_FLG_ROUTE_ERROR_EC                            	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_PBE_VC_TABLE_EC                           	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RS_EC                           	A_EC_INFO
#define AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RQ_EC                           	A_EC_INFO
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_RFIFO_EC                      	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_RFIFO_EC                      	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_OFIFO_EC                      	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_OFIFO_EC                      	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_DFIFO_EC                      	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_DFIFO_EC                      	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_RFIFO_EC                      	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_RFIFO_EC                      	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_OFIFO_EC                      	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_OFIFO_EC                      	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_DFIFO_EC                      	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_DFIFO_EC                      	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_MBE_RS_DFIFO_EC                           	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_SBE_RS_DFIFO_EC                           	A_EC_INFO
#define AR_RTR_PT_INQ_ERR_FLG_MBE_RQ_DFIFO_EC                           	A_EC_CRIT
#define AR_RTR_PT_INQ_ERR_FLG_SBE_RQ_DFIFO_EC                           	A_EC_INFO
#define AR_RTR_PT_INQ_ERR_FLG_DIAG_ONLY_EC                              	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_ERR_CLR DEFINES
 */
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_MAX_PKT_ERR_MASK                   	0x0000200000000000ull
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT5_MASK          	0x0000100000000000ull
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT4_MASK          	0x0000080000000000ull
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT3_MASK          	0x0000040000000000ull
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT2_MASK          	0x0000020000000000ull
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT1_MASK          	0x0000010000000000ull
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT0_MASK          	0x0000008000000000ull
#define AR_RTR_PT_INQ_ERR_CLR_SUBSWITCH_ERR_MASK                        	0x0000007f80000000ull
#define AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_TIMEOUT_ERR_MASK               	0x0000000040000000ull
#define AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_CHANNEL_ERR_MASK               	0x0000000020000000ull
#define AR_RTR_PT_INQ_ERR_CLR_PRF_CNT_ROLLOVR_ERR_MASK                  	0x0000000010000000ull
#define AR_RTR_PT_INQ_ERR_CLR_MBE_RTABLE_MASK                           	0x0000000004000000ull
#define AR_RTR_PT_INQ_ERR_CLR_SBE_RTABLE_MASK                           	0x0000000002000000ull
#define AR_RTR_PT_INQ_ERR_CLR_ROUTE_ERROR_MASK                          	0x0000000001000000ull
#define AR_RTR_PT_INQ_ERR_CLR_PBE_VC_TABLE_MASK                         	0x0000000000800000ull
#define AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RS_MASK                         	0x0000000000400000ull
#define AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RQ_MASK                         	0x0000000000200000ull
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_RFIFO_MASK                    	0x0000000000010000ull
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_RFIFO_MASK                    	0x0000000000008000ull
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_OFIFO_MASK                    	0x0000000000004000ull
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_OFIFO_MASK                    	0x0000000000002000ull
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_DFIFO_MASK                    	0x0000000000001000ull
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_DFIFO_MASK                    	0x0000000000000800ull
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_RFIFO_MASK                    	0x0000000000000400ull
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_RFIFO_MASK                    	0x0000000000000200ull
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_OFIFO_MASK                    	0x0000000000000100ull
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_OFIFO_MASK                    	0x0000000000000080ull
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_DFIFO_MASK                    	0x0000000000000040ull
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_DFIFO_MASK                    	0x0000000000000020ull
#define AR_RTR_PT_INQ_ERR_CLR_MBE_RS_DFIFO_MASK                         	0x0000000000000010ull
#define AR_RTR_PT_INQ_ERR_CLR_SBE_RS_DFIFO_MASK                         	0x0000000000000008ull
#define AR_RTR_PT_INQ_ERR_CLR_MBE_RQ_DFIFO_MASK                         	0x0000000000000004ull
#define AR_RTR_PT_INQ_ERR_CLR_SBE_RQ_DFIFO_MASK                         	0x0000000000000002ull
#define AR_RTR_PT_INQ_ERR_CLR_DIAG_ONLY_MASK                            	0x0000000000000001ull
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_MAX_PKT_ERR_BP                     	45
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT5_BP            	44
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT4_BP            	43
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT3_BP            	42
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT2_BP            	41
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT1_BP            	40
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT0_BP            	39
#define AR_RTR_PT_INQ_ERR_CLR_SUBSWITCH_ERR_BP                          	31
#define AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_TIMEOUT_ERR_BP                 	30
#define AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_CHANNEL_ERR_BP                 	29
#define AR_RTR_PT_INQ_ERR_CLR_PRF_CNT_ROLLOVR_ERR_BP                    	28
#define AR_RTR_PT_INQ_ERR_CLR_MBE_RTABLE_BP                             	26
#define AR_RTR_PT_INQ_ERR_CLR_SBE_RTABLE_BP                             	25
#define AR_RTR_PT_INQ_ERR_CLR_ROUTE_ERROR_BP                            	24
#define AR_RTR_PT_INQ_ERR_CLR_PBE_VC_TABLE_BP                           	23
#define AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RS_BP                           	22
#define AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RQ_BP                           	21
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_RFIFO_BP                      	16
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_RFIFO_BP                      	15
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_OFIFO_BP                      	14
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_OFIFO_BP                      	13
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_DFIFO_BP                      	12
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_DFIFO_BP                      	11
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_RFIFO_BP                      	10
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_RFIFO_BP                      	9
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_OFIFO_BP                      	8
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_OFIFO_BP                      	7
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_DFIFO_BP                      	6
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_DFIFO_BP                      	5
#define AR_RTR_PT_INQ_ERR_CLR_MBE_RS_DFIFO_BP                           	4
#define AR_RTR_PT_INQ_ERR_CLR_SBE_RS_DFIFO_BP                           	3
#define AR_RTR_PT_INQ_ERR_CLR_MBE_RQ_DFIFO_BP                           	2
#define AR_RTR_PT_INQ_ERR_CLR_SBE_RQ_DFIFO_BP                           	1
#define AR_RTR_PT_INQ_ERR_CLR_DIAG_ONLY_BP                              	0
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_MAX_PKT_ERR_QW                     	0
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT5_QW            	0
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT4_QW            	0
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT3_QW            	0
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT2_QW            	0
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT1_QW            	0
#define AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT0_QW            	0
#define AR_RTR_PT_INQ_ERR_CLR_SUBSWITCH_ERR_QW                          	0
#define AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_TIMEOUT_ERR_QW                 	0
#define AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_CHANNEL_ERR_QW                 	0
#define AR_RTR_PT_INQ_ERR_CLR_PRF_CNT_ROLLOVR_ERR_QW                    	0
#define AR_RTR_PT_INQ_ERR_CLR_MBE_RTABLE_QW                             	0
#define AR_RTR_PT_INQ_ERR_CLR_SBE_RTABLE_QW                             	0
#define AR_RTR_PT_INQ_ERR_CLR_ROUTE_ERROR_QW                            	0
#define AR_RTR_PT_INQ_ERR_CLR_PBE_VC_TABLE_QW                           	0
#define AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RS_QW                           	0
#define AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RQ_QW                           	0
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_RFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_RFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_OFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_OFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_DFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_DFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_RFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_RFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_OFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_OFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_DFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_DFIFO_QW                      	0
#define AR_RTR_PT_INQ_ERR_CLR_MBE_RS_DFIFO_QW                           	0
#define AR_RTR_PT_INQ_ERR_CLR_SBE_RS_DFIFO_QW                           	0
#define AR_RTR_PT_INQ_ERR_CLR_MBE_RQ_DFIFO_QW                           	0
#define AR_RTR_PT_INQ_ERR_CLR_SBE_RQ_DFIFO_QW                           	0
#define AR_RTR_PT_INQ_ERR_CLR_DIAG_ONLY_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_ERR_HSS_MSK DEFINES
 */
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_MAX_PKT_ERR_MASK               	0x0000200000000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT5_MASK      	0x0000100000000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT4_MASK      	0x0000080000000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT3_MASK      	0x0000040000000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT2_MASK      	0x0000020000000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT1_MASK      	0x0000010000000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT0_MASK      	0x0000008000000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_SUBSWITCH_ERR_MASK                    	0x0000007f80000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_TIMEOUT_ERR_MASK           	0x0000000040000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_CHANNEL_ERR_MASK           	0x0000000020000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_PRF_CNT_ROLLOVR_ERR_MASK              	0x0000000010000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RTABLE_MASK                       	0x0000000004000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RTABLE_MASK                       	0x0000000002000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_ROUTE_ERROR_MASK                      	0x0000000001000000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_VC_TABLE_MASK                     	0x0000000000800000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RS_MASK                     	0x0000000000400000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RQ_MASK                     	0x0000000000200000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_RFIFO_MASK                	0x0000000000010000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_RFIFO_MASK                	0x0000000000008000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_OFIFO_MASK                	0x0000000000004000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_OFIFO_MASK                	0x0000000000002000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_DFIFO_MASK                	0x0000000000001000ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_DFIFO_MASK                	0x0000000000000800ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_RFIFO_MASK                	0x0000000000000400ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_RFIFO_MASK                	0x0000000000000200ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_OFIFO_MASK                	0x0000000000000100ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_OFIFO_MASK                	0x0000000000000080ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_DFIFO_MASK                	0x0000000000000040ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_DFIFO_MASK                	0x0000000000000020ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RS_DFIFO_MASK                     	0x0000000000000010ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RS_DFIFO_MASK                     	0x0000000000000008ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RQ_DFIFO_MASK                     	0x0000000000000004ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RQ_DFIFO_MASK                     	0x0000000000000002ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_DIAG_ONLY_MASK                        	0x0000000000000001ull
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_MAX_PKT_ERR_BP                 	45
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT5_BP        	44
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT4_BP        	43
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT3_BP        	42
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT2_BP        	41
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT1_BP        	40
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT0_BP        	39
#define AR_RTR_PT_INQ_ERR_HSS_MSK_SUBSWITCH_ERR_BP                      	31
#define AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_TIMEOUT_ERR_BP             	30
#define AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_CHANNEL_ERR_BP             	29
#define AR_RTR_PT_INQ_ERR_HSS_MSK_PRF_CNT_ROLLOVR_ERR_BP                	28
#define AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RTABLE_BP                         	26
#define AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RTABLE_BP                         	25
#define AR_RTR_PT_INQ_ERR_HSS_MSK_ROUTE_ERROR_BP                        	24
#define AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_VC_TABLE_BP                       	23
#define AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RS_BP                       	22
#define AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RQ_BP                       	21
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_RFIFO_BP                  	16
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_RFIFO_BP                  	15
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_OFIFO_BP                  	14
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_OFIFO_BP                  	13
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_DFIFO_BP                  	12
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_DFIFO_BP                  	11
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_RFIFO_BP                  	10
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_RFIFO_BP                  	9
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_OFIFO_BP                  	8
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_OFIFO_BP                  	7
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_DFIFO_BP                  	6
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_DFIFO_BP                  	5
#define AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RS_DFIFO_BP                       	4
#define AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RS_DFIFO_BP                       	3
#define AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RQ_DFIFO_BP                       	2
#define AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RQ_DFIFO_BP                       	1
#define AR_RTR_PT_INQ_ERR_HSS_MSK_DIAG_ONLY_BP                          	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_MAX_PKT_ERR_QW                 	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT5_QW        	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT4_QW        	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT3_QW        	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT2_QW        	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT1_QW        	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT0_QW        	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_SUBSWITCH_ERR_QW                      	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_TIMEOUT_ERR_QW             	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_CHANNEL_ERR_QW             	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_PRF_CNT_ROLLOVR_ERR_QW                	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RTABLE_QW                         	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RTABLE_QW                         	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_ROUTE_ERROR_QW                        	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_VC_TABLE_QW                       	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RS_QW                       	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RQ_QW                       	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_RFIFO_QW                  	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_RFIFO_QW                  	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_OFIFO_QW                  	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_OFIFO_QW                  	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_DFIFO_QW                  	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_DFIFO_QW                  	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_RFIFO_QW                  	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_RFIFO_QW                  	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_OFIFO_QW                  	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_OFIFO_QW                  	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_DFIFO_QW                  	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_DFIFO_QW                  	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RS_DFIFO_QW                       	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RS_DFIFO_QW                       	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RQ_DFIFO_QW                       	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RQ_DFIFO_QW                       	0
#define AR_RTR_PT_INQ_ERR_HSS_MSK_DIAG_ONLY_QW                          	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_ERR_FIRST_FLG DEFINES
 */
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_MAX_PKT_ERR_MASK             	0x0000200000000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_MASK    	0x0000100000000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_MASK    	0x0000080000000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_MASK    	0x0000040000000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_MASK    	0x0000020000000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_MASK    	0x0000010000000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_MASK    	0x0000008000000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_SUBSWITCH_ERR_MASK                  	0x0000007f80000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_TIMEOUT_ERR_MASK         	0x0000000040000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_CHANNEL_ERR_MASK         	0x0000000020000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_PRF_CNT_ROLLOVR_ERR_MASK            	0x0000000010000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RTABLE_MASK                     	0x0000000004000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RTABLE_MASK                     	0x0000000002000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_ROUTE_ERROR_MASK                    	0x0000000001000000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_VC_TABLE_MASK                   	0x0000000000800000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RS_MASK                   	0x0000000000400000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RQ_MASK                   	0x0000000000200000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_RFIFO_MASK              	0x0000000000010000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_RFIFO_MASK              	0x0000000000008000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_OFIFO_MASK              	0x0000000000004000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_OFIFO_MASK              	0x0000000000002000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_DFIFO_MASK              	0x0000000000001000ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_DFIFO_MASK              	0x0000000000000800ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_RFIFO_MASK              	0x0000000000000400ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_RFIFO_MASK              	0x0000000000000200ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_OFIFO_MASK              	0x0000000000000100ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_OFIFO_MASK              	0x0000000000000080ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_DFIFO_MASK              	0x0000000000000040ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_DFIFO_MASK              	0x0000000000000020ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RS_DFIFO_MASK                   	0x0000000000000010ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RS_DFIFO_MASK                   	0x0000000000000008ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RQ_DFIFO_MASK                   	0x0000000000000004ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RQ_DFIFO_MASK                   	0x0000000000000002ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_DIAG_ONLY_MASK                      	0x0000000000000001ull
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_MAX_PKT_ERR_BP               	45
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_BP      	44
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_BP      	43
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_BP      	42
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_BP      	41
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_BP      	40
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_BP      	39
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_SUBSWITCH_ERR_BP                    	31
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_TIMEOUT_ERR_BP           	30
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_CHANNEL_ERR_BP           	29
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_PRF_CNT_ROLLOVR_ERR_BP              	28
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RTABLE_BP                       	26
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RTABLE_BP                       	25
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_ROUTE_ERROR_BP                      	24
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_VC_TABLE_BP                     	23
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RS_BP                     	22
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RQ_BP                     	21
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_RFIFO_BP                	16
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_RFIFO_BP                	15
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_OFIFO_BP                	14
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_OFIFO_BP                	13
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_DFIFO_BP                	12
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_DFIFO_BP                	11
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_RFIFO_BP                	10
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_RFIFO_BP                	9
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_OFIFO_BP                	8
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_OFIFO_BP                	7
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_DFIFO_BP                	6
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_DFIFO_BP                	5
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RS_DFIFO_BP                     	4
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RS_DFIFO_BP                     	3
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RQ_DFIFO_BP                     	2
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RQ_DFIFO_BP                     	1
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_DIAG_ONLY_BP                        	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_MAX_PKT_ERR_QW               	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_QW      	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_QW      	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_QW      	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_QW      	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_QW      	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_QW      	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_SUBSWITCH_ERR_QW                    	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_TIMEOUT_ERR_QW           	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_CHANNEL_ERR_QW           	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_PRF_CNT_ROLLOVR_ERR_QW              	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RTABLE_QW                       	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RTABLE_QW                       	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_ROUTE_ERROR_QW                      	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_VC_TABLE_QW                     	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RS_QW                     	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RQ_QW                     	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_RFIFO_QW                	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_RFIFO_QW                	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_OFIFO_QW                	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_OFIFO_QW                	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_DFIFO_QW                	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_DFIFO_QW                	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_RFIFO_QW                	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_RFIFO_QW                	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_OFIFO_QW                	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_OFIFO_QW                	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_DFIFO_QW                	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_DFIFO_QW                	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RS_DFIFO_QW                     	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RS_DFIFO_QW                     	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RQ_DFIFO_QW                     	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RQ_DFIFO_QW                     	0
#define AR_RTR_PT_INQ_ERR_FIRST_FLG_DIAG_ONLY_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE DEFINES
 */
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ADDRESS_MASK                    	0x000000ff00000000ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_CHECKBYTE_MASK                  	0x0000000000ff0000ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_RAMSELECT_MASK                  	0x00000000000001f0ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_TRIGGERED_MASK                  	0x0000000000000008ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_MODE_MASK                       	0x0000000000000006ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ENABLE_MASK                     	0x0000000000000001ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ADDRESS_BP                      	32
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_CHECKBYTE_BP                    	16
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_RAMSELECT_BP                    	4
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_TRIGGERED_BP                    	3
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_MODE_BP                         	1
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ENABLE_BP                       	0
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ADDRESS_QW                      	0
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_CHECKBYTE_QW                    	0
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_RAMSELECT_QW                    	0
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_TRIGGERED_QW                    	0
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_MODE_QW                         	0
#define AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ENABLE_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_ERR_INFO_RTABLE DEFINES
 */
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_RAM_NUM_MASK                  	0x0000038000000000ull
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_ADDRESS_MASK                  	0x0000007f80000000ull
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_SYNDROME_MASK                 	0x000000007f800000ull
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_RAM_NUM_MASK                  	0x0000000000700000ull
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_ADDRESS_MASK                  	0x00000000000ff000ull
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_SYNDROME_MASK                 	0x0000000000000ff0ull
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_MBE_MASK             	0x0000000000000008ull
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_SBE_MASK             	0x0000000000000004ull
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_RAM_NUM_BP                    	39
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_ADDRESS_BP                    	31
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_SYNDROME_BP                   	23
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_RAM_NUM_BP                    	20
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_ADDRESS_BP                    	12
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_SYNDROME_BP                   	4
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_MBE_BP               	3
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_SBE_BP               	2
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_RAM_NUM_QW                    	0
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_ADDRESS_QW                    	0
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_SYNDROME_QW                   	0
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_RAM_NUM_QW                    	0
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_ADDRESS_QW                    	0
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_SYNDROME_QW                   	0
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_MBE_QW               	0
#define AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_SBE_QW               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE DEFINES
 */
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE_SBE_COUNT_MASK            	0xffffffffffffffffull
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE_SBE_COUNT_BP              	0
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE_SBE_COUNT_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE DEFINES
 */
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE_MBE_COUNT_MASK            	0xffffffffffffffffull
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE_MBE_COUNT_BP              	0
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE_MBE_COUNT_QW              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_ERR_INFO_ROUTING DEFINES
 */
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_ERR_TYPE_MASK              	0xf800000000000000ull
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_RTABLE_ADDRESS_MASK              	0x07f8000000000000ull
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_TABLE_MASK                 	0x0007000000000000ull
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_HEAD_MASK                  	0x0000ffffffffffffull
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_ERR_TYPE_BP                	59
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_RTABLE_ADDRESS_BP                	51
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_TABLE_BP                   	48
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_HEAD_BP                    	0
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_ERR_TYPE_QW                	0
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_RTABLE_ADDRESS_QW                	0
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_TABLE_QW                   	0
#define AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_HEAD_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP DEFINES
 */
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_CHECKBYTE_MASK                 	0x00000000007f0000ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_PATH_MASK                      	0x0000000000000400ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_COUNT_MASK                     	0x00000000000003f0ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_TRIGGERED_MASK                 	0x0000000000000008ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_MODE_MASK                      	0x0000000000000002ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_ENABLE_MASK                    	0x0000000000000001ull
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_CHECKBYTE_BP                   	16
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_PATH_BP                        	10
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_COUNT_BP                       	4
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_TRIGGERED_BP                   	3
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_MODE_BP                        	1
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_ENABLE_BP                      	0
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_CHECKBYTE_QW                   	0
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_PATH_QW                        	0
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_COUNT_QW                       	0
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_TRIGGERED_QW                   	0
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_MODE_QW                        	0
#define AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_ENABLE_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ DEFINES
 */
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ_SBE_COUNT_MASK               	0xffffffffffffffffull
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ_SBE_COUNT_BP                 	0
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ_SBE_COUNT_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ DEFINES
 */
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ_MBE_COUNT_MASK               	0xffffffffffffffffull
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ_MBE_COUNT_BP                 	0
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ_MBE_COUNT_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP DEFINES
 */
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP_SBE_COUNT_MASK               	0xffffffffffffffffull
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP_SBE_COUNT_BP                 	0
#define AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP_SBE_COUNT_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP DEFINES
 */
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP_MBE_COUNT_MASK               	0xffffffffffffffffull
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP_MBE_COUNT_BP                 	0
#define AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP_MBE_COUNT_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0 DEFINES
 */
#define AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0_COUNT_MASK                  	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0_COUNT_BP                    	0
#define AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0_COUNT_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4 DEFINES
 */
#define AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4_COUNT_MASK                  	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4_COUNT_BP                    	0
#define AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4_COUNT_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_ENABLE_MASK             	0x0040000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_FLIT_PTR_MASK           	0x003e000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_COMPARE_PATTERN_MASK    	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_ENABLE_BP               	54
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_FLIT_PTR_BP             	49
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_COMPARE_PATTERN_BP      	0
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_ENABLE_QW               	0
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_FLIT_PTR_QW             	0
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_COMPARE_PATTERN_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK_MASK_MASK                	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK_MASK_BP                  	0
#define AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK_MASK_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_ENABLE_MASK             	0x0040000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_FLIT_PTR_MASK           	0x003e000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_COMPARE_PATTERN_MASK    	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_ENABLE_BP               	54
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_FLIT_PTR_BP             	49
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_COMPARE_PATTERN_BP      	0
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_ENABLE_QW               	0
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_FLIT_PTR_QW             	0
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_COMPARE_PATTERN_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK_MASK_MASK                	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK_MASK_BP                  	0
#define AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK_MASK_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_ENABLE_MASK             	0x0040000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_FLIT_PTR_MASK           	0x003e000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_COMPARE_PATTERN_MASK    	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_ENABLE_BP               	54
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_FLIT_PTR_BP             	49
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_COMPARE_PATTERN_BP      	0
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_ENABLE_QW               	0
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_FLIT_PTR_QW             	0
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_COMPARE_PATTERN_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK_MASK_MASK                	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK_MASK_BP                  	0
#define AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK_MASK_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_ENABLE_MASK             	0x0040000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_FLIT_PTR_MASK           	0x003e000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_COMPARE_PATTERN_MASK    	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_ENABLE_BP               	54
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_FLIT_PTR_BP             	49
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_COMPARE_PATTERN_BP      	0
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_ENABLE_QW               	0
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_FLIT_PTR_QW             	0
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_COMPARE_PATTERN_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK_MASK_MASK                	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK_MASK_BP                  	0
#define AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK_MASK_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_ENABLE_MASK             	0x0040000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_FLIT_PTR_MASK           	0x003e000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_COMPARE_PATTERN_MASK    	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_ENABLE_BP               	54
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_FLIT_PTR_BP             	49
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_COMPARE_PATTERN_BP      	0
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_ENABLE_QW               	0
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_FLIT_PTR_QW             	0
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_COMPARE_PATTERN_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK_MASK_MASK                	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK_MASK_BP                  	0
#define AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK_MASK_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_ENABLE_MASK             	0x0040000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_FLIT_PTR_MASK           	0x003e000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_COMPARE_PATTERN_MASK    	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_ENABLE_BP               	54
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_FLIT_PTR_BP             	49
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_COMPARE_PATTERN_BP      	0
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_ENABLE_QW               	0
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_FLIT_PTR_QW             	0
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_COMPARE_PATTERN_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK_MASK_MASK                	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK_MASK_BP                  	0
#define AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK_MASK_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_ENABLE_MASK             	0x0040000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_FLIT_PTR_MASK           	0x003e000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_COMPARE_PATTERN_MASK    	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_ENABLE_BP               	54
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_FLIT_PTR_BP             	49
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_COMPARE_PATTERN_BP      	0
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_ENABLE_QW               	0
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_FLIT_PTR_QW             	0
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_COMPARE_PATTERN_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK_MASK_MASK                	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK_MASK_BP                  	0
#define AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK_MASK_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_ENABLE_MASK             	0x0040000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_FLIT_PTR_MASK           	0x003e000000000000ull
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_COMPARE_PATTERN_MASK    	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_ENABLE_BP               	54
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_FLIT_PTR_BP             	49
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_COMPARE_PATTERN_BP      	0
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_ENABLE_QW               	0
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_FLIT_PTR_QW             	0
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_COMPARE_PATTERN_QW      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK DEFINES
 */
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK_MASK_MASK                	0x0001ffffffffffffull
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK_MASK_BP                  	0
#define AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK_MASK_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT_COUNT_MASK  	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT_COUNT_BP    	0
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT_COUNT_QW    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT_COUNT_MASK  	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT_COUNT_BP    	0
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT_COUNT_QW    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT_COUNT_MASK  	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT_COUNT_BP    	0
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT_COUNT_QW    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT_COUNT_MASK  	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT_COUNT_BP    	0
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT_COUNT_QW    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT_COUNT_MASK  	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT_COUNT_BP    	0
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT_COUNT_QW    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT_COUNT_MASK  	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT_COUNT_BP    	0
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT_COUNT_QW    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT_COUNT_MASK  	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT_COUNT_BP    	0
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT_COUNT_QW    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT_COUNT_MASK  	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT_COUNT_BP    	0
#define AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT_COUNT_QW    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT_FLIT_CNT_MASK 	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT_FLIT_CNT_BP   	0
#define AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT_FLIT_CNT_QW   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT_FLIT_CNT_MASK 	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT_FLIT_CNT_BP   	0
#define AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT_FLIT_CNT_QW   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT_COUNT_MASK               	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT_COUNT_BP                 	0
#define AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT_COUNT_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT_COUNT_MASK               	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT_COUNT_BP                 	0
#define AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT_COUNT_QW                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT_ROWBUS_2X_USAGE_CNT_MASK  	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT_ROWBUS_2X_USAGE_CNT_BP    	0
#define AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT_ROWBUS_2X_USAGE_CNT_QW    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT DEFINES
 */
#define AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT_PKT_TO_DEAD_LINK_CNT_MASK	0xffffffffffffffffull
#define AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT_PKT_TO_DEAD_LINK_CNT_BP  	0
#define AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT_PKT_TO_DEAD_LINK_CNT_QW  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS DEFINES
 */
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC7_MASK  	0x1f80000000000000ull
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC6_MASK  	0x007e000000000000ull
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC5_MASK  	0x0001f80000000000ull
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC4_MASK  	0x000007e000000000ull
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC3_MASK  	0x0000001f80000000ull
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC2_MASK  	0x000000007e000000ull
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC1_MASK  	0x0000000001f80000ull
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC0_MASK  	0x000000000007e000ull
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_EN_MASK	0x0000000000001000ull
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_MASK   	0x0000000000000fc0ull
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_VC_NUMBER_MASK             	0x0000000000000038ull
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_COLUMN_NUMBER_MASK         	0x0000000000000007ull
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC7_BP    	55
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC6_BP    	49
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC5_BP    	43
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC4_BP    	37
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC3_BP    	31
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC2_BP    	25
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC1_BP    	19
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC0_BP    	13
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_EN_BP  	12
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_BP     	6
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_VC_NUMBER_BP               	3
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_COLUMN_NUMBER_BP           	0
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC7_QW    	0
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC6_QW    	0
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC5_QW    	0
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC4_QW    	0
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC3_QW    	0
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC2_QW    	0
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC1_QW    	0
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC0_QW    	0
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_EN_QW  	0
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_QW     	0
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_VC_NUMBER_QW               	0
#define AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_COLUMN_NUMBER_QW           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_SUBSWITCH_ERR_INFO DEFINES
 */
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT7_MASK            	0x8000000000000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT7_MASK                	0x7800000000000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT7_MASK                      	0x0700000000000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT6_MASK            	0x0080000000000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT6_MASK                	0x0078000000000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT6_MASK                      	0x0007000000000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT5_MASK            	0x0000800000000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT5_MASK                	0x0000780000000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT5_MASK                      	0x0000070000000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT4_MASK            	0x0000008000000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT4_MASK                	0x0000007800000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT4_MASK                      	0x0000000700000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT3_MASK            	0x0000000080000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT3_MASK                	0x0000000078000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT3_MASK                      	0x0000000007000000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT2_MASK            	0x0000000000800000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT2_MASK                	0x0000000000780000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT2_MASK                      	0x0000000000070000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT1_MASK            	0x0000000000008000ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT1_MASK                	0x0000000000007800ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT1_MASK                      	0x0000000000000700ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT0_MASK            	0x0000000000000080ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT0_MASK                	0x0000000000000078ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT0_MASK                      	0x0000000000000007ull
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT7_BP              	63
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT7_BP                  	59
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT7_BP                        	56
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT6_BP              	55
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT6_BP                  	51
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT6_BP                        	48
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT5_BP              	47
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT5_BP                  	43
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT5_BP                        	40
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT4_BP              	39
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT4_BP                  	35
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT4_BP                        	32
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT3_BP              	31
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT3_BP                  	27
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT3_BP                        	24
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT2_BP              	23
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT2_BP                  	19
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT2_BP                        	16
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT1_BP              	15
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT1_BP                  	11
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT1_BP                        	8
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT0_BP              	7
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT0_BP                  	3
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT0_BP                        	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT7_QW              	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT7_QW                  	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT7_QW                        	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT6_QW              	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT6_QW                  	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT6_QW                        	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT5_QW              	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT5_QW                  	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT5_QW                        	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT4_QW              	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT4_QW                  	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT4_QW                        	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT3_QW              	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT3_QW                  	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT3_QW                        	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT2_QW              	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT2_QW                  	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT2_QW                        	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT1_QW              	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT1_QW                  	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT1_QW                        	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT0_QW              	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT0_QW                  	0
#define AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT0_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_SUBSWITCH_ERR_MASK DEFINES
 */
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_CREDIT_UFLOW_MASK             	0x0000000000000100ull
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_UFLOW_MASK             	0x0000000000000080ull
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_OFLOW_MASK             	0x0000000000000040ull
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_PT_ERR_MASK           	0x0000000000000020ull
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_ERR_MASK              	0x0000000000000010ull
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_EMPTY_ROUTE_ERR_MASK          	0x0000000000000008ull
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_INVALID_ROUTE_ERR_MASK        	0x0000000000000004ull
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_HEAD_PARITY_ERR_MASK	0x0000000000000002ull
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_IN_PARITY_ERR_MASK 	0x0000000000000001ull
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_CREDIT_UFLOW_BP               	8
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_UFLOW_BP               	7
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_OFLOW_BP               	6
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_PT_ERR_BP             	5
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_ERR_BP                	4
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_EMPTY_ROUTE_ERR_BP            	3
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_INVALID_ROUTE_ERR_BP          	2
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_HEAD_PARITY_ERR_BP 	1
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_IN_PARITY_ERR_BP   	0
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_CREDIT_UFLOW_QW               	0
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_UFLOW_QW               	0
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_OFLOW_QW               	0
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_PT_ERR_QW             	0
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_ERR_QW                	0
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_EMPTY_ROUTE_ERR_QW            	0
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_INVALID_ROUTE_ERR_QW          	0
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_HEAD_PARITY_ERR_QW 	0
#define AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_IN_PARITY_ERR_QW   	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL DEFINES
 */
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_MAX_PKT_LENGTH_MASK      	0x00003f0000000000ull
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_MAX_PKT_LENGTH_MASK      	0x0000003f00000000ull
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_CRDT_LIMIT_MASK          	0x0000000000007f00ull
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_CRDT_LIMIT_MASK          	0x000000000000007full
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_MAX_PKT_LENGTH_BP        	40
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_MAX_PKT_LENGTH_BP        	32
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_CRDT_LIMIT_BP            	8
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_CRDT_LIMIT_BP            	0
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_MAX_PKT_LENGTH_QW        	0
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_MAX_PKT_LENGTH_QW        	0
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_CRDT_LIMIT_QW            	0
#define AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_CRDT_LIMIT_QW            	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_COLBUF_ERR_INFO DEFINES
 */
#define AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_RSP_MASK                 	0x0000002000000000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_REQ_MASK                 	0x0000001000000000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_FLIT_CNT_MASK            	0x0000000fc0000000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT5_MASK                 	0x0000000020000000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT5_MASK                  	0x0000000010000000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT5_VC_PTR_MASK                    	0x000000000e000000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT4_MASK                 	0x0000000001000000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT4_MASK                  	0x0000000000800000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT4_VC_PTR_MASK                    	0x0000000000700000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT3_MASK                 	0x0000000000080000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT3_MASK                  	0x0000000000040000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT3_VC_PTR_MASK                    	0x0000000000038000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT2_MASK                 	0x0000000000004000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT2_MASK                  	0x0000000000002000ull
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT2_VC_PTR_MASK                    	0x0000000000001c00ull
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT1_MASK                 	0x0000000000000200ull
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT1_MASK                  	0x0000000000000100ull
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT1_VC_PTR_MASK                    	0x00000000000000e0ull
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT0_MASK                 	0x0000000000000010ull
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT0_MASK                  	0x0000000000000008ull
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT0_VC_PTR_MASK                    	0x0000000000000007ull
#define AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_RSP_BP                   	37
#define AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_REQ_BP                   	36
#define AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_FLIT_CNT_BP              	30
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT5_BP                   	29
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT5_BP                    	28
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT5_VC_PTR_BP                      	25
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT4_BP                   	24
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT4_BP                    	23
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT4_VC_PTR_BP                      	20
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT3_BP                   	19
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT3_BP                    	18
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT3_VC_PTR_BP                      	15
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT2_BP                   	14
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT2_BP                    	13
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT2_VC_PTR_BP                      	10
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT1_BP                   	9
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT1_BP                    	8
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT1_VC_PTR_BP                      	5
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT0_BP                   	4
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT0_BP                    	3
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT0_VC_PTR_BP                      	0
#define AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_RSP_QW                   	0
#define AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_REQ_QW                   	0
#define AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_FLIT_CNT_QW              	0
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT5_QW                   	0
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT5_QW                    	0
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT5_VC_PTR_QW                      	0
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT4_QW                   	0
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT4_QW                    	0
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT4_VC_PTR_QW                      	0
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT3_QW                   	0
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT3_QW                    	0
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT3_VC_PTR_QW                      	0
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT2_QW                   	0
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT2_QW                    	0
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT2_VC_PTR_QW                      	0
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT1_QW                   	0
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT1_QW                    	0
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT1_VC_PTR_QW                      	0
#define AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT0_QW                   	0
#define AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT0_QW                    	0
#define AR_RTR_PT_COLBUF_ERR_INFO_INPUT0_VC_PTR_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_COLBUF_PERF_STALL_RQ DEFINES
 */
#define AR_RTR_PT_COLBUF_PERF_STALL_RQ_COL_BUF_PERF_STALL_RQ_MASK       	0xffffffffffffffffull
#define AR_RTR_PT_COLBUF_PERF_STALL_RQ_COL_BUF_PERF_STALL_RQ_BP         	0
#define AR_RTR_PT_COLBUF_PERF_STALL_RQ_COL_BUF_PERF_STALL_RQ_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_RTR_PT_COLBUF_PERF_STALL_RS DEFINES
 */
#define AR_RTR_PT_COLBUF_PERF_STALL_RS_COL_BUF_PERF_STALL_RS_MASK       	0xffffffffffffffffull
#define AR_RTR_PT_COLBUF_PERF_STALL_RS_COL_BUF_PERF_STALL_RS_BP         	0
#define AR_RTR_PT_COLBUF_PERF_STALL_RS_COL_BUF_PERF_STALL_RS_QW         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */



/*
 *  AR PT MACROS
 */
#ifndef RD_FIELD
#define RD_FIELD(d, bp, m)	(((d)&(m))>>(bp))
#endif
#ifndef WR_FIELD
#define WR_FIELD(mmr, d, bp, m)	(mmr = (((mmr) & ~(m)) | ((((uint64_t)(d))<<(bp)) & (m))))
#endif
#define RF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SUBSWITCH_SEL(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SUBSWITCH_SEL_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SUBSWITCH_SEL_MASK)
#define WF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SUBSWITCH_SEL(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SUBSWITCH_SEL_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SUBSWITCH_SEL_MASK)
#define RF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_COLBUF_SEL(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_COLBUF_SEL_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_COLBUF_SEL_MASK)
#define WF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_COLBUF_SEL(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_COLBUF_SEL_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_COLBUF_SEL_MASK)
#define RF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_INQ_SEL(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_INQ_SEL_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_INQ_SEL_MASK)
#define WF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_INQ_SEL(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_INQ_SEL_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_INQ_SEL_MASK)
#define RF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_EN(mmr)          	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_EN_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_EN_MASK)
#define WF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_EN(mmr,v)        	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_EN_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_EN_MASK)
#define RF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SEL(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SEL_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SEL_MASK)
#define WF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SEL(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SEL_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_LMON_SEL_MASK)
#define RF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_COLBUF_GC_MODE(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_COLBUF_GC_MODE_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_COLBUF_GC_MODE_MASK)
#define WF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_COLBUF_GC_MODE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_COLBUF_GC_MODE_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_COLBUF_GC_MODE_MASK)
#define RF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_DISABLE_LINK_ALIVE_DISCOVERY(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_DISABLE_LINK_ALIVE_DISCOVERY_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_DISABLE_LINK_ALIVE_DISCOVERY_MASK)
#define WF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_DISABLE_LINK_ALIVE_DISCOVERY(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_DISABLE_LINK_ALIVE_DISCOVERY_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_DISABLE_LINK_ALIVE_DISCOVERY_MASK)
#define RF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_VC_UNDER_TEST(mmr)    	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_VC_UNDER_TEST_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_VC_UNDER_TEST_MASK)
#define WF_AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_VC_UNDER_TEST(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_VC_UNDER_TEST_BP,\
									AR_RTR_PT_INQ_CFG_DEGRADE_DIAG_VC_UNDER_TEST_MASK)
#define RF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_RSP_CRDT_LIMIT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_RSP_CRDT_LIMIT_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_RSP_CRDT_LIMIT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_RSP_CRDT_LIMIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_RSP_CRDT_LIMIT_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_RSP_CRDT_LIMIT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_REQ_CRDT_LIMIT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_REQ_CRDT_LIMIT_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_REQ_CRDT_LIMIT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_REQ_CRDT_LIMIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_REQ_CRDT_LIMIT_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_OFIFO_REQ_CRDT_LIMIT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_RSP_CRDT_LIMIT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_RSP_CRDT_LIMIT_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_RSP_CRDT_LIMIT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_RSP_CRDT_LIMIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_RSP_CRDT_LIMIT_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_RSP_CRDT_LIMIT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_REQ_CRDT_LIMIT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_REQ_CRDT_LIMIT_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_REQ_CRDT_LIMIT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_REQ_CRDT_LIMIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_REQ_CRDT_LIMIT_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDT_LIMIT_ROWBUF_REQ_CRDT_LIMIT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_RSP_CRDTS(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_RSP_CRDTS_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_RSP_CRDTS_MASK)
#define WF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_RSP_CRDTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_RSP_CRDTS_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_RSP_CRDTS_MASK)
#define RF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_REQ_CRDTS(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_REQ_CRDTS_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_REQ_CRDTS_MASK)
#define WF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_REQ_CRDTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_REQ_CRDTS_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_OFIFO_REQ_CRDTS_MASK)
#define RF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_RSP_CRDTS(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_RSP_CRDTS_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_RSP_CRDTS_MASK)
#define WF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_RSP_CRDTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_RSP_CRDTS_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_RSP_CRDTS_MASK)
#define RF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_REQ_CRDTS(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_REQ_CRDTS_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_REQ_CRDTS_MASK)
#define WF_AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_REQ_CRDTS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_REQ_CRDTS_BP,\
									AR_RTR_PT_INQ_CFG_FIFO_ROWBUF_CRDTS_ROWBUF_REQ_CRDTS_MASK)
#define RF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_RESET_LFSR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_RESET_LFSR_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_RESET_LFSR_MASK)
#define WF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_RESET_LFSR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_RESET_LFSR_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_RESET_LFSR_MASK)
#define RF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_READ_ALL_RTABLES(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_READ_ALL_RTABLES_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_READ_ALL_RTABLES_MASK)
#define WF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_READ_ALL_RTABLES(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_READ_ALL_RTABLES_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_READ_ALL_RTABLES_MASK)
#define RF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ROUTE_ERR_TYPE_ENABLE(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ROUTE_ERR_TYPE_ENABLE_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ROUTE_ERR_TYPE_ENABLE_MASK)
#define WF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ROUTE_ERR_TYPE_ENABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ROUTE_ERR_TYPE_ENABLE_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ROUTE_ERR_TYPE_ENABLE_MASK)
#define RF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GROUP_NUMBER(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GROUP_NUMBER_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GROUP_NUMBER_MASK)
#define WF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GROUP_NUMBER(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GROUP_NUMBER_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GROUP_NUMBER_MASK)
#define RF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ARIES_NUMBER(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ARIES_NUMBER_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ARIES_NUMBER_MASK)
#define WF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ARIES_NUMBER(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ARIES_NUMBER_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_ARIES_NUMBER_MASK)
#define RF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_INCR_INCOMING_VC(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_INCR_INCOMING_VC_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_INCR_INCOMING_VC_MASK)
#define WF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_INCR_INCOMING_VC(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_INCR_INCOMING_VC_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_INCR_INCOMING_VC_MASK)
#define RF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_BLUE_TILE(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_BLUE_TILE_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_BLUE_TILE_MASK)
#define WF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_BLUE_TILE(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_BLUE_TILE_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_BLUE_TILE_MASK)
#define RF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_PTILE(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_PTILE_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_PTILE_MASK)
#define WF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_PTILE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_PTILE_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_AT_A_PTILE_MASK)
#define RF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_HASH_ID(mmr)            	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_HASH_ID_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_HASH_ID_MASK)
#define WF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_HASH_ID(mmr,v)          	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_HASH_ID_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_HASH_ID_MASK)
#define RF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_LMIN_TBL_ADDR_SHIFT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_LMIN_TBL_ADDR_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_LMIN_TBL_ADDR_SHIFT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_LMIN_TBL_ADDR_SHIFT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_LMIN_TBL_ADDR_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_LMIN_TBL_ADDR_SHIFT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GMIN_TBL_ADDR_SHIFT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GMIN_TBL_ADDR_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GMIN_TBL_ADDR_SHIFT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GMIN_TBL_ADDR_SHIFT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GMIN_TBL_ADDR_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_GMIN_TBL_ADDR_SHIFT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_DISABLE_CONGESTION(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_DISABLE_CONGESTION_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_DISABLE_CONGESTION_MASK)
#define WF_AR_RTR_PT_INQ_CFG_ROUTE_PIPE_DISABLE_CONGESTION(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_DISABLE_CONGESTION_BP,\
									AR_RTR_PT_INQ_CFG_ROUTE_PIPE_DISABLE_CONGESTION_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_PAR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_PAR_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_PAR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_PAR_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_ROOT(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_ROOT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_ROOT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_ROOT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7(mmr)             	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC7_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_PAR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_PAR_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_PAR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_PAR_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_ROOT(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_ROOT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_ROOT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_ROOT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6(mmr)             	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC6_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_PAR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_PAR_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_PAR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_PAR_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_ROOT(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_ROOT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_ROOT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_ROOT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5(mmr)             	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC5_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_PAR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_PAR_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_PAR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_PAR_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_ROOT(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_ROOT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_ROOT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_ROOT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4(mmr)             	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC4_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_PAR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_PAR_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_PAR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_PAR_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_ROOT(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_ROOT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_ROOT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_ROOT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3(mmr)             	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC3_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_PAR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_PAR_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_PAR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_PAR_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_ROOT(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_ROOT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_ROOT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_ROOT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2(mmr)             	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC2_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_PAR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_PAR_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_PAR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_PAR_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_ROOT(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_ROOT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_ROOT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_ROOT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1(mmr)             	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC1_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_PAR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_PAR_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_PAR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_PAR_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_PAR_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_ROOT(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_ROOT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_ROOT(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_ROOT_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_ROOT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0(mmr)             	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_MASK)
#define WF_AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_BP,\
									AR_RTR_PT_INQ_CFG_VC_TABLE_TRGT_VC0_MASK)
#define RF_AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS_LINK_ALIVE(mmr)    	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS_LINK_ALIVE_BP,\
									AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS_LINK_ALIVE_MASK)
#define WF_AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS_LINK_ALIVE(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS_LINK_ALIVE_BP,\
									AR_RTR_PT_INQ_CFG_LINK_ALIVE_BITS_LINK_ALIVE_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_ADD(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_ADD_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_ADD(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_ADD_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_SHIFT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_SHIFT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_SHIFT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_NONMIN_CONGEST_SHIFT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_ADD(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_ADD_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_ADD(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_ADD_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_SHIFT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_SHIFT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_SHIFT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT3_MIN_CONGEST_SHIFT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_ADD(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_ADD_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_ADD(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_ADD_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_SHIFT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_SHIFT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_SHIFT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_NONMIN_CONGEST_SHIFT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_ADD(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_ADD_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_ADD(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_ADD_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_SHIFT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_SHIFT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_SHIFT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT2_MIN_CONGEST_SHIFT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_ADD(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_ADD_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_ADD(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_ADD_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_SHIFT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_SHIFT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_SHIFT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_NONMIN_CONGEST_SHIFT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_ADD(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_ADD_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_ADD(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_ADD_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_SHIFT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_SHIFT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_SHIFT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT1_MIN_CONGEST_SHIFT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_ADD(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_ADD_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_ADD(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_ADD_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_SHIFT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_SHIFT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_SHIFT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_NONMIN_CONGEST_SHIFT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_ADD(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_ADD_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_ADD(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_ADD_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_ADD_MASK)
#define RF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_SHIFT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_SHIFT_MASK)
#define WF_AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_SHIFT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_SHIFT_BP,\
									AR_RTR_PT_INQ_CFG_CONGEST_CTRL_ADAPT0_MIN_CONGEST_SHIFT_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE3(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE3_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE3_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE3(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE3_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE3_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE2(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE2_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE2_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE2_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE2_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE1(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE1_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE1_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE1_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE1_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE0(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE0_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE0_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE0_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_ADAPTIVE0_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_NON_HASHED(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_NON_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_NON_HASHED_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_NON_HASHED(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_NON_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_NON_HASHED_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_53_52(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_53_52_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_53_52_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_53_52(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_53_52_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_53_52_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_HASHED(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_HASHED_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_HASHED(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_MIN_HASHED_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_NON_MIN_HASHED(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_NON_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_NON_MIN_HASHED_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_NON_MIN_HASHED(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_NON_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_RSP_VC_NON_MIN_HASHED_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE3(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE3_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE3_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE3(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE3_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE3_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE2(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE2_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE2_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE2_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE2_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE1(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE1_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE1_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE1_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE1_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE0(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE0_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE0_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE0_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_ADAPTIVE0_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_NON_HASHED(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_NON_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_NON_HASHED_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_NON_HASHED(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_NON_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_NON_HASHED_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_37_36(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_37_36_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_37_36_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_37_36(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_37_36_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_37_36_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_HASHED(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_HASHED_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_HASHED(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_MIN_HASHED_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_NON_MIN_HASHED(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_NON_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_NON_MIN_HASHED_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_NON_MIN_HASHED(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_NON_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_RSP_VC_NON_MIN_HASHED_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE3(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE3_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE3_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE3(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE3_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE3_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE2(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE2_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE2_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE2_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE2_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE1(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE1_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE1_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE1_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE1_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE0(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE0_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE0_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE0_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_ADAPTIVE0_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_NON_HASHED(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_NON_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_NON_HASHED_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_NON_HASHED(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_NON_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_NON_HASHED_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_21_20(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_21_20_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_21_20_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_21_20(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_21_20_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_21_20_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_HASHED(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_HASHED_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_HASHED(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_MIN_HASHED_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_NON_MIN_HASHED(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_NON_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_NON_MIN_HASHED_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_NON_MIN_HASHED(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_NON_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_OUTGRP_REQ_VC_NON_MIN_HASHED_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE3(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE3_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE3_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE3(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE3_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE3_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE2(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE2_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE2_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE2_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE2_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE1(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE1_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE1_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE1_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE1_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE0(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE0_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE0_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE0_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_ADAPTIVE0_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_NON_HASHED(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_NON_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_NON_HASHED_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_NON_HASHED(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_NON_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_NON_HASHED_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_5_4(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_5_4_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_5_4_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_5_4(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_5_4_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_RESERVED_5_4_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_HASHED(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_HASHED_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_HASHED(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_MIN_HASHED_MASK)
#define RF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_NON_MIN_HASHED(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_NON_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_NON_MIN_HASHED_MASK)
#define WF_AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_NON_MIN_HASHED(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_NON_MIN_HASHED_BP,\
									AR_RTR_PT_INQ_CFG_INIT_VC_INJECT_INGRP_REQ_VC_NON_MIN_HASHED_MASK)
#define RF_AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_PORT_LIST(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_PORT_LIST_BP,\
									AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_PORT_LIST_MASK)
#define WF_AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_PORT_LIST(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_PORT_LIST_BP,\
									AR_RTR_PT_INQ_CFG_GRN_NM_RT_TAB_PORT_LIST_MASK)
#define RF_AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_PORT_LIST(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_PORT_LIST_BP,\
									AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_PORT_LIST_MASK)
#define WF_AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_PORT_LIST(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_PORT_LIST_BP,\
									AR_RTR_PT_INQ_CFG_BLK_NM_RT_TAB_PORT_LIST_MASK)
#define RF_AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_PORT_LIST(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_PORT_LIST_BP,\
									AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_PORT_LIST_MASK)
#define WF_AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_PORT_LIST(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_PORT_LIST_BP,\
									AR_RTR_PT_INQ_CFG_BLU_NM_RT_TAB_PORT_LIST_MASK)
#define RF_AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_PORT_LIST(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_PORT_LIST_BP,\
									AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_PORT_LIST_MASK)
#define WF_AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_PORT_LIST(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_PORT_LIST_BP,\
									AR_RTR_PT_INQ_CFG_LOCM_RT_TAB_PORT_LIST_MASK)
#define RF_AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_PORT_LIST(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_PORT_LIST_BP,\
									AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_PORT_LIST_MASK)
#define WF_AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_PORT_LIST(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_PORT_LIST_BP,\
									AR_RTR_PT_INQ_CFG_GLBM_RT_TAB_PORT_LIST_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_MAX_PKT_ERR(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_MAX_PKT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_MAX_PKT_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_MAX_PKT_ERR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_MAX_PKT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_MAX_PKT_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_BP,\
									AR_RTR_PT_INQ_ERR_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_SUBSWITCH_ERR(mmr)             	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_SUBSWITCH_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FLG_SUBSWITCH_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_SUBSWITCH_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_SUBSWITCH_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FLG_SUBSWITCH_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_TIMEOUT_ERR(mmr)    	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_TIMEOUT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_TIMEOUT_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_TIMEOUT_ERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_TIMEOUT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_TIMEOUT_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_CHANNEL_ERR(mmr)    	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_CHANNEL_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_CHANNEL_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_CHANNEL_ERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_CHANNEL_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FLG_LINK_ALIVE_CHANNEL_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_PRF_CNT_ROLLOVR_ERR(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_PRF_CNT_ROLLOVR_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FLG_PRF_CNT_ROLLOVR_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_PRF_CNT_ROLLOVR_ERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_PRF_CNT_ROLLOVR_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FLG_PRF_CNT_ROLLOVR_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_MBE_RTABLE(mmr)                	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_MBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_FLG_MBE_RTABLE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_MBE_RTABLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_MBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_FLG_MBE_RTABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_SBE_RTABLE(mmr)                	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_SBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_FLG_SBE_RTABLE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_SBE_RTABLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_SBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_FLG_SBE_RTABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_ROUTE_ERROR(mmr)               	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_ROUTE_ERROR_BP,\
									AR_RTR_PT_INQ_ERR_FLG_ROUTE_ERROR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_ROUTE_ERROR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_ROUTE_ERROR_BP,\
									AR_RTR_PT_INQ_ERR_FLG_ROUTE_ERROR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_PBE_VC_TABLE(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_PBE_VC_TABLE_BP,\
									AR_RTR_PT_INQ_ERR_FLG_PBE_VC_TABLE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_PBE_VC_TABLE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_PBE_VC_TABLE_BP,\
									AR_RTR_PT_INQ_ERR_FLG_PBE_VC_TABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RS(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RS_BP,\
									AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RS_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RS(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RS_BP,\
									AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RS_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RQ(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RQ_BP,\
									AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RQ_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RQ(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RQ_BP,\
									AR_RTR_PT_INQ_ERR_FLG_PBE_RFIFO_RQ_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_RFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_RFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_RFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_RFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_OFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_OFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_OFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_OFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_DFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_DFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_DFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_DFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_UFLW_ERR_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_RFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_RFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_RFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_RFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_OFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_OFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_OFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_OFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_DFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_DFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_DFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_DFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_OFLW_ERR_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_MBE_RS_DFIFO(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_MBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_MBE_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_MBE_RS_DFIFO(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_MBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_MBE_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_SBE_RS_DFIFO(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_SBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_SBE_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_SBE_RS_DFIFO(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_SBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_SBE_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_MBE_RQ_DFIFO(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_MBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_MBE_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_MBE_RQ_DFIFO(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_MBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_MBE_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_SBE_RQ_DFIFO(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_SBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_SBE_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_SBE_RQ_DFIFO(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_SBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FLG_SBE_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FLG_DIAG_ONLY(mmr)                 	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FLG_DIAG_ONLY_BP,\
									AR_RTR_PT_INQ_ERR_FLG_DIAG_ONLY_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FLG_DIAG_ONLY(mmr,v)               	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FLG_DIAG_ONLY_BP,\
									AR_RTR_PT_INQ_ERR_FLG_DIAG_ONLY_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_MAX_PKT_ERR(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_MAX_PKT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_MAX_PKT_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_MAX_PKT_ERR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_MAX_PKT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_MAX_PKT_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT5(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT5_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT5_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT5(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT5_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT5_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT4(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT4_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT4_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT4(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT4_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT4_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT3(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT3_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT3_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT3(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT3_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT3_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT2(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT2_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT2_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT2_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT2_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT1(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT1_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT1_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT1_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT1_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT0(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT0_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT0_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT0_BP,\
									AR_RTR_PT_INQ_ERR_CLR_COLBUF_OFLW_UFLW_ERR_INPUT0_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_SUBSWITCH_ERR(mmr)             	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_SUBSWITCH_ERR_BP,\
									AR_RTR_PT_INQ_ERR_CLR_SUBSWITCH_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_SUBSWITCH_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_SUBSWITCH_ERR_BP,\
									AR_RTR_PT_INQ_ERR_CLR_SUBSWITCH_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_TIMEOUT_ERR(mmr)    	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_TIMEOUT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_TIMEOUT_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_TIMEOUT_ERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_TIMEOUT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_TIMEOUT_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_CHANNEL_ERR(mmr)    	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_CHANNEL_ERR_BP,\
									AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_CHANNEL_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_CHANNEL_ERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_CHANNEL_ERR_BP,\
									AR_RTR_PT_INQ_ERR_CLR_LINK_ALIVE_CHANNEL_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_PRF_CNT_ROLLOVR_ERR(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_PRF_CNT_ROLLOVR_ERR_BP,\
									AR_RTR_PT_INQ_ERR_CLR_PRF_CNT_ROLLOVR_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_PRF_CNT_ROLLOVR_ERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_PRF_CNT_ROLLOVR_ERR_BP,\
									AR_RTR_PT_INQ_ERR_CLR_PRF_CNT_ROLLOVR_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_MBE_RTABLE(mmr)                	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_MBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_CLR_MBE_RTABLE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_MBE_RTABLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_MBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_CLR_MBE_RTABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_SBE_RTABLE(mmr)                	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_SBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_CLR_SBE_RTABLE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_SBE_RTABLE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_SBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_CLR_SBE_RTABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_ROUTE_ERROR(mmr)               	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_ROUTE_ERROR_BP,\
									AR_RTR_PT_INQ_ERR_CLR_ROUTE_ERROR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_ROUTE_ERROR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_ROUTE_ERROR_BP,\
									AR_RTR_PT_INQ_ERR_CLR_ROUTE_ERROR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_PBE_VC_TABLE(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_PBE_VC_TABLE_BP,\
									AR_RTR_PT_INQ_ERR_CLR_PBE_VC_TABLE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_PBE_VC_TABLE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_PBE_VC_TABLE_BP,\
									AR_RTR_PT_INQ_ERR_CLR_PBE_VC_TABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RS(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RS_BP,\
									AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RS_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RS(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RS_BP,\
									AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RS_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RQ(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RQ_BP,\
									AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RQ_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RQ(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RQ_BP,\
									AR_RTR_PT_INQ_ERR_CLR_PBE_RFIFO_RQ_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_RFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_RFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_RFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_RFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_OFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_OFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_OFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_OFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_DFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_DFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_DFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_DFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_UFLW_ERR_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_RFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_RFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_RFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_RFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_OFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_OFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_OFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_OFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_DFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_DFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_DFIFO(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_DFIFO(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_OFLW_ERR_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_MBE_RS_DFIFO(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_MBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_MBE_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_MBE_RS_DFIFO(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_MBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_MBE_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_SBE_RS_DFIFO(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_SBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_SBE_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_SBE_RS_DFIFO(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_SBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_SBE_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_MBE_RQ_DFIFO(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_MBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_MBE_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_MBE_RQ_DFIFO(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_MBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_MBE_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_SBE_RQ_DFIFO(mmr)              	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_SBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_SBE_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_SBE_RQ_DFIFO(mmr,v)            	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_SBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_CLR_SBE_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_CLR_DIAG_ONLY(mmr)                 	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_CLR_DIAG_ONLY_BP,\
									AR_RTR_PT_INQ_ERR_CLR_DIAG_ONLY_MASK)
#define WF_AR_RTR_PT_INQ_ERR_CLR_DIAG_ONLY(mmr,v)               	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_CLR_DIAG_ONLY_BP,\
									AR_RTR_PT_INQ_ERR_CLR_DIAG_ONLY_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_MAX_PKT_ERR(mmr)    	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_MAX_PKT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_MAX_PKT_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_MAX_PKT_ERR(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_MAX_PKT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_MAX_PKT_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT5(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT5_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT5_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT5(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT5_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT5_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT4(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT4_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT4_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT4(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT4_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT4_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT3(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT3_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT3_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT3(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT3_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT3_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT2(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT2_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT2_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT2_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT2_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT1(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT1_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT1_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT1_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT1_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT0(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT0_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT0_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT0_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_COLBUF_OFLW_UFLW_ERR_INPUT0_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_SUBSWITCH_ERR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SUBSWITCH_ERR_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SUBSWITCH_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_SUBSWITCH_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SUBSWITCH_ERR_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SUBSWITCH_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_TIMEOUT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_TIMEOUT_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_TIMEOUT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_TIMEOUT_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_CHANNEL_ERR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_CHANNEL_ERR_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_CHANNEL_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_CHANNEL_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_CHANNEL_ERR_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_LINK_ALIVE_CHANNEL_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_PRF_CNT_ROLLOVR_ERR(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PRF_CNT_ROLLOVR_ERR_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PRF_CNT_ROLLOVR_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_PRF_CNT_ROLLOVR_ERR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PRF_CNT_ROLLOVR_ERR_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PRF_CNT_ROLLOVR_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RTABLE(mmr)            	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RTABLE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RTABLE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RTABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RTABLE(mmr)            	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RTABLE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RTABLE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RTABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_ROUTE_ERROR(mmr)           	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_ROUTE_ERROR_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_ROUTE_ERROR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_ROUTE_ERROR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_ROUTE_ERROR_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_ROUTE_ERROR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_VC_TABLE(mmr)          	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_VC_TABLE_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_VC_TABLE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_VC_TABLE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_VC_TABLE_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_VC_TABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RS(mmr)          	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RS_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RS_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RS(mmr,v)        	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RS_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RS_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RQ(mmr)          	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RQ_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RQ_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RQ(mmr,v)        	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RQ_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_PBE_RFIFO_RQ_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_RFIFO(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_RFIFO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_RFIFO(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_RFIFO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_OFIFO(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_OFIFO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_OFIFO(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_OFIFO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_DFIFO(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_DFIFO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_DFIFO(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_DFIFO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_UFLW_ERR_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_RFIFO(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_RFIFO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_RFIFO(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_RFIFO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_OFIFO(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_OFIFO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_OFIFO(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_OFIFO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_DFIFO(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_DFIFO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_DFIFO(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_DFIFO(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_OFLW_ERR_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RS_DFIFO(mmr)          	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RS_DFIFO(mmr,v)        	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RS_DFIFO(mmr)          	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RS_DFIFO(mmr,v)        	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RQ_DFIFO(mmr)          	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RQ_DFIFO(mmr,v)        	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_MBE_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RQ_DFIFO(mmr)          	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RQ_DFIFO(mmr,v)        	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_SBE_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_HSS_MSK_DIAG_ONLY(mmr)             	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define WF_AR_RTR_PT_INQ_ERR_HSS_MSK_DIAG_ONLY(mmr,v)           	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_DIAG_ONLY_BP,\
									AR_RTR_PT_INQ_ERR_HSS_MSK_DIAG_ONLY_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_MAX_PKT_ERR(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_MAX_PKT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_MAX_PKT_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_MAX_PKT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_MAX_PKT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_MAX_PKT_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT5_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT4_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT3_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT2_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT1_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_COLBUF_OFLW_UFLW_ERR_INPUT0_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_SUBSWITCH_ERR(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SUBSWITCH_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SUBSWITCH_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_SUBSWITCH_ERR(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SUBSWITCH_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SUBSWITCH_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_TIMEOUT_ERR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_TIMEOUT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_TIMEOUT_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_TIMEOUT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_TIMEOUT_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_TIMEOUT_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_CHANNEL_ERR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_CHANNEL_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_CHANNEL_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_CHANNEL_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_CHANNEL_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_LINK_ALIVE_CHANNEL_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_PRF_CNT_ROLLOVR_ERR(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PRF_CNT_ROLLOVR_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PRF_CNT_ROLLOVR_ERR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_PRF_CNT_ROLLOVR_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PRF_CNT_ROLLOVR_ERR_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PRF_CNT_ROLLOVR_ERR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RTABLE(mmr)          	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RTABLE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RTABLE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RTABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RTABLE(mmr)          	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RTABLE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RTABLE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RTABLE_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RTABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_ROUTE_ERROR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_ROUTE_ERROR_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_ROUTE_ERROR_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_ROUTE_ERROR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_ROUTE_ERROR_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_ROUTE_ERROR_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_VC_TABLE(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_VC_TABLE_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_VC_TABLE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_VC_TABLE(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_VC_TABLE_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_VC_TABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RS(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RS_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RS_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RS_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RS_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RQ(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RQ_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RQ_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RQ(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RQ_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_PBE_RFIFO_RQ_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_RFIFO(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_RFIFO(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_RFIFO(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_RFIFO(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_OFIFO(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_OFIFO(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_OFIFO(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_OFIFO(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_DFIFO(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_DFIFO(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_DFIFO(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_DFIFO(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_UFLW_ERR_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_RFIFO(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_RFIFO(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_RFIFO(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_RFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_RFIFO(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_RFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_RFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_OFIFO(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_OFIFO(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_OFIFO(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_OFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_OFIFO(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_OFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_OFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_DFIFO(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_DFIFO(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_DFIFO(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_DFIFO(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_OFLW_ERR_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RS_DFIFO(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RS_DFIFO(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RS_DFIFO(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RS_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RS_DFIFO(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RS_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RS_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RQ_DFIFO(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RQ_DFIFO(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_MBE_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RQ_DFIFO(mmr)        	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RQ_DFIFO_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RQ_DFIFO(mmr,v)      	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RQ_DFIFO_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_SBE_RQ_DFIFO_MASK)
#define RF_AR_RTR_PT_INQ_ERR_FIRST_FLG_DIAG_ONLY(mmr)           	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define WF_AR_RTR_PT_INQ_ERR_FIRST_FLG_DIAG_ONLY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_DIAG_ONLY_BP,\
									AR_RTR_PT_INQ_ERR_FIRST_FLG_DIAG_ONLY_MASK)
#define RF_AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ADDRESS(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ADDRESS_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ADDRESS_MASK)
#define WF_AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ADDRESS(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ADDRESS_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ADDRESS_MASK)
#define RF_AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_CHECKBYTE(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_CHECKBYTE_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_CHECKBYTE_MASK)
#define WF_AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_CHECKBYTE(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_CHECKBYTE_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_CHECKBYTE_MASK)
#define RF_AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_RAMSELECT(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_RAMSELECT_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_RAMSELECT_MASK)
#define WF_AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_RAMSELECT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_RAMSELECT_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_RAMSELECT_MASK)
#define RF_AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_TRIGGERED(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_TRIGGERED_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_TRIGGERED_MASK)
#define WF_AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_TRIGGERED(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_TRIGGERED_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_TRIGGERED_MASK)
#define RF_AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_MODE(mmr)            	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_MODE_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_MODE_MASK)
#define WF_AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_MODE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_MODE_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_MODE_MASK)
#define RF_AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ENABLE(mmr)          	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ENABLE_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ENABLE_MASK)
#define WF_AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ENABLE(mmr,v)        	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ENABLE_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_RTABLE_ENABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_RAM_NUM(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_RAM_NUM_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_RAM_NUM_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_RAM_NUM(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_RAM_NUM_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_RAM_NUM_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_ADDRESS(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_ADDRESS_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_ADDRESS_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_ADDRESS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_ADDRESS_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_ADDRESS_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_SYNDROME(mmr)      	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_SYNDROME_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_SYNDROME_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_SYNDROME(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_SYNDROME_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MBE_SYNDROME_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_RAM_NUM(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_RAM_NUM_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_RAM_NUM_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_RAM_NUM(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_RAM_NUM_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_RAM_NUM_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_ADDRESS(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_ADDRESS_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_ADDRESS_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_ADDRESS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_ADDRESS_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_ADDRESS_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_SYNDROME(mmr)      	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_SYNDROME_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_SYNDROME_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_SYNDROME(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_SYNDROME_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_SBE_SYNDROME_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_MBE(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_MBE_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_MBE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_MBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_MBE_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_MBE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_SBE(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_SBE_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_SBE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_SBE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_SBE_BP,\
									AR_RTR_PT_INQ_ERR_INFO_RTABLE_MMR_DETECTED_SBE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE_SBE_COUNT(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE_SBE_COUNT_BP,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE_SBE_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE_SBE_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE_SBE_COUNT_BP,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RTABLE_SBE_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE_MBE_COUNT(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE_MBE_COUNT_BP,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE_MBE_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE_MBE_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE_MBE_COUNT_BP,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RTABLE_MBE_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_ERR_TYPE(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_ERR_TYPE_BP,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_ERR_TYPE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_ERR_TYPE(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_ERR_TYPE_BP,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_ERR_TYPE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_ROUTING_RTABLE_ADDRESS(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_RTABLE_ADDRESS_BP,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_RTABLE_ADDRESS_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_ROUTING_RTABLE_ADDRESS(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_RTABLE_ADDRESS_BP,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_RTABLE_ADDRESS_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_TABLE(mmr)      	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_TABLE_BP,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_TABLE_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_TABLE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_TABLE_BP,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_TABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_HEAD(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_HEAD_BP,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_HEAD_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_HEAD(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_HEAD_BP,\
									AR_RTR_PT_INQ_ERR_INFO_ROUTING_ROUTE_HEAD_MASK)
#define RF_AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_CHECKBYTE(mmr)      	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_CHECKBYTE_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_CHECKBYTE_MASK)
#define WF_AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_CHECKBYTE(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_CHECKBYTE_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_CHECKBYTE_MASK)
#define RF_AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_PATH(mmr)           	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_PATH_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_PATH_MASK)
#define WF_AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_PATH(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_PATH_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_PATH_MASK)
#define RF_AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_COUNT(mmr)          	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_COUNT_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_COUNT(mmr,v)        	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_COUNT_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_TRIGGERED(mmr)      	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_TRIGGERED_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_TRIGGERED_MASK)
#define WF_AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_TRIGGERED(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_TRIGGERED_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_TRIGGERED_MASK)
#define RF_AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_MODE(mmr)           	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_MODE_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_MODE_MASK)
#define WF_AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_MODE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_MODE_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_MODE_MASK)
#define RF_AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_ENABLE(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_ENABLE_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_ENABLE_MASK)
#define WF_AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_ENABLE(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_ENABLE_BP,\
									AR_RTR_PT_INQ_DBG_ERRINJ_REQ_RSP_ENABLE_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ_SBE_COUNT(mmr)    	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ_SBE_COUNT_BP,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ_SBE_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ_SBE_COUNT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ_SBE_COUNT_BP,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_REQ_SBE_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ_MBE_COUNT(mmr)    	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ_MBE_COUNT_BP,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ_MBE_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ_MBE_COUNT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ_MBE_COUNT_BP,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_REQ_MBE_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP_SBE_COUNT(mmr)    	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP_SBE_COUNT_BP,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP_SBE_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP_SBE_COUNT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP_SBE_COUNT_BP,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_SBE_RSP_SBE_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP_MBE_COUNT(mmr)    	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP_MBE_COUNT_BP,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP_MBE_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP_MBE_COUNT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP_MBE_COUNT_BP,\
									AR_RTR_PT_INQ_ERR_INFO_CNT_MBE_RSP_MBE_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0_COUNT(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0_COUNT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC0_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4_COUNT(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4_COUNT(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_FLIT_VC4_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_ENABLE(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_ENABLE_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_ENABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_ENABLE_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_FLIT_PTR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_FLIT_PTR_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_FLIT_PTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_FLIT_PTR_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_COMPARE_PATTERN(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_COMPARE_PATTERN(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK_MASK(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK_MASK_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK_MASK(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT0_FILTERING_MASK_MASK_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_ENABLE(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_ENABLE_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_ENABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_ENABLE_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_FLIT_PTR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_FLIT_PTR_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_FLIT_PTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_FLIT_PTR_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_COMPARE_PATTERN(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_COMPARE_PATTERN(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK_MASK(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK_MASK_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK_MASK(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT1_FILTERING_MASK_MASK_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_ENABLE(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_ENABLE_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_ENABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_ENABLE_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_FLIT_PTR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_FLIT_PTR_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_FLIT_PTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_FLIT_PTR_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_COMPARE_PATTERN(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_COMPARE_PATTERN(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK_MASK(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK_MASK_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK_MASK(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT2_FILTERING_MASK_MASK_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_ENABLE(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_ENABLE_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_ENABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_ENABLE_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_FLIT_PTR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_FLIT_PTR_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_FLIT_PTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_FLIT_PTR_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_COMPARE_PATTERN(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_COMPARE_PATTERN(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK_MASK(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK_MASK_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK_MASK(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT3_FILTERING_MASK_MASK_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_ENABLE(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_ENABLE_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_ENABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_ENABLE_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_FLIT_PTR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_FLIT_PTR_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_FLIT_PTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_FLIT_PTR_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_COMPARE_PATTERN(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_COMPARE_PATTERN(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK_MASK(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK_MASK_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK_MASK(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT4_FILTERING_MASK_MASK_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_ENABLE(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_ENABLE_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_ENABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_ENABLE_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_FLIT_PTR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_FLIT_PTR_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_FLIT_PTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_FLIT_PTR_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_COMPARE_PATTERN(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_COMPARE_PATTERN(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK_MASK(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK_MASK_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK_MASK(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT5_FILTERING_MASK_MASK_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_ENABLE(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_ENABLE_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_ENABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_ENABLE_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_FLIT_PTR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_FLIT_PTR_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_FLIT_PTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_FLIT_PTR_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_COMPARE_PATTERN(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_COMPARE_PATTERN(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK_MASK(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK_MASK_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK_MASK(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT6_FILTERING_MASK_MASK_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_ENABLE(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_ENABLE_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_ENABLE(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_ENABLE_BP,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_ENABLE_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_FLIT_PTR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_FLIT_PTR_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_FLIT_PTR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_FLIT_PTR_BP,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_FLIT_PTR_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_COMPARE_PATTERN(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_COMPARE_PATTERN(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_COMPARE_PATTERN_BP,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_SETUP_COMPARE_PATTERN_MASK)
#define RF_AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK_MASK(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK_MASK_MASK)
#define WF_AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK_MASK(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK_MASK_BP,\
									AR_RTR_PT_INQ_PRF_FLIT7_FILTERING_MASK_MASK_MASK)
#define RF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT_COUNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC0_FILTER_FLIT0_CNT_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT_COUNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC1_FILTER_FLIT1_CNT_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT_COUNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC2_FILTER_FLIT2_CNT_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT_COUNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC3_FILTER_FLIT3_CNT_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT_COUNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC4_FILTER_FLIT4_CNT_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT_COUNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC5_FILTER_FLIT5_CNT_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT_COUNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC6_FILTER_FLIT6_CNT_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT_COUNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT_COUNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_INCOMING_PKT_VC7_FILTER_FLIT7_CNT_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT_FLIT_CNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT_FLIT_CNT_BP,\
									AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT_FLIT_CNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT_FLIT_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT_FLIT_CNT_BP,\
									AR_RTR_PT_INQ_PRF_MATCH_FLIT_3_TO_0_FILTERING_CNT_FLIT_CNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT_FLIT_CNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT_FLIT_CNT_BP,\
									AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT_FLIT_CNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT_FLIT_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT_FLIT_CNT_BP,\
									AR_RTR_PT_INQ_PRF_MATCH_FLIT_7_TO_4_FILTERING_CNT_FLIT_CNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT_COUNT(mmr)    	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT_COUNT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_REQ_ROWBUS_STALL_CNT_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT_COUNT(mmr)    	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT_COUNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT_COUNT(mmr,v)  	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT_COUNT_BP,\
									AR_RTR_PT_INQ_PRF_RSP_ROWBUS_STALL_CNT_COUNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT_ROWBUS_2X_USAGE_CNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT_ROWBUS_2X_USAGE_CNT_BP,\
									AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT_ROWBUS_2X_USAGE_CNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT_ROWBUS_2X_USAGE_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT_ROWBUS_2X_USAGE_CNT_BP,\
									AR_RTR_PT_INQ_PRF_ROWBUS_2X_USAGE_CNT_ROWBUS_2X_USAGE_CNT_MASK)
#define RF_AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT_PKT_TO_DEAD_LINK_CNT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT_PKT_TO_DEAD_LINK_CNT_BP,\
									AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT_PKT_TO_DEAD_LINK_CNT_MASK)
#define WF_AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT_PKT_TO_DEAD_LINK_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT_PKT_TO_DEAD_LINK_CNT_BP,\
									AR_RTR_PT_INQ_PRF_PKT_TO_DEAD_LINK_CNT_PKT_TO_DEAD_LINK_CNT_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC7(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC7_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC7_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC7(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC7_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC7_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC6(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC6_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC6_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC6(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC6_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC6_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC5(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC5_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC5_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC5(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC5_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC5_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC4(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC4_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC4_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC4(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC4_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC4_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC3(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC3_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC3_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC3(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC3_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC3_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC2(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC2_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC2_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC2_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC2_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC1(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC1_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC1_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC1_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC1_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC0(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC0_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC0_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC0_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_RD_CRDT_USED_CNT_VC0_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_EN(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_EN_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_EN_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_EN(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_EN_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_EN_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_WR_MAX_FLIT_CREDITS_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_VC_NUMBER(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_VC_NUMBER_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_VC_NUMBER_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_VC_NUMBER(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_VC_NUMBER_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_VC_NUMBER_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_COLUMN_NUMBER(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_COLUMN_NUMBER_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_COLUMN_NUMBER_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_COLUMN_NUMBER(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_COLUMN_NUMBER_BP,\
									AR_RTR_PT_SUBSWITCH_CFG_COLBUF_CRDTS_COLUMN_NUMBER_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT7(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT7_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT7_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT7(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT7_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT7_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT7(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT7_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT7_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT7(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT7_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT7_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT7(mmr)           	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT7_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT7_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT7(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT7_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT7_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT6(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT6_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT6_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT6(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT6_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT6_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT6(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT6_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT6_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT6(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT6_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT6_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT6(mmr)           	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT6_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT6_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT6(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT6_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT6_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT5(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT5_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT5_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT5(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT5_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT5_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT5(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT5_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT5_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT5(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT5_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT5_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT5(mmr)           	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT5_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT5_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT5(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT5_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT5_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT4(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT4_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT4_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT4(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT4_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT4_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT4(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT4_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT4_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT4(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT4_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT4_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT4(mmr)           	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT4_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT4_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT4(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT4_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT4_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT3(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT3_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT3_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT3(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT3_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT3_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT3(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT3_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT3_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT3(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT3_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT3_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT3(mmr)           	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT3_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT3_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT3(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT3_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT3_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT2(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT2_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT2_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT2(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT2_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT2_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT2(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT2_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT2_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT2(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT2_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT2_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT2(mmr)           	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT2_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT2_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT2(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT2_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT2_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT1(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT1_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT1_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT1(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT1_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT1_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT1(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT1_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT1_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT1(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT1_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT1_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT1(mmr)           	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT1_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT1_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT1(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT1_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT1_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT0(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT0_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT0_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT0(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT0_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_MULTIPLE_SECT0_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT0(mmr)     	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT0_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT0_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT0(mmr,v)   	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT0_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_ERR_TYPE_SECT0_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT0(mmr)           	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT0_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT0_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT0(mmr,v)         	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT0_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_INFO_VC_SECT0_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_CREDIT_UFLOW(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_CREDIT_UFLOW_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_CREDIT_UFLOW_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_CREDIT_UFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_CREDIT_UFLOW_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_CREDIT_UFLOW_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_UFLOW(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_UFLOW_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_UFLOW_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_UFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_UFLOW_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_UFLOW_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_OFLOW(mmr)  	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_OFLOW_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_OFLOW_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_OFLOW(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_OFLOW_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BUFFER_OFLOW_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_PT_ERR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_PT_ERR_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_PT_ERR_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_PT_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_PT_ERR_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_PT_ERR_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_ERR(mmr)   	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_ERR_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_ERR_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_ERR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_ERR_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_BAD_TVC_ERR_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_EMPTY_ROUTE_ERR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_EMPTY_ROUTE_ERR_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_EMPTY_ROUTE_ERR_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_EMPTY_ROUTE_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_EMPTY_ROUTE_ERR_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_EMPTY_ROUTE_ERR_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_INVALID_ROUTE_ERR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_INVALID_ROUTE_ERR_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_INVALID_ROUTE_ERR_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_INVALID_ROUTE_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_INVALID_ROUTE_ERR_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_INVALID_ROUTE_ERR_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_HEAD_PARITY_ERR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_HEAD_PARITY_ERR_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_HEAD_PARITY_ERR_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_HEAD_PARITY_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_HEAD_PARITY_ERR_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_HEAD_PARITY_ERR_MASK)
#define RF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_IN_PARITY_ERR(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_IN_PARITY_ERR_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_IN_PARITY_ERR_MASK)
#define WF_AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_IN_PARITY_ERR(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_IN_PARITY_ERR_BP,\
									AR_RTR_PT_SUBSWITCH_ERR_MASK_MASK_FLIT_ROUTE_IN_PARITY_ERR_MASK)
#define RF_AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_MAX_PKT_LENGTH(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_MAX_PKT_LENGTH_BP,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_MAX_PKT_LENGTH_MASK)
#define WF_AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_MAX_PKT_LENGTH(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_MAX_PKT_LENGTH_BP,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_MAX_PKT_LENGTH_MASK)
#define RF_AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_MAX_PKT_LENGTH(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_MAX_PKT_LENGTH_BP,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_MAX_PKT_LENGTH_MASK)
#define WF_AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_MAX_PKT_LENGTH(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_MAX_PKT_LENGTH_BP,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_MAX_PKT_LENGTH_MASK)
#define RF_AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_CRDT_LIMIT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_CRDT_LIMIT_BP,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_CRDT_LIMIT_MASK)
#define WF_AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_CRDT_LIMIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_CRDT_LIMIT_BP,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_RSP_CRDT_LIMIT_MASK)
#define RF_AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_CRDT_LIMIT(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_CRDT_LIMIT_BP,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_CRDT_LIMIT_MASK)
#define WF_AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_CRDT_LIMIT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_CRDT_LIMIT_BP,\
									AR_RTR_PT_COLBUF_CFG_CRDTS_CHANNEL_REQ_CRDT_LIMIT_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_RSP(mmr)      	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_RSP_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_RSP_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_RSP(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_RSP_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_RSP_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_REQ(mmr)      	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_REQ_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_REQ_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_REQ(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_REQ_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_REQ_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_FLIT_CNT(mmr) 	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_FLIT_CNT_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_FLIT_CNT_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_FLIT_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_FLIT_CNT_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_SUPER_PACKET_FLIT_CNT_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT5(mmr)      	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT5_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT5_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT5(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT5_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT5_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT5(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT5_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT5_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT5(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT5_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT5_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_INPUT5_VC_PTR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT5_VC_PTR_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT5_VC_PTR_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_INPUT5_VC_PTR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT5_VC_PTR_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT5_VC_PTR_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT4(mmr)      	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT4_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT4_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT4(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT4_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT4_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT4(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT4_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT4_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT4(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT4_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT4_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_INPUT4_VC_PTR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT4_VC_PTR_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT4_VC_PTR_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_INPUT4_VC_PTR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT4_VC_PTR_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT4_VC_PTR_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT3(mmr)      	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT3_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT3_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT3(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT3_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT3_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT3(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT3_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT3_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT3(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT3_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT3_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_INPUT3_VC_PTR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT3_VC_PTR_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT3_VC_PTR_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_INPUT3_VC_PTR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT3_VC_PTR_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT3_VC_PTR_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT2(mmr)      	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT2_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT2_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT2(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT2_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT2_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT2(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT2_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT2_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT2(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT2_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT2_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_INPUT2_VC_PTR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT2_VC_PTR_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT2_VC_PTR_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_INPUT2_VC_PTR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT2_VC_PTR_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT2_VC_PTR_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT1(mmr)      	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT1_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT1_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT1(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT1_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT1_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT1(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT1_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT1_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT1(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT1_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT1_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_INPUT1_VC_PTR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT1_VC_PTR_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT1_VC_PTR_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_INPUT1_VC_PTR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT1_VC_PTR_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT1_VC_PTR_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT0(mmr)      	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT0_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT0_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT0(mmr,v)    	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT0_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_UNDERFLOW_INPUT0_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT0(mmr)       	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT0_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT0_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT0(mmr,v)     	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT0_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_OVERFLOW_INPUT0_MASK)
#define RF_AR_RTR_PT_COLBUF_ERR_INFO_INPUT0_VC_PTR(mmr)         	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT0_VC_PTR_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT0_VC_PTR_MASK)
#define WF_AR_RTR_PT_COLBUF_ERR_INFO_INPUT0_VC_PTR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT0_VC_PTR_BP,\
									AR_RTR_PT_COLBUF_ERR_INFO_INPUT0_VC_PTR_MASK)
#define RF_AR_RTR_PT_COLBUF_PERF_STALL_RQ_COL_BUF_PERF_STALL_RQ(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_PERF_STALL_RQ_COL_BUF_PERF_STALL_RQ_BP,\
									AR_RTR_PT_COLBUF_PERF_STALL_RQ_COL_BUF_PERF_STALL_RQ_MASK)
#define WF_AR_RTR_PT_COLBUF_PERF_STALL_RQ_COL_BUF_PERF_STALL_RQ(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_PERF_STALL_RQ_COL_BUF_PERF_STALL_RQ_BP,\
									AR_RTR_PT_COLBUF_PERF_STALL_RQ_COL_BUF_PERF_STALL_RQ_MASK)
#define RF_AR_RTR_PT_COLBUF_PERF_STALL_RS_COL_BUF_PERF_STALL_RS(mmr)	RD_FIELD(mmr,\
									AR_RTR_PT_COLBUF_PERF_STALL_RS_COL_BUF_PERF_STALL_RS_BP,\
									AR_RTR_PT_COLBUF_PERF_STALL_RS_COL_BUF_PERF_STALL_RS_MASK)
#define WF_AR_RTR_PT_COLBUF_PERF_STALL_RS_COL_BUF_PERF_STALL_RS(mmr,v)	WR_FIELD(mmr,v,\
									AR_RTR_PT_COLBUF_PERF_STALL_RS_COL_BUF_PERF_STALL_RS_BP,\
									AR_RTR_PT_COLBUF_PERF_STALL_RS_COL_BUF_PERF_STALL_RS_MASK)

#endif
