#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000028687e0 .scope module, "uart" "uart" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_"
    .port_info 2 /INPUT 1 "cs_"
    .port_info 3 /INPUT 1 "as_"
    .port_info 4 /INPUT 1 "rw"
    .port_info 5 /INPUT 1 "addr"
    .port_info 6 /INPUT 32 "wr_data"
    .port_info 7 /OUTPUT 32 "rd_data"
    .port_info 8 /OUTPUT 1 "rdy_"
    .port_info 9 /OUTPUT 1 "irq_rx"
    .port_info 10 /OUTPUT 1 "irq_tx"
    .port_info 11 /OUTPUT 1 "u_tx"
    .port_info 12 /INPUT 1 "u_rx"
o00000000028a3d78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028fc950_0 .net "addr", 0 0, o00000000028a3d78;  0 drivers
o00000000028a3da8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028fc3b0_0 .net "as_", 0 0, o00000000028a3da8;  0 drivers
o00000000028a3dd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028fd850_0 .net "clk", 0 0, o00000000028a3dd8;  0 drivers
o00000000028a3e08 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028fc9f0_0 .net "cs_", 0 0, o00000000028a3e08;  0 drivers
v00000000028fdcb0_0 .net "irq_rx", 0 0, v00000000028a2c00_0;  1 drivers
v00000000028fddf0_0 .net "irq_tx", 0 0, v00000000028a1f80_0;  1 drivers
v00000000028fca90_0 .net "rd_data", 31 0, v00000000028a2840_0;  1 drivers
v00000000028fc590_0 .net "rdy_", 0 0, v00000000028a2a20_0;  1 drivers
o00000000028a3ef8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028fcf90_0 .net "reset_", 0 0, o00000000028a3ef8;  0 drivers
o00000000028a3f28 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028fcdb0_0 .net "rw", 0 0, o00000000028a3f28;  0 drivers
v00000000028fc450_0 .net "rx_busy", 0 0, L_00000000028fc270;  1 drivers
v00000000028fde90_0 .net "rx_data", 7 0, v00000000028fcc70_0;  1 drivers
v00000000028fdf30_0 .net "rx_end", 0 0, v00000000028fda30_0;  1 drivers
v00000000028fc130_0 .net "tx_busy", 0 0, L_00000000028fd350;  1 drivers
o00000000028a4978 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000028fd670_0 .net "tx_data", 7 0, o00000000028a4978;  0 drivers
v00000000028fce50_0 .net "tx_end", 0 0, v00000000028fd210_0;  1 drivers
o00000000028a49d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028fd030_0 .net "tx_start", 0 0, o00000000028a49d8;  0 drivers
o00000000028a4588 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028fd2b0_0 .net "u_rx", 0 0, o00000000028a4588;  0 drivers
v00000000028fc090_0 .net "u_tx", 0 0, v00000000028fd7b0_0;  1 drivers
o00000000028a40d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000028fc1d0_0 .net "wr_data", 31 0, o00000000028a40d8;  0 drivers
S_0000000002868960 .scope module, "uart_ctrl0" "uart_ctrl" 2 35, 3 4 0, S_00000000028687e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_"
    .port_info 2 /INPUT 1 "cs_"
    .port_info 3 /INPUT 1 "as_"
    .port_info 4 /INPUT 1 "rw"
    .port_info 5 /INPUT 1 "addr"
    .port_info 6 /INPUT 32 "wr_data"
    .port_info 7 /OUTPUT 32 "rd_data"
    .port_info 8 /OUTPUT 1 "rdy_"
    .port_info 9 /OUTPUT 1 "irq_rx"
    .port_info 10 /OUTPUT 1 "irq_tx"
    .port_info 11 /INPUT 1 "rx_busy"
    .port_info 12 /INPUT 1 "rx_end"
    .port_info 13 /INPUT 8 "rx_data"
    .port_info 14 /INPUT 1 "tx_busy"
    .port_info 15 /INPUT 1 "tx_end"
    .port_info 16 /OUTPUT 1 "tx_start"
    .port_info 17 /OUTPUT 8 "tx_data"
v00000000028a2b60_0 .net "addr", 0 0, o00000000028a3d78;  alias, 0 drivers
v00000000028a2660_0 .net "as_", 0 0, o00000000028a3da8;  alias, 0 drivers
v00000000028a28e0_0 .net "clk", 0 0, o00000000028a3dd8;  alias, 0 drivers
v00000000028a2ac0_0 .net "cs_", 0 0, o00000000028a3e08;  alias, 0 drivers
v00000000028a2c00_0 .var "irq_rx", 0 0;
v00000000028a1f80_0 .var "irq_tx", 0 0;
v00000000028a2840_0 .var "rd_data", 31 0;
v00000000028a2a20_0 .var "rdy_", 0 0;
v00000000028a2340_0 .net "reset_", 0 0, o00000000028a3ef8;  alias, 0 drivers
v00000000028a1da0_0 .net "rw", 0 0, o00000000028a3f28;  alias, 0 drivers
v00000000028a27a0_0 .var "rx_buf", 7 0;
o00000000028a3f88 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028a2520_0 .net "rx_busy", 0 0, o00000000028a3f88;  0 drivers
o00000000028a3fb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000028a2980_0 .net "rx_data", 7 0, o00000000028a3fb8;  0 drivers
o00000000028a3fe8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028a2200_0 .net "rx_end", 0 0, o00000000028a3fe8;  0 drivers
o00000000028a4018 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028a2020_0 .net "tx_busy", 0 0, o00000000028a4018;  0 drivers
v00000000028a2ca0_0 .var "tx_data", 7 0;
o00000000028a4078 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028a1e40_0 .net "tx_end", 0 0, o00000000028a4078;  0 drivers
v00000000028a20c0_0 .var "tx_start", 0 0;
v00000000028a2700_0 .net "wr_data", 31 0, o00000000028a40d8;  alias, 0 drivers
E_000000000289d300/0 .event negedge, v00000000028a2340_0;
E_000000000289d300/1 .event posedge, v00000000028a28e0_0;
E_000000000289d300 .event/or E_000000000289d300/0, E_000000000289d300/1;
S_0000000002977760 .scope module, "uart_rx" "uart_rx" 2 64, 4 4 0, S_00000000028687e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_"
    .port_info 2 /OUTPUT 1 "rx_busy"
    .port_info 3 /OUTPUT 1 "rx_end"
    .port_info 4 /OUTPUT 8 "rx_data"
    .port_info 5 /INPUT 1 "rx"
L_0000000004bd0160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000028a2f70 .functor XOR 1, v00000000028fc310_0, L_0000000004bd0160, C4<0>, C4<0>;
v00000000028a22a0_0 .net/2u *"_s0", 0 0, L_0000000004bd0160;  1 drivers
v00000000028a2160_0 .net *"_s2", 0 0, L_00000000028a2f70;  1 drivers
L_0000000004bd01a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028a23e0_0 .net/2u *"_s4", 0 0, L_0000000004bd01a8;  1 drivers
L_0000000004bd01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028a2480_0 .net/2u *"_s6", 0 0, L_0000000004bd01f0;  1 drivers
v00000000028a25c0_0 .var "bit_cnt", 3 0;
v00000000028fd710_0 .net "clk", 0 0, o00000000028a3dd8;  alias, 0 drivers
v00000000028fcef0_0 .var "div_cnt", 8 0;
v00000000028fcbd0_0 .net "reset_", 0 0, o00000000028a3ef8;  alias, 0 drivers
v00000000028fcb30_0 .net "rx", 0 0, o00000000028a4588;  alias, 0 drivers
v00000000028fd5d0_0 .net "rx_busy", 0 0, L_00000000028fc270;  alias, 1 drivers
v00000000028fcc70_0 .var "rx_data", 7 0;
v00000000028fda30_0 .var "rx_end", 0 0;
v00000000028fc310_0 .var "state", 0 0;
L_00000000028fc270 .functor MUXZ 1, L_0000000004bd01f0, L_0000000004bd01a8, L_00000000028a2f70, C4<>;
S_0000000002883aa0 .scope module, "uart_tx" "uart_tx" 2 51, 5 4 0, S_00000000028687e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_"
    .port_info 2 /INPUT 1 "tx_start"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /OUTPUT 1 "tx_busy"
    .port_info 5 /OUTPUT 1 "tx_end"
    .port_info 6 /OUTPUT 1 "tx"
L_0000000004bd0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000028a30c0 .functor XNOR 1, v00000000028fdb70_0, L_0000000004bd0088, C4<0>, C4<0>;
v00000000028fcd10_0 .net/2u *"_s0", 0 0, L_0000000004bd0088;  1 drivers
v00000000028fd990_0 .net *"_s2", 0 0, L_00000000028a30c0;  1 drivers
L_0000000004bd00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028fc8b0_0 .net/2u *"_s4", 0 0, L_0000000004bd00d0;  1 drivers
L_0000000004bd0118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028fc4f0_0 .net/2u *"_s6", 0 0, L_0000000004bd0118;  1 drivers
v00000000028fd0d0_0 .var "bit_cnt", 3 0;
v00000000028fdc10_0 .net "clk", 0 0, o00000000028a3dd8;  alias, 0 drivers
v00000000028fdad0_0 .var "div_cnt", 8 0;
v00000000028fd170_0 .net "reset_", 0 0, o00000000028a3ef8;  alias, 0 drivers
v00000000028fd530_0 .var "sh_reg", 7 0;
v00000000028fdb70_0 .var "state", 0 0;
v00000000028fd7b0_0 .var "tx", 0 0;
v00000000028fc810_0 .net "tx_busy", 0 0, L_00000000028fd350;  alias, 1 drivers
v00000000028fdd50_0 .net "tx_data", 7 0, o00000000028a4978;  alias, 0 drivers
v00000000028fd210_0 .var "tx_end", 0 0;
v00000000028fd8f0_0 .net "tx_start", 0 0, o00000000028a49d8;  alias, 0 drivers
L_00000000028fd350 .functor MUXZ 1, L_0000000004bd0118, L_0000000004bd00d0, L_00000000028a30c0, C4<>;
    .scope S_0000000002868960;
T_0 ;
    %wait E_000000000289d300;
    %load/vec4 v00000000028a2340_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028a2840_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028a2a20_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028a2c00_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028a1f80_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028a27a0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028a20c0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028a2ca0_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000028a2ac0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028a2660_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028a1da0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000028a2b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v00000000028a2020_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000028a2520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000028a1f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000028a2c00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000028a2840_0, 1;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000000028a27a0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000000028a2840_0, 1;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028a2840_0, 1;
T_0.3 ;
    %load/vec4 v00000000028a1e40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028a1f80_0, 1;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v00000000028a2ac0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028a2660_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028a1da0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028a2b60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v00000000028a2700_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000000028a2c00_0, 1;
T_0.9 ;
T_0.8 ;
    %load/vec4 v00000000028a2200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028a2c00_0, 1;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v00000000028a2ac0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028a2660_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028a1da0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028a2b60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.13, 8;
    %load/vec4 v00000000028a2700_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000000028a2c00_0, 1;
T_0.13 ;
T_0.12 ;
    %load/vec4 v00000000028a2ac0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028a2660_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028a1da0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000000028a2b60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028a20c0_0, 1;
    %load/vec4 v00000000028a2700_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000000028a2ca0_0, 1;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028a20c0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028a2ca0_0, 1;
T_0.16 ;
    %load/vec4 v00000000028a2200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.17, 4;
    %load/vec4 v00000000028a2980_0;
    %assign/vec4 v00000000028a27a0_0, 1;
T_0.17 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002883aa0;
T_1 ;
    %wait E_000000000289d300;
    %load/vec4 v00000000028fd170_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028fdb70_0, 1;
    %pushi/vec4 260, 0, 9;
    %assign/vec4 v00000000028fdad0_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028fd0d0_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028fd530_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028fd210_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028fd7b0_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000028fdb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v00000000028fd8f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028fdb70_0, 1;
    %load/vec4 v00000000028fdd50_0;
    %assign/vec4 v00000000028fd530_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028fd7b0_0, 1;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028fd210_0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v00000000028fdad0_0;
    %cmpi/e 0, 0, 9;
    %jmp/0xz  T_1.7, 4;
    %load/vec4 v00000000028fd0d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %load/vec4 v00000000028fd0d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000028fd0d0_0, 1;
    %load/vec4 v00000000028fd530_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000000028fd530_0, 1;
    %load/vec4 v00000000028fd530_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000000028fd7b0_0, 1;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028fd0d0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028fd210_0, 1;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028fdb70_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028fd0d0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028fd210_0, 1;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %pushi/vec4 260, 0, 9;
    %assign/vec4 v00000000028fdad0_0, 1;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v00000000028fdad0_0;
    %subi 1, 0, 9;
    %assign/vec4 v00000000028fdad0_0, 1;
T_1.8 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002977760;
T_2 ;
    %wait E_000000000289d300;
    %load/vec4 v00000000028fcbd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028fda30_0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000028fcc70_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028fc310_0, 1;
    %pushi/vec4 130, 0, 9;
    %assign/vec4 v00000000028fcef0_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028a25c0_0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000028fc310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v00000000028fcb30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028fc310_0, 1;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028fda30_0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v00000000028fcef0_0;
    %cmpi/e 0, 0, 9;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v00000000028a25c0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %load/vec4 v00000000028fcb30_0;
    %load/vec4 v00000000028fcc70_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000028fcc70_0, 1;
    %load/vec4 v00000000028a25c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000028a25c0_0, 1;
    %pushi/vec4 260, 0, 9;
    %assign/vec4 v00000000028fcef0_0, 1;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028fc310_0, 1;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028a25c0_0, 1;
    %pushi/vec4 130, 0, 9;
    %assign/vec4 v00000000028fcef0_0, 1;
    %load/vec4 v00000000028fcb30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028fda30_0, 1;
T_2.12 ;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v00000000028fcef0_0;
    %subi 1, 0, 9;
    %assign/vec4 v00000000028fcef0_0, 1;
T_2.8 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "uart.v";
    "./uart_ctrl.v";
    "./uart_rx.v";
    "./uart_tx.v";
