

# File clock.hpp



[**FileList**](files.md) **>** [**include**](dir_cba0faac6e93618a6e2539705915bd70.md) **>** [**libhal-stm32f1**](dir_382b22576b48b83d585887c4aba4f004.md) **>** [**clock.hpp**](libhal-stm32f1_2clock_8hpp.md)

[Go to the source code of this file](libhal-stm32f1_2clock_8hpp_source.md)



* `#include "constants.hpp"`
* `#include <libhal/error.hpp>`
* `#include <libhal/units.hpp>`













## Namespaces

| Type | Name |
| ---: | :--- |
| namespace | [**hal**](namespacehal.md) <br> |
| namespace | [**stm32f1**](namespacehal_1_1stm32f1.md) <br> |


## Classes

| Type | Name |
| ---: | :--- |
| struct | [**clock\_tree**](structhal_1_1stm32f1_1_1clock__tree.md) <br> |
| struct | [**ahb\_t**](structhal_1_1stm32f1_1_1clock__tree_1_1ahb__t.md) <br>_Defines the configuration of the dividers beyond system clock mux._  |
| struct | [**apb1\_t**](structhal_1_1stm32f1_1_1clock__tree_1_1ahb__t_1_1apb1__t.md) <br>_Maximum rate of 36 MHz._  |
| struct | [**apb2\_t**](structhal_1_1stm32f1_1_1clock__tree_1_1ahb__t_1_1apb2__t.md) <br> |
| struct | [**adc\_t**](structhal_1_1stm32f1_1_1clock__tree_1_1ahb__t_1_1apb2__t_1_1adc__t.md) <br> |
| struct | [**pll\_t**](structhal_1_1stm32f1_1_1clock__tree_1_1pll__t.md) <br>_Defines the configuration of the PLL._  |
| struct | [**usb\_divider\_t**](structhal_1_1stm32f1_1_1clock__tree_1_1pll__t_1_1usb__divider__t.md) <br> |
| struct | [**rtc\_t**](structhal_1_1stm32f1_1_1clock__tree_1_1rtc__t.md) <br>_Defines the configuration for the RTC._  |



















































------------------------------
The documentation for this class was generated from the following file `libraries/include/libhal-stm32f1/clock.hpp`

