{
  "design": {
    "design_info": {
      "boundary_crc": "0x1CCC9EEDA10C8BBF",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../fft_test.gen/sources_1/bd/design_5",
      "name": "design_5",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "sim_clk_gen_0": "",
      "uart_0": "",
      "xfft_0": "",
      "complex_signal_gener_0": "",
      "fft_mag_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I"
      },
      "txd": {
        "direction": "O"
      },
      "rxd": {
        "direction": "I"
      }
    },
    "components": {
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "ip_revision": "3",
        "xci_name": "design_5_sim_clk_gen_0_0",
        "xci_path": "ip\\design_5_sim_clk_gen_0_0\\design_5_sim_clk_gen_0_0.xci",
        "inst_hier_path": "sim_clk_gen_0"
      },
      "uart_0": {
        "vlnv": "xilinx.com:module_ref:uart:1.0",
        "ip_revision": "1",
        "xci_name": "design_5_uart_0_0",
        "xci_path": "ip\\design_5_uart_0_0\\design_5_uart_0_0.xci",
        "inst_hier_path": "uart_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              }
            }
          },
          "rxd": {
            "direction": "I"
          },
          "txd": {
            "direction": "O"
          }
        }
      },
      "xfft_0": {
        "vlnv": "xilinx.com:ip:xfft:9.1",
        "ip_revision": "10",
        "xci_name": "design_5_xfft_0_0",
        "xci_path": "ip\\design_5_xfft_0_0\\design_5_xfft_0_0.xci",
        "inst_hier_path": "xfft_0"
      },
      "complex_signal_gener_0": {
        "vlnv": "xilinx.com:module_ref:complex_signal_generator:1.0",
        "ip_revision": "1",
        "xci_name": "design_5_complex_signal_gener_0_0",
        "xci_path": "ip\\design_5_complex_signal_gener_0_0\\design_5_complex_signal_gener_0_0.xci",
        "inst_hier_path": "complex_signal_gener_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "complex_signal_generator",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "interface_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "0",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TLAST": {
                "physical_name": "tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "tvalid",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "interface_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "real_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "imagery_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "fft_mag_0": {
        "vlnv": "xilinx.com:module_ref:fft_mag:1.0",
        "ip_revision": "1",
        "xci_name": "design_5_fft_mag_0_0",
        "xci_path": "ip\\design_5_fft_mag_0_0\\design_5_fft_mag_0_0.xci",
        "inst_hier_path": "fft_mag_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fft_mag",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_tready",
                "direction": "I"
              }
            }
          },
          "s": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "6",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_tdata",
                "direction": "I",
                "left": "47",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m:s",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "nets": {
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "uart_0/clk",
          "fft_mag_0/aclk",
          "xfft_0/aclk",
          "complex_signal_gener_0/clk"
        ]
      },
      "sim_clk_gen_0_sync_rst": {
        "ports": [
          "sim_clk_gen_0/sync_rst",
          "fft_mag_0/aresetn",
          "complex_signal_gener_0/reset"
        ]
      },
      "uart_0_txd": {
        "ports": [
          "uart_0/txd",
          "txd"
        ]
      }
    }
  }
}