$date
	Tue Jul 30 19:31:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module right_rotator_tb $end
$var wire 8 ! Y_tb [7:0] $end
$var parameter 32 " N $end
$var reg 8 # A_tb [7:0] $end
$var reg 3 $ B_tb [2:0] $end
$scope module right_rotator $end
$var wire 8 % A [7:0] $end
$var wire 3 & B [2:0] $end
$var wire 8 ' Y [7:0] $end
$var parameter 32 ( N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 (
b1000 "
$end
#0
$dumpvars
b1100 '
b0 &
b1100 %
b0 $
b1100 #
b1100 !
$end
#10
b110 !
b110 '
b1 $
b1 &
#20
b11 !
b11 '
b10 $
b10 &
#30
b10000001 !
b10000001 '
b11 $
b11 &
#40
b11000000 !
b11000000 '
b100 $
b100 &
#50
b1100000 !
b1100000 '
b101 $
b101 &
#60
b110000 !
b110000 '
b110 $
b110 &
#70
b11000 !
b11000 '
b111 $
b111 &
#90
