

================================================================
== Vitis HLS Report for 'merlin_memcpy_0_1'
================================================================
* Date:           Thu Dec 12 22:53:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1638495|  1638495|  6.554 ms|  6.554 ms|  1638495|  1638495|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+---------+---------+---------+
        |grp_merlin_memcpy_0_1_Pipeline_merlinL0_fu_99  |merlin_memcpy_0_1_Pipeline_merlinL0  |  1638423|  1638423|  6.554 ms|  6.554 ms|  1638423|  1638423|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     2286|     1168|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      479|    -|
|Register             |        -|     -|      132|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2418|     1647|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_merlin_memcpy_0_1_Pipeline_merlinL0_fu_99  |merlin_memcpy_0_1_Pipeline_merlinL0  |        0|   0|  2286|  1168|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                          |                                     |        0|   0|  2286|  1168|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  338|         74|    1|         74|
    |m_axi_merlin_gmem_Cnn_32_0_ARADDR    |   14|          3|   64|        192|
    |m_axi_merlin_gmem_Cnn_32_0_ARBURST   |    9|          2|    2|          4|
    |m_axi_merlin_gmem_Cnn_32_0_ARCACHE   |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_32_0_ARID      |    9|          2|    1|          2|
    |m_axi_merlin_gmem_Cnn_32_0_ARLEN     |   14|          3|   32|         96|
    |m_axi_merlin_gmem_Cnn_32_0_ARLOCK    |    9|          2|    2|          4|
    |m_axi_merlin_gmem_Cnn_32_0_ARPROT    |    9|          2|    3|          6|
    |m_axi_merlin_gmem_Cnn_32_0_ARQOS     |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_32_0_ARREGION  |    9|          2|    4|          8|
    |m_axi_merlin_gmem_Cnn_32_0_ARSIZE    |    9|          2|    3|          6|
    |m_axi_merlin_gmem_Cnn_32_0_ARUSER    |    9|          2|    1|          2|
    |m_axi_merlin_gmem_Cnn_32_0_ARVALID   |   14|          3|    1|          3|
    |m_axi_merlin_gmem_Cnn_32_0_RREADY    |    9|          2|    1|          2|
    |merlin_gmem_Cnn_32_0_blk_n_AR        |    9|          2|    1|          2|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  479|        105|  124|        417|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |  73|   0|   73|          0|
    |grp_merlin_memcpy_0_1_Pipeline_merlinL0_fu_99_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_177                                            |  58|   0|   58|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 132|   0|  132|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|     merlin_memcpy_0.1|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|     merlin_memcpy_0.1|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|     merlin_memcpy_0.1|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|     merlin_memcpy_0.1|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|     merlin_memcpy_0.1|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|     merlin_memcpy_0.1|  return value|
|dst_0_0_address0                     |  out|   16|   ap_memory|               dst_0_0|         array|
|dst_0_0_ce0                          |  out|    1|   ap_memory|               dst_0_0|         array|
|dst_0_0_we0                          |  out|    1|   ap_memory|               dst_0_0|         array|
|dst_0_0_d0                           |  out|   32|   ap_memory|               dst_0_0|         array|
|dst_0_1_address0                     |  out|   16|   ap_memory|               dst_0_1|         array|
|dst_0_1_ce0                          |  out|    1|   ap_memory|               dst_0_1|         array|
|dst_0_1_we0                          |  out|    1|   ap_memory|               dst_0_1|         array|
|dst_0_1_d0                           |  out|   32|   ap_memory|               dst_0_1|         array|
|dst_0_2_address0                     |  out|   16|   ap_memory|               dst_0_2|         array|
|dst_0_2_ce0                          |  out|    1|   ap_memory|               dst_0_2|         array|
|dst_0_2_we0                          |  out|    1|   ap_memory|               dst_0_2|         array|
|dst_0_2_d0                           |  out|   32|   ap_memory|               dst_0_2|         array|
|dst_0_3_address0                     |  out|   16|   ap_memory|               dst_0_3|         array|
|dst_0_3_ce0                          |  out|    1|   ap_memory|               dst_0_3|         array|
|dst_0_3_we0                          |  out|    1|   ap_memory|               dst_0_3|         array|
|dst_0_3_d0                           |  out|   32|   ap_memory|               dst_0_3|         array|
|dst_0_4_address0                     |  out|   16|   ap_memory|               dst_0_4|         array|
|dst_0_4_ce0                          |  out|    1|   ap_memory|               dst_0_4|         array|
|dst_0_4_we0                          |  out|    1|   ap_memory|               dst_0_4|         array|
|dst_0_4_d0                           |  out|   32|   ap_memory|               dst_0_4|         array|
|dst_1_0_address0                     |  out|   16|   ap_memory|               dst_1_0|         array|
|dst_1_0_ce0                          |  out|    1|   ap_memory|               dst_1_0|         array|
|dst_1_0_we0                          |  out|    1|   ap_memory|               dst_1_0|         array|
|dst_1_0_d0                           |  out|   32|   ap_memory|               dst_1_0|         array|
|dst_1_1_address0                     |  out|   16|   ap_memory|               dst_1_1|         array|
|dst_1_1_ce0                          |  out|    1|   ap_memory|               dst_1_1|         array|
|dst_1_1_we0                          |  out|    1|   ap_memory|               dst_1_1|         array|
|dst_1_1_d0                           |  out|   32|   ap_memory|               dst_1_1|         array|
|dst_1_2_address0                     |  out|   16|   ap_memory|               dst_1_2|         array|
|dst_1_2_ce0                          |  out|    1|   ap_memory|               dst_1_2|         array|
|dst_1_2_we0                          |  out|    1|   ap_memory|               dst_1_2|         array|
|dst_1_2_d0                           |  out|   32|   ap_memory|               dst_1_2|         array|
|dst_1_3_address0                     |  out|   16|   ap_memory|               dst_1_3|         array|
|dst_1_3_ce0                          |  out|    1|   ap_memory|               dst_1_3|         array|
|dst_1_3_we0                          |  out|    1|   ap_memory|               dst_1_3|         array|
|dst_1_3_d0                           |  out|   32|   ap_memory|               dst_1_3|         array|
|dst_1_4_address0                     |  out|   16|   ap_memory|               dst_1_4|         array|
|dst_1_4_ce0                          |  out|    1|   ap_memory|               dst_1_4|         array|
|dst_1_4_we0                          |  out|    1|   ap_memory|               dst_1_4|         array|
|dst_1_4_d0                           |  out|   32|   ap_memory|               dst_1_4|         array|
|dst_2_0_address0                     |  out|   16|   ap_memory|               dst_2_0|         array|
|dst_2_0_ce0                          |  out|    1|   ap_memory|               dst_2_0|         array|
|dst_2_0_we0                          |  out|    1|   ap_memory|               dst_2_0|         array|
|dst_2_0_d0                           |  out|   32|   ap_memory|               dst_2_0|         array|
|dst_2_1_address0                     |  out|   16|   ap_memory|               dst_2_1|         array|
|dst_2_1_ce0                          |  out|    1|   ap_memory|               dst_2_1|         array|
|dst_2_1_we0                          |  out|    1|   ap_memory|               dst_2_1|         array|
|dst_2_1_d0                           |  out|   32|   ap_memory|               dst_2_1|         array|
|dst_2_2_address0                     |  out|   16|   ap_memory|               dst_2_2|         array|
|dst_2_2_ce0                          |  out|    1|   ap_memory|               dst_2_2|         array|
|dst_2_2_we0                          |  out|    1|   ap_memory|               dst_2_2|         array|
|dst_2_2_d0                           |  out|   32|   ap_memory|               dst_2_2|         array|
|dst_2_3_address0                     |  out|   16|   ap_memory|               dst_2_3|         array|
|dst_2_3_ce0                          |  out|    1|   ap_memory|               dst_2_3|         array|
|dst_2_3_we0                          |  out|    1|   ap_memory|               dst_2_3|         array|
|dst_2_3_d0                           |  out|   32|   ap_memory|               dst_2_3|         array|
|dst_2_4_address0                     |  out|   16|   ap_memory|               dst_2_4|         array|
|dst_2_4_ce0                          |  out|    1|   ap_memory|               dst_2_4|         array|
|dst_2_4_we0                          |  out|    1|   ap_memory|               dst_2_4|         array|
|dst_2_4_d0                           |  out|   32|   ap_memory|               dst_2_4|         array|
|dst_3_0_address0                     |  out|   16|   ap_memory|               dst_3_0|         array|
|dst_3_0_ce0                          |  out|    1|   ap_memory|               dst_3_0|         array|
|dst_3_0_we0                          |  out|    1|   ap_memory|               dst_3_0|         array|
|dst_3_0_d0                           |  out|   32|   ap_memory|               dst_3_0|         array|
|dst_3_1_address0                     |  out|   16|   ap_memory|               dst_3_1|         array|
|dst_3_1_ce0                          |  out|    1|   ap_memory|               dst_3_1|         array|
|dst_3_1_we0                          |  out|    1|   ap_memory|               dst_3_1|         array|
|dst_3_1_d0                           |  out|   32|   ap_memory|               dst_3_1|         array|
|dst_3_2_address0                     |  out|   16|   ap_memory|               dst_3_2|         array|
|dst_3_2_ce0                          |  out|    1|   ap_memory|               dst_3_2|         array|
|dst_3_2_we0                          |  out|    1|   ap_memory|               dst_3_2|         array|
|dst_3_2_d0                           |  out|   32|   ap_memory|               dst_3_2|         array|
|dst_3_3_address0                     |  out|   16|   ap_memory|               dst_3_3|         array|
|dst_3_3_ce0                          |  out|    1|   ap_memory|               dst_3_3|         array|
|dst_3_3_we0                          |  out|    1|   ap_memory|               dst_3_3|         array|
|dst_3_3_d0                           |  out|   32|   ap_memory|               dst_3_3|         array|
|dst_3_4_address0                     |  out|   16|   ap_memory|               dst_3_4|         array|
|dst_3_4_ce0                          |  out|    1|   ap_memory|               dst_3_4|         array|
|dst_3_4_we0                          |  out|    1|   ap_memory|               dst_3_4|         array|
|dst_3_4_d0                           |  out|   32|   ap_memory|               dst_3_4|         array|
|dst_4_0_address0                     |  out|   16|   ap_memory|               dst_4_0|         array|
|dst_4_0_ce0                          |  out|    1|   ap_memory|               dst_4_0|         array|
|dst_4_0_we0                          |  out|    1|   ap_memory|               dst_4_0|         array|
|dst_4_0_d0                           |  out|   32|   ap_memory|               dst_4_0|         array|
|dst_4_1_address0                     |  out|   16|   ap_memory|               dst_4_1|         array|
|dst_4_1_ce0                          |  out|    1|   ap_memory|               dst_4_1|         array|
|dst_4_1_we0                          |  out|    1|   ap_memory|               dst_4_1|         array|
|dst_4_1_d0                           |  out|   32|   ap_memory|               dst_4_1|         array|
|dst_4_2_address0                     |  out|   16|   ap_memory|               dst_4_2|         array|
|dst_4_2_ce0                          |  out|    1|   ap_memory|               dst_4_2|         array|
|dst_4_2_we0                          |  out|    1|   ap_memory|               dst_4_2|         array|
|dst_4_2_d0                           |  out|   32|   ap_memory|               dst_4_2|         array|
|dst_4_3_address0                     |  out|   16|   ap_memory|               dst_4_3|         array|
|dst_4_3_ce0                          |  out|    1|   ap_memory|               dst_4_3|         array|
|dst_4_3_we0                          |  out|    1|   ap_memory|               dst_4_3|         array|
|dst_4_3_d0                           |  out|   32|   ap_memory|               dst_4_3|         array|
|dst_4_4_address0                     |  out|   16|   ap_memory|               dst_4_4|         array|
|dst_4_4_ce0                          |  out|    1|   ap_memory|               dst_4_4|         array|
|dst_4_4_we0                          |  out|    1|   ap_memory|               dst_4_4|         array|
|dst_4_4_d0                           |  out|   32|   ap_memory|               dst_4_4|         array|
|m_axi_merlin_gmem_Cnn_32_0_AWVALID   |  out|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWREADY   |   in|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWADDR    |  out|   64|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWID      |  out|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWLEN     |  out|   32|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWSIZE    |  out|    3|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWBURST   |  out|    2|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWLOCK    |  out|    2|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWCACHE   |  out|    4|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWPROT    |  out|    3|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWQOS     |  out|    4|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWREGION  |  out|    4|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_AWUSER    |  out|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WVALID    |  out|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WREADY    |   in|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WDATA     |  out|  512|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WSTRB     |  out|   64|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WLAST     |  out|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WID       |  out|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_WUSER     |  out|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARVALID   |  out|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARREADY   |   in|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARADDR    |  out|   64|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARID      |  out|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARLEN     |  out|   32|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARSIZE    |  out|    3|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARBURST   |  out|    2|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARLOCK    |  out|    2|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARCACHE   |  out|    4|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARPROT    |  out|    3|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARQOS     |  out|    4|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARREGION  |  out|    4|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_ARUSER    |  out|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RVALID    |   in|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RREADY    |  out|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RDATA     |   in|  512|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RLAST     |   in|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RID       |   in|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RFIFONUM  |   in|    9|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RUSER     |   in|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_RRESP     |   in|    2|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_BVALID    |   in|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_BREADY    |  out|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_BRESP     |   in|    2|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_BID       |   in|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|m_axi_merlin_gmem_Cnn_32_0_BUSER     |   in|    1|       m_axi|  merlin_gmem_Cnn_32_0|       pointer|
|src                                  |   in|   64|     ap_none|                   src|        scalar|
+-------------------------------------+-----+-----+------------+----------------------+--------------+

