 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -slack_lesser_than 0.0000
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Thu Jan 26 23:13:20 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U115/A3 (NAND3X0_RVT)                                0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U115/Y (NAND3X0_RVT)                                           0.0822                         0.0816     1.0617 r
  rptr_empty/n74 (net)                          1       0.5524                                             0.0000     1.0617 r
  rptr_empty/U9/A1 (AND3X1_RVT)                                   0.0000    0.0822    0.0000               0.0000     1.0617 r
  rptr_empty/U9/Y (AND3X1_RVT)                                              0.0410                         0.0786     1.1403 r
  rptr_empty/n241 (net)                         2       1.7497                                             0.0000     1.1403 r
  rptr_empty/U8/S0 (MUX21X2_RVT)                                  0.0000    0.0410    0.0000               0.0000     1.1403 r
  rptr_empty/U8/Y (MUX21X2_RVT)                                             0.0435                         0.0997     1.2401 f
  rptr_empty/rgraynext[1] (net)                 2       2.1905                                             0.0000     1.2401 f
  rptr_empty/U10/A1 (XNOR2X2_RVT)                                 0.0000    0.0435    0.0000               0.0000     1.2401 f
  rptr_empty/U10/Y (XNOR2X2_RVT)                                            0.0317                         0.0910     1.3311 r
  rptr_empty/n12 (net)                          1       0.5524                                             0.0000     1.3311 r
  rptr_empty/U7/A1 (AND3X1_RVT)                                   0.0000    0.0317    0.0000               0.0000     1.3311 r
  rptr_empty/U7/Y (AND3X1_RVT)                                              0.0274                         0.0592     1.3903 r
  rptr_empty/n1 (net)                           1       0.5374                                             0.0000     1.3903 r
  rptr_empty/U6/A1 (AND4X1_RVT)                                   0.0000    0.0274    0.0000               0.0000     1.3903 r
  rptr_empty/U6/Y (AND4X1_RVT)                                              0.0350                         0.0718     1.4620 r
  rptr_empty/rempty_val (net)                   1       0.5119                                             0.0000     1.4620 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                          0.0000    0.0350    0.0000               0.0000     1.4620 r
  data arrival time                                                                                                   1.4620

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                 0.0000     0.7950 r
  library setup time                                                                                      -0.1162     0.6788
  data required time                                                                                                  0.6788
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6788
  data arrival time                                                                                                  -1.4620
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7832


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U22/A2 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U22/Y (AND2X1_RVT)                                              0.0379                         0.0981     1.0419 f
  wptr_full/n119 (net)                          1       0.5165                                             0.0000     1.0419 f
  wptr_full/U21/A3 (NAND3X0_RVT)                                  0.0000    0.0379    0.0000               0.0000     1.0419 f
  wptr_full/U21/Y (NAND3X0_RVT)                                             0.0425                         0.0457     1.0876 r
  wptr_full/n201 (net)                          2       1.0148                                             0.0000     1.0876 r
  wptr_full/U97/A1 (NAND2X0_RVT)                                  0.0000    0.0425    0.0000               0.0000     1.0876 r
  wptr_full/U97/Y (NAND2X0_RVT)                                             0.0369                         0.0329     1.1205 f
  wptr_full/n187 (net)                          1       0.4727                                             0.0000     1.1205 f
  wptr_full/U16/A3 (OA21X1_RVT)                                   0.0000    0.0369    0.0000               0.0000     1.1205 f
  wptr_full/U16/Y (OA21X1_RVT)                                              0.0400                         0.0755     1.1961 f
  wptr_full/n233 (net)                          4       2.4315                                             0.0000     1.1961 f
  wptr_full/U15/A1 (AND2X1_RVT)                                   0.0000    0.0400    0.0000               0.0000     1.1961 f
  wptr_full/U15/Y (AND2X1_RVT)                                              0.0221                         0.0543     1.2503 f
  wptr_full/n146 (net)                          1       0.5369                                             0.0000     1.2503 f
  wptr_full/U61/A3 (AO21X1_RVT)                                   0.0000    0.0221    0.0000               0.0000     1.2503 f
  wptr_full/U61/Y (AO21X1_RVT)                                              0.0339                         0.0524     1.3027 f
  wptr_full/wgraynext[5] (net)                  2       1.7925                                             0.0000     1.3027 f
  wptr_full/U36/A1 (XOR2X2_RVT)                                   0.0000    0.0339    0.0000               0.0000     1.3027 f
  wptr_full/U36/Y (XOR2X2_RVT)                                              0.0308                         0.0926     1.3953 r
  wptr_full/n145 (net)                          1       0.4641                                             0.0000     1.3953 r
  wptr_full/U54/A2 (AND4X1_RVT)                                   0.0000    0.0308    0.0000               0.0000     1.3953 r
  wptr_full/U54/Y (AND4X1_RVT)                                              0.0350                         0.0815     1.4768 r
  wptr_full/n138 (net)                          1       0.5165                                             0.0000     1.4768 r
  wptr_full/U10/A2 (AND3X1_RVT)                                   0.0000    0.0350    0.0000               0.0000     1.4768 r
  wptr_full/U10/Y (AND3X1_RVT)                                              0.0273                         0.0666     1.5434 r
  wptr_full/wfull_val (net)                     1       0.5122                                             0.0000     1.5434 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0273    0.0000               0.0000     1.5434 r
  data arrival time                                                                                                   1.5434

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     0.8950 r
  library setup time                                                                                      -0.1198     0.7752
  data required time                                                                                                  0.7752
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7752
  data arrival time                                                                                                  -1.5434
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7682


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U98/A (NBUFFX8_RVT)                                  0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U98/Y (NBUFFX8_RVT)                                            0.0422                         0.0836     1.0638 f
  rptr_empty/n65 (net)                          8       4.7808                                             0.0000     1.0638 f
  rptr_empty/U112/A2 (NAND2X0_RVT)                                0.0000    0.0422    0.0000               0.0000     1.0638 f
  rptr_empty/U112/Y (NAND2X0_RVT)                                           0.0385                         0.0454     1.1092 r
  rptr_empty/n70 (net)                          1       0.5565                                             0.0000     1.1092 r
  rptr_empty/U111/A1 (NAND2X0_RVT)                                0.0000    0.0385    0.0000               0.0000     1.1092 r
  rptr_empty/U111/Y (NAND2X0_RVT)                                           0.0489                         0.0426     1.1517 f
  rptr_empty/n184 (net)                         2       1.0778                                             0.0000     1.1517 f
  rptr_empty/U110/A3 (AND3X1_RVT)                                 0.0000    0.0489    0.0000               0.0000     1.1517 f
  rptr_empty/U110/Y (AND3X1_RVT)                                            0.0325                         0.0839     1.2356 f
  rptr_empty/n195 (net)                         2       1.1062                                             0.0000     1.2356 f
  rptr_empty/U176/A (NBUFFX2_RVT)                                 0.0000    0.0325    0.0000               0.0000     1.2356 f
  rptr_empty/U176/Y (NBUFFX2_RVT)                                           0.0232                         0.0500     1.2856 f
  rptr_empty/n224 (net)                         3       1.8216                                             0.0000     1.2856 f
  rptr_empty/U51/A (INVX1_RVT)                                    0.0000    0.0232    0.0000               0.0000     1.2856 f
  rptr_empty/U51/Y (INVX1_RVT)                                              0.0209                         0.0232     1.3088 r
  rptr_empty/n223 (net)                         1       1.1100                                             0.0000     1.3088 r
  rptr_empty/U221/S0 (MUX21X1_RVT)                                0.0000    0.0209    0.0000               0.0000     1.3088 r
  rptr_empty/U221/Y (MUX21X1_RVT)                                           0.0344                         0.0764     1.3852 r
  rptr_empty/rgraynext[9] (net)                 1       0.5122                                             0.0000     1.3852 r
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0344    0.0000               0.0000     1.3852 r
  data arrival time                                                                                                   1.3852

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1221     0.6729
  data required time                                                                                                  0.6729
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6729
  data arrival time                                                                                                  -1.3852
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7123


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U108/A1 (AND2X1_RVT)                                 0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U108/Y (AND2X1_RVT)                                            0.0421                         0.0983     1.0784 f
  rptr_empty/n76 (net)                          2       1.0324                                             0.0000     1.0784 f
  rptr_empty/U16/A2 (NAND2X0_RVT)                                 0.0000    0.0421    0.0000               0.0000     1.0784 f
  rptr_empty/U16/Y (NAND2X0_RVT)                                            0.0673                         0.0660     1.1444 r
  rptr_empty/n221 (net)                         3       1.9120                                             0.0000     1.1444 r
  rptr_empty/U15/A1 (NAND4X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     1.1444 r
  rptr_empty/U15/Y (NAND4X0_RVT)                                            0.0864                         0.0674     1.2118 f
  rptr_empty/n207 (net)                         2       1.1907                                             0.0000     1.2118 f
  rptr_empty/U175/A (NBUFFX2_RVT)                                 0.0000    0.0864    0.0000               0.0000     1.2118 f
  rptr_empty/U175/Y (NBUFFX2_RVT)                                           0.0306                         0.0679     1.2797 f
  rptr_empty/n169 (net)                         1       1.4268                                             0.0000     1.2797 f
  rptr_empty/U198/A (INVX2_RVT)                                   0.0000    0.0306    0.0000               0.0000     1.2797 f
  rptr_empty/U198/Y (INVX2_RVT)                                             0.0229                         0.0254     1.3051 r
  rptr_empty/n235 (net)                         3       2.1482                                             0.0000     1.3051 r
  rptr_empty/U199/A2 (MUX21X1_RVT)                                0.0000    0.0229    0.0000               0.0000     1.3051 r
  rptr_empty/U199/Y (MUX21X1_RVT)                                           0.0344                         0.0776     1.3827 r
  rptr_empty/rgraynext[5] (net)                 1       0.5122                                             0.0000     1.3827 r
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0344    0.0000               0.0000     1.3827 r
  data arrival time                                                                                                   1.3827

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1221     0.6729
  data required time                                                                                                  0.6729
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6729
  data arrival time                                                                                                  -1.3827
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7099


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U108/A1 (AND2X1_RVT)                                 0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U108/Y (AND2X1_RVT)                                            0.0421                         0.0983     1.0784 f
  rptr_empty/n76 (net)                          2       1.0324                                             0.0000     1.0784 f
  rptr_empty/U16/A2 (NAND2X0_RVT)                                 0.0000    0.0421    0.0000               0.0000     1.0784 f
  rptr_empty/U16/Y (NAND2X0_RVT)                                            0.0673                         0.0660     1.1444 r
  rptr_empty/n221 (net)                         3       1.9120                                             0.0000     1.1444 r
  rptr_empty/U15/A1 (NAND4X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     1.1444 r
  rptr_empty/U15/Y (NAND4X0_RVT)                                            0.0864                         0.0674     1.2118 f
  rptr_empty/n207 (net)                         2       1.1907                                             0.0000     1.2118 f
  rptr_empty/U175/A (NBUFFX2_RVT)                                 0.0000    0.0864    0.0000               0.0000     1.2118 f
  rptr_empty/U175/Y (NBUFFX2_RVT)                                           0.0306                         0.0679     1.2797 f
  rptr_empty/n169 (net)                         1       1.4268                                             0.0000     1.2797 f
  rptr_empty/U198/A (INVX2_RVT)                                   0.0000    0.0306    0.0000               0.0000     1.2797 f
  rptr_empty/U198/Y (INVX2_RVT)                                             0.0229                         0.0254     1.3051 r
  rptr_empty/n235 (net)                         3       2.1482                                             0.0000     1.3051 r
  rptr_empty/U216/S0 (MUX21X1_RVT)                                0.0000    0.0229    0.0000               0.0000     1.3051 r
  rptr_empty/U216/Y (MUX21X1_RVT)                                           0.0342                         0.0770     1.3821 r
  rptr_empty/rgraynext[6] (net)                 1       0.5122                                             0.0000     1.3821 r
  rptr_empty/rptr_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0342    0.0000               0.0000     1.3821 r
  data arrival time                                                                                                   1.3821

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1221     0.6729
  data required time                                                                                                  0.6729
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6729
  data arrival time                                                                                                  -1.3821
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7092


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U98/A (NBUFFX8_RVT)                                  0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U98/Y (NBUFFX8_RVT)                                            0.0422                         0.0836     1.0638 f
  rptr_empty/n65 (net)                          8       4.7808                                             0.0000     1.0638 f
  rptr_empty/U130/A2 (AND2X1_RVT)                                 0.0000    0.0422    0.0000               0.0000     1.0638 f
  rptr_empty/U130/Y (AND2X1_RVT)                                            0.0273                         0.0593     1.1231 f
  rptr_empty/n161 (net)                         1       0.6214                                             0.0000     1.1231 f
  rptr_empty/U113/A1 (NAND3X0_RVT)                                0.0000    0.0273    0.0000               0.0000     1.1231 f
  rptr_empty/U113/Y (NAND3X0_RVT)                                           0.0372                         0.0312     1.1543 r
  rptr_empty/n71 (net)                          1       0.5165                                             0.0000     1.1543 r
  rptr_empty/U110/A2 (AND3X1_RVT)                                 0.0000    0.0372    0.0000               0.0000     1.1543 r
  rptr_empty/U110/Y (AND3X1_RVT)                                            0.0348                         0.0726     1.2269 r
  rptr_empty/n195 (net)                         2       1.1143                                             0.0000     1.2269 r
  rptr_empty/U176/A (NBUFFX2_RVT)                                 0.0000    0.0348    0.0000               0.0000     1.2269 r
  rptr_empty/U176/Y (NBUFFX2_RVT)                                           0.0255                         0.0507     1.2777 r
  rptr_empty/n224 (net)                         3       1.8373                                             0.0000     1.2777 r
  rptr_empty/U220/A1 (MUX21X1_RVT)                                0.0000    0.0255    0.0000               0.0000     1.2777 r
  rptr_empty/U220/Y (MUX21X1_RVT)                                           0.0343                         0.0792     1.3569 r
  rptr_empty/rgraynext[8] (net)                 1       0.5122                                             0.0000     1.3569 r
  rptr_empty/rptr_reg_8_/D (SDFFARX1_RVT)                         0.0000    0.0343    0.0000               0.0000     1.3569 r
  data arrival time                                                                                                   1.3569

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1221     0.6729
  data required time                                                                                                  0.6729
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6729
  data arrival time                                                                                                  -1.3569
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6840


  Startpoint: wdata_in[6]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[6] (in)                                           0.0212                         0.0063    -0.0437 f
  wdata_in[6] (net)              1       2.7166                                             0.0000    -0.0437 f
  U14/A (INVX4_RVT)                                0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U14/Y (INVX4_RVT)                                          0.0141                         0.0155    -0.0282 r
  n55 (net)                      1       1.4299                                             0.0000    -0.0282 r
  U26/A (NBUFFX8_RVT)                              0.0000    0.0141    0.0000               0.0000    -0.0282 r
  U26/Y (NBUFFX8_RVT)                                        0.0373                         0.0547     0.0265 r
  n13 (net)                      1      21.0310                                             0.0000     0.0265 r
  U27/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0265 r
  U27/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5185 f
  n12 (net)                      1     2574.0898                                            0.0000     0.5185 f
  io_r_wdata_in_6_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5185 f
  io_r_wdata_in_6_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9830 f
  io_r_wdata_in_6__net (net)     1       0.5083                                             0.0000     0.9830 f
  wdata_reg_6_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9830 f
  data arrival time                                                                                    0.9830

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0050     0.4700
  wdata_reg_6_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4700 r
  library setup time                                                                       -0.1571     0.3129
  data required time                                                                                   0.3129
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3129
  data arrival time                                                                                   -0.9830
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6701


  Startpoint: wdata_in[5]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[5] (in)                                           0.0212                         0.0063    -0.0437 f
  wdata_in[5] (net)              1       2.7166                                             0.0000    -0.0437 f
  U15/A (INVX4_RVT)                                0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U15/Y (INVX4_RVT)                                          0.0141                         0.0155    -0.0282 r
  n56 (net)                      1       1.4299                                             0.0000    -0.0282 r
  U28/A (NBUFFX8_RVT)                              0.0000    0.0141    0.0000               0.0000    -0.0282 r
  U28/Y (NBUFFX8_RVT)                                        0.0373                         0.0547     0.0265 r
  n15 (net)                      1      21.0310                                             0.0000     0.0265 r
  U29/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0265 r
  U29/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5185 f
  n14 (net)                      1     2574.0898                                            0.0000     0.5185 f
  io_r_wdata_in_5_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5185 f
  io_r_wdata_in_5_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9830 f
  io_r_wdata_in_5__net (net)     1       0.5083                                             0.0000     0.9830 f
  wdata_reg_5_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9830 f
  data arrival time                                                                                    0.9830

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0050     0.4700
  wdata_reg_5_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4700 r
  library setup time                                                                       -0.1571     0.3129
  data required time                                                                                   0.3129
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3129
  data arrival time                                                                                   -0.9830
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6701


  Startpoint: wdata_in[4]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[4] (in)                                           0.0212                         0.0063    -0.0437 f
  wdata_in[4] (net)              1       2.7166                                             0.0000    -0.0437 f
  U16/A (INVX4_RVT)                                0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U16/Y (INVX4_RVT)                                          0.0141                         0.0155    -0.0282 r
  n57 (net)                      1       1.4299                                             0.0000    -0.0282 r
  U30/A (NBUFFX8_RVT)                              0.0000    0.0141    0.0000               0.0000    -0.0282 r
  U30/Y (NBUFFX8_RVT)                                        0.0373                         0.0547     0.0265 r
  n17 (net)                      1      21.0310                                             0.0000     0.0265 r
  U31/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0265 r
  U31/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5185 f
  n16 (net)                      1     2574.0898                                            0.0000     0.5185 f
  io_r_wdata_in_4_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5185 f
  io_r_wdata_in_4_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9830 f
  io_r_wdata_in_4__net (net)     1       0.5083                                             0.0000     0.9830 f
  wdata_reg_4_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9830 f
  data arrival time                                                                                    0.9830

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0050     0.4700
  wdata_reg_4_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4700 r
  library setup time                                                                       -0.1571     0.3129
  data required time                                                                                   0.3129
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3129
  data arrival time                                                                                   -0.9830
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6701


  Startpoint: wdata_in[3]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[3] (in)                                           0.0212                         0.0063    -0.0437 f
  wdata_in[3] (net)              1       2.7166                                             0.0000    -0.0437 f
  U17/A (INVX4_RVT)                                0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U17/Y (INVX4_RVT)                                          0.0141                         0.0155    -0.0282 r
  n58 (net)                      1       1.4299                                             0.0000    -0.0282 r
  U32/A (NBUFFX8_RVT)                              0.0000    0.0141    0.0000               0.0000    -0.0282 r
  U32/Y (NBUFFX8_RVT)                                        0.0373                         0.0547     0.0265 r
  n19 (net)                      1      21.0310                                             0.0000     0.0265 r
  U33/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0265 r
  U33/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5185 f
  n18 (net)                      1     2574.0898                                            0.0000     0.5185 f
  io_r_wdata_in_3_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5185 f
  io_r_wdata_in_3_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9830 f
  io_r_wdata_in_3__net (net)     1       0.5083                                             0.0000     0.9830 f
  wdata_reg_3_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9830 f
  data arrival time                                                                                    0.9830

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0050     0.4700
  wdata_reg_3_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4700 r
  library setup time                                                                       -0.1571     0.3129
  data required time                                                                                   0.3129
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3129
  data arrival time                                                                                   -0.9830
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6701


  Startpoint: wdata_in[2]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[2] (in)                                           0.0212                         0.0063    -0.0437 f
  wdata_in[2] (net)              1       2.7166                                             0.0000    -0.0437 f
  U18/A (INVX4_RVT)                                0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U18/Y (INVX4_RVT)                                          0.0141                         0.0155    -0.0282 r
  n59 (net)                      1       1.4299                                             0.0000    -0.0282 r
  U34/A (NBUFFX8_RVT)                              0.0000    0.0141    0.0000               0.0000    -0.0282 r
  U34/Y (NBUFFX8_RVT)                                        0.0373                         0.0547     0.0265 r
  n21 (net)                      1      21.0310                                             0.0000     0.0265 r
  U35/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0265 r
  U35/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5185 f
  n20 (net)                      1     2574.0898                                            0.0000     0.5185 f
  io_r_wdata_in_2_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5185 f
  io_r_wdata_in_2_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9830 f
  io_r_wdata_in_2__net (net)     1       0.5083                                             0.0000     0.9830 f
  wdata_reg_2_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9830 f
  data arrival time                                                                                    0.9830

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0050     0.4700
  wdata_reg_2_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4700 r
  library setup time                                                                       -0.1571     0.3129
  data required time                                                                                   0.3129
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3129
  data arrival time                                                                                   -0.9830
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6701


  Startpoint: wdata_in[1]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[1] (in)                                           0.0212                         0.0063    -0.0437 f
  wdata_in[1] (net)              1       2.7166                                             0.0000    -0.0437 f
  U19/A (INVX4_RVT)                                0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U19/Y (INVX4_RVT)                                          0.0141                         0.0155    -0.0282 r
  n60 (net)                      1       1.4299                                             0.0000    -0.0282 r
  U36/A (NBUFFX8_RVT)                              0.0000    0.0141    0.0000               0.0000    -0.0282 r
  U36/Y (NBUFFX8_RVT)                                        0.0373                         0.0547     0.0265 r
  n23 (net)                      1      21.0310                                             0.0000     0.0265 r
  U37/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0265 r
  U37/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5185 f
  n22 (net)                      1     2574.0898                                            0.0000     0.5185 f
  io_r_wdata_in_1_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5185 f
  io_r_wdata_in_1_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9830 f
  io_r_wdata_in_1__net (net)     1       0.5083                                             0.0000     0.9830 f
  wdata_reg_1_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9830 f
  data arrival time                                                                                    0.9830

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0050     0.4700
  wdata_reg_1_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4700 r
  library setup time                                                                       -0.1571     0.3129
  data required time                                                                                   0.3129
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3129
  data arrival time                                                                                   -0.9830
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6701


  Startpoint: wdata_in[0]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[0] (in)                                           0.0212                         0.0063    -0.0437 f
  wdata_in[0] (net)              1       2.7166                                             0.0000    -0.0437 f
  U20/A (INVX4_RVT)                                0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U20/Y (INVX4_RVT)                                          0.0141                         0.0155    -0.0282 r
  n61 (net)                      1       1.4299                                             0.0000    -0.0282 r
  U38/A (NBUFFX8_RVT)                              0.0000    0.0141    0.0000               0.0000    -0.0282 r
  U38/Y (NBUFFX8_RVT)                                        0.0373                         0.0547     0.0265 r
  n25 (net)                      1      21.0310                                             0.0000     0.0265 r
  U39/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0265 r
  U39/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5185 f
  n24 (net)                      1     2574.0898                                            0.0000     0.5185 f
  io_r_wdata_in_0_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5185 f
  io_r_wdata_in_0_/DOUT (I1025_NS)                           0.1570                         0.4646     0.9830 f
  io_r_wdata_in_0__net (net)     1       0.5083                                             0.0000     0.9830 f
  wdata_reg_0_/D (SDFFARX1_RVT)                    0.0000    0.1570    0.0000               0.0000     0.9830 f
  data arrival time                                                                                    0.9830

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0050     0.4700
  wdata_reg_0_/CLK (SDFFARX1_RVT)                                                           0.0000     0.4700 r
  library setup time                                                                       -0.1571     0.3129
  data required time                                                                                   0.3129
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3129
  data arrival time                                                                                   -0.9830
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6701


  Startpoint: wdata_in[7]
              (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
            (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                  0.0000     0.0000
  clock network delay (ideal)                                                               0.0500     0.0500
  input external delay                                                                     -0.1000    -0.0500 f
  wdata_in[7] (in)                                           0.0212                         0.0063    -0.0437 f
  wdata_in[7] (net)              1       2.7166                                             0.0000    -0.0437 f
  U13/A (INVX4_RVT)                                0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U13/Y (INVX4_RVT)                                          0.0141                         0.0155    -0.0282 r
  n54 (net)                      1       1.4299                                             0.0000    -0.0282 r
  U24/A (NBUFFX8_RVT)                              0.0000    0.0141    0.0000               0.0000    -0.0282 r
  U24/Y (NBUFFX8_RVT)                                        0.0373                         0.0547     0.0265 r
  n11 (net)                      1      21.0310                                             0.0000     0.0265 r
  U25/A (INVX32_RVT)                               0.0000    0.0373    0.0000               0.0000     0.0265 r
  U25/Y (INVX32_RVT)                                         0.6630                         0.4920     0.5185 f
  n10 (net)                      1     2574.0898                                            0.0000     0.5185 f
  io_r_wdata_in_7_/PADIO (I1025_NS)                0.0000    0.6630    0.0000               0.0000     0.5185 f
  io_r_wdata_in_7_/DOUT (I1025_NS)                           0.1638                         0.4717     0.9902 f
  io_r_wdata_in_7__net (net)     1      10.5363                                             0.0000     0.9902 f
  U21/A (INVX16_RVT)                               0.0000    0.1638    0.0000               0.0000     0.9902 f
  U21/Y (INVX16_RVT)                                         0.0585                         0.0244     1.0146 r
  n52 (net)                      1       0.5110                                             0.0000     1.0146 r
  wdata_reg_7_/D (SDFFASX1_RVT)                    0.0000    0.0585    0.0000               0.0000     1.0146 r
  data arrival time                                                                                    1.0146

  clock wclk2x (rise edge)                                                                  0.4250     0.4250
  clock network delay (ideal)                                                               0.0500     0.4750
  clock uncertainty                                                                        -0.0050     0.4700
  wdata_reg_7_/CLK (SDFFASX1_RVT)                                                           0.0000     0.4700 r
  library setup time                                                                       -0.1246     0.3454
  data required time                                                                                   0.3454
  --------------------------------------------------------------------------------------------------------------
  data required time                                                                                   0.3454
  data arrival time                                                                                   -1.0146
  --------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.6692


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U98/A (NBUFFX8_RVT)                                  0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U98/Y (NBUFFX8_RVT)                                            0.0422                         0.0836     1.0638 f
  rptr_empty/n65 (net)                          8       4.7808                                             0.0000     1.0638 f
  rptr_empty/U152/A1 (OR2X1_RVT)                                  0.0000    0.0422    0.0000               0.0000     1.0638 f
  rptr_empty/U152/Y (OR2X1_RVT)                                             0.0244                         0.0615     1.1252 f
  rptr_empty/n107 (net)                         1       0.5386                                             0.0000     1.1252 f
  rptr_empty/U151/A2 (AND2X1_RVT)                                 0.0000    0.0244    0.0000               0.0000     1.1252 f
  rptr_empty/U151/Y (AND2X1_RVT)                                            0.0305                         0.0594     1.1847 f
  rptr_empty/n148 (net)                         3       1.7865                                             0.0000     1.1847 f
  rptr_empty/U41/A1 (AND2X1_RVT)                                  0.0000    0.0305    0.0000               0.0000     1.1847 f
  rptr_empty/U41/Y (AND2X1_RVT)                                             0.0313                         0.0581     1.2428 f
  rptr_empty/n29 (net)                          3       1.6561                                             0.0000     1.2428 f
  rptr_empty/U50/A (INVX0_RVT)                                    0.0000    0.0313    0.0000               0.0000     1.2428 f
  rptr_empty/U50/Y (INVX0_RVT)                                              0.0220                         0.0253     1.2681 r
  rptr_empty/n80 (net)                          1       0.5565                                             0.0000     1.2681 r
  rptr_empty/U121/A1 (NAND2X0_RVT)                                0.0000    0.0220    0.0000               0.0000     1.2681 r
  rptr_empty/U121/Y (NAND2X0_RVT)                                           0.0363                         0.0298     1.2979 f
  rptr_empty/n79 (net)                          1       0.5546                                             0.0000     1.2979 f
  rptr_empty/U119/A1 (NAND2X0_RVT)                                0.0000    0.0363    0.0000               0.0000     1.2979 f
  rptr_empty/U119/Y (NAND2X0_RVT)                                           0.0358                         0.0395     1.3374 r
  rptr_empty/rgraynext[4] (net)                 1       0.5122                                             0.0000     1.3374 r
  rptr_empty/rptr_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0358    0.0000               0.0000     1.3374 r
  data arrival time                                                                                                   1.3374

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1225     0.6725
  data required time                                                                                                  0.6725
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6725
  data arrival time                                                                                                  -1.3374
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6649


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U108/A1 (AND2X1_RVT)                                 0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U108/Y (AND2X1_RVT)                                            0.0421                         0.0983     1.0784 f
  rptr_empty/n76 (net)                          2       1.0324                                             0.0000     1.0784 f
  rptr_empty/U16/A2 (NAND2X0_RVT)                                 0.0000    0.0421    0.0000               0.0000     1.0784 f
  rptr_empty/U16/Y (NAND2X0_RVT)                                            0.0673                         0.0660     1.1444 r
  rptr_empty/n221 (net)                         3       1.9120                                             0.0000     1.1444 r
  rptr_empty/U15/A1 (NAND4X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     1.1444 r
  rptr_empty/U15/Y (NAND4X0_RVT)                                            0.0864                         0.0674     1.2118 f
  rptr_empty/n207 (net)                         2       1.1907                                             0.0000     1.2118 f
  rptr_empty/U175/A (NBUFFX2_RVT)                                 0.0000    0.0864    0.0000               0.0000     1.2118 f
  rptr_empty/U175/Y (NBUFFX2_RVT)                                           0.0306                         0.0679     1.2797 f
  rptr_empty/n169 (net)                         1       1.4268                                             0.0000     1.2797 f
  rptr_empty/U198/A (INVX2_RVT)                                   0.0000    0.0306    0.0000               0.0000     1.2797 f
  rptr_empty/U198/Y (INVX2_RVT)                                             0.0229                         0.0254     1.3051 r
  rptr_empty/n235 (net)                         3       2.1482                                             0.0000     1.3051 r
  rptr_empty/rbin_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0229    0.0000               0.0000     1.3051 r
  data arrival time                                                                                                   1.3051

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1182     0.6768
  data required time                                                                                                  0.6768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6768
  data arrival time                                                                                                  -1.3051
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6283


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U98/A (NBUFFX8_RVT)                                  0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U98/Y (NBUFFX8_RVT)                                            0.0422                         0.0836     1.0638 f
  rptr_empty/n65 (net)                          8       4.7808                                             0.0000     1.0638 f
  rptr_empty/U130/A2 (AND2X1_RVT)                                 0.0000    0.0422    0.0000               0.0000     1.0638 f
  rptr_empty/U130/Y (AND2X1_RVT)                                            0.0273                         0.0593     1.1231 f
  rptr_empty/n161 (net)                         1       0.6214                                             0.0000     1.1231 f
  rptr_empty/U113/A1 (NAND3X0_RVT)                                0.0000    0.0273    0.0000               0.0000     1.1231 f
  rptr_empty/U113/Y (NAND3X0_RVT)                                           0.0372                         0.0312     1.1543 r
  rptr_empty/n71 (net)                          1       0.5165                                             0.0000     1.1543 r
  rptr_empty/U110/A2 (AND3X1_RVT)                                 0.0000    0.0372    0.0000               0.0000     1.1543 r
  rptr_empty/U110/Y (AND3X1_RVT)                                            0.0348                         0.0726     1.2269 r
  rptr_empty/n195 (net)                         2       1.1143                                             0.0000     1.2269 r
  rptr_empty/U176/A (NBUFFX2_RVT)                                 0.0000    0.0348    0.0000               0.0000     1.2269 r
  rptr_empty/U176/Y (NBUFFX2_RVT)                                           0.0255                         0.0507     1.2777 r
  rptr_empty/n224 (net)                         3       1.8373                                             0.0000     1.2777 r
  rptr_empty/rbin_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0255    0.0000               0.0000     1.2777 r
  data arrival time                                                                                                   1.2777

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1191     0.6759
  data required time                                                                                                  0.6759
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6759
  data arrival time                                                                                                  -1.2777
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6018


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_10_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U162/A (INVX8_RVT)                                   0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U162/Y (INVX8_RVT)                                             0.0621                         0.0314     1.0116 r
  rptr_empty/n119 (net)                         4       2.2952                                             0.0000     1.0116 r
  rptr_empty/U58/A2 (OR2X1_RVT)                                   0.0000    0.0621    0.0000               0.0000     1.0116 r
  rptr_empty/U58/Y (OR2X1_RVT)                                              0.0287                         0.0649     1.0764 r
  rptr_empty/n129 (net)                         2       1.1507                                             0.0000     1.0764 r
  rptr_empty/U46/A (INVX0_RVT)                                    0.0000    0.0287    0.0000               0.0000     1.0764 r
  rptr_empty/U46/Y (INVX0_RVT)                                              0.0212                         0.0205     1.0969 f
  rptr_empty/n85 (net)                          1       0.5165                                             0.0000     1.0969 f
  rptr_empty/U92/A3 (NAND3X0_RVT)                                 0.0000    0.0212    0.0000               0.0000     1.0969 f
  rptr_empty/U92/Y (NAND3X0_RVT)                                            0.0525                         0.0442     1.1412 r
  rptr_empty/n192 (net)                         3       1.6600                                             0.0000     1.1412 r
  rptr_empty/U91/A2 (NAND2X0_RVT)                                 0.0000    0.0525    0.0000               0.0000     1.1412 r
  rptr_empty/U91/Y (NAND2X0_RVT)                                            0.0384                         0.0408     1.1819 f
  rptr_empty/n196 (net)                         1       0.6078                                             0.0000     1.1819 f
  rptr_empty/U192/A1 (NOR2X0_RVT)                                 0.0000    0.0384    0.0000               0.0000     1.1819 f
  rptr_empty/U192/Y (NOR2X0_RVT)                                            0.0231                         0.0843     1.2662 r
  rptr_empty/rbinnext[10] (net)                 2       1.0362                                             0.0000     1.2662 r
  rptr_empty/rbin_reg_10_/D (SDFFARX1_RVT)                        0.0000    0.0231    0.0000               0.0000     1.2662 r
  data arrival time                                                                                                   1.2662

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_RVT)                                                               0.0000     0.7950 r
  library setup time                                                                                      -0.1182     0.6768
  data required time                                                                                                  0.6768
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6768
  data arrival time                                                                                                  -1.2662
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5894


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U8/A2 (AND2X1_RVT)                                    0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U8/Y (AND2X1_RVT)                                               0.0390                         0.1000     1.0437 f
  wptr_full/n156 (net)                          1       0.6783                                             0.0000     1.0437 f
  wptr_full/U18/A1 (NAND4X0_RVT)                                  0.0000    0.0390    0.0000               0.0000     1.0437 f
  wptr_full/U18/Y (NAND4X0_RVT)                                             0.0445                         0.0414     1.0851 r
  wptr_full/n116 (net)                          1       0.5762                                             0.0000     1.0851 r
  wptr_full/U13/A2 (MUX21X2_RVT)                                  0.0000    0.0445    0.0000               0.0000     1.0851 r
  wptr_full/U13/Y (MUX21X2_RVT)                                             0.0361                         0.0871     1.1722 r
  wptr_full/n2 (net)                            1       0.6082                                             0.0000     1.1722 r
  wptr_full/U12/A1 (AND2X1_RVT)                                   0.0000    0.0361    0.0000               0.0000     1.1722 r
  wptr_full/U12/Y (AND2X1_RVT)                                              0.0358                         0.0620     1.2342 r
  wptr_full/n231 (net)                          3       2.2888                                             0.0000     1.2342 r
  wptr_full/U103/A (NBUFFX2_RVT)                                  0.0000    0.0358    0.0000               0.0000     1.2342 r
  wptr_full/U103/Y (NBUFFX2_RVT)                                            0.0248                         0.0502     1.2844 r
  wptr_full/n188 (net)                          2       1.6235                                             0.0000     1.2844 r
  wptr_full/U104/S0 (MUX21X1_RVT)                                 0.0000    0.0248    0.0000               0.0000     1.2844 r
  wptr_full/U104/Y (MUX21X1_RVT)                                            0.0343                         0.0776     1.3621 r
  wptr_full/wgraynext[9] (net)                  1       0.5122                                             0.0000     1.3621 r
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0343    0.0000               0.0000     1.3621 r
  data arrival time                                                                                                   1.3621

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1221     0.7729
  data required time                                                                                                  0.7729
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7729
  data arrival time                                                                                                  -1.3621
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5892


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U35/A3 (NAND3X0_RVT)                                 0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U35/Y (NAND3X0_RVT)                                            0.0840                         0.0839     1.0641 r
  rptr_empty/n24 (net)                          1       0.6671                                             0.0000     1.0641 r
  rptr_empty/U36/A3 (OR3X1_RVT)                                   0.0000    0.0840    0.0000               0.0000     1.0641 r
  rptr_empty/U36/Y (OR3X1_RVT)                                              0.0299                         0.0788     1.1428 r
  rptr_empty/n108 (net)                         1       0.6082                                             0.0000     1.1428 r
  rptr_empty/U151/A1 (AND2X1_RVT)                                 0.0000    0.0299    0.0000               0.0000     1.1428 r
  rptr_empty/U151/Y (AND2X1_RVT)                                            0.0315                         0.0572     1.2000 r
  rptr_empty/n148 (net)                         3       1.7903                                             0.0000     1.2000 r
  rptr_empty/U41/A1 (AND2X1_RVT)                                  0.0000    0.0315    0.0000               0.0000     1.2000 r
  rptr_empty/U41/Y (AND2X1_RVT)                                             0.0319                         0.0568     1.2568 r
  rptr_empty/n29 (net)                          3       1.6649                                             0.0000     1.2568 r
  rptr_empty/rbin_reg_4_/D (SDFFARX1_RVT)                         0.0000    0.0319    0.0000               0.0000     1.2568 r
  data arrival time                                                                                                   1.2568

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1214     0.6736
  data required time                                                                                                  0.6736
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6736
  data arrival time                                                                                                  -1.2568
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5832


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U201/A1 (AND2X1_RVT)                                 0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U201/Y (AND2X1_RVT)                                            0.0425                         0.0989     1.0790 f
  rptr_empty/n173 (net)                         2       1.0958                                             0.0000     1.0790 f
  rptr_empty/U90/A2 (NAND3X0_RVT)                                 0.0000    0.0425    0.0000               0.0000     1.0790 f
  rptr_empty/U90/Y (NAND3X0_RVT)                                            0.0508                         0.0531     1.1321 r
  rptr_empty/n201 (net)                         3       1.6686                                             0.0000     1.1321 r
  rptr_empty/U204/A2 (AND2X1_RVT)                                 0.0000    0.0508    0.0000               0.0000     1.1321 r
  rptr_empty/U204/Y (AND2X1_RVT)                                            0.0283                         0.0601     1.1922 r
  rptr_empty/n218 (net)                         2       1.0154                                             0.0000     1.1922 r
  rptr_empty/U194/A3 (OA21X1_RVT)                                 0.0000    0.0283    0.0000               0.0000     1.1922 r
  rptr_empty/U194/Y (OA21X1_RVT)                                            0.0285                         0.0581     1.2503 r
  rptr_empty/n237 (net)                         1       0.5122                                             0.0000     1.2503 r
  rptr_empty/rbin_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0285    0.0000               0.0000     1.2503 r
  data arrival time                                                                                                   1.2503

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1202     0.6748
  data required time                                                                                                  0.6748
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6748
  data arrival time                                                                                                  -1.2503
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5755


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U108/A1 (AND2X1_RVT)                                 0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U108/Y (AND2X1_RVT)                                            0.0421                         0.0983     1.0784 f
  rptr_empty/n76 (net)                          2       1.0324                                             0.0000     1.0784 f
  rptr_empty/U116/A4 (NAND4X0_RVT)                                0.0000    0.0421    0.0000               0.0000     1.0784 f
  rptr_empty/U116/Y (NAND4X0_RVT)                                           0.0479                         0.0517     1.1302 r
  rptr_empty/n75 (net)                          1       0.6222                                             0.0000     1.1302 r
  rptr_empty/U109/A1 (NAND3X0_RVT)                                0.0000    0.0479    0.0000               0.0000     1.1302 r
  rptr_empty/U109/Y (NAND3X0_RVT)                                           0.0735                         0.0608     1.1909 f
  rptr_empty/n82 (net)                          2       1.3294                                             0.0000     1.1909 f
  rptr_empty/U54/A (INVX1_RVT)                                    0.0000    0.0735    0.0000               0.0000     1.1909 f
  rptr_empty/U54/Y (INVX1_RVT)                                              0.0482                         0.0483     1.2392 r
  rptr_empty/n238 (net)                         4       2.1456                                             0.0000     1.2392 r
  rptr_empty/rbin_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0482    0.0000               0.0000     1.2392 r
  data arrival time                                                                                                   1.2392

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1260     0.6690
  data required time                                                                                                  0.6690
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6690
  data arrival time                                                                                                  -1.2392
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5703


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U75/A1 (AND2X1_RVT)                                  0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U75/Y (AND2X1_RVT)                                             0.0385                         0.0929     1.0730 f
  rptr_empty/n49 (net)                          1       0.5546                                             0.0000     1.0730 f
  rptr_empty/U74/A1 (NAND2X0_RVT)                                 0.0000    0.0385    0.0000               0.0000     1.0730 f
  rptr_empty/U74/Y (NAND2X0_RVT)                                            0.0494                         0.0515     1.1245 r
  rptr_empty/n46 (net)                          2       1.2243                                             0.0000     1.1245 r
  rptr_empty/U65/A1 (OR2X1_RVT)                                   0.0000    0.0494    0.0000               0.0000     1.1245 r
  rptr_empty/U65/Y (OR2X1_RVT)                                              0.0333                         0.0716     1.1961 r
  rptr_empty/n43 (net)                          3       1.7903                                             0.0000     1.1961 r
  rptr_empty/U70/A1 (AND2X1_RVT)                                  0.0000    0.0333    0.0000               0.0000     1.1961 r
  rptr_empty/U70/Y (AND2X1_RVT)                                             0.0218                         0.0488     1.2449 r
  rptr_empty/rgraynext[3] (net)                 1       0.5122                                             0.0000     1.2449 r
  rptr_empty/rptr_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0218    0.0000               0.0000     1.2449 r
  data arrival time                                                                                                   1.2449

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1178     0.6772
  data required time                                                                                                  0.6772
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6772
  data arrival time                                                                                                  -1.2449
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5677


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U201/A1 (AND2X1_RVT)                                 0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U201/Y (AND2X1_RVT)                                            0.0425                         0.0989     1.0790 f
  rptr_empty/n173 (net)                         2       1.0958                                             0.0000     1.0790 f
  rptr_empty/U90/A2 (NAND3X0_RVT)                                 0.0000    0.0425    0.0000               0.0000     1.0790 f
  rptr_empty/U90/Y (NAND3X0_RVT)                                            0.0508                         0.0531     1.1321 r
  rptr_empty/n201 (net)                         3       1.6686                                             0.0000     1.1321 r
  rptr_empty/U89/A1 (NAND2X0_RVT)                                 0.0000    0.0508    0.0000               0.0000     1.1321 r
  rptr_empty/U89/Y (NAND2X0_RVT)                                            0.0521                         0.0458     1.1779 f
  rptr_empty/n188 (net)                         2       1.0945                                             0.0000     1.1779 f
  rptr_empty/U205/A2 (AND2X1_RVT)                                 0.0000    0.0521    0.0000               0.0000     1.1779 f
  rptr_empty/U205/Y (AND2X1_RVT)                                            0.0307                         0.0717     1.2497 f
  rptr_empty/n236 (net)                         2       1.6196                                             0.0000     1.2497 f
  rptr_empty/rbin_reg_8_/D (SDFFARX2_RVT)                         0.0000    0.0307    0.0000               0.0000     1.2497 f
  data arrival time                                                                                                   1.2497

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rbin_reg_8_/CLK (SDFFARX2_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1128     0.6822
  data required time                                                                                                  0.6822
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6822
  data arrival time                                                                                                  -1.2497
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5674


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U115/A3 (NAND3X0_RVT)                                0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U115/Y (NAND3X0_RVT)                                           0.0822                         0.0816     1.0617 r
  rptr_empty/n74 (net)                          1       0.5524                                             0.0000     1.0617 r
  rptr_empty/U9/A1 (AND3X1_RVT)                                   0.0000    0.0822    0.0000               0.0000     1.0617 r
  rptr_empty/U9/Y (AND3X1_RVT)                                              0.0410                         0.0786     1.1403 r
  rptr_empty/n241 (net)                         2       1.7497                                             0.0000     1.1403 r
  rptr_empty/U8/S0 (MUX21X2_RVT)                                  0.0000    0.0410    0.0000               0.0000     1.1403 r
  rptr_empty/U8/Y (MUX21X2_RVT)                                             0.0428                         0.0954     1.2358 r
  rptr_empty/rgraynext[1] (net)                 2       2.2064                                             0.0000     1.2358 r
  rptr_empty/rptr_reg_1_/D (SDFFARX1_RVT)                         0.0000    0.0428    0.0000               0.0000     1.2358 r
  data arrival time                                                                                                   1.2358

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1245     0.6705
  data required time                                                                                                  0.6705
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6705
  data arrival time                                                                                                  -1.2358
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5653


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U108/A1 (AND2X1_RVT)                                 0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U108/Y (AND2X1_RVT)                                            0.0421                         0.0983     1.0784 f
  rptr_empty/n76 (net)                          2       1.0324                                             0.0000     1.0784 f
  rptr_empty/U16/A2 (NAND2X0_RVT)                                 0.0000    0.0421    0.0000               0.0000     1.0784 f
  rptr_empty/U16/Y (NAND2X0_RVT)                                            0.0673                         0.0660     1.1444 r
  rptr_empty/n221 (net)                         3       1.9120                                             0.0000     1.1444 r
  rptr_empty/U218/A1 (NAND2X0_RVT)                                0.0000    0.0673    0.0000               0.0000     1.1444 r
  rptr_empty/U218/Y (NAND2X0_RVT)                                           0.0475                         0.0381     1.1825 f
  rptr_empty/n222 (net)                         1       0.5546                                             0.0000     1.1825 f
  rptr_empty/U219/A1 (NAND2X0_RVT)                                0.0000    0.0475    0.0000               0.0000     1.1825 f
  rptr_empty/U219/Y (NAND2X0_RVT)                                           0.0570                         0.0446     1.2271 r
  rptr_empty/rgraynext[7] (net)                 1       0.5122                                             0.0000     1.2271 r
  rptr_empty/rptr_reg_7_/D (SDFFARX1_RVT)                         0.0000    0.0570    0.0000               0.0000     1.2271 r
  data arrival time                                                                                                   1.2271

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1285     0.6665
  data required time                                                                                                  0.6665
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6665
  data arrival time                                                                                                  -1.2271
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5605


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U8/A2 (AND2X1_RVT)                                    0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U8/Y (AND2X1_RVT)                                               0.0390                         0.1000     1.0437 f
  wptr_full/n156 (net)                          1       0.6783                                             0.0000     1.0437 f
  wptr_full/U18/A1 (NAND4X0_RVT)                                  0.0000    0.0390    0.0000               0.0000     1.0437 f
  wptr_full/U18/Y (NAND4X0_RVT)                                             0.0445                         0.0414     1.0851 r
  wptr_full/n116 (net)                          1       0.5762                                             0.0000     1.0851 r
  wptr_full/U13/A2 (MUX21X2_RVT)                                  0.0000    0.0445    0.0000               0.0000     1.0851 r
  wptr_full/U13/Y (MUX21X2_RVT)                                             0.0361                         0.0871     1.1722 r
  wptr_full/n2 (net)                            1       0.6082                                             0.0000     1.1722 r
  wptr_full/U12/A1 (AND2X1_RVT)                                   0.0000    0.0361    0.0000               0.0000     1.1722 r
  wptr_full/U12/Y (AND2X1_RVT)                                              0.0358                         0.0620     1.2342 r
  wptr_full/n231 (net)                          3       2.2888                                             0.0000     1.2342 r
  wptr_full/U55/A1 (MUX21X2_RVT)                                  0.0000    0.0358    0.0000               0.0000     1.2342 r
  wptr_full/U55/Y (MUX21X2_RVT)                                             0.0428                         0.0946     1.3288 r
  wptr_full/wgraynext[8] (net)                  2       2.2064                                             0.0000     1.3288 r
  wptr_full/wptr_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     1.3288 r
  data arrival time                                                                                                   1.3288

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1245     0.7705
  data required time                                                                                                  0.7705
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7705
  data arrival time                                                                                                  -1.3288
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5583


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U20/A2 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U20/Y (AND2X1_RVT)                                              0.0380                         0.0983     1.0421 f
  wptr_full/n117 (net)                          1       0.5386                                             0.0000     1.0421 f
  wptr_full/U19/A2 (AND2X1_RVT)                                   0.0000    0.0380    0.0000               0.0000     1.0421 f
  wptr_full/U19/Y (AND2X1_RVT)                                              0.0217                         0.0567     1.0988 f
  wptr_full/n150 (net)                          1       0.5386                                             0.0000     1.0988 f
  wptr_full/U64/A2 (AND2X1_RVT)                                   0.0000    0.0217    0.0000               0.0000     1.0988 f
  wptr_full/U64/Y (AND2X1_RVT)                                              0.0266                         0.0535     1.1523 f
  wptr_full/n165 (net)                          2       1.1418                                             0.0000     1.1523 f
  wptr_full/U63/A2 (OA21X1_RVT)                                   0.0000    0.0266    0.0000               0.0000     1.1523 f
  wptr_full/U63/Y (OA21X1_RVT)                                              0.0347                         0.0705     1.2229 f
  wptr_full/wbinnext[6] (net)                   2       1.7411                                             0.0000     1.2229 f
  wptr_full/U60/S0 (MUX21X2_RVT)                                  0.0000    0.0347    0.0000               0.0000     1.2229 f
  wptr_full/U60/Y (MUX21X2_RVT)                                             0.0428                         0.0935     1.3164 r
  wptr_full/wgraynext[6] (net)                  2       2.2064                                             0.0000     1.3164 r
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0428    0.0000               0.0000     1.3164 r
  data arrival time                                                                                                   1.3164

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1245     0.7705
  data required time                                                                                                  0.7705
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7705
  data arrival time                                                                                                  -1.3164
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5458


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U123/A1 (AO21X1_RVT)                                 0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U123/Y (AO21X1_RVT)                                            0.0444                         0.1325     1.1126 f
  rptr_empty/n217 (net)                         2       2.2199                                             0.0000     1.1126 f
  rptr_empty/U122/A1 (XNOR2X2_RVT)                                0.0000    0.0444    0.0000               0.0000     1.1126 f
  rptr_empty/U122/Y (XNOR2X2_RVT)                                           0.0390                         0.1007     1.2133 r
  rptr_empty/rgraynext[0] (net)                 2       2.2064                                             0.0000     1.2133 r
  rptr_empty/rptr_reg_0_/D (SDFFARX1_RVT)                         0.0000    0.0390    0.0000               0.0000     1.2133 r
  data arrival time                                                                                                   1.2133

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1234     0.6716
  data required time                                                                                                  0.6716
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6716
  data arrival time                                                                                                  -1.2133
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5417


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U22/A2 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U22/Y (AND2X1_RVT)                                              0.0379                         0.0981     1.0419 f
  wptr_full/n119 (net)                          1       0.5165                                             0.0000     1.0419 f
  wptr_full/U21/A3 (NAND3X0_RVT)                                  0.0000    0.0379    0.0000               0.0000     1.0419 f
  wptr_full/U21/Y (NAND3X0_RVT)                                             0.0425                         0.0457     1.0876 r
  wptr_full/n201 (net)                          2       1.0148                                             0.0000     1.0876 r
  wptr_full/U97/A1 (NAND2X0_RVT)                                  0.0000    0.0425    0.0000               0.0000     1.0876 r
  wptr_full/U97/Y (NAND2X0_RVT)                                             0.0369                         0.0329     1.1205 f
  wptr_full/n187 (net)                          1       0.4727                                             0.0000     1.1205 f
  wptr_full/U16/A3 (OA21X1_RVT)                                   0.0000    0.0369    0.0000               0.0000     1.1205 f
  wptr_full/U16/Y (OA21X1_RVT)                                              0.0400                         0.0755     1.1961 f
  wptr_full/n233 (net)                          4       2.4315                                             0.0000     1.1961 f
  wptr_full/U49/A (INVX1_RVT)                                     0.0000    0.0400    0.0000               0.0000     1.1961 f
  wptr_full/U49/Y (INVX1_RVT)                                               0.0239                         0.0242     1.2203 r
  wptr_full/n147 (net)                          1       0.4973                                             0.0000     1.2203 r
  wptr_full/U61/A2 (AO21X1_RVT)                                   0.0000    0.0239    0.0000               0.0000     1.2203 r
  wptr_full/U61/Y (AO21X1_RVT)                                              0.0401                         0.0835     1.3038 r
  wptr_full/wgraynext[5] (net)                  2       1.8033                                             0.0000     1.3038 r
  wptr_full/wptr_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0401    0.0000               0.0000     1.3038 r
  data arrival time                                                                                                   1.3038

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1237     0.7713
  data required time                                                                                                  0.7713
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7713
  data arrival time                                                                                                  -1.3038
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5325


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U27/A2 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U27/Y (AND2X1_RVT)                                              0.0385                         0.0991     1.0429 f
  wptr_full/n121 (net)                          1       0.6071                                             0.0000     1.0429 f
  wptr_full/U25/A1 (AND2X1_RVT)                                   0.0000    0.0385    0.0000               0.0000     1.0429 f
  wptr_full/U25/Y (AND2X1_RVT)                                              0.0253                         0.0581     1.1010 f
  wptr_full/n202 (net)                          2       1.1075                                             0.0000     1.1010 f
  wptr_full/U24/A3 (AO21X1_RVT)                                   0.0000    0.0253    0.0000               0.0000     1.1010 f
  wptr_full/U24/Y (AO21X1_RVT)                                              0.0312                         0.0512     1.1522 f
  wptr_full/n206 (net)                          1       1.4268                                             0.0000     1.1522 f
  wptr_full/U46/A (INVX2_RVT)                                     0.0000    0.0312    0.0000               0.0000     1.1522 f
  wptr_full/U46/Y (INVX2_RVT)                                               0.0218                         0.0239     1.1761 r
  wptr_full/n163 (net)                          3       1.6908                                             0.0000     1.1761 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0218    0.0000               0.0000     1.1761 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0265                         0.0499     1.2261 r
  wptr_full/n136 (net)                          2       1.0727                                             0.0000     1.2261 r
  wptr_full/U28/A3 (AO22X1_RVT)                                   0.0000    0.0265    0.0000               0.0000     1.2261 r
  wptr_full/U28/Y (AO22X1_RVT)                                              0.0414                         0.0700     1.2961 r
  wptr_full/wgraynext[3] (net)                  2       1.8033                                             0.0000     1.2961 r
  wptr_full/wptr_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0414    0.0000               0.0000     1.2961 r
  data arrival time                                                                                                   1.2961

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1241     0.7709
  data required time                                                                                                  0.7709
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7709
  data arrival time                                                                                                  -1.2961
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5252


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U98/A (NBUFFX8_RVT)                                  0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U98/Y (NBUFFX8_RVT)                                            0.0422                         0.0836     1.0638 f
  rptr_empty/n65 (net)                          8       4.7808                                             0.0000     1.0638 f
  rptr_empty/U166/A1 (AND2X1_RVT)                                 0.0000    0.0422    0.0000               0.0000     1.0638 f
  rptr_empty/U166/Y (AND2X1_RVT)                                            0.0301                         0.0642     1.1279 f
  rptr_empty/n175 (net)                         3       1.7331                                             0.0000     1.1279 f
  rptr_empty/U174/A (INVX0_RVT)                                   0.0000    0.0301    0.0000               0.0000     1.1279 f
  rptr_empty/U174/Y (INVX0_RVT)                                             0.0220                         0.0253     1.1532 r
  rptr_empty/n216 (net)                         1       0.6082                                             0.0000     1.1532 r
  rptr_empty/U215/A1 (AND2X1_RVT)                                 0.0000    0.0220    0.0000               0.0000     1.1532 r
  rptr_empty/U215/Y (AND2X1_RVT)                                            0.0227                         0.0456     1.1988 r
  rptr_empty/rbinnext[0] (net)                  1       0.5122                                             0.0000     1.1988 r
  rptr_empty/rbin_reg_0_/D (SDFFARX1_RVT)                         0.0000    0.0227    0.0000               0.0000     1.1988 r
  data arrival time                                                                                                   1.1988

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1181     0.6769
  data required time                                                                                                  0.6769
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6769
  data arrival time                                                                                                  -1.1988
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5220


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U180/A2 (NAND4X0_RVT)                                0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U180/Y (NAND4X0_RVT)                                           0.0860                         0.0874     1.0676 r
  rptr_empty/n154 (net)                         1       0.5784                                             0.0000     1.0676 r
  rptr_empty/U189/A4 (NAND4X0_RVT)                                0.0000    0.0860    0.0000               0.0000     1.0676 r
  rptr_empty/U189/Y (NAND4X0_RVT)                                           0.1130                         0.1080     1.1756 f
  rptr_empty/rgraynext[2] (net)                 2       2.1905                                             0.0000     1.1756 f
  rptr_empty/rptr_reg_2_/D (SDFFARX1_RVT)                         0.0000    0.1130    0.0000               0.0000     1.1756 f
  data arrival time                                                                                                   1.1756

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1401     0.6549
  data required time                                                                                                  0.6549
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6549
  data arrival time                                                                                                  -1.1756
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5207


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U22/A2 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U22/Y (AND2X1_RVT)                                              0.0379                         0.0981     1.0419 f
  wptr_full/n119 (net)                          1       0.5165                                             0.0000     1.0419 f
  wptr_full/U21/A3 (NAND3X0_RVT)                                  0.0000    0.0379    0.0000               0.0000     1.0419 f
  wptr_full/U21/Y (NAND3X0_RVT)                                             0.0425                         0.0457     1.0876 r
  wptr_full/n201 (net)                          2       1.0148                                             0.0000     1.0876 r
  wptr_full/U97/A1 (NAND2X0_RVT)                                  0.0000    0.0425    0.0000               0.0000     1.0876 r
  wptr_full/U97/Y (NAND2X0_RVT)                                             0.0369                         0.0329     1.1205 f
  wptr_full/n187 (net)                          1       0.4727                                             0.0000     1.1205 f
  wptr_full/U16/A3 (OA21X1_RVT)                                   0.0000    0.0369    0.0000               0.0000     1.1205 f
  wptr_full/U16/Y (OA21X1_RVT)                                              0.0400                         0.0755     1.1961 f
  wptr_full/n233 (net)                          4       2.4315                                             0.0000     1.1961 f
  wptr_full/U48/A1 (MUX21X1_RVT)                                  0.0000    0.0400    0.0000               0.0000     1.1961 f
  wptr_full/U48/Y (MUX21X1_RVT)                                             0.0523                         0.1025     1.2986 f
  wptr_full/wgraynext[4] (net)                  2       2.1905                                             0.0000     1.2986 f
  wptr_full/wptr_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0523    0.0000               0.0000     1.2986 f
  data arrival time                                                                                                   1.2986

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1163     0.7787
  data required time                                                                                                  0.7787
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7787
  data arrival time                                                                                                  -1.2986
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5199


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U8/A2 (AND2X1_RVT)                                    0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U8/Y (AND2X1_RVT)                                               0.0390                         0.1000     1.0437 f
  wptr_full/n156 (net)                          1       0.6783                                             0.0000     1.0437 f
  wptr_full/U18/A1 (NAND4X0_RVT)                                  0.0000    0.0390    0.0000               0.0000     1.0437 f
  wptr_full/U18/Y (NAND4X0_RVT)                                             0.0445                         0.0414     1.0851 r
  wptr_full/n116 (net)                          1       0.5762                                             0.0000     1.0851 r
  wptr_full/U13/A2 (MUX21X2_RVT)                                  0.0000    0.0445    0.0000               0.0000     1.0851 r
  wptr_full/U13/Y (MUX21X2_RVT)                                             0.0361                         0.0871     1.1722 r
  wptr_full/n2 (net)                            1       0.6082                                             0.0000     1.1722 r
  wptr_full/U12/A1 (AND2X1_RVT)                                   0.0000    0.0361    0.0000               0.0000     1.1722 r
  wptr_full/U12/Y (AND2X1_RVT)                                              0.0358                         0.0620     1.2342 r
  wptr_full/n231 (net)                          3       2.2888                                             0.0000     1.2342 r
  wptr_full/U103/A (NBUFFX2_RVT)                                  0.0000    0.0358    0.0000               0.0000     1.2342 r
  wptr_full/U103/Y (NBUFFX2_RVT)                                            0.0248                         0.0502     1.2844 r
  wptr_full/n188 (net)                          2       1.6235                                             0.0000     1.2844 r
  wptr_full/wbin_reg_9_/D (SDFFARX1_RVT)                          0.0000    0.0248    0.0000               0.0000     1.2844 r
  data arrival time                                                                                                   1.2844

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1189     0.7761
  data required time                                                                                                  0.7761
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7761
  data arrival time                                                                                                  -1.2844
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5083


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U75/A1 (AND2X1_RVT)                                  0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U75/Y (AND2X1_RVT)                                             0.0385                         0.0929     1.0730 f
  rptr_empty/n49 (net)                          1       0.5546                                             0.0000     1.0730 f
  rptr_empty/U74/A1 (NAND2X0_RVT)                                 0.0000    0.0385    0.0000               0.0000     1.0730 f
  rptr_empty/U74/Y (NAND2X0_RVT)                                            0.0494                         0.0515     1.1245 r
  rptr_empty/n46 (net)                          2       1.2243                                             0.0000     1.1245 r
  rptr_empty/U71/A1 (AND2X1_RVT)                                  0.0000    0.0494    0.0000               0.0000     1.1245 r
  rptr_empty/U71/Y (AND2X1_RVT)                                             0.0237                         0.0522     1.1767 r
  rptr_empty/n239 (net)                         1       0.5122                                             0.0000     1.1767 r
  rptr_empty/rbin_reg_3_/D (SDFFARX1_RVT)                         0.0000    0.0237    0.0000               0.0000     1.1767 r
  data arrival time                                                                                                   1.1767

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1185     0.6765
  data required time                                                                                                  0.6765
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6765
  data arrival time                                                                                                  -1.1767
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5001


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U27/A2 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U27/Y (AND2X1_RVT)                                              0.0385                         0.0991     1.0429 f
  wptr_full/n121 (net)                          1       0.6071                                             0.0000     1.0429 f
  wptr_full/U25/A1 (AND2X1_RVT)                                   0.0000    0.0385    0.0000               0.0000     1.0429 f
  wptr_full/U25/Y (AND2X1_RVT)                                              0.0253                         0.0581     1.1010 f
  wptr_full/n202 (net)                          2       1.1075                                             0.0000     1.1010 f
  wptr_full/U24/A3 (AO21X1_RVT)                                   0.0000    0.0253    0.0000               0.0000     1.1010 f
  wptr_full/U24/Y (AO21X1_RVT)                                              0.0312                         0.0512     1.1522 f
  wptr_full/n206 (net)                          1       1.4268                                             0.0000     1.1522 f
  wptr_full/U46/A (INVX2_RVT)                                     0.0000    0.0312    0.0000               0.0000     1.1522 f
  wptr_full/U46/Y (INVX2_RVT)                                               0.0218                         0.0239     1.1761 r
  wptr_full/n163 (net)                          3       1.6908                                             0.0000     1.1761 r
  wptr_full/U41/A2 (MUX21X1_RVT)                                  0.0000    0.0218    0.0000               0.0000     1.1761 r
  wptr_full/U41/Y (MUX21X1_RVT)                                             0.0480                         0.0929     1.2691 r
  wptr_full/wgraynext[2] (net)                  2       2.2064                                             0.0000     1.2691 r
  wptr_full/wptr_reg_2_/D (SDFFARX1_RVT)                          0.0000    0.0480    0.0000               0.0000     1.2691 r
  data arrival time                                                                                                   1.2691

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1259     0.7691
  data required time                                                                                                  0.7691
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7691
  data arrival time                                                                                                  -1.2691
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5000


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U98/A (NBUFFX8_RVT)                                  0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U98/Y (NBUFFX8_RVT)                                            0.0422                         0.0836     1.0638 f
  rptr_empty/n65 (net)                          8       4.7808                                             0.0000     1.0638 f
  rptr_empty/U184/A1 (NAND2X0_RVT)                                0.0000    0.0422    0.0000               0.0000     1.0638 f
  rptr_empty/U184/Y (NAND2X0_RVT)                                           0.0365                         0.0422     1.1060 r
  rptr_empty/n170 (net)                         1       0.5165                                             0.0000     1.1060 r
  rptr_empty/U193/A2 (AND3X1_RVT)                                 0.0000    0.0365    0.0000               0.0000     1.1060 r
  rptr_empty/U193/Y (AND3X1_RVT)                                            0.0281                         0.0669     1.1729 r
  rptr_empty/n240 (net)                         1       0.5122                                             0.0000     1.1729 r
  rptr_empty/rbin_reg_2_/D (SDFFARX1_RVT)                         0.0000    0.0281    0.0000               0.0000     1.1729 r
  data arrival time                                                                                                   1.1729

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1200     0.6750
  data required time                                                                                                  0.6750
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6750
  data arrival time                                                                                                  -1.1729
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4980


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U93/A1 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U93/Y (AND2X1_RVT)                                              0.0415                         0.0973     1.0411 f
  wptr_full/n177 (net)                          2       1.0044                                             0.0000     1.0411 f
  wptr_full/U88/A2 (NAND2X0_RVT)                                  0.0000    0.0415    0.0000               0.0000     1.0411 f
  wptr_full/U88/Y (NAND2X0_RVT)                                             0.0487                         0.0531     1.0941 r
  wptr_full/n203 (net)                          2       1.0726                                             0.0000     1.0941 r
  wptr_full/U56/A2 (OA22X1_RVT)                                   0.0000    0.0487    0.0000               0.0000     1.0941 r
  wptr_full/U56/Y (OA22X1_RVT)                                              0.0444                         0.0913     1.1854 r
  wptr_full/n162 (net)                          3       2.3109                                             0.0000     1.1854 r
  wptr_full/U106/A3 (AO22X1_RVT)                                  0.0000    0.0444    0.0000               0.0000     1.1854 r
  wptr_full/U106/Y (AO22X1_RVT)                                             0.0447                         0.0782     1.2637 r
  wptr_full/wgraynext[7] (net)                  2       2.2064                                             0.0000     1.2637 r
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0447    0.0000               0.0000     1.2637 r
  data arrival time                                                                                                   1.2637

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1250     0.7700
  data required time                                                                                                  0.7700
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7700
  data arrival time                                                                                                  -1.2637
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4937


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U82/A (INVX2_RVT)                                     0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U82/Y (INVX2_RVT)                                               0.0635                         0.0380     0.9818 r
  wptr_full/n160 (net)                          1       0.6151                                             0.0000     0.9818 r
  wptr_full/U37/A1 (OR2X2_RVT)                                    0.0000    0.0635    0.0000               0.0000     0.9818 r
  wptr_full/U37/Y (OR2X2_RVT)                                               0.0312                         0.0773     1.0591 r
  wptr_full/n207 (net)                          4       2.1731                                             0.0000     1.0591 r
  wptr_full/U86/A1 (AND2X1_RVT)                                   0.0000    0.0312    0.0000               0.0000     1.0591 r
  wptr_full/U86/Y (AND2X1_RVT)                                              0.0345                         0.0601     1.1192 r
  wptr_full/n217 (net)                          3       2.1796                                             0.0000     1.1192 r
  wptr_full/U101/A3 (AOI21X1_RVT)                                 0.0000    0.0345    0.0000               0.0000     1.1192 r
  wptr_full/U101/Y (AOI21X1_RVT)                                            0.0238                         0.0739     1.1932 f
  wptr_full/n235 (net)                          2       1.0457                                             0.0000     1.1932 f
  wptr_full/U117/A1 (MUX21X1_RVT)                                 0.0000    0.0238    0.0000               0.0000     1.1932 f
  wptr_full/U117/Y (MUX21X1_RVT)                                            0.0369                         0.0783     1.2715 f
  wptr_full/wgraynext[1] (net)                  1       0.5092                                             0.0000     1.2715 f
  wptr_full/wptr_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0369    0.0000               0.0000     1.2715 f
  data arrival time                                                                                                   1.2715

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1108     0.7842
  data required time                                                                                                  0.7842
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7842
  data arrival time                                                                                                  -1.2715
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4873


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  rinc (in)                                                                 0.0212                         0.0063    -0.0437 f
  rinc (net)                                    1       2.7166                                             0.0000    -0.0437 f
  U22/A (INVX4_RVT)                                               0.0000    0.0212    0.0000               0.0000    -0.0437 f
  U22/Y (INVX4_RVT)                                                         0.0151                         0.0167    -0.0269 r
  n31 (net)                                     1       2.0785                                             0.0000    -0.0269 r
  U23/A (NBUFFX16_RVT)                                            0.0000    0.0151    0.0000               0.0000    -0.0269 r
  U23/Y (NBUFFX16_RVT)                                                      0.0295                         0.0505     0.0235 r
  n27 (net)                                     1      21.0310                                             0.0000     0.0235 r
  U40/A (INVX32_RVT)                                              0.0000    0.0295    0.0000               0.0000     0.0235 r
  U40/Y (INVX32_RVT)                                                        0.6960                         0.4772     0.5008 f
  n26 (net)                                     1     2574.0898                                            0.0000     0.5008 f
  io_b_rinc/PADIO (I1025_NS)                                      0.0000    0.6960    0.0000               0.0000     0.5008 f
  io_b_rinc/DOUT (I1025_NS)                                                 0.1654                         0.4793     0.9801 f
  io_b_rinc_net (net)                          12      12.6502                                             0.0000     0.9801 f
  rptr_empty/rinc (rptr_empty_ADDRSIZE10)                                                                  0.0000     0.9801 f
  rptr_empty/rinc (net)                                12.6502                                             0.0000     0.9801 f
  rptr_empty/U115/A3 (NAND3X0_RVT)                                0.0000    0.1654    0.0000               0.0000     0.9801 f
  rptr_empty/U115/Y (NAND3X0_RVT)                                           0.0822                         0.0816     1.0617 r
  rptr_empty/n74 (net)                          1       0.5524                                             0.0000     1.0617 r
  rptr_empty/U9/A1 (AND3X1_RVT)                                   0.0000    0.0822    0.0000               0.0000     1.0617 r
  rptr_empty/U9/Y (AND3X1_RVT)                                              0.0410                         0.0786     1.1403 r
  rptr_empty/n241 (net)                         2       1.7497                                             0.0000     1.1403 r
  rptr_empty/rbin_reg_1_/D (SDFFARX2_RVT)                         0.0000    0.0410    0.0000               0.0000     1.1403 r
  data arrival time                                                                                                   1.1403

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rbin_reg_1_/CLK (SDFFARX2_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1336     0.6614
  data required time                                                                                                  0.6614
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6614
  data arrival time                                                                                                  -1.1403
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4789


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U94/A1 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U94/Y (AND2X1_RVT)                                              0.0386                         0.0930     1.0368 f
  wptr_full/n178 (net)                          1       0.6264                                             0.0000     1.0368 f
  wptr_full/U38/A1 (OR2X2_RVT)                                    0.0000    0.0386    0.0000               0.0000     1.0368 f
  wptr_full/U38/Y (OR2X2_RVT)                                               0.0292                         0.0723     1.1091 f
  wptr_full/n214 (net)                          3       2.6007                                             0.0000     1.1091 f
  wptr_full/U110/A1 (AND2X1_RVT)                                  0.0000    0.0292    0.0000               0.0000     1.1091 f
  wptr_full/U110/Y (AND2X1_RVT)                                             0.0340                         0.0612     1.1703 f
  wptr_full/n236 (net)                          3       2.2232                                             0.0000     1.1703 f
  wptr_full/U112/A1 (MUX21X2_RVT)                                 0.0000    0.0340    0.0000               0.0000     1.1703 f
  wptr_full/U112/Y (MUX21X2_RVT)                                            0.0413                         0.0859     1.2563 f
  wptr_full/wgraynext[0] (net)                  2       1.7267                                             0.0000     1.2563 f
  wptr_full/wptr_reg_0_/D (SDFFARX1_RVT)                          0.0000    0.0413    0.0000               0.0000     1.2563 f
  data arrival time                                                                                                   1.2563

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wptr_reg_0_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1124     0.7826
  data required time                                                                                                  0.7826
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7826
  data arrival time                                                                                                  -1.2563
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4736


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U98/A2 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U98/Y (AND2X1_RVT)                                              0.0374                         0.0973     1.0411 f
  wptr_full/n180 (net)                          1       0.4550                                             0.0000     1.0411 f
  wptr_full/U70/A3 (AND3X1_RVT)                                   0.0000    0.0374    0.0000               0.0000     1.0411 f
  wptr_full/U70/Y (AND3X1_RVT)                                              0.0401                         0.0865     1.1276 f
  wptr_full/n179 (net)                          2       2.1518                                             0.0000     1.1276 f
  wptr_full/U3/A1 (XNOR2X1_RVT)                                   0.0000    0.0401    0.0000               0.0000     1.1276 f
  wptr_full/U3/Y (XNOR2X1_RVT)                                              0.0406                         0.1122     1.2398 r
  wptr_full/n230 (net)                          2       1.0547                                             0.0000     1.2398 r
  wptr_full/wbin_reg_10_/D (SDFFARX1_RVT)                         0.0000    0.0406    0.0000               0.0000     1.2398 r
  data arrival time                                                                                                   1.2398

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_RVT)                                                                0.0000     0.8950 r
  library setup time                                                                                      -0.1239     0.7711
  data required time                                                                                                  0.7711
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7711
  data arrival time                                                                                                  -1.2398
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4686


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U27/A2 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U27/Y (AND2X1_RVT)                                              0.0385                         0.0991     1.0429 f
  wptr_full/n121 (net)                          1       0.6071                                             0.0000     1.0429 f
  wptr_full/U25/A1 (AND2X1_RVT)                                   0.0000    0.0385    0.0000               0.0000     1.0429 f
  wptr_full/U25/Y (AND2X1_RVT)                                              0.0253                         0.0581     1.1010 f
  wptr_full/n202 (net)                          2       1.1075                                             0.0000     1.1010 f
  wptr_full/U24/A3 (AO21X1_RVT)                                   0.0000    0.0253    0.0000               0.0000     1.1010 f
  wptr_full/U24/Y (AO21X1_RVT)                                              0.0312                         0.0512     1.1522 f
  wptr_full/n206 (net)                          1       1.4268                                             0.0000     1.1522 f
  wptr_full/U46/A (INVX2_RVT)                                     0.0000    0.0312    0.0000               0.0000     1.1522 f
  wptr_full/U46/Y (INVX2_RVT)                                               0.0218                         0.0239     1.1761 r
  wptr_full/n163 (net)                          3       1.6908                                             0.0000     1.1761 r
  wptr_full/U29/A1 (AND2X1_RVT)                                   0.0000    0.0218    0.0000               0.0000     1.1761 r
  wptr_full/U29/Y (AND2X1_RVT)                                              0.0265                         0.0499     1.2261 r
  wptr_full/n136 (net)                          2       1.0727                                             0.0000     1.2261 r
  wptr_full/wbin_reg_3_/D (SDFFARX1_RVT)                          0.0000    0.0265    0.0000               0.0000     1.2261 r
  data arrival time                                                                                                   1.2261

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1195     0.7755
  data required time                                                                                                  0.7755
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7755
  data arrival time                                                                                                  -1.2261
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4506


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U20/A2 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U20/Y (AND2X1_RVT)                                              0.0380                         0.0983     1.0421 f
  wptr_full/n117 (net)                          1       0.5386                                             0.0000     1.0421 f
  wptr_full/U19/A2 (AND2X1_RVT)                                   0.0000    0.0380    0.0000               0.0000     1.0421 f
  wptr_full/U19/Y (AND2X1_RVT)                                              0.0217                         0.0567     1.0988 f
  wptr_full/n150 (net)                          1       0.5386                                             0.0000     1.0988 f
  wptr_full/U64/A2 (AND2X1_RVT)                                   0.0000    0.0217    0.0000               0.0000     1.0988 f
  wptr_full/U64/Y (AND2X1_RVT)                                              0.0266                         0.0535     1.1523 f
  wptr_full/n165 (net)                          2       1.1418                                             0.0000     1.1523 f
  wptr_full/U63/A2 (OA21X1_RVT)                                   0.0000    0.0266    0.0000               0.0000     1.1523 f
  wptr_full/U63/Y (OA21X1_RVT)                                              0.0347                         0.0705     1.2229 f
  wptr_full/wbinnext[6] (net)                   2       1.7411                                             0.0000     1.2229 f
  wptr_full/wbin_reg_6_/D (SDFFARX1_RVT)                          0.0000    0.0347    0.0000               0.0000     1.2229 f
  data arrival time                                                                                                   1.2229

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1100     0.7850
  data required time                                                                                                  0.7850
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7850
  data arrival time                                                                                                  -1.2229
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4379


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U93/A1 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U93/Y (AND2X1_RVT)                                              0.0415                         0.0973     1.0411 f
  wptr_full/n177 (net)                          2       1.0044                                             0.0000     1.0411 f
  wptr_full/U88/A2 (NAND2X0_RVT)                                  0.0000    0.0415    0.0000               0.0000     1.0411 f
  wptr_full/U88/Y (NAND2X0_RVT)                                             0.0487                         0.0531     1.0941 r
  wptr_full/n203 (net)                          2       1.0726                                             0.0000     1.0941 r
  wptr_full/U56/A2 (OA22X1_RVT)                                   0.0000    0.0487    0.0000               0.0000     1.0941 r
  wptr_full/U56/Y (OA22X1_RVT)                                              0.0444                         0.0913     1.1854 r
  wptr_full/n162 (net)                          3       2.3109                                             0.0000     1.1854 r
  wptr_full/wbin_reg_8_/D (SDFFARX1_RVT)                          0.0000    0.0444    0.0000               0.0000     1.1854 r
  data arrival time                                                                                                   1.1854

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1249     0.7701
  data required time                                                                                                  0.7701
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7701
  data arrival time                                                                                                  -1.1854
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4154


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U77/A1 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U77/Y (AND2X1_RVT)                                              0.0412                         0.0969     1.0407 f
  wptr_full/n183 (net)                          2       0.9707                                             0.0000     1.0407 f
  wptr_full/U76/A2 (NAND2X0_RVT)                                  0.0000    0.0412    0.0000               0.0000     1.0407 f
  wptr_full/U76/Y (NAND2X0_RVT)                                             0.0589                         0.0599     1.1006 r
  wptr_full/n184 (net)                          3       1.5356                                             0.0000     1.1006 r
  wptr_full/U74/A2 (AOI21X1_RVT)                                  0.0000    0.0589    0.0000               0.0000     1.1006 r
  wptr_full/U74/Y (AOI21X1_RVT)                                             0.0243                         0.1039     1.2045 f
  wptr_full/n232 (net)                          2       1.1121                                             0.0000     1.2045 f
  wptr_full/wbin_reg_7_/D (SDFFARX1_RVT)                          0.0000    0.0243    0.0000               0.0000     1.2045 f
  data arrival time                                                                                                   1.2045

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1055     0.7895
  data required time                                                                                                  0.7895
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7895
  data arrival time                                                                                                  -1.2045
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4150


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U22/A2 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U22/Y (AND2X1_RVT)                                              0.0379                         0.0981     1.0419 f
  wptr_full/n119 (net)                          1       0.5165                                             0.0000     1.0419 f
  wptr_full/U21/A3 (NAND3X0_RVT)                                  0.0000    0.0379    0.0000               0.0000     1.0419 f
  wptr_full/U21/Y (NAND3X0_RVT)                                             0.0425                         0.0457     1.0876 r
  wptr_full/n201 (net)                          2       1.0148                                             0.0000     1.0876 r
  wptr_full/U97/A1 (NAND2X0_RVT)                                  0.0000    0.0425    0.0000               0.0000     1.0876 r
  wptr_full/U97/Y (NAND2X0_RVT)                                             0.0369                         0.0329     1.1205 f
  wptr_full/n187 (net)                          1       0.4727                                             0.0000     1.1205 f
  wptr_full/U16/A3 (OA21X1_RVT)                                   0.0000    0.0369    0.0000               0.0000     1.1205 f
  wptr_full/U16/Y (OA21X1_RVT)                                              0.0400                         0.0755     1.1961 f
  wptr_full/n233 (net)                          4       2.4315                                             0.0000     1.1961 f
  wptr_full/wbin_reg_5_/D (SDFFARX1_RVT)                          0.0000    0.0400    0.0000               0.0000     1.1961 f
  data arrival time                                                                                                   1.1961

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1119     0.7831
  data required time                                                                                                  0.7831
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7831
  data arrival time                                                                                                  -1.1961
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4129


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U82/A (INVX2_RVT)                                     0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U82/Y (INVX2_RVT)                                               0.0635                         0.0380     0.9818 r
  wptr_full/n160 (net)                          1       0.6151                                             0.0000     0.9818 r
  wptr_full/U37/A1 (OR2X2_RVT)                                    0.0000    0.0635    0.0000               0.0000     0.9818 r
  wptr_full/U37/Y (OR2X2_RVT)                                               0.0312                         0.0773     1.0591 r
  wptr_full/n207 (net)                          4       2.1731                                             0.0000     1.0591 r
  wptr_full/U86/A1 (AND2X1_RVT)                                   0.0000    0.0312    0.0000               0.0000     1.0591 r
  wptr_full/U86/Y (AND2X1_RVT)                                              0.0345                         0.0601     1.1192 r
  wptr_full/n217 (net)                          3       2.1796                                             0.0000     1.1192 r
  wptr_full/U101/A3 (AOI21X1_RVT)                                 0.0000    0.0345    0.0000               0.0000     1.1192 r
  wptr_full/U101/Y (AOI21X1_RVT)                                            0.0238                         0.0739     1.1932 f
  wptr_full/n235 (net)                          2       1.0457                                             0.0000     1.1932 f
  wptr_full/wbin_reg_2_/D (SDFFARX2_RVT)                          0.0000    0.0238    0.0000               0.0000     1.1932 f
  data arrival time                                                                                                   1.1932

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wbin_reg_2_/CLK (SDFFARX2_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1101     0.7849
  data required time                                                                                                  0.7849
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7849
  data arrival time                                                                                                  -1.1932
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.4083


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U22/A2 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U22/Y (AND2X1_RVT)                                              0.0379                         0.0981     1.0419 f
  wptr_full/n119 (net)                          1       0.5165                                             0.0000     1.0419 f
  wptr_full/U21/A3 (NAND3X0_RVT)                                  0.0000    0.0379    0.0000               0.0000     1.0419 f
  wptr_full/U21/Y (NAND3X0_RVT)                                             0.0425                         0.0457     1.0876 r
  wptr_full/n201 (net)                          2       1.0148                                             0.0000     1.0876 r
  wptr_full/U43/A3 (OA21X2_RVT)                                   0.0000    0.0425    0.0000               0.0000     1.0876 r
  wptr_full/U43/Y (OA21X2_RVT)                                              0.0418                         0.0825     1.1701 r
  wptr_full/n234 (net)                          3       2.1423                                             0.0000     1.1701 r
  wptr_full/wbin_reg_4_/D (SDFFARX1_RVT)                          0.0000    0.0418    0.0000               0.0000     1.1701 r
  data arrival time                                                                                                   1.1701

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1242     0.7708
  data required time                                                                                                  0.7708
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7708
  data arrival time                                                                                                  -1.1701
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3993


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U94/A1 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U94/Y (AND2X1_RVT)                                              0.0386                         0.0930     1.0368 f
  wptr_full/n178 (net)                          1       0.6264                                             0.0000     1.0368 f
  wptr_full/U38/A1 (OR2X2_RVT)                                    0.0000    0.0386    0.0000               0.0000     1.0368 f
  wptr_full/U38/Y (OR2X2_RVT)                                               0.0292                         0.0723     1.1091 f
  wptr_full/n214 (net)                          3       2.6007                                             0.0000     1.1091 f
  wptr_full/U110/A1 (AND2X1_RVT)                                  0.0000    0.0292    0.0000               0.0000     1.1091 f
  wptr_full/U110/Y (AND2X1_RVT)                                             0.0340                         0.0612     1.1703 f
  wptr_full/n236 (net)                          3       2.2232                                             0.0000     1.1703 f
  wptr_full/wbin_reg_1_/D (SDFFARX1_RVT)                          0.0000    0.0340    0.0000               0.0000     1.1703 f
  data arrival time                                                                                                   1.1703

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1097     0.7853
  data required time                                                                                                  0.7853
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7853
  data arrival time                                                                                                  -1.1703
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3851


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  input external delay                                                                                    -0.1000    -0.0500 f
  winc (in)                                                                 0.0263                         0.0112    -0.0388 f
  winc (net)                                    1       5.3087                                             0.0000    -0.0388 f
  U42/A (INVX8_RVT)                                               0.0000    0.0263    0.0000               0.0000    -0.0388 f
  U42/Y (INVX8_RVT)                                                         0.0304                         0.0305    -0.0083 r
  n33 (net)                                     1      21.0310                                             0.0000    -0.0083 r
  U41/A (INVX32_RVT)                                              0.0000    0.0304    0.0000               0.0000    -0.0083 r
  U41/Y (INVX32_RVT)                                                        0.6909                         0.4773     0.4690 f
  n28 (net)                                     1     2574.0898                                            0.0000     0.4690 f
  io_b_winc/PADIO (I1025_NS)                                      0.0000    0.6909    0.0000               0.0000     0.4690 f
  io_b_winc/DOUT (I1025_NS)                                                 0.1620                         0.4748     0.9438 f
  io_b_winc_net (net)                          19       7.6244                                             0.0000     0.9438 f
  wptr_full/winc (wptr_full_ADDRSIZE10)                                                                    0.0000     0.9438 f
  wptr_full/winc (net)                                  7.6244                                             0.0000     0.9438 f
  wptr_full/U93/A1 (AND2X1_RVT)                                   0.0000    0.1620    0.0000               0.0000     0.9438 f
  wptr_full/U93/Y (AND2X1_RVT)                                              0.0415                         0.0973     1.0411 f
  wptr_full/n177 (net)                          2       1.0044                                             0.0000     1.0411 f
  wptr_full/U53/A3 (AOI21X1_RVT)                                  0.0000    0.0415    0.0000               0.0000     1.0411 f
  wptr_full/U53/Y (AOI21X1_RVT)                                             0.0298                         0.0813     1.1224 r
  wptr_full/wbinnext[0] (net)                   2       1.7497                                             0.0000     1.1224 r
  wptr_full/wbin_reg_0_/D (SDFFARX2_RVT)                          0.0000    0.0298    0.0000               0.0000     1.1224 r
  data arrival time                                                                                                   1.1224

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wbin_reg_0_/CLK (SDFFARX2_RVT)                                                                 0.0000     0.8950 r
  library setup time                                                                                      -0.1305     0.7645
  data required time                                                                                                  0.7645
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7645
  data arrival time                                                                                                  -1.1224
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.3579


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_5__U/O2[7] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n90 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U32/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U32/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n11 (net)                             1       0.6138                                             0.0000     0.2464 r
  fifomem/U34/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U34/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n12 (net)                             1       5.3638                                             0.0000     0.3304 r
  fifomem/U21/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U21/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[7] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_7__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_7_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_7_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[7] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[7] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  output external delay                                                                                    0.8000     1.5950
  data required time                                                                                                  1.5950
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5950
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1539


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[6] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_5__U/O2[6] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n82 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U29/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U29/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n8 (net)                              1       0.6138                                             0.0000     0.2464 r
  fifomem/U31/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U31/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n9 (net)                              1       5.3638                                             0.0000     0.3304 r
  fifomem/U20/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U20/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[6] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[6] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_6__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_6_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_6_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[6] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[6] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  output external delay                                                                                    0.8000     1.5950
  data required time                                                                                                  1.5950
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5950
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1539


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[5] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_5__U/O2[5] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n74 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U26/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U26/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n5 (net)                              1       0.6138                                             0.0000     0.2464 r
  fifomem/U28/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U28/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n6 (net)                              1       5.3638                                             0.0000     0.3304 r
  fifomem/U19/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U19/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[5] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[5] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_5__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_5_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_5_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[5] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[5] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  output external delay                                                                                    0.8000     1.5950
  data required time                                                                                                  1.5950
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5950
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1539


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_5__U/O2[4] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n66 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U23/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U23/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n2 (net)                              1       0.6138                                             0.0000     0.2464 r
  fifomem/U25/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U25/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n3 (net)                              1       5.3638                                             0.0000     0.3304 r
  fifomem/U22/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U22/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[4] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_4__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_4_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[4] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[4] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  output external delay                                                                                    0.8000     1.5950
  data required time                                                                                                  1.5950
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5950
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1539


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[3] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_5__U/O2[3] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n58 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U44/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U44/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n23 (net)                             1       0.6138                                             0.0000     0.2464 r
  fifomem/U46/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U46/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n24 (net)                             1       5.3638                                             0.0000     0.3304 r
  fifomem/U18/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U18/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[3] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[3] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_3__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_3_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_3_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[3] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[3] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  output external delay                                                                                    0.8000     1.5950
  data required time                                                                                                  1.5950
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5950
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1539


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[2] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_5__U/O2[2] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n50 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U41/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U41/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n20 (net)                             1       0.6138                                             0.0000     0.2464 r
  fifomem/U43/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U43/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n21 (net)                             1       5.3638                                             0.0000     0.3304 r
  fifomem/U17/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U17/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[2] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[2] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_2__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_2_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_2_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[2] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[2] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  output external delay                                                                                    0.8000     1.5950
  data required time                                                                                                  1.5950
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5950
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1539


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[1] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_5__U/O2[1] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n42 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U38/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U38/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n17 (net)                             1       0.6138                                             0.0000     0.2464 r
  fifomem/U40/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U40/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n18 (net)                             1       5.3638                                             0.0000     0.3304 r
  fifomem/U16/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U16/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[1] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[1] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_1__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_1_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_1_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[1] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[1] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  output external delay                                                                                    0.8000     1.5950
  data required time                                                                                                  1.5950
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5950
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1539


  Startpoint: fifomem/genblk1_5__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  fifomem/genblk1_5__U/O2[0] (SRAMLP2RW128x8)                               0.0545                         0.1383     0.1883 f
  fifomem/n34 (net)                             1       0.5752                                             0.0000     0.1883 f
  fifomem/U35/A4 (NAND4X0_RVT)                                    0.0000    0.0545    0.0000               0.0000     0.1883 f
  fifomem/U35/Y (NAND4X0_RVT)                                               0.0507                         0.0581     0.2464 r
  fifomem/n14 (net)                             1       0.6138                                             0.0000     0.2464 r
  fifomem/U37/A1 (OR2X2_RVT)                                      0.0000    0.0507    0.0000               0.0000     0.2464 r
  fifomem/U37/Y (OR2X2_RVT)                                                 0.0428                         0.0841     0.3304 r
  fifomem/n15 (net)                             1       5.3638                                             0.0000     0.3304 r
  fifomem/U15/A (INVX8_RVT)                                       0.0000    0.0428    0.0000               0.0000     0.3304 r
  fifomem/U15/Y (INVX8_RVT)                                                 0.0390                         0.0351     0.3656 f
  fifomem/rdata[0] (net)                        1      21.8502                                             0.0000     0.3656 f
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)                                                          0.0000     0.3656 f
  io_l_rdata_0__net (net)                              21.8502                                             0.0000     0.3656 f
  io_l_rdata_0_/DIN (D8I1025_NS)                                  0.0000    0.0390    0.0000               0.0000     0.3656 f
  io_l_rdata_0_/PADIO (D8I1025_NS)                                          0.8917                         1.3833     1.7489 f
  rdata[0] (net)                                1     1433.8105                                            0.0000     1.7489 f
  rdata[0] (out)                                                  0.0000    0.8917    0.0000               0.0000     1.7489 f
  data arrival time                                                                                                   1.7489

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  output external delay                                                                                    0.8000     1.5950
  data required time                                                                                                  1.5950
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5950
  data arrival time                                                                                                  -1.7489
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1539


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rempty (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                        0.0000    0.0500    0.0000               0.0000     0.0500 r
  rptr_empty/rempty_reg/QN (SDFFASX1_RVT)                                   0.0838                         0.1905     0.2405 r
  rptr_empty/rempty_BAR (net)                   4       4.2904                                             0.0000     0.2405 r
  rptr_empty/rempty_BAR (rptr_empty_ADDRSIZE10)                                                            0.0000     0.2405 r
  io_t_rempty_net (net)                                 4.2904                                             0.0000     0.2405 r
  U55/A (INVX4_RVT)                                               0.0000    0.0838    0.0000               0.0000     0.2405 r
  U55/Y (INVX4_RVT)                                                         0.0743                         0.0643     0.3048 f
  n63 (net)                                     1      21.8502                                             0.0000     0.3048 f
  io_t_rempty/DIN (D8I1025_NS)                                    0.0000    0.0743    0.0000               0.0000     0.3048 f
  io_t_rempty/PADIO (D8I1025_NS)                                            0.8858                         1.3960     1.7008 f
  rempty (net)                                  1     1433.8105                                            0.0000     1.7008 f
  rempty (out)                                                    0.0000    0.8858    0.0000               0.0000     1.7008 f
  data arrival time                                                                                                   1.7008

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  output external delay                                                                                    0.8000     1.5950
  data required time                                                                                                  1.5950
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5950
  data arrival time                                                                                                  -1.7008
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.1058


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                        0.0000    0.0500    0.0000               0.0000     0.0500 r
  rptr_empty/rempty_reg/Q (SDFFASX1_RVT)                                    0.0305                         0.1770     0.2270 f
  rptr_empty/n132 (net)                         1       0.6883                                             0.0000     0.2270 f
  rptr_empty/U73/A2 (OR2X2_RVT)                                   0.0000    0.0305    0.0000               0.0000     0.2270 f
  rptr_empty/U73/Y (OR2X2_RVT)                                              0.0315                         0.0627     0.2897 f
  rptr_empty/n77 (net)                          2       3.2735                                             0.0000     0.2897 f
  rptr_empty/U59/A (INVX4_RVT)                                    0.0000    0.0315    0.0000               0.0000     0.2897 f
  rptr_empty/U59/Y (INVX4_RVT)                                              0.0230                         0.0249     0.3147 r
  rptr_empty/n91 (net)                          7       4.5687                                             0.0000     0.3147 r
  rptr_empty/U115/A1 (NAND3X0_RVT)                                0.0000    0.0230    0.0000               0.0000     0.3147 r
  rptr_empty/U115/Y (NAND3X0_RVT)                                           0.0746                         0.0395     0.3542 f
  rptr_empty/n74 (net)                          1       0.5539                                             0.0000     0.3542 f
  rptr_empty/U9/A1 (AND3X1_RVT)                                   0.0000    0.0746    0.0000               0.0000     0.3542 f
  rptr_empty/U9/Y (AND3X1_RVT)                                              0.0370                         0.0917     0.4459 f
  rptr_empty/n241 (net)                         2       1.7411                                             0.0000     0.4459 f
  rptr_empty/U8/S0 (MUX21X2_RVT)                                  0.0000    0.0370    0.0000               0.0000     0.4459 f
  rptr_empty/U8/Y (MUX21X2_RVT)                                             0.0435                         0.0978     0.5436 f
  rptr_empty/rgraynext[1] (net)                 2       2.1905                                             0.0000     0.5436 f
  rptr_empty/U10/A1 (XNOR2X2_RVT)                                 0.0000    0.0435    0.0000               0.0000     0.5436 f
  rptr_empty/U10/Y (XNOR2X2_RVT)                                            0.0317                         0.0910     0.6347 r
  rptr_empty/n12 (net)                          1       0.5524                                             0.0000     0.6347 r
  rptr_empty/U7/A1 (AND3X1_RVT)                                   0.0000    0.0317    0.0000               0.0000     0.6347 r
  rptr_empty/U7/Y (AND3X1_RVT)                                              0.0274                         0.0592     0.6939 r
  rptr_empty/n1 (net)                           1       0.5374                                             0.0000     0.6939 r
  rptr_empty/U6/A1 (AND4X1_RVT)                                   0.0000    0.0274    0.0000               0.0000     0.6939 r
  rptr_empty/U6/Y (AND4X1_RVT)                                              0.0350                         0.0718     0.7656 r
  rptr_empty/rempty_val (net)                   1       0.5119                                             0.0000     0.7656 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                          0.0000    0.0350    0.0000               0.0000     0.7656 r
  data arrival time                                                                                                   0.7656

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                                                                 0.0000     0.7950 r
  library setup time                                                                                      -0.1162     0.6788
  data required time                                                                                                  0.6788
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6788
  data arrival time                                                                                                  -0.7656
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0868


  Startpoint: rptr_empty/rbin_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  rptr_empty/rbin_reg_2_/Q (SDFFARX1_RVT)                                   0.0438                         0.1900     0.2400 f
  rptr_empty/n246 (net)                         5       2.6755                                             0.0000     0.2400 f
  rptr_empty/U78/A1 (AND2X1_RVT)                                  0.0000    0.0438    0.0000               0.0000     0.2400 f
  rptr_empty/U78/Y (AND2X1_RVT)                                             0.0395                         0.0722     0.3122 f
  rptr_empty/n89 (net)                          5       2.8771                                             0.0000     0.3122 f
  rptr_empty/U44/A2 (AND4X1_RVT)                                  0.0000    0.0395    0.0000               0.0000     0.3122 f
  rptr_empty/U44/Y (AND4X1_RVT)                                             0.0387                         0.0864     0.3986 f
  rptr_empty/n30 (net)                          1       0.5546                                             0.0000     0.3986 f
  rptr_empty/U16/A1 (NAND2X0_RVT)                                 0.0000    0.0387    0.0000               0.0000     0.3986 f
  rptr_empty/U16/Y (NAND2X0_RVT)                                            0.0673                         0.0619     0.4605 r
  rptr_empty/n221 (net)                         3       1.9120                                             0.0000     0.4605 r
  rptr_empty/U15/A1 (NAND4X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     0.4605 r
  rptr_empty/U15/Y (NAND4X0_RVT)                                            0.0864                         0.0674     0.5279 f
  rptr_empty/n207 (net)                         2       1.1907                                             0.0000     0.5279 f
  rptr_empty/U175/A (NBUFFX2_RVT)                                 0.0000    0.0864    0.0000               0.0000     0.5279 f
  rptr_empty/U175/Y (NBUFFX2_RVT)                                           0.0306                         0.0679     0.5958 f
  rptr_empty/n169 (net)                         1       1.4268                                             0.0000     0.5958 f
  rptr_empty/U198/A (INVX2_RVT)                                   0.0000    0.0306    0.0000               0.0000     0.5958 f
  rptr_empty/U198/Y (INVX2_RVT)                                             0.0229                         0.0254     0.6212 r
  rptr_empty/n235 (net)                         3       2.1482                                             0.0000     0.6212 r
  rptr_empty/U199/A2 (MUX21X1_RVT)                                0.0000    0.0229    0.0000               0.0000     0.6212 r
  rptr_empty/U199/Y (MUX21X1_RVT)                                           0.0344                         0.0776     0.6988 r
  rptr_empty/rgraynext[5] (net)                 1       0.5122                                             0.0000     0.6988 r
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                         0.0000    0.0344    0.0000               0.0000     0.6988 r
  data arrival time                                                                                                   0.6988

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1221     0.6729
  data required time                                                                                                  0.6729
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6729
  data arrival time                                                                                                  -0.6988
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0260


  Startpoint: rptr_empty/rbin_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  rptr_empty/rbin_reg_2_/Q (SDFFARX1_RVT)                                   0.0438                         0.1900     0.2400 f
  rptr_empty/n246 (net)                         5       2.6755                                             0.0000     0.2400 f
  rptr_empty/U78/A1 (AND2X1_RVT)                                  0.0000    0.0438    0.0000               0.0000     0.2400 f
  rptr_empty/U78/Y (AND2X1_RVT)                                             0.0395                         0.0722     0.3122 f
  rptr_empty/n89 (net)                          5       2.8771                                             0.0000     0.3122 f
  rptr_empty/U44/A2 (AND4X1_RVT)                                  0.0000    0.0395    0.0000               0.0000     0.3122 f
  rptr_empty/U44/Y (AND4X1_RVT)                                             0.0387                         0.0864     0.3986 f
  rptr_empty/n30 (net)                          1       0.5546                                             0.0000     0.3986 f
  rptr_empty/U16/A1 (NAND2X0_RVT)                                 0.0000    0.0387    0.0000               0.0000     0.3986 f
  rptr_empty/U16/Y (NAND2X0_RVT)                                            0.0673                         0.0619     0.4605 r
  rptr_empty/n221 (net)                         3       1.9120                                             0.0000     0.4605 r
  rptr_empty/U15/A1 (NAND4X0_RVT)                                 0.0000    0.0673    0.0000               0.0000     0.4605 r
  rptr_empty/U15/Y (NAND4X0_RVT)                                            0.0864                         0.0674     0.5279 f
  rptr_empty/n207 (net)                         2       1.1907                                             0.0000     0.5279 f
  rptr_empty/U175/A (NBUFFX2_RVT)                                 0.0000    0.0864    0.0000               0.0000     0.5279 f
  rptr_empty/U175/Y (NBUFFX2_RVT)                                           0.0306                         0.0679     0.5958 f
  rptr_empty/n169 (net)                         1       1.4268                                             0.0000     0.5958 f
  rptr_empty/U198/A (INVX2_RVT)                                   0.0000    0.0306    0.0000               0.0000     0.5958 f
  rptr_empty/U198/Y (INVX2_RVT)                                             0.0229                         0.0254     0.6212 r
  rptr_empty/n235 (net)                         3       2.1482                                             0.0000     0.6212 r
  rptr_empty/U216/S0 (MUX21X1_RVT)                                0.0000    0.0229    0.0000               0.0000     0.6212 r
  rptr_empty/U216/Y (MUX21X1_RVT)                                           0.0342                         0.0770     0.6982 r
  rptr_empty/rgraynext[6] (net)                 1       0.5122                                             0.0000     0.6982 r
  rptr_empty/rptr_reg_6_/D (SDFFARX1_RVT)                         0.0000    0.0342    0.0000               0.0000     0.6982 r
  data arrival time                                                                                                   0.6982

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1221     0.6729
  data required time                                                                                                  0.6729
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6729
  data arrival time                                                                                                  -0.6982
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0253


  Startpoint: rptr_empty/rbin_reg_6_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)                       0.0000    0.0500    0.0000               0.0000     0.0500 r
  rptr_empty/rbin_reg_6_/Q (SDFFARX1_RVT)                                   0.0369                         0.1833     0.2333 f
  rptr_empty/n243 (net)                         3       1.7170                                             0.0000     0.2333 f
  rptr_empty/U164/A2 (AND2X1_RVT)                                 0.0000    0.0369    0.0000               0.0000     0.2333 f
  rptr_empty/U164/Y (AND2X1_RVT)                                            0.0217                         0.0562     0.2895 f
  rptr_empty/n120 (net)                         1       0.5539                                             0.0000     0.2895 f
  rptr_empty/U143/A1 (AND3X1_RVT)                                 0.0000    0.0217    0.0000               0.0000     0.2895 f
  rptr_empty/U143/Y (AND3X1_RVT)                                            0.0494                         0.0769     0.3664 f
  rptr_empty/n177 (net)                         6       3.3902                                             0.0000     0.3664 f
  rptr_empty/U112/A1 (NAND2X0_RVT)                                0.0000    0.0494    0.0000               0.0000     0.3664 f
  rptr_empty/U112/Y (NAND2X0_RVT)                                           0.0385                         0.0462     0.4125 r
  rptr_empty/n70 (net)                          1       0.5565                                             0.0000     0.4125 r
  rptr_empty/U111/A1 (NAND2X0_RVT)                                0.0000    0.0385    0.0000               0.0000     0.4125 r
  rptr_empty/U111/Y (NAND2X0_RVT)                                           0.0489                         0.0426     0.4551 f
  rptr_empty/n184 (net)                         2       1.0778                                             0.0000     0.4551 f
  rptr_empty/U110/A3 (AND3X1_RVT)                                 0.0000    0.0489    0.0000               0.0000     0.4551 f
  rptr_empty/U110/Y (AND3X1_RVT)                                            0.0325                         0.0839     0.5390 f
  rptr_empty/n195 (net)                         2       1.1062                                             0.0000     0.5390 f
  rptr_empty/U176/A (NBUFFX2_RVT)                                 0.0000    0.0325    0.0000               0.0000     0.5390 f
  rptr_empty/U176/Y (NBUFFX2_RVT)                                           0.0232                         0.0500     0.5889 f
  rptr_empty/n224 (net)                         3       1.8216                                             0.0000     0.5889 f
  rptr_empty/U51/A (INVX1_RVT)                                    0.0000    0.0232    0.0000               0.0000     0.5889 f
  rptr_empty/U51/Y (INVX1_RVT)                                              0.0209                         0.0232     0.6122 r
  rptr_empty/n223 (net)                         1       1.1100                                             0.0000     0.6122 r
  rptr_empty/U221/S0 (MUX21X1_RVT)                                0.0000    0.0209    0.0000               0.0000     0.6122 r
  rptr_empty/U221/Y (MUX21X1_RVT)                                           0.0344                         0.0764     0.6885 r
  rptr_empty/rgraynext[9] (net)                 1       0.5122                                             0.0000     0.6885 r
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                         0.0000    0.0344    0.0000               0.0000     0.6885 r
  data arrival time                                                                                                   0.6885

  clock rclk (rise edge)                                                                                   0.7500     0.7500
  clock network delay (ideal)                                                                              0.0500     0.8000
  clock uncertainty                                                                                       -0.0050     0.7950
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)                                                                0.0000     0.7950 r
  library setup time                                                                                      -0.1221     0.6729
  data required time                                                                                                  0.6729
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.6729
  data arrival time                                                                                                  -0.6885
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0157


  Startpoint: wptr_full/wbin_reg_9_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                                   0.0000     0.0000
  clock network delay (ideal)                                                                              0.0500     0.0500
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                        0.0000    0.0500    0.0000               0.0000     0.0500 r
  wptr_full/wbin_reg_9_/Q (SDFFARX1_RVT)                                    0.0639                         0.2125     0.2625 r
  wptr_full/waddr[9] (net)                      8       4.9924                                             0.0000     0.2625 r
  wptr_full/U8/A1 (AND2X1_RVT)                                    0.0000    0.0639    0.0000               0.0000     0.2625 r
  wptr_full/U8/Y (AND2X1_RVT)                                               0.0339                         0.0566     0.3191 r
  wptr_full/n156 (net)                          1       0.6761                                             0.0000     0.3191 r
  wptr_full/U18/A1 (NAND4X0_RVT)                                  0.0000    0.0339    0.0000               0.0000     0.3191 r
  wptr_full/U18/Y (NAND4X0_RVT)                                             0.0612                         0.0476     0.3666 f
  wptr_full/n116 (net)                          1       0.5704                                             0.0000     0.3666 f
  wptr_full/U13/A2 (MUX21X2_RVT)                                  0.0000    0.0612    0.0000               0.0000     0.3666 f
  wptr_full/U13/Y (MUX21X2_RVT)                                             0.0361                         0.0871     0.4537 f
  wptr_full/n2 (net)                            1       0.6071                                             0.0000     0.4537 f
  wptr_full/U12/A1 (AND2X1_RVT)                                   0.0000    0.0361    0.0000               0.0000     0.4537 f
  wptr_full/U12/Y (AND2X1_RVT)                                              0.0350                         0.0649     0.5186 f
  wptr_full/n231 (net)                          3       2.2819                                             0.0000     0.5186 f
  wptr_full/U55/A1 (MUX21X2_RVT)                                  0.0000    0.0350    0.0000               0.0000     0.5186 f
  wptr_full/U55/Y (MUX21X2_RVT)                                             0.0436                         0.0891     0.6077 f
  wptr_full/wgraynext[8] (net)                  2       2.1905                                             0.0000     0.6077 f
  wptr_full/U58/A1 (XNOR2X2_RVT)                                  0.0000    0.0436    0.0000               0.0000     0.6077 f
  wptr_full/U58/Y (XNOR2X2_RVT)                                             0.0320                         0.0914     0.6991 r
  wptr_full/n143 (net)                          1       0.6082                                             0.0000     0.6991 r
  wptr_full/U11/A1 (AND2X1_RVT)                                   0.0000    0.0320    0.0000               0.0000     0.6991 r
  wptr_full/U11/Y (AND2X1_RVT)                                              0.0220                         0.0488     0.7479 r
  wptr_full/n1 (net)                            1       0.5524                                             0.0000     0.7479 r
  wptr_full/U10/A1 (AND3X1_RVT)                                   0.0000    0.0220    0.0000               0.0000     0.7479 r
  wptr_full/U10/Y (AND3X1_RVT)                                              0.0273                         0.0567     0.8046 r
  wptr_full/wfull_val (net)                     1       0.5122                                             0.0000     0.8046 r
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                            0.0000    0.0273    0.0000               0.0000     0.8046 r
  data arrival time                                                                                                   0.8046

  clock wclk (rise edge)                                                                                   0.8500     0.8500
  clock network delay (ideal)                                                                              0.0500     0.9000
  clock uncertainty                                                                                       -0.0050     0.8950
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                                                                   0.0000     0.8950 r
  library setup time                                                                                      -0.1198     0.7752
  data required time                                                                                                  0.7752
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.7752
  data arrival time                                                                                                  -0.8046
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.0294


1
