# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# Date created = 23:42:06  October 28, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		main_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSXFC6D6F31C6
set_global_assignment -name TOP_LEVEL_ENTITY main
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:42:06  OCTOBER 28, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHZ
set_global_assignment -name VERILOG_FILE clkmodule.v
set_global_assignment -name VERILOG_FILE main.v
set_global_assignment -name VERILOG_FILE bianaryToBCD.v
set_global_assignment -name VERILOG_FILE BCDToHex.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_AA15 -to tryPassword
set_location_assignment PIN_AA14 -to addPassword
set_global_assignment -name VERILOG_FILE displaymodule.v
set_global_assignment -name VERILOG_FILE lettertohex.v
set_global_assignment -name VERILOG_FILE keyboard.v
set_location_assignment PIN_AB25 -to PS2_Clock
set_location_assignment PIN_AA25 -to PS2_Data
set_location_assignment PIN_AH18 -to sevenSeg0[6]
set_location_assignment PIN_AG18 -to sevenSeg0[5]
set_location_assignment PIN_AH17 -to sevenSeg0[4]
set_location_assignment PIN_AG16 -to sevenSeg0[3]
set_location_assignment PIN_AG17 -to sevenSeg0[2]
set_location_assignment PIN_V18 -to sevenSeg0[1]
set_location_assignment PIN_W17 -to sevenSeg0[0]
set_location_assignment PIN_V17 -to sevenSeg1[6]
set_location_assignment PIN_AE17 -to sevenSeg1[5]
set_location_assignment PIN_AE18 -to sevenSeg1[4]
set_location_assignment PIN_AD17 -to sevenSeg1[3]
set_location_assignment PIN_AE16 -to sevenSeg1[2]
set_location_assignment PIN_V16 -to sevenSeg1[1]
set_location_assignment PIN_AF16 -to sevenSeg1[0]
set_location_assignment PIN_W16 -to sevenSeg2[6]
set_location_assignment PIN_AF18 -to sevenSeg2[5]
set_location_assignment PIN_Y18 -to sevenSeg2[4]
set_location_assignment PIN_Y17 -to sevenSeg2[3]
set_location_assignment PIN_AA18 -to sevenSeg2[2]
set_location_assignment PIN_AB17 -to sevenSeg2[1]
set_location_assignment PIN_AA21 -to sevenSeg2[0]
set_location_assignment PIN_AD20 -to sevenSeg3[6]
set_location_assignment PIN_AA19 -to sevenSeg3[5]
set_location_assignment PIN_AC20 -to sevenSeg3[4]
set_location_assignment PIN_AA20 -to sevenSeg3[3]
set_location_assignment PIN_AD19 -to sevenSeg3[2]
set_location_assignment PIN_W19 -to sevenSeg3[1]
set_location_assignment PIN_Y19 -to sevenSeg3[0]
set_location_assignment PIN_AH22 -to sevenSeg4[6]
set_location_assignment PIN_AF23 -to sevenSeg4[5]
set_location_assignment PIN_AG23 -to sevenSeg4[4]
set_location_assignment PIN_AE23 -to sevenSeg4[3]
set_location_assignment PIN_AE22 -to sevenSeg4[2]
set_location_assignment PIN_AG22 -to sevenSeg4[1]
set_location_assignment PIN_AD21 -to sevenSeg4[0]
set_location_assignment PIN_AB21 -to sevenSeg5[6]
set_location_assignment PIN_AF19 -to sevenSeg5[5]
set_location_assignment PIN_AE19 -to sevenSeg5[4]
set_location_assignment PIN_AG20 -to sevenSeg5[3]
set_location_assignment PIN_AF20 -to sevenSeg5[2]
set_location_assignment PIN_AG21 -to sevenSeg5[1]
set_location_assignment PIN_AF21 -to sevenSeg5[0]
set_location_assignment PIN_AJ4 -to switch
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top