{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506301831893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506301831894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 21:10:31 2017 " "Processing started: Sun Sep 24 21:10:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506301831894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301831894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301831894 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1506301832161 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller_v1r0.v(32) " "Verilog HDL warning at controller_v1r0.v(32): extended using \"x\" or \"z\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1506301846041 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller_v1r0.v(63) " "Verilog HDL information at controller_v1r0.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1506301846041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_controlRAM " "Found entity 1: epRISC_controlRAM" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846044 ""} { "Info" "ISGN_ENTITY_NAME" "2 EmulatedIOPLL " "Found entity 2: EmulatedIOPLL" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846044 ""} { "Info" "ISGN_ENTITY_NAME" "3 epRISC_iocontroller " "Found entity 3: epRISC_iocontroller" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846044 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "gpio_v1r0.v(25) " "Verilog HDL warning at gpio_v1r0.v(25): extended using \"x\" or \"z\"" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1506301846045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_GPIO " "Found entity 1: epRISC_GPIO" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846046 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ps2_v1r0.v(38) " "Verilog HDL warning at ps2_v1r0.v(38): extended using \"x\" or \"z\"" {  } { { "../ps2_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/ps2_v1r0.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1506301846046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc/firmware/io/ps2_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc/firmware/io/ps2_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_epRISC " "Found entity 1: PS2_epRISC" {  } { { "../ps2_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/ps2_v1r0.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846046 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sIdle ../ps2_v1r0.v 24 spi_v1r0.v(21) " "Verilog HDL macro warning at spi_v1r0.v(21): overriding existing definition for macro \"sIdle\", which was defined in \"../ps2_v1r0.v\", line 24" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1506301846047 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "spi_v1r0.v(46) " "Verilog HDL warning at spi_v1r0.v(46): extended using \"x\" or \"z\"" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1506301846047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_SPI " "Found entity 1: epRISC_SPI" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846047 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "sIdle ../ps2_v1r0.v 24 uart_v1r0.v(26) " "Verilog HDL macro warning at uart_v1r0.v(26): overriding existing definition for macro \"sIdle\", which was defined in \"../ps2_v1r0.v\", line 24" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1506301846048 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_v1r0.v(58) " "Verilog HDL warning at uart_v1r0.v(58): extended using \"x\" or \"z\"" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1506301846048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_UART " "Found entity 1: epRISC_UART" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846049 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "video_v1r0.v(21) " "Verilog HDL warning at video_v1r0.v(21): extended using \"x\" or \"z\"" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1506301846049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" { { "Info" "ISGN_ENTITY_NAME" "1 epRISC_VideoTerm " "Found entity 1: epRISC_VideoTerm" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846056 ""} { "Info" "ISGN_ENTITY_NAME" "2 SoftVideoRAM " "Found entity 2: SoftVideoRAM" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846056 ""} { "Info" "ISGN_ENTITY_NAME" "3 VideoROM " "Found entity 3: VideoROM" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OnChipPLL.v 1 1 " "Found 1 design units, including 1 entities, in source file OnChipPLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipPLL " "Found entity 1: OnChipPLL" {  } { { "OnChipPLL.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/OnChipPLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChipVideoRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file ChipVideoRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ChipVideoRAM " "Found entity 1: ChipVideoRAM" {  } { { "ChipVideoRAM.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/ChipVideoRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846058 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oBvusInterrupt controller_v1r0.v(164) " "Verilog HDL Implicit Net warning at controller_v1r0.v(164): created implicit net for \"oBvusInterrupt\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oBrusInterrupt controller_v1r0.v(166) " "Verilog HDL Implicit Net warning at controller_v1r0.v(166): created implicit net for \"oBrusInterrupt\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "epRISC_iocontroller " "Elaborating entity \"epRISC_iocontroller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506301846161 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rPipePrevState controller_v1r0.v(132) " "Verilog HDL or VHDL warning at controller_v1r0.v(132): object \"rPipePrevState\" assigned a value but never read" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846165 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 controller_v1r0.v(139) " "Verilog HDL assignment warning at controller_v1r0.v(139): truncated value with size 32 to match size of target (16)" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846165 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusMOSI controller_v1r0.v(107) " "Output port \"oExtBusMOSI\" at controller_v1r0.v(107) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506301846165 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusSS controller_v1r0.v(106) " "Output port \"oExtBusSS\" at controller_v1r0.v(106) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506301846165 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialDTR controller_v1r0.v(96) " "Output port \"oSerialDTR\" at controller_v1r0.v(96) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506301846165 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialRTS controller_v1r0.v(96) " "Output port \"oSerialRTS\" at controller_v1r0.v(96) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506301846165 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oSerialTX controller_v1r0.v(96) " "Output port \"oSerialTX\" at controller_v1r0.v(96) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506301846165 "|epRISC_iocontroller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oExtBusClock controller_v1r0.v(105) " "Output port \"oExtBusClock\" at controller_v1r0.v(105) has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506301846165 "|epRISC_iocontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipPLL OnChipPLL:clock " "Elaborating entity \"OnChipPLL\" for hierarchy \"OnChipPLL:clock\"" {  } { { "../controller_v1r0.v" "clock" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll OnChipPLL:clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"OnChipPLL:clock\|altpll:altpll_component\"" {  } { { "OnChipPLL.v" "altpll_component" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/OnChipPLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OnChipPLL:clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"OnChipPLL:clock\|altpll:altpll_component\"" {  } { { "OnChipPLL.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/OnChipPLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OnChipPLL:clock\|altpll:altpll_component " "Instantiated megafunction \"OnChipPLL:clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 625 " "Parameter \"clk0_divide_by\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=OnChipPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=OnChipPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846237 ""}  } { { "OnChipPLL.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/OnChipPLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506301846237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/OnChipPLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/OnChipPLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipPLL_altpll " "Found entity 1: OnChipPLL_altpll" {  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/OnChipPLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipPLL_altpll OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated " "Elaborating entity \"OnChipPLL_altpll\" for hierarchy \"OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jclemme/.local/share/altera/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_GPIO epRISC_GPIO:gpio " "Elaborating entity \"epRISC_GPIO\" for hierarchy \"epRISC_GPIO:gpio\"" {  } { { "../controller_v1r0.v" "gpio" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gpio_v1r0.v(48) " "Verilog HDL assignment warning at gpio_v1r0.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846291 "|epRISC_iocontroller|epRISC_GPIO:gpio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_UART epRISC_UART:uart " "Elaborating entity \"epRISC_UART\" for hierarchy \"epRISC_UART:uart\"" {  } { { "../controller_v1r0.v" "uart" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rSendPrevState uart_v1r0.v(37) " "Verilog HDL or VHDL warning at uart_v1r0.v(37): object \"rSendPrevState\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRecvPrevState uart_v1r0.v(37) " "Verilog HDL or VHDL warning at uart_v1r0.v(37): object \"rRecvPrevState\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fReceiveEnable uart_v1r0.v(43) " "Verilog HDL or VHDL warning at uart_v1r0.v(43): object \"fReceiveEnable\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fReceiveActive uart_v1r0.v(43) " "Verilog HDL or VHDL warning at uart_v1r0.v(43): object \"fReceiveActive\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fInterruptEnable uart_v1r0.v(43) " "Verilog HDL or VHDL warning at uart_v1r0.v(43): object \"fInterruptEnable\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fSendEnable uart_v1r0.v(44) " "Verilog HDL or VHDL warning at uart_v1r0.v(44): object \"fSendEnable\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fSendActive uart_v1r0.v(44) " "Verilog HDL or VHDL warning at uart_v1r0.v(44): object \"fSendActive\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fParityEnable uart_v1r0.v(45) " "Verilog HDL or VHDL warning at uart_v1r0.v(45): object \"fParityEnable\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fParityMode uart_v1r0.v(45) " "Verilog HDL or VHDL warning at uart_v1r0.v(45): object \"fParityMode\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fStopBits uart_v1r0.v(45) " "Verilog HDL or VHDL warning at uart_v1r0.v(45): object \"fStopBits\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fWordLength uart_v1r0.v(45) " "Verilog HDL or VHDL warning at uart_v1r0.v(45): object \"fWordLength\" assigned a value but never read" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 uart_v1r0.v(55) " "Verilog HDL assignment warning at uart_v1r0.v(55): truncated value with size 2 to match size of target (1)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_v1r0.v(57) " "Verilog HDL assignment warning at uart_v1r0.v(57): truncated value with size 32 to match size of target (1)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rDataOut uart_v1r0.v(105) " "Verilog HDL Always Construct warning at uart_v1r0.v(105): inferring latch(es) for variable \"rDataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_v1r0.v(137) " "Verilog HDL assignment warning at uart_v1r0.v(137): truncated value with size 32 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 uart_v1r0.v(158) " "Verilog HDL assignment warning at uart_v1r0.v(158): truncated value with size 8 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart_v1r0.v(160) " "Verilog HDL assignment warning at uart_v1r0.v(160): truncated value with size 32 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 uart_v1r0.v(162) " "Verilog HDL assignment warning at uart_v1r0.v(162): truncated value with size 8 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 uart_v1r0.v(166) " "Verilog HDL assignment warning at uart_v1r0.v(166): truncated value with size 8 to match size of target (6)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(190) " "Verilog HDL assignment warning at uart_v1r0.v(190): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(193) " "Verilog HDL assignment warning at uart_v1r0.v(193): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(201) " "Verilog HDL assignment warning at uart_v1r0.v(201): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(210) " "Verilog HDL assignment warning at uart_v1r0.v(210): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_v1r0.v(213) " "Verilog HDL assignment warning at uart_v1r0.v(213): truncated value with size 32 to match size of target (4)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[8\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[8\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846293 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[9\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[9\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846294 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[10\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[10\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846294 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[11\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[11\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846294 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[12\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[12\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846294 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[13\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[13\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846294 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[14\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[14\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846294 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[15\] uart_v1r0.v(105) " "Inferred latch for \"rDataOut\[15\]\" at uart_v1r0.v(105)" {  } { { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846294 "|epRISC_iocontroller|epRISC_UART:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_SPI epRISC_SPI:bspi " "Elaborating entity \"epRISC_SPI\" for hierarchy \"epRISC_SPI:bspi\"" {  } { { "../controller_v1r0.v" "bspi" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846294 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rPrevState spi_v1r0.v(37) " "Verilog HDL or VHDL warning at spi_v1r0.v(37): object \"rPrevState\" assigned a value but never read" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846295 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmpClock spi_v1r0.v(48) " "Verilog HDL or VHDL warning at spi_v1r0.v(48): object \"tmpClock\" assigned a value but never read" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846295 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_v1r0.v(42) " "Verilog HDL assignment warning at spi_v1r0.v(42): truncated value with size 32 to match size of target (1)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846295 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spi_v1r0.v(44) " "Verilog HDL assignment warning at spi_v1r0.v(44): truncated value with size 32 to match size of target (1)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846296 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 spi_v1r0.v(56) " "Verilog HDL assignment warning at spi_v1r0.v(56): truncated value with size 32 to match size of target (2)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846296 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rDataOut spi_v1r0.v(100) " "Verilog HDL Always Construct warning at spi_v1r0.v(100): inferring latch(es) for variable \"rDataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1506301846296 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_v1r0.v(120) " "Verilog HDL assignment warning at spi_v1r0.v(120): truncated value with size 32 to match size of target (4)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846296 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oInt spi_v1r0.v(31) " "Output port \"oInt\" at spi_v1r0.v(31) has no driver" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1506301846296 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[8\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[8\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846296 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[9\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[9\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846296 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[10\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[10\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846296 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[11\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[11\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846296 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[12\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[12\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846296 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[13\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[13\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846296 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[14\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[14\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846296 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rDataOut\[15\] spi_v1r0.v(100) " "Inferred latch for \"rDataOut\[15\]\" at spi_v1r0.v(100)" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846296 "|epRISC_iocontroller|epRISC_SPI:bspi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_VideoTerm epRISC_VideoTerm:bvga " "Elaborating entity \"epRISC_VideoTerm\" for hierarchy \"epRISC_VideoTerm:bvga\"" {  } { { "../controller_v1r0.v" "bvga" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846297 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug video_v1r0.v(36) " "Verilog HDL or VHDL warning at video_v1r0.v(36): object \"debug\" assigned a value but never read" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1506301846299 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 video_v1r0.v(26) " "Verilog HDL assignment warning at video_v1r0.v(26): truncated value with size 32 to match size of target (1)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846299 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 video_v1r0.v(27) " "Verilog HDL assignment warning at video_v1r0.v(27): truncated value with size 32 to match size of target (1)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846299 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 video_v1r0.v(28) " "Verilog HDL assignment warning at video_v1r0.v(28): truncated value with size 32 to match size of target (1)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846299 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_v1r0.v(80) " "Verilog HDL assignment warning at video_v1r0.v(80): truncated value with size 32 to match size of target (10)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846299 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_v1r0.v(86) " "Verilog HDL assignment warning at video_v1r0.v(86): truncated value with size 32 to match size of target (10)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846299 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 video_v1r0.v(86) " "Verilog HDL assignment warning at video_v1r0.v(86): truncated value with size 32 to match size of target (4)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846299 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 video_v1r0.v(115) " "Verilog HDL assignment warning at video_v1r0.v(115): truncated value with size 32 to match size of target (12)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846299 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 video_v1r0.v(118) " "Verilog HDL assignment warning at video_v1r0.v(118): truncated value with size 32 to match size of target (12)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846299 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 video_v1r0.v(119) " "Verilog HDL assignment warning at video_v1r0.v(119): truncated value with size 32 to match size of target (12)" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1506301846299 "|epRISC_iocontroller|epRISC_VideoTerm:bvga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChipVideoRAM epRISC_VideoTerm:bvga\|ChipVideoRAM:vram " "Elaborating entity \"ChipVideoRAM\" for hierarchy \"epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\"" {  } { { "../video_v1r0.v" "vram" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\"" {  } { { "ChipVideoRAM.v" "altsyncram_component" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/ChipVideoRAM.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\"" {  } { { "ChipVideoRAM.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/ChipVideoRAM.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component " "Instantiated megafunction \"epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301846340 ""}  } { { "ChipVideoRAM.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/ChipVideoRAM.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506301846340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bdd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bdd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bdd2 " "Found entity 1: altsyncram_bdd2" {  } { { "db/altsyncram_bdd2.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/altsyncram_bdd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301846385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301846385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bdd2 epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\|altsyncram_bdd2:auto_generated " "Elaborating entity \"altsyncram_bdd2\" for hierarchy \"epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\|altsyncram_bdd2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jclemme/.local/share/altera/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoROM epRISC_VideoTerm:bvga\|VideoROM:vrom " "Elaborating entity \"VideoROM\" for hierarchy \"epRISC_VideoTerm:bvga\|VideoROM:vrom\"" {  } { { "../video_v1r0.v" "vrom" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846390 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rContents.data_a 0 video_v1r0.v(180) " "Net \"rContents.data_a\" at video_v1r0.v(180) has no driver or initial value, using a default initial value '0'" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1506301846392 "|epRISC_iocontroller|epRISC_VideoTerm:bvga|VideoROM:vrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rContents.waddr_a 0 video_v1r0.v(180) " "Net \"rContents.waddr_a\" at video_v1r0.v(180) has no driver or initial value, using a default initial value '0'" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1506301846392 "|epRISC_iocontroller|epRISC_VideoTerm:bvga|VideoROM:vrom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rContents.we_a 0 video_v1r0.v(180) " "Net \"rContents.we_a\" at video_v1r0.v(180) has no driver or initial value, using a default initial value '0'" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1506301846392 "|epRISC_iocontroller|epRISC_VideoTerm:bvga|VideoROM:vrom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epRISC_controlRAM epRISC_controlRAM:bmem " "Elaborating entity \"epRISC_controlRAM\" for hierarchy \"epRISC_controlRAM:bmem\"" {  } { { "../controller_v1r0.v" "bmem" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301846393 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[15\]\" " "Converted tri-state node \"wInternalMISO\[15\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[14\]\" " "Converted tri-state node \"wInternalMISO\[14\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[13\]\" " "Converted tri-state node \"wInternalMISO\[13\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[12\]\" " "Converted tri-state node \"wInternalMISO\[12\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[11\]\" " "Converted tri-state node \"wInternalMISO\[11\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[10\]\" " "Converted tri-state node \"wInternalMISO\[10\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[9\]\" " "Converted tri-state node \"wInternalMISO\[9\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[8\]\" " "Converted tri-state node \"wInternalMISO\[8\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[7\]\" " "Converted tri-state node \"wInternalMISO\[7\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[6\]\" " "Converted tri-state node \"wInternalMISO\[6\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[5\]\" " "Converted tri-state node \"wInternalMISO\[5\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[4\]\" " "Converted tri-state node \"wInternalMISO\[4\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[3\]\" " "Converted tri-state node \"wInternalMISO\[3\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[2\]\" " "Converted tri-state node \"wInternalMISO\[2\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[1\]\" " "Converted tri-state node \"wInternalMISO\[1\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"wInternalMISO\[0\]\" " "Converted tri-state node \"wInternalMISO\[0\]\" into a selector" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 90 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1506301846603 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1506301846603 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 3072 /home/jclemme/Projects/eprisc/firmware/io/aux_project/db/epRISC_Controller.ram0_VideoROM_b495f681.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (3072) in the Memory Initialization File \"/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/epRISC_Controller.ram0_VideoROM_b495f681.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1506301846733 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "epRISC_controlRAM:bmem\|rContents_rtl_0 " "Inferred dual-clock RAM node \"epRISC_controlRAM:bmem\|rContents_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1506301846779 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "epRISC_VideoTerm:bvga\|VideoROM:vrom\|rContents " "RAM logic \"epRISC_VideoTerm:bvga\|VideoROM:vrom\|rContents\" is uninferred because MIF is not supported for the selected family" {  } { { "../video_v1r0.v" "rContents" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 180 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1506301846779 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1506301846779 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "epRISC_controlRAM:bmem\|rContents_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"epRISC_controlRAM:bmem\|rContents_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1506301847656 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1506301847656 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1506301847656 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "epRISC_VideoTerm:bvga\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"epRISC_VideoTerm:bvga\|Div0\"" {  } { { "../video_v1r0.v" "Div0" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 118 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301847657 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1506301847657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "epRISC_controlRAM:bmem\|altsyncram:rContents_rtl_0 " "Elaborated megafunction instantiation \"epRISC_controlRAM:bmem\|altsyncram:rContents_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301847669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "epRISC_controlRAM:bmem\|altsyncram:rContents_rtl_0 " "Instantiated megafunction \"epRISC_controlRAM:bmem\|altsyncram:rContents_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847669 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506301847669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_btd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_btd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_btd1 " "Found entity 1: altsyncram_btd1" {  } { { "db/altsyncram_btd1.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/altsyncram_btd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301847716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301847716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "epRISC_VideoTerm:bvga\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"epRISC_VideoTerm:bvga\|lpm_divide:Div0\"" {  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 118 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301847731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "epRISC_VideoTerm:bvga\|lpm_divide:Div0 " "Instantiated megafunction \"epRISC_VideoTerm:bvga\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1506301847731 ""}  } { { "../video_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/video_v1r0.v" 118 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1506301847731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301847772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301847772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301847776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301847776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301847783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301847783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301847824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301847824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506301847866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301847866 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1506301848075 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug0 " "bidirectional pin \"bBoardDebug0\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506301848104 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug1 " "bidirectional pin \"bBoardDebug1\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506301848104 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug2 " "bidirectional pin \"bBoardDebug2\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506301848104 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug3 " "bidirectional pin \"bBoardDebug3\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506301848104 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug4 " "bidirectional pin \"bBoardDebug4\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506301848104 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bBoardDebug5 " "bidirectional pin \"bBoardDebug5\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506301848104 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPS2Data " "bidirectional pin \"bPS2Data\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506301848104 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "bPS2Clock " "bidirectional pin \"bPS2Clock\" has no driver" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 116 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1506301848104 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1506301848104 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 68 -1 0 } } { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 132 -1 0 } } { "../uart_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/uart_v1r0.v" 155 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1506301848115 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1506301848115 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialDTR GND " "Pin \"oSerialDTR\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506301848827 "|epRISC_iocontroller|oSerialDTR"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialRTS GND " "Pin \"oSerialRTS\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506301848827 "|epRISC_iocontroller|oSerialRTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSerialTX GND " "Pin \"oSerialTX\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506301848827 "|epRISC_iocontroller|oSerialTX"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[0\] GND " "Pin \"oExtBusMOSI\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506301848827 "|epRISC_iocontroller|oExtBusMOSI[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[1\] GND " "Pin \"oExtBusMOSI\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506301848827 "|epRISC_iocontroller|oExtBusMOSI[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[2\] GND " "Pin \"oExtBusMOSI\[2\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506301848827 "|epRISC_iocontroller|oExtBusMOSI[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusMOSI\[3\] GND " "Pin \"oExtBusMOSI\[3\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506301848827 "|epRISC_iocontroller|oExtBusMOSI[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusSS\[0\] GND " "Pin \"oExtBusSS\[0\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506301848827 "|epRISC_iocontroller|oExtBusSS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusSS\[1\] GND " "Pin \"oExtBusSS\[1\]\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506301848827 "|epRISC_iocontroller|oExtBusSS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oExtBusClock GND " "Pin \"oExtBusClock\" is stuck at GND" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1506301848827 "|epRISC_iocontroller|oExtBusClock"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1506301848827 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506301848928 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1506301857641 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jclemme/Projects/eprisc/firmware/io/aux_project/output_files/epRISC_Controller.map.smsg " "Generated suppressed messages file /home/jclemme/Projects/eprisc/firmware/io/aux_project/output_files/epRISC_Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301857733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506301857907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506301857907 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialRX " "No output dependent on input pin \"iSerialRX\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iSerialRX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialCTS " "No output dependent on input pin \"iSerialCTS\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iSerialCTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialDCD " "No output dependent on input pin \"iSerialDCD\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iSerialDCD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSerialDSR " "No output dependent on input pin \"iSerialDSR\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iSerialDSR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iTTLSerialRST " "No output dependent on input pin \"iTTLSerialRST\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iTTLSerialRST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[0\] " "No output dependent on input pin \"iExtBusMISO\[0\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iExtBusMISO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[1\] " "No output dependent on input pin \"iExtBusMISO\[1\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iExtBusMISO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[2\] " "No output dependent on input pin \"iExtBusMISO\[2\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iExtBusMISO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusMISO\[3\] " "No output dependent on input pin \"iExtBusMISO\[3\]\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iExtBusMISO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iExtBusInterrupt " "No output dependent on input pin \"iExtBusInterrupt\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iExtBusInterrupt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIDetect0 " "No output dependent on input pin \"iSPIDetect0\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iSPIDetect0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIDetect1 " "No output dependent on input pin \"iSPIDetect1\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iSPIDetect1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIWrite0 " "No output dependent on input pin \"iSPIWrite0\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iSPIWrite0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSPIWrite1 " "No output dependent on input pin \"iSPIWrite1\"" {  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1506301858075 "|epRISC_iocontroller|iSPIWrite1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1506301858075 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1878 " "Implemented 1878 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506301858076 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506301858076 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1506301858076 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1756 " "Implemented 1756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506301858076 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1506301858076 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1506301858076 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506301858076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1306 " "Peak virtual memory: 1306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506301858095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 21:10:58 2017 " "Processing ended: Sun Sep 24 21:10:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506301858095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506301858095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506301858095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506301858095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1506301859045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506301859046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 21:10:58 2017 " "Processing started: Sun Sep 24 21:10:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506301859046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1506301859046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller " "Command: quartus_fit --read_settings_files=off --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1506301859046 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1506301859107 ""}
{ "Info" "0" "" "Project  = epRISC_Auxiliary" {  } {  } 0 0 "Project  = epRISC_Auxiliary" 0 0 "Fitter" 0 0 1506301859108 ""}
{ "Info" "0" "" "Revision = epRISC_Controller" {  } {  } 0 0 "Revision = epRISC_Controller" 0 0 "Fitter" 0 0 1506301859108 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1506301859200 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "epRISC_Controller 10M16SCE144C8G " "Selected device 10M16SCE144C8G for design \"epRISC_Controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1506301859221 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1506301859247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1506301859247 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 625 0 0 " "Implementing clock multiplication of 2, clock division of 625, and phase shift of 0 degrees (0 ps) for OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/OnChipPLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 595 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1506301859302 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/OnChipPLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 596 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1506301859302 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/OnChipPLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 597 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1506301859302 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/OnChipPLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 598 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1506301859302 ""}  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/OnChipPLL_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 595 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1506301859302 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1506301859420 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1506301859425 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1506301859516 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCE144C8G " "Device 10M08SCE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506301859519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCE144C8G " "Device 10M04SCE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506301859519 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SCE144C8G " "Device 10M25SCE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1506301859519 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1506301859519 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 3426 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506301859527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 3428 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506301859527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 3430 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506301859527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 3432 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506301859527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 3434 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506301859527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 3436 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506301859527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 3438 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506301859527 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 3440 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1506301859527 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1506301859527 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1506301859527 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1506301859527 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1506301859527 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1506301859527 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1506301859530 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1506301859598 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 89 " "No exact pin location assignment(s) for 5 pins of 89 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1506301859742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "epRISC_Controller.sdc " "Synopsys Design Constraints File file not found: 'epRISC_Controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1506301860555 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1506301860555 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1506301860563 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1506301860576 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1506301860577 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1506301860578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506301860958 ""}  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/OnChipPLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 595 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506301860958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506301860958 ""}  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/OnChipPLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 595 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506301860958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1) " "Automatically promoted node OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506301860958 ""}  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/OnChipPLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 595 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506301860958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1) " "Automatically promoted node OnChipPLL:clock\|altpll:altpll_component\|OnChipPLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506301860958 ""}  } { { "db/OnChipPLL_altpll.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/aux_project/db/OnChipPLL_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 595 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506301860958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iBusClock~input (placed in PIN 26 (CLK0n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node iBusClock~input (placed in PIN 26 (CLK0n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506301860958 ""}  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 3403 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506301860958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "epRISC_SPI:bspi\|rTxClk  " "Automatically promoted node epRISC_SPI:bspi\|rTxClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506301860958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "epRISC_SPI:bspi\|oSCLK~0 " "Destination node epRISC_SPI:bspi\|oSCLK~0" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 1055 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506301860958 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "epRISC_SPI:bspi\|rTxClk~0 " "Destination node epRISC_SPI:bspi\|rTxClk~0" {  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 1223 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506301860958 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1506301860958 ""}  } { { "../spi_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/spi_v1r0.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 410 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506301860958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mBusReset  " "Automatically promoted node mBusReset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506301860959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "epRISC_GPIO:gpio\|oInterrupt " "Destination node epRISC_GPIO:gpio\|oInterrupt" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 591 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506301860959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "epRISC_GPIO:gpio\|rValue\[0\] " "Destination node epRISC_GPIO:gpio\|rValue\[0\]" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 543 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506301860959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "epRISC_GPIO:gpio\|rValue\[8\] " "Destination node epRISC_GPIO:gpio\|rValue\[8\]" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 553 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506301860959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "epRISC_GPIO:gpio\|rValue\[1\] " "Destination node epRISC_GPIO:gpio\|rValue\[1\]" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 546 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506301860959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "epRISC_GPIO:gpio\|rValue\[9\] " "Destination node epRISC_GPIO:gpio\|rValue\[9\]" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 554 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506301860959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "epRISC_GPIO:gpio\|rValue\[2\] " "Destination node epRISC_GPIO:gpio\|rValue\[2\]" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 547 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506301860959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "epRISC_GPIO:gpio\|rValue\[10\] " "Destination node epRISC_GPIO:gpio\|rValue\[10\]" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 555 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506301860959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "epRISC_GPIO:gpio\|rValue\[3\] " "Destination node epRISC_GPIO:gpio\|rValue\[3\]" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 548 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506301860959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "epRISC_GPIO:gpio\|rValue\[11\] " "Destination node epRISC_GPIO:gpio\|rValue\[11\]" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 556 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506301860959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "epRISC_GPIO:gpio\|rValue\[4\] " "Destination node epRISC_GPIO:gpio\|rValue\[4\]" {  } { { "../gpio_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/gpio_v1r0.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 549 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1506301860959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1506301860959 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1506301860959 ""}  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 703 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506301860959 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wInternalReset  " "Automatically promoted node wInternalReset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1506301860959 ""}  } { { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 123 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 701 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1506301860959 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1506301861573 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1506301861578 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1506301861578 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1506301861585 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1506301861589 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1506301861593 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1506301861593 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1506301861595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1506301861742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1506301861744 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1506301861744 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 0 0 5 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 5 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1506301861757 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1506301861757 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1506301861757 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 2.5V 8 0 " "I/O bank number 1A does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506301861758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506301861758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 7 0 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506301861758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 18 0 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506301861758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 0 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506301861758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 12 0 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506301861758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 15 0 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506301861758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 0 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506301861758 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 14 3 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1506301861758 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1506301861758 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1506301861758 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506301861906 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1506301861913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1506301863052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506301863777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1506301863807 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1506301867953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506301867953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1506301868880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1506301871285 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1506301871285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1506301876102 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1506301876102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506301876103 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.03 " "Total time spent on timing analysis during the Fitter is 2.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1506301876347 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1506301876368 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1506301879063 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1506301879064 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1506301882077 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506301882925 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "53 " "Following 53 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSerialRX 2.5 V 79 " "Pin iSerialRX uses I/O standard 2.5 V at 79" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iSerialRX } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSerialRX" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 77 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSerialCTS 2.5 V 78 " "Pin iSerialCTS uses I/O standard 2.5 V at 78" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iSerialCTS } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSerialCTS" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 78 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSerialDCD 2.5 V 76 " "Pin iSerialDCD uses I/O standard 2.5 V at 76" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iSerialDCD } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSerialDCD" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 79 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSerialDSR 2.5 V 69 " "Pin iSerialDSR uses I/O standard 2.5 V at 69" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iSerialDSR } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSerialDSR" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 80 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iTTLSerialRST 2.5 V 54 " "Pin iTTLSerialRST uses I/O standard 2.5 V at 54" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iTTLSerialRST } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iTTLSerialRST" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 83 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iExtBusMISO\[0\] 2.5 V 99 " "Pin iExtBusMISO\[0\] uses I/O standard 2.5 V at 99" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iExtBusMISO[0] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iExtBusMISO\[0\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 48 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iExtBusMISO\[1\] 2.5 V 101 " "Pin iExtBusMISO\[1\] uses I/O standard 2.5 V at 101" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iExtBusMISO[1] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iExtBusMISO\[1\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 49 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iExtBusMISO\[2\] 2.5 V 105 " "Pin iExtBusMISO\[2\] uses I/O standard 2.5 V at 105" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iExtBusMISO[2] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iExtBusMISO\[2\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 50 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iExtBusMISO\[3\] 2.5 V 110 " "Pin iExtBusMISO\[3\] uses I/O standard 2.5 V at 110" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iExtBusMISO[3] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iExtBusMISO\[3\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 51 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iExtBusInterrupt 2.5 V 119 " "Pin iExtBusInterrupt uses I/O standard 2.5 V at 119" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iExtBusInterrupt } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iExtBusInterrupt" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSPIDetect0 2.5 V 55 " "Pin iSPIDetect0 uses I/O standard 2.5 V at 55" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iSPIDetect0 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSPIDetect0" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 105 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSPIDetect1 2.5 V 56 " "Pin iSPIDetect1 uses I/O standard 2.5 V at 56" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iSPIDetect1 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSPIDetect1" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 106 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSPIWrite0 2.5 V 57 " "Pin iSPIWrite0 uses I/O standard 2.5 V at 57" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iSPIWrite0 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSPIWrite0" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 107 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSPIWrite1 2.5 V 58 " "Pin iSPIWrite1 uses I/O standard 2.5 V at 58" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iSPIWrite1 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSPIWrite1" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 108 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bBoardDebug0 2.5 V 121 " "Pin bBoardDebug0 uses I/O standard 2.5 V at 121" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bBoardDebug0 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 68 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bBoardDebug1 2.5 V 24 " "Pin bBoardDebug1 uses I/O standard 2.5 V at 24" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bBoardDebug1 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 69 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bBoardDebug2 2.5 V 21 " "Pin bBoardDebug2 uses I/O standard 2.5 V at 21" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bBoardDebug2 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 70 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bBoardDebug3 2.5 V 17 " "Pin bBoardDebug3 uses I/O standard 2.5 V at 17" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bBoardDebug3 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 71 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bBoardDebug4 2.5 V 25 " "Pin bBoardDebug4 uses I/O standard 2.5 V at 25" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bBoardDebug4 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 72 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bBoardDebug5 2.5 V 135 " "Pin bBoardDebug5 uses I/O standard 2.5 V at 135" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bBoardDebug5 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bBoardDebug5" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 73 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPS2Data 2.5 V 140 " "Pin bPS2Data uses I/O standard 2.5 V at 140" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bPS2Data } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPS2Data" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 111 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPS2Clock 2.5 V 141 " "Pin bPS2Clock uses I/O standard 2.5 V at 141" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bPS2Clock } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPS2Clock" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 112 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO0 2.5 V 120 " "Pin bGPIO0 uses I/O standard 2.5 V at 120" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO0 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO0" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 84 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO1 2.5 V 127 " "Pin bGPIO1 uses I/O standard 2.5 V at 127" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO1 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO1" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 85 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO2 2.5 V 131 " "Pin bGPIO2 uses I/O standard 2.5 V at 131" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO2 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO2" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 86 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO3 2.5 V 132 " "Pin bGPIO3 uses I/O standard 2.5 V at 132" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO3 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO3" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 87 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO4 2.5 V 46 " "Pin bGPIO4 uses I/O standard 2.5 V at 46" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO4 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO4" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 88 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO5 2.5 V 47 " "Pin bGPIO5 uses I/O standard 2.5 V at 47" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO5 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO5" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 89 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO6 2.5 V 50 " "Pin bGPIO6 uses I/O standard 2.5 V at 50" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO6 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO6" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 90 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO7 2.5 V 75 " "Pin bGPIO7 uses I/O standard 2.5 V at 75" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO7 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO7" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 91 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO8 2.5 V 77 " "Pin bGPIO8 uses I/O standard 2.5 V at 77" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO8 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO8" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 92 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO9 2.5 V 74 " "Pin bGPIO9 uses I/O standard 2.5 V at 74" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO9 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO9" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 93 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO10 2.5 V 64 " "Pin bGPIO10 uses I/O standard 2.5 V at 64" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO10 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO10" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 94 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO11 2.5 V 65 " "Pin bGPIO11 uses I/O standard 2.5 V at 65" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO11 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO11" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 95 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO12 2.5 V 70 " "Pin bGPIO12 uses I/O standard 2.5 V at 70" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO12 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO12" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 96 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO13 2.5 V 61 " "Pin bGPIO13 uses I/O standard 2.5 V at 61" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO13 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO13" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 97 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO14 2.5 V 113 " "Pin bGPIO14 uses I/O standard 2.5 V at 113" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO14 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO14" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 98 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bGPIO15 2.5 V 114 " "Pin bGPIO15 uses I/O standard 2.5 V at 114" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bGPIO15 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bGPIO15" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 99 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusClock 2.5 V 26 " "Pin iBusClock uses I/O standard 2.5 V at 26" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iBusClock } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusClock" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 64 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusSelect\[0\] 2.5 V 62 " "Pin iBusSelect\[0\] uses I/O standard 2.5 V at 62" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iBusSelect[0] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusSelect\[0\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 24 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusSelect\[1\] 2.5 V 66 " "Pin iBusSelect\[1\] uses I/O standard 2.5 V at 66" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iBusSelect[1] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusSelect\[1\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 25 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBoardReset 2.5 V 130 " "Pin iBoardReset uses I/O standard 2.5 V at 130" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iBoardReset } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBoardReset" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 67 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[0\] 2.5 V 27 " "Pin iBusMOSI\[0\] uses I/O standard 2.5 V at 27" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iBusMOSI[0] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[0\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 26 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[1\] 2.5 V 29 " "Pin iBusMOSI\[1\] uses I/O standard 2.5 V at 29" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iBusMOSI[1] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[1\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 27 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[7\] 2.5 V 6 " "Pin iBusMOSI\[7\] uses I/O standard 2.5 V at 6" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iBusMOSI[7] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[7\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 33 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[6\] 2.5 V 7 " "Pin iBusMOSI\[6\] uses I/O standard 2.5 V at 7" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iBusMOSI[6] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[6\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 32 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[5\] 2.5 V 8 " "Pin iBusMOSI\[5\] uses I/O standard 2.5 V at 8" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iBusMOSI[5] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[5\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 31 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[2\] 2.5 V 12 " "Pin iBusMOSI\[2\] uses I/O standard 2.5 V at 12" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iBusMOSI[2] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[2\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 28 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[4\] 2.5 V 10 " "Pin iBusMOSI\[4\] uses I/O standard 2.5 V at 10" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iBusMOSI[4] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[4\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 30 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBusMOSI\[3\] 2.5 V 11 " "Pin iBusMOSI\[3\] uses I/O standard 2.5 V at 11" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iBusMOSI[3] } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBusMOSI\[3\]" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 29 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iBoardClock 2.5 V 28 " "Pin iBoardClock uses I/O standard 2.5 V at 28" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iBoardClock } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iBoardClock" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 66 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iTTLSerialRX 2.5 V 84 " "Pin iTTLSerialRX uses I/O standard 2.5 V at 84" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iTTLSerialRX } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iTTLSerialRX" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 82 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSPIMISO 2.5 V 43 " "Pin iSPIMISO uses I/O standard 2.5 V at 43" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { iSPIMISO } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSPIMISO" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 104 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1506301883121 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1506301883121 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "oBusInterrupt 2.5 V 124 " "Pin oBusInterrupt uses I/O standard 2.5 V located at 124 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "oBusMISO\[0\] 2.5 V 14 " "Pin oBusMISO\[0\] uses I/O standard 2.5 V located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "oBusMISO\[1\] 2.5 V 13 " "Pin oBusMISO\[1\] uses I/O standard 2.5 V located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "oSPISelect\[3\] 2.5 V 123 " "Pin oSPISelect\[3\] uses I/O standard 2.5 V located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bBoardDebug0 2.5 V 121 " "Pin bBoardDebug0 uses I/O standard 2.5 V located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bBoardDebug1 2.5 V 24 " "Pin bBoardDebug1 uses I/O standard 2.5 V located at 24 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bBoardDebug2 2.5 V 21 " "Pin bBoardDebug2 uses I/O standard 2.5 V located at 21 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bBoardDebug3 2.5 V 17 " "Pin bBoardDebug3 uses I/O standard 2.5 V located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bBoardDebug4 2.5 V 25 " "Pin bBoardDebug4 uses I/O standard 2.5 V located at 25 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bBoardDebug5 2.5 V 135 " "Pin bBoardDebug5 uses I/O standard 2.5 V located at 135 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bPS2Data 2.5 V 140 " "Pin bPS2Data uses I/O standard 2.5 V located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bPS2Clock 2.5 V 141 " "Pin bPS2Clock uses I/O standard 2.5 V located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bGPIO0 2.5 V 120 " "Pin bGPIO0 uses I/O standard 2.5 V located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bGPIO1 2.5 V 127 " "Pin bGPIO1 uses I/O standard 2.5 V located at 127 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bGPIO2 2.5 V 131 " "Pin bGPIO2 uses I/O standard 2.5 V located at 131 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "bGPIO3 2.5 V 132 " "Pin bGPIO3 uses I/O standard 2.5 V located at 132 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBoardReset 2.5 V 130 " "Pin iBoardReset uses I/O standard 2.5 V located at 130 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBusMOSI\[7\] 2.5 V 6 " "Pin iBusMOSI\[7\] uses I/O standard 2.5 V located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBusMOSI\[6\] 2.5 V 7 " "Pin iBusMOSI\[6\] uses I/O standard 2.5 V located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBusMOSI\[5\] 2.5 V 8 " "Pin iBusMOSI\[5\] uses I/O standard 2.5 V located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBusMOSI\[2\] 2.5 V 12 " "Pin iBusMOSI\[2\] uses I/O standard 2.5 V located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBusMOSI\[4\] 2.5 V 10 " "Pin iBusMOSI\[4\] uses I/O standard 2.5 V located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "iBusMOSI\[3\] 2.5 V 11 " "Pin iBusMOSI\[3\] uses I/O standard 2.5 V located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bBoardDebug0 a permanently disabled " "Pin bBoardDebug0 has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bBoardDebug0 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 68 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506301883124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bBoardDebug1 a permanently disabled " "Pin bBoardDebug1 has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bBoardDebug1 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 69 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506301883124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bBoardDebug2 a permanently disabled " "Pin bBoardDebug2 has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bBoardDebug2 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 70 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506301883124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bBoardDebug3 a permanently disabled " "Pin bBoardDebug3 has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bBoardDebug3 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 71 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506301883124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bBoardDebug4 a permanently disabled " "Pin bBoardDebug4 has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bBoardDebug4 } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 72 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506301883124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bBoardDebug5 a permanently disabled " "Pin bBoardDebug5 has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bBoardDebug5 } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bBoardDebug5" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 73 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506301883124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPS2Data a permanently disabled " "Pin bPS2Data has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bPS2Data } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPS2Data" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 111 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506301883124 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPS2Clock a permanently disabled " "Pin bPS2Clock has a permanently disabled output enable" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jclemme/.local/share/altera/quartus/linux64/pin_planner.ppl" { bPS2Clock } } } { "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jclemme/.local/share/altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPS2Clock" } } } } { "../controller_v1r0.v" "" { Text "/home/jclemme/Projects/eprisc/firmware/io/controller_v1r0.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/jclemme/Projects/eprisc/firmware/io/aux_project/" { { 0 { 0 ""} 0 112 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1506301883124 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1506301883124 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jclemme/Projects/eprisc/firmware/io/aux_project/output_files/epRISC_Controller.fit.smsg " "Generated suppressed messages file /home/jclemme/Projects/eprisc/firmware/io/aux_project/output_files/epRISC_Controller.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1506301883285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1474 " "Peak virtual memory: 1474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506301884049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 21:11:24 2017 " "Processing ended: Sun Sep 24 21:11:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506301884049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506301884049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506301884049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1506301884049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1506301885067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506301885068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 21:11:24 2017 " "Processing started: Sun Sep 24 21:11:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506301885068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1506301885068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller " "Command: quartus_asm --read_settings_files=off --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1506301885068 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1506301886025 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1506301886051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1068 " "Peak virtual memory: 1068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506301886394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 21:11:26 2017 " "Processing ended: Sun Sep 24 21:11:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506301886394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506301886394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506301886394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1506301886394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1506301887292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506301887293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 21:11:27 2017 " "Processing started: Sun Sep 24 21:11:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506301887293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301887293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller " "Command: quartus_pow --read_settings_files=off --write_settings_files=off epRISC_Auxiliary -c epRISC_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301887293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301887532 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301887532 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "epRISC_Controller.sdc " "Synopsys Design Constraints File file not found: 'epRISC_Controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "PowerPlay Power Analyzer" 0 -1 1506301888090 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iBusClock " "Node: iBusClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register epRISC_GPIO:gpio\|oInterrupt iBusClock " "Register epRISC_GPIO:gpio\|oInterrupt is being clocked by iBusClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506301888093 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1506301888093 "|epRISC_iocontroller|iBusClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iBoardClock " "Node: iBoardClock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\|altsyncram_bdd2:auto_generated\|ram_block1a0~portb_datain_reg0 iBoardClock " "Register epRISC_VideoTerm:bvga\|ChipVideoRAM:vram\|altsyncram:altsyncram_component\|altsyncram_bdd2:auto_generated\|ram_block1a0~portb_datain_reg0 is being clocked by iBoardClock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506301888094 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1506301888094 "|epRISC_iocontroller|iBoardClock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "epRISC_SPI:bspi\|rTxClk " "Node: epRISC_SPI:bspi\|rTxClk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register epRISC_SPI:bspi\|rState\[0\] epRISC_SPI:bspi\|rTxClk " "Register epRISC_SPI:bspi\|rState\[0\] is being clocked by epRISC_SPI:bspi\|rTxClk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1506301888094 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1506301888094 "|epRISC_iocontroller|epRISC_SPI:bspi|rTxClk"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "PowerPlay Power Analyzer" 0 -1 1506301888095 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1506301888106 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1506301888106 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1506301888106 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1506301888106 ""}  } {  } 0 332056 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301888106 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301888124 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301888130 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301888156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301888542 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301891652 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301892569 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "232.92 mW " "Total thermal power estimate for the design is 232.92 mW" {  } { { "/home/jclemme/.local/share/altera/quartus/linux64/Report_Window_01.qrpt" "" { Report "/home/jclemme/.local/share/altera/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301892616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 11 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1157 " "Peak virtual memory: 1157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506301892822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 21:11:32 2017 " "Processing ended: Sun Sep 24 21:11:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506301892822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506301892822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506301892822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301892822 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1506301893717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506301893717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 24 21:11:33 2017 " "Processing started: Sun Sep 24 21:11:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506301893717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301893717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta epRISC_Auxiliary -c epRISC_Controller " "Command: quartus_sta epRISC_Auxiliary -c epRISC_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301893717 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1506301893797 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301893936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301893967 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301893967 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "epRISC_Controller.sdc " "Synopsys Design Constraints File file not found: 'epRISC_Controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894238 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894238 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name iBoardClock iBoardClock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name iBoardClock iBoardClock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1506301894245 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 625 -multiply_by 2 -phase 0.36 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 625 -multiply_by 2 -phase 0.36 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1506301894245 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -phase 0.09 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -phase 0.09 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1506301894245 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 2.25 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -phase 2.25 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1506301894245 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 9.00 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{clock\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase 9.00 -duty_cycle 50.00 -name \{clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1506301894245 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894245 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894245 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name iBusClock iBusClock " "create_clock -period 1.000 -name iBusClock iBusClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1506301894246 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name epRISC_SPI:bspi\|rTxClk epRISC_SPI:bspi\|rTxClk " "create_clock -period 1.000 -name epRISC_SPI:bspi\|rTxClk epRISC_SPI:bspi\|rTxClk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1506301894246 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894246 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894253 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894255 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1506301894256 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506301894262 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1506301894279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.813 " "Worst-case setup slack is -7.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.813           -1102.386 iBusClock  " "   -7.813           -1102.386 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.461            -471.732 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -7.461            -471.732 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.636            -206.713 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.636            -206.713 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.021             -49.267 epRISC_SPI:bspi\|rTxClk  " "   -3.021             -49.267 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593              -0.593 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.593              -0.593 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.209               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.096 " "Worst-case hold slack is -0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -0.096 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.096              -0.096 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.343               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.345               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 iBusClock  " "    0.345               0.000 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 epRISC_SPI:bspi\|rTxClk  " "    0.363               0.000 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.931               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.229 " "Worst-case recovery slack is -9.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.229            -232.389 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.229            -232.389 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.224             -26.718 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -9.224             -26.718 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.386            -155.003 epRISC_SPI:bspi\|rTxClk  " "   -6.386            -155.003 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.954            -423.477 iBusClock  " "   -5.954            -423.477 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.766 " "Worst-case removal slack is 3.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.766               0.000 iBusClock  " "    3.766               0.000 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.531               0.000 epRISC_SPI:bspi\|rTxClk  " "    4.531               0.000 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.185               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.185               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.191               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.191               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.901 " "Worst-case minimum pulse width slack is -3.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -479.517 iBusClock  " "   -3.901            -479.517 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 epRISC_SPI:bspi\|rTxClk  " "   -1.487             -37.175 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.700               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.700               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.905               0.000 iBoardClock  " "    9.905               0.000 iBoardClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.712               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.712               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.730               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.730               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 3124.709               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 3124.709               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301894306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894306 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506301894328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301894359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301897525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301897737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301897762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.392 " "Worst-case setup slack is -7.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.392           -1032.497 iBusClock  " "   -7.392           -1032.497 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.773            -432.270 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -6.773            -432.270 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.089            -187.770 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.089            -187.770 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.937             -45.244 epRISC_SPI:bspi\|rTxClk  " "   -2.937             -45.244 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457              -0.457 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.457              -0.457 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.828               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301897763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.145 " "Worst-case hold slack is -0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.145              -0.145 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.145              -0.145 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.307               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.308               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 iBusClock  " "    0.308               0.000 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 epRISC_SPI:bspi\|rTxClk  " "    0.325               0.000 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.814               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.814               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301897772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.481 " "Worst-case recovery slack is -8.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.481            -213.386 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.481            -213.386 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.477             -24.539 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -8.477             -24.539 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.952            -144.597 epRISC_SPI:bspi\|rTxClk  " "   -5.952            -144.597 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.548            -394.366 iBusClock  " "   -5.548            -394.366 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301897775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.404 " "Worst-case removal slack is 3.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.404               0.000 iBusClock  " "    3.404               0.000 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.114               0.000 epRISC_SPI:bspi\|rTxClk  " "    4.114               0.000 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.450               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.450               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.458               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.458               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301897777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.901 " "Worst-case minimum pulse width slack is -3.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -479.517 iBusClock  " "   -3.901            -479.517 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 epRISC_SPI:bspi\|rTxClk  " "   -1.487             -37.175 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.686               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.686               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.776               0.000 iBoardClock  " "    9.776               0.000 iBoardClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.678               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.678               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.701               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.701               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 3124.679               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 3124.679               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301897779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301897779 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506301897799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301898027 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301898036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.116 " "Worst-case setup slack is -3.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.116            -199.783 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.116            -199.783 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.945            -374.242 iBusClock  " "   -2.945            -374.242 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.837             -89.918 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.837             -89.918 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.838             -12.282 epRISC_SPI:bspi\|rTxClk  " "   -0.838             -12.282 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209              -0.209 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.209              -0.209 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.988               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.988               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301898037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.006 " "Worst-case hold slack is -0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.006 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.006              -0.006 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.145               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.146               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 iBusClock  " "    0.146               0.000 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 epRISC_SPI:bspi\|rTxClk  " "    0.152               0.000 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.328               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301898048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.132 " "Worst-case recovery slack is -4.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.132            -104.539 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.132            -104.539 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.127             -12.017 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.127             -12.017 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.914             -67.540 epRISC_SPI:bspi\|rTxClk  " "   -2.914             -67.540 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.698            -168.412 iBusClock  " "   -2.698            -168.412 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301898052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.687 " "Worst-case removal slack is 1.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.687               0.000 iBusClock  " "    1.687               0.000 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.968               0.000 epRISC_SPI:bspi\|rTxClk  " "    1.968               0.000 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.544               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.544               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.545               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.545               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301898055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -295.486 iBusClock  " "   -3.000            -295.486 iBusClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 epRISC_SPI:bspi\|rTxClk  " "   -1.000             -25.000 epRISC_SPI:bspi\|rTxClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.716               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.716               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.663               0.000 iBoardClock  " "    9.663               0.000 iBoardClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.738               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.738               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.741               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  499.741               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 3124.738               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " " 3124.738               0.000 clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1506301898056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301898056 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301899049 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301899052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1128 " "Peak virtual memory: 1128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506301899101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 24 21:11:39 2017 " "Processing ended: Sun Sep 24 21:11:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506301899101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506301899101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506301899101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301899101 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 161 s " "Quartus Prime Full Compilation was successful. 0 errors, 161 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506301899262 ""}
