v 20100214 2
C 40000 40000 0 0 0 EMBEDDEDtitle-A2-bs.sym
[
B 40000 40000 23300 16500 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 66500 41800 5 10 0 0 0 0 1
graphical=1
T 61400 40100 15 8 1 0 0 0 1
PAGE           OF
B 55700 40300 7600 1100 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 55700 40800 63300 40800 15 0 0 0 -1 -1
T 55800 40600 8 8 0 1 0 0 1
ID=$Id$
T 55800 40400 8 8 0 1 0 0 1
HeadURL=$HeadURL$
L 40000 40300 55700 40300 15 0 0 0 -1 -1
T 40200 40100 15 10 1 0 0 0 1

T 58800 41100 8 16 0 1 0 4 1
title=TITLE
T 62000 40100 8 10 0 1 0 0 1
page=?
T 62700 40100 8 10 0 1 0 0 1
pageof=?
G 61900 40300 1400 1100 0 0 0
/home/gareth/.gEDA/symbols/logo.png
L 61900 41400 61900 40300 15 0 0 0 -1 -1
]
{
T 58800 41100 5 16 1 1 0 4 1
title=USB CAN Adapter
T 62000 40100 5 10 1 1 0 0 1
page=1
T 62700 40100 5 10 1 1 0 0 1
pageof=1
}
T 40100 40100 9 10 1 0 0 0 1
Copyright (C) 2011  Black Sphere Technologies.  Licensed CC-BY-SA.
C 43500 48500 1 0 0 EMBEDDEDUSB_MINI_B.sym
[
B 43900 48500 1000 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 43900 49950 5 10 0 0 0 0 1
device=USB_MINI_B
P 45200 48700 44900 48700 1 0 0
{
T 45000 48750 5 8 1 1 0 0 1
pinnumber=5
T 45000 48650 5 8 0 1 0 2 1
pinseq=5
T 44850 48700 5 8 0 1 0 8 1
pintype=pwr
T 44850 48700 9 8 1 1 0 7 1
pinlabel=GND
}
P 45200 48900 44900 48900 1 0 0
{
T 45000 48950 5 8 1 1 0 0 1
pinnumber=4
T 45000 48850 5 8 0 1 0 2 1
pinseq=4
T 44850 48900 5 8 0 1 0 8 1
pintype=io
T 44850 48900 9 8 1 1 0 7 1
pinlabel=ID
}
P 45200 49100 44900 49100 1 0 0
{
T 45000 49150 5 8 1 1 0 0 1
pinnumber=3
T 45000 49050 5 8 0 1 0 2 1
pinseq=3
T 44850 49100 5 8 0 1 0 8 1
pintype=io
T 44850 49100 9 8 1 1 0 7 1
pinlabel=D+
}
T 45000 49800 8 10 0 1 0 6 1
refdes=U?
T 43900 50350 5 10 0 0 0 0 1
footprint=USB_MINI_B
T 43900 50150 5 10 0 0 0 0 1
numslots=0
T 43900 50550 5 10 0 0 0 0 1
description=USB Mini B Connector
T 43900 49750 9 8 1 0 0 0 1
USB_MINI_B
P 45200 49300 44900 49300 1 0 0
{
T 45000 49350 5 8 1 1 0 0 1
pinnumber=2
T 45000 49250 5 8 0 1 0 2 1
pinseq=2
T 44850 49300 5 8 0 1 0 8 1
pintype=io
T 44850 49300 9 8 1 1 0 7 1
pinlabel=D-
}
P 45200 49500 44900 49500 1 0 0
{
T 45000 49550 5 8 1 1 0 0 1
pinnumber=1
T 45000 49450 5 8 0 1 0 2 1
pinseq=1
T 44850 49500 5 8 0 1 0 8 1
pintype=pwr
T 44850 49500 9 8 1 1 0 7 1
pinlabel=VBUS
}
]
{
T 43900 49950 5 10 0 0 0 0 1
device=USB_MINI_B
T 44500 48300 5 10 1 1 0 6 1
refdes=J1
T 43900 50350 5 10 0 0 0 0 1
footprint=USB_MINI_B
}
C 45600 52500 1 0 0 EMBEDDEDLP2981.sym
[
T 45900 53650 9 10 1 0 0 0 1
LP2981
B 45900 52800 1200 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 47200 54000 5 10 0 0 0 0 1
device=LP2581
P 45900 53400 45600 53400 1 0 1
{
T 45700 53450 5 8 1 1 0 0 1
pinnumber=1
T 45700 53450 5 8 0 0 0 0 1
pinseq=1
T 46000 53400 9 8 1 1 0 1 1
pinlabel=VIN
}
T 47100 53650 8 10 0 1 0 6 1
refdes=U?
T 47200 53800 5 10 0 0 0 0 1
pins=5
T 47200 53600 5 10 0 0 0 0 1
footprint=SOT23-5
P 46500 52500 46500 52800 1 0 0
{
T 46400 52600 5 8 1 1 0 0 1
pinnumber=2
T 46400 52600 5 8 0 0 0 0 1
pinseq=2
T 46500 52900 9 8 1 1 0 3 1
pinlabel=GND
}
P 47100 53400 47400 53400 1 0 1
{
T 47195 53445 5 8 1 1 0 0 1
pinnumber=5
T 47300 53450 5 8 0 0 0 6 1
pinseq=5
T 47045 53395 9 8 1 1 0 7 1
pinlabel=VOUT
}
P 47100 53200 47400 53200 1 0 1
{
T 47195 53245 5 8 1 1 0 0 1
pinnumber=4
T 47300 53250 5 8 0 0 0 6 1
pinseq=4
T 47045 53195 9 8 1 1 0 7 1
pinlabel=NC
}
P 45900 53200 45600 53200 1 0 1
{
T 45700 53250 5 8 1 1 0 0 1
pinnumber=3
T 45700 53250 5 8 0 0 0 0 1
pinseq=3
T 46000 53200 9 8 1 1 0 1 1
pinlabel=ONnOFF
}
]
{
T 47200 54000 5 10 0 0 0 0 1
device=LP2581
T 47100 53700 5 10 1 1 0 6 1
refdes=U1
T 47200 53600 5 10 0 0 0 0 1
footprint=SOT23-5
}
C 50600 44500 1 0 0 EMBEDDEDSTM32F105TB.sym
[
B 50900 44700 2200 7000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50950 51750 9 10 0 1 0 0 1
device=STM32F105TB
T 52900 51750 5 10 0 1 0 0 1
refdes=U?
T 50950 52000 8 10 0 0 0 0 1
footprint=QFN36_6
T 50950 52200 8 10 0 0 0 0 1
description=32-bit Microcontroller
T 50950 52400 8 10 0 0 0 0 1
numslots=0
P 53100 51500 53400 51500 1 0 1
{
T 53195 51545 5 8 1 1 0 0 1
pinnumber=1
T 54250 51550 5 8 0 0 0 7 1
pinseq=1
T 55050 51550 5 8 0 0 0 7 1
pintype=pwr
T 53045 51495 9 8 1 1 0 7 1
pinlabel=VBAT
}
P 50900 44900 50600 44900 1 0 1
{
T 50805 44945 5 8 1 1 0 6 1
pinnumber=4
T 49750 44950 5 8 0 0 0 1 1
pinseq=4
T 48950 44950 5 8 0 0 0 1 1
pintype=io
T 50955 44895 9 8 1 1 0 1 1
pinlabel=PC15
}
P 53100 47300 53400 47300 1 0 1
{
T 53150 47330 5 8 1 1 0 0 1
pinnumber=33
T 54250 47350 5 8 0 0 0 7 1
pinseq=33
T 55050 47350 5 8 0 0 0 7 1
pintype=io
T 53050 47300 9 8 1 1 0 7 1
pinlabel=PB12
}
P 53100 47100 53400 47100 1 0 1
{
T 53150 47130 5 8 1 1 0 0 1
pinnumber=34
T 54250 47150 5 8 0 0 0 7 1
pinseq=34
T 55050 47150 5 8 0 0 0 7 1
pintype=io
T 53050 47100 9 8 1 1 0 7 1
pinlabel=PB13
}
P 53100 46900 53400 46900 1 0 1
{
T 53150 46930 5 8 1 1 0 0 1
pinnumber=35
T 54250 46950 5 8 0 0 0 7 1
pinseq=35
T 55050 46950 5 8 0 0 0 7 1
pintype=io
T 53050 46900 9 8 1 1 0 7 1
pinlabel=PB14
}
P 53100 46700 53400 46700 1 0 1
{
T 53150 46730 5 8 1 1 0 0 1
pinnumber=36
T 54250 46750 5 8 0 0 0 7 1
pinseq=36
T 55050 46750 5 8 0 0 0 7 1
pintype=io
T 53050 46700 9 8 1 1 0 7 1
pinlabel=PB15
}
P 50900 46700 50600 46700 1 0 1
{
T 50805 46745 5 8 1 1 0 6 1
pinnumber=37
T 49750 46750 5 8 0 0 0 1 1
pinseq=37
T 48950 46750 5 8 0 0 0 1 1
pintype=io
T 50955 46695 9 8 1 1 0 1 1
pinlabel=PC6
}
P 50900 46500 50600 46500 1 0 1
{
T 50805 46545 5 8 1 1 0 6 1
pinnumber=38
T 49750 46550 5 8 0 0 0 1 1
pinseq=38
T 48950 46550 5 8 0 0 0 1 1
pintype=io
T 50955 46495 9 8 1 1 0 1 1
pinlabel=PC7
}
P 50900 46300 50600 46300 1 0 1
{
T 50805 46345 5 8 1 1 0 6 1
pinnumber=39
T 49750 46350 5 8 0 0 0 1 1
pinseq=39
T 48950 46350 5 8 0 0 0 1 1
pintype=io
T 50955 46295 9 8 1 1 0 1 1
pinlabel=PC8
}
P 50900 46100 50600 46100 1 0 1
{
T 50805 46145 5 8 1 1 0 6 1
pinnumber=40
T 49750 46150 5 8 0 0 0 1 1
pinseq=40
T 48950 46150 5 8 0 0 0 1 1
pintype=io
T 50955 46095 9 8 1 1 0 1 1
pinlabel=PC9
}
P 50900 45300 50600 45300 1 0 1
{
T 50805 45345 5 8 1 1 0 6 1
pinnumber=2
T 49750 45350 5 8 0 0 0 1 1
pinseq=2
T 48950 45350 5 8 0 0 0 1 1
pintype=io
T 50955 45295 9 8 1 1 0 1 1
pinlabel=PC13
}
P 50900 49900 50600 49900 1 0 1
{
T 50805 49945 5 8 1 1 0 6 1
pinnumber=41
T 49750 49850 5 8 0 0 180 7 1
pinseq=41
T 48950 49850 5 8 0 0 180 7 1
pintype=io
T 50955 49895 9 8 1 1 0 1 1
pinlabel=PA8
}
P 50900 49700 50600 49700 1 0 1
{
T 50805 49745 5 8 1 1 0 6 1
pinnumber=42
T 49750 49650 5 8 0 0 180 7 1
pinseq=42
T 48950 49650 5 8 0 0 180 7 1
pintype=io
T 50955 49695 9 8 1 1 0 1 1
pinlabel=PA9 OTG_VBUS
}
P 50900 49500 50600 49500 1 0 1
{
T 50805 49545 5 8 1 1 0 6 1
pinnumber=43
T 49750 49450 5 8 0 0 180 7 1
pinseq=43
T 48950 49450 5 8 0 0 180 7 1
pintype=io
T 50955 49495 9 8 1 1 0 1 1
pinlabel=PA10 OTG_ID
}
P 50900 49300 50600 49300 1 0 1
{
T 50805 49345 5 8 1 1 0 6 1
pinnumber=44
T 49750 49250 5 8 0 0 180 7 1
pinseq=44
T 48950 49250 5 8 0 0 180 7 1
pintype=io
T 50955 49295 9 8 1 1 0 1 1
pinlabel=PA11 OTG_DM
}
P 50900 49100 50600 49100 1 0 1
{
T 50805 49145 5 8 1 1 0 6 1
pinnumber=45
T 49750 49050 5 8 0 0 180 7 1
pinseq=45
T 48950 49050 5 8 0 0 180 7 1
pintype=io
T 50955 49095 9 8 1 1 0 1 1
pinlabel=PA12 OTG_DP
}
P 50900 48900 50600 48900 1 0 1
{
T 50805 48945 5 8 1 1 0 6 1
pinnumber=46
T 49750 48850 5 8 0 0 180 7 1
pinseq=46
T 48950 48850 5 8 0 0 180 7 1
pintype=io
T 50955 48895 9 8 1 1 0 1 1
pinlabel=PA13 JTMS
}
P 50900 45100 50600 45100 1 0 1
{
T 50805 45145 5 8 1 1 0 6 1
pinnumber=3
T 49750 45150 5 8 0 0 0 1 1
pinseq=3
T 48950 45150 5 8 0 0 0 1 1
pintype=io
T 50955 45095 9 8 1 1 0 1 1
pinlabel=PC14
}
P 53100 45300 53400 45300 1 0 1
{
T 53195 45345 5 8 1 1 0 0 1
pinnumber=47
T 54250 45350 5 8 0 0 0 7 1
pinseq=47
T 55050 45350 5 8 0 0 0 7 1
pintype=pwr
T 53045 45295 9 8 1 1 0 7 1
pinlabel=VSS_2
}
P 53100 50900 53400 50900 1 0 1
{
T 53195 50945 5 8 1 1 0 0 1
pinnumber=48
T 54250 50950 5 8 0 0 0 7 1
pinseq=48
T 55050 50950 5 8 0 0 0 7 1
pintype=pwr
T 53045 50895 9 8 1 1 0 7 1
pinlabel=VDD_2
}
P 53100 46400 53400 46400 1 0 1
{
T 53195 46445 5 8 1 1 0 0 1
pinnumber=5
T 54250 46450 5 8 0 0 0 7 1
pinseq=5
T 55050 46450 5 8 0 0 0 7 1
pintype=io
T 53045 46395 9 8 1 1 0 7 1
pinlabel=PD0 OSC_IN
}
P 53100 46200 53400 46200 1 0 1
{
T 53195 46245 5 8 1 1 0 0 1
pinnumber=6
T 54250 46250 5 8 0 0 0 7 1
pinseq=6
T 55050 46250 5 8 0 0 0 7 1
pintype=io
T 53045 46195 9 8 1 1 0 7 1
pinlabel=PD1 OSC_OUT
}
P 53100 50200 53400 50200 1 0 1
{
T 53195 50245 5 8 1 1 0 0 1
pinnumber=7
T 54250 50250 5 8 0 0 0 7 1
pinseq=7
T 55050 50250 5 8 0 0 0 7 1
pintype=in
T 53045 50195 9 8 1 1 0 7 1
pinlabel=NRST
}
P 50900 47900 50600 47900 1 0 1
{
T 50805 47945 5 8 1 1 0 6 1
pinnumber=8
T 49750 47950 5 8 0 0 0 1 1
pinseq=8
T 48950 47950 5 8 0 0 0 1 1
pintype=io
T 50955 47895 9 8 1 1 0 1 1
pinlabel=PC0
}
P 50900 47700 50600 47700 1 0 1
{
T 50805 47745 5 8 1 1 0 6 1
pinnumber=9
T 49750 47750 5 8 0 0 0 1 1
pinseq=9
T 48950 47750 5 8 0 0 0 1 1
pintype=io
T 50955 47695 9 8 1 1 0 1 1
pinlabel=PC1
}
P 50900 47500 50600 47500 1 0 1
{
T 50805 47545 5 8 1 1 0 6 1
pinnumber=10
T 49750 47550 5 8 0 0 0 1 1
pinseq=10
T 48950 47550 5 8 0 0 0 1 1
pintype=io
T 50955 47495 9 8 1 1 0 1 1
pinlabel=PC2
}
P 50900 47300 50600 47300 1 0 1
{
T 50805 47345 5 8 1 1 0 6 1
pinnumber=11
T 49750 47350 5 8 0 0 0 1 1
pinseq=11
T 48950 47350 5 8 0 0 0 1 1
pintype=io
T 50955 47295 9 8 1 1 0 1 1
pinlabel=PC3
}
P 53100 45700 53400 45700 1 0 1
{
T 53195 45745 5 8 1 1 0 0 1
pinnumber=12
T 54250 45750 5 8 0 0 0 7 1
pinseq=12
T 55050 45750 5 8 0 0 0 7 1
pintype=pwr
T 53045 45695 9 8 1 1 0 7 1
pinlabel=VSSA
}
P 53100 51300 53400 51300 1 0 1
{
T 53195 51345 5 8 1 1 0 0 1
pinnumber=13
T 54250 51350 5 8 0 0 0 7 1
pinseq=13
T 55050 51350 5 8 0 0 0 7 1
pintype=pwr
T 53045 51295 9 8 1 1 0 7 1
pinlabel=VDDA
}
P 50900 51500 50600 51500 1 0 1
{
T 50805 51545 5 8 1 1 0 6 1
pinnumber=14
T 49750 51550 5 8 0 0 0 1 1
pinseq=14
T 48950 51550 5 8 0 0 0 1 1
pintype=io
T 50955 51495 9 8 1 1 0 1 1
pinlabel=PA0
}
P 50900 51300 50600 51300 1 0 1
{
T 50805 51345 5 8 1 1 0 6 1
pinnumber=15
T 49750 51350 5 8 0 0 0 1 1
pinseq=15
T 48950 51350 5 8 0 0 0 1 1
pintype=io
T 50955 51295 9 8 1 1 0 1 1
pinlabel=PA1
}
P 50900 51100 50600 51100 1 0 1
{
T 50805 51145 5 8 1 1 0 6 1
pinnumber=16
T 49750 51150 5 8 0 0 0 1 1
pinseq=16
T 48950 51150 5 8 0 0 0 1 1
pintype=io
T 50955 51095 9 8 1 1 0 1 1
pinlabel=PA2
}
P 50900 50900 50600 50900 1 0 1
{
T 50805 50945 5 8 1 1 0 6 1
pinnumber=17
T 49750 50950 5 8 0 0 0 1 1
pinseq=17
T 48950 50950 5 8 0 0 0 1 1
pintype=io
T 50955 50895 9 8 1 1 0 1 1
pinlabel=PA3
}
P 53100 44900 53400 44900 1 0 1
{
T 53195 44945 5 8 1 1 0 0 1
pinnumber=18
T 54250 44950 5 8 0 0 0 7 1
pinseq=18
T 55050 44950 5 8 0 0 0 7 1
pintype=pwr
T 53045 44895 9 8 1 1 0 7 1
pinlabel=VSS_4
}
P 53100 50500 53400 50500 1 0 1
{
T 53195 50545 5 8 1 1 0 0 1
pinnumber=19
T 54250 50550 5 8 0 0 0 7 1
pinseq=19
T 55050 50550 5 8 0 0 0 7 1
pintype=pwr
T 53045 50495 9 8 1 1 0 7 1
pinlabel=VDD_4
}
P 50900 50700 50600 50700 1 0 1
{
T 50805 50745 5 8 1 1 0 6 1
pinnumber=20
T 49750 50750 5 8 0 0 0 1 1
pinseq=20
T 48950 50750 5 8 0 0 0 1 1
pintype=io
T 50955 50695 9 8 1 1 0 1 1
pinlabel=PA4
}
P 50900 50500 50600 50500 1 0 1
{
T 50805 50545 5 8 1 1 0 6 1
pinnumber=21
T 49750 50550 5 8 0 0 0 1 1
pinseq=21
T 48950 50550 5 8 0 0 0 1 1
pintype=io
T 50955 50495 9 8 1 1 0 1 1
pinlabel=PA5
}
P 50900 50300 50600 50300 1 0 1
{
T 50805 50345 5 8 1 1 0 6 1
pinnumber=22
T 49750 50350 5 8 0 0 0 1 1
pinseq=22
T 48950 50350 5 8 0 0 0 1 1
pintype=io
T 50955 50295 9 8 1 1 0 1 1
pinlabel=PA6
}
P 50900 50100 50600 50100 1 0 1
{
T 50805 50145 5 8 1 1 0 6 1
pinnumber=23
T 49750 50150 5 8 0 0 0 1 1
pinseq=23
T 48950 50150 5 8 0 0 0 1 1
pintype=io
T 50955 50095 9 8 1 1 0 1 1
pinlabel=PA7
}
P 50900 47100 50600 47100 1 0 1
{
T 50805 47145 5 8 1 1 0 6 1
pinnumber=24
T 49750 47150 5 8 0 0 0 1 1
pinseq=24
T 48950 47150 5 8 0 0 0 1 1
pintype=io
T 50955 47095 9 8 1 1 0 1 1
pinlabel=PC4
}
P 50900 46900 50600 46900 1 0 1
{
T 50805 46945 5 8 1 1 0 6 1
pinnumber=25
T 49750 46950 5 8 0 0 0 1 1
pinseq=25
T 48950 46950 5 8 0 0 0 1 1
pintype=io
T 50955 46895 9 8 1 1 0 1 1
pinlabel=PC5
}
P 53100 49700 53400 49700 1 0 1
{
T 53145 49745 5 8 1 1 0 0 1
pinnumber=26
T 54250 49750 5 8 0 0 0 7 1
pinseq=26
T 55050 49750 5 8 0 0 0 7 1
pintype=io
T 53045 49695 9 8 1 1 0 7 1
pinlabel=PB0
}
P 53100 49500 53400 49500 1 0 1
{
T 53145 49545 5 8 1 1 0 0 1
pinnumber=27
T 54250 49550 5 8 0 0 0 7 1
pinseq=27
T 55050 49550 5 8 0 0 0 7 1
pintype=io
T 53045 49495 9 8 1 1 0 7 1
pinlabel=PB1
}
P 53100 49300 53400 49300 1 0 1
{
T 53145 49345 5 8 1 1 0 0 1
pinnumber=28
T 54250 49350 5 8 0 0 0 7 1
pinseq=28
T 55050 49350 5 8 0 0 0 7 1
pintype=io
T 53045 49295 9 8 1 1 0 7 1
pinlabel=BOOT1 PB2
}
P 53100 47700 53400 47700 1 0 1
{
T 53145 47745 5 8 1 1 0 0 1
pinnumber=29
T 54250 47750 5 8 0 0 0 7 1
pinseq=29
T 55050 47750 5 8 0 0 0 7 1
pintype=io
T 53045 47695 9 8 1 1 0 7 1
pinlabel=PB10
}
P 53100 47500 53400 47500 1 0 1
{
T 53145 47545 5 8 1 1 0 0 1
pinnumber=30
T 54250 47550 5 8 0 0 0 7 1
pinseq=30
T 55050 47550 5 8 0 0 0 7 1
pintype=io
T 53045 47495 9 8 1 1 0 7 1
pinlabel=PB11
}
P 53100 45500 53400 45500 1 0 1
{
T 53195 45545 5 8 1 1 0 0 1
pinnumber=31
T 54250 45550 5 8 0 0 0 7 1
pinseq=31
T 55050 45550 5 8 0 0 0 7 1
pintype=pwr
T 53045 45495 9 8 1 1 0 7 1
pinlabel=VSS_1
}
P 53100 51100 53400 51100 1 0 1
{
T 53195 51145 5 8 1 1 0 0 1
pinnumber=32
T 54250 51150 5 8 0 0 0 7 1
pinseq=32
T 55050 51150 5 8 0 0 0 7 1
pintype=pwr
T 53045 51095 9 8 1 1 0 7 1
pinlabel=VDD_1
}
P 50900 48700 50600 48700 1 0 1
{
T 50805 48745 5 8 1 1 0 6 1
pinnumber=49
T 49750 48750 5 8 0 0 0 1 1
pinseq=49
T 48950 48750 5 8 0 0 0 1 1
pintype=io
T 50955 48695 9 8 1 1 0 1 1
pinlabel=PA14 JTCK
}
P 50900 48500 50600 48500 1 0 1
{
T 50805 48545 5 8 1 1 0 6 1
pinnumber=50
T 49750 48550 5 8 0 0 0 1 1
pinseq=50
T 48950 48550 5 8 0 0 0 1 1
pintype=io
T 50955 48495 9 8 1 1 0 1 1
pinlabel=PA15 JTDI
}
P 50900 45900 50600 45900 1 0 1
{
T 50805 45945 5 8 1 1 0 6 1
pinnumber=51
T 49750 45950 5 8 0 0 0 1 1
pinseq=51
T 48950 45950 5 8 0 0 0 1 1
pintype=io
T 50955 45895 9 8 1 1 0 1 1
pinlabel=PC10
}
P 50900 45700 50600 45700 1 0 1
{
T 50805 45745 5 8 1 1 0 6 1
pinnumber=52
T 49750 45750 5 8 0 0 0 1 1
pinseq=52
T 48950 45750 5 8 0 0 0 1 1
pintype=io
T 50955 45695 9 8 1 1 0 1 1
pinlabel=PC11
}
P 50900 45500 50600 45500 1 0 1
{
T 50805 45545 5 8 1 1 0 6 1
pinnumber=53
T 49750 45550 5 8 0 0 0 1 1
pinseq=53
T 48950 45550 5 8 0 0 0 1 1
pintype=io
T 50955 45495 9 8 1 1 0 1 1
pinlabel=PC12
}
P 53100 46000 53400 46000 1 0 1
{
T 53195 46045 5 8 1 1 0 0 1
pinnumber=54
T 54250 46050 5 8 0 0 0 7 1
pinseq=54
T 55050 46050 5 8 0 0 0 7 1
pintype=io
T 53045 45995 9 8 1 1 0 7 1
pinlabel=PD2
}
P 53100 49100 53400 49100 1 0 1
{
T 53150 49130 5 8 1 1 0 0 1
pinnumber=55
T 54250 49150 5 8 0 0 0 7 1
pinseq=55
T 55050 49150 5 8 0 0 0 7 1
pintype=io
T 53050 49100 9 8 1 1 0 7 1
pinlabel=JTDO PB3
}
P 53100 48900 53400 48900 1 0 1
{
T 53150 48930 5 8 1 1 0 0 1
pinnumber=56
T 54250 48950 5 8 0 0 0 7 1
pinseq=56
T 55050 48950 5 8 0 0 0 7 1
pintype=io
T 53050 48900 9 8 1 1 0 7 1
pinlabel=NJTRST PB4
}
P 53100 48700 53400 48700 1 0 1
{
T 53145 48745 5 8 1 1 0 0 1
pinnumber=57
T 54250 48650 5 8 0 0 180 1 1
pinseq=57
T 55050 48650 5 8 0 0 180 1 1
pintype=io
T 53045 48695 9 8 1 1 0 7 1
pinlabel=CAN2_RX PB5
}
P 53100 48500 53400 48500 1 0 1
{
T 53145 48545 5 8 1 1 0 0 1
pinnumber=58
T 54250 48450 5 8 0 0 180 1 1
pinseq=58
T 55050 48450 5 8 0 0 180 1 1
pintype=io
T 53045 48495 9 8 1 1 0 7 1
pinlabel=CAN2_TX PB6
}
P 53100 48300 53400 48300 1 0 1
{
T 53145 48345 5 8 1 1 0 0 1
pinnumber=59
T 54250 48250 5 8 0 0 180 1 1
pinseq=59
T 55050 48250 5 8 0 0 180 1 1
pintype=io
T 53045 48295 9 8 1 1 0 7 1
pinlabel=PB7
}
P 53100 50000 53400 50000 1 0 1
{
T 53145 50045 5 8 1 1 0 0 1
pinnumber=60
T 54250 49950 5 8 0 0 180 1 1
pinseq=60
T 55050 49950 5 8 0 0 180 1 1
pintype=io
T 53045 49995 9 8 1 1 0 7 1
pinlabel=BOOT0
}
P 53100 48100 53400 48100 1 0 1
{
T 53145 48145 5 8 1 1 0 0 1
pinnumber=61
T 54250 48050 5 8 0 0 180 1 1
pinseq=61
T 55050 48050 5 8 0 0 180 1 1
pintype=io
T 53045 48095 9 8 1 1 0 7 1
pinlabel=CAN1_RX PB8
}
P 53100 47900 53400 47900 1 0 1
{
T 53145 47945 5 8 1 1 0 0 1
pinnumber=62
T 54250 47850 5 8 0 0 180 1 1
pinseq=62
T 55050 47850 5 8 0 0 180 1 1
pintype=io
T 53045 47895 9 8 1 1 0 7 1
pinlabel=CAN1_TX PB9
}
P 53100 45100 53400 45100 1 0 1
{
T 53195 45145 5 8 1 1 0 0 1
pinnumber=63
T 54250 45150 5 8 0 0 0 7 1
pinseq=63
T 55050 45150 5 8 0 0 0 7 1
pintype=pwr
T 53045 45095 9 8 1 1 0 7 1
pinlabel=VSS_3
}
P 53100 50700 53400 50700 1 0 1
{
T 53195 50745 5 8 1 1 0 0 1
pinnumber=64
T 54250 50750 5 8 0 0 0 7 1
pinseq=64
T 55050 50750 5 8 0 0 0 7 1
pintype=pwr
T 53045 50695 9 8 1 1 0 7 1
pinlabel=VDD_3
}
]
{
T 50950 51750 5 10 1 1 0 0 1
device=STM32F105TB
T 52900 51750 5 10 1 1 0 0 1
refdes=U2
T 50950 52000 5 10 0 0 0 0 1
footprint=QFN36_6
}
N 50600 49100 49500 49100 4
N 49500 49300 50600 49300 4
N 45200 49500 48200 49500 4
N 45400 49500 45400 53400 4
N 45000 53400 45600 53400 4
C 46400 52200 1 0 0 EMBEDDEDgnd-1.sym
[
P 46500 52300 46500 52500 1 0 1
{
T 46558 52361 5 4 0 1 0 0 1
pinnumber=1
T 46558 52361 5 4 0 0 0 0 1
pinseq=1
T 46558 52361 5 4 0 1 0 0 1
pinlabel=1
T 46558 52361 5 4 0 1 0 0 1
pintype=pwr
}
L 46400 52300 46600 52300 3 0 0 0 -1 -1
L 46455 52250 46545 52250 3 0 0 0 -1 -1
L 46480 52210 46520 52210 3 0 0 0 -1 -1
T 46700 52250 8 10 0 0 0 0 1
net=GND:1
]
C 53500 44400 1 0 0 EMBEDDEDgnd-1.sym
[
P 53600 44500 53600 44700 1 0 1
{
T 53658 44561 5 4 0 1 0 0 1
pinnumber=1
T 53658 44561 5 4 0 0 0 0 1
pinseq=1
T 53658 44561 5 4 0 1 0 0 1
pinlabel=1
T 53658 44561 5 4 0 1 0 0 1
pintype=pwr
}
L 53500 44500 53700 44500 3 0 0 0 -1 -1
L 53555 44450 53645 44450 3 0 0 0 -1 -1
L 53580 44410 53620 44410 3 0 0 0 -1 -1
T 53800 44450 8 10 0 0 0 0 1
net=GND:1
]
N 53400 45700 53600 45700 4
N 53600 45700 53600 44700 4
N 53400 44900 53600 44900 4
N 53400 45100 53600 45100 4
N 53400 45300 53600 45300 4
N 53400 45500 53600 45500 4
C 53400 51700 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 53600 51700 53600 51900 1 0 0
{
T 53650 51750 5 6 0 1 0 0 1
pinnumber=1
T 53650 51750 5 6 0 0 0 0 1
pinseq=1
T 53650 51750 5 6 0 1 0 0 1
pinlabel=1
T 53650 51750 5 6 0 1 0 0 1
pintype=pwr
}
L 53450 51900 53750 51900 3 0 0 0 -1 -1
T 53475 51950 9 8 1 0 0 0 1
+3.3V
T 53700 51700 8 8 0 0 0 0 1
net=+3.3V:1
]
N 53400 50500 53600 50500 4
N 53600 50500 53600 51700 4
N 53400 50700 53600 50700 4
N 53400 50900 53600 50900 4
N 53400 51100 53600 51100 4
N 53400 51300 53600 51300 4
N 53400 51500 53600 51500 4
N 48500 47300 48900 47300 4
{
T 48400 47300 5 10 1 1 0 7 1
netname=SWDIO
}
N 48500 47100 49100 47100 4
{
T 48400 47100 5 10 1 1 0 7 1
netname=SWCLK
}
C 51800 53400 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 52000 53400 52000 53600 1 0 0
{
T 52050 53450 5 6 0 1 0 0 1
pinnumber=1
T 52050 53450 5 6 0 0 0 0 1
pinseq=1
T 52050 53450 5 6 0 1 0 0 1
pinlabel=1
T 52050 53450 5 6 0 1 0 0 1
pintype=pwr
}
L 51850 53600 52150 53600 3 0 0 0 -1 -1
T 51875 53650 9 8 1 0 0 0 1
+3.3V
T 52100 53400 8 8 0 0 0 0 1
net=+3.3V:1
]
N 47400 53400 52000 53400 4
N 53400 48100 55300 48100 4
N 53400 47900 55300 47900 4
C 45300 48200 1 0 0 EMBEDDEDgnd-1.sym
[
P 45400 48300 45400 48500 1 0 1
{
T 45458 48361 5 4 0 1 0 0 1
pinnumber=1
T 45458 48361 5 4 0 0 0 0 1
pinseq=1
T 45458 48361 5 4 0 1 0 0 1
pinlabel=1
T 45458 48361 5 4 0 1 0 0 1
pintype=pwr
}
L 45300 48300 45500 48300 3 0 0 0 -1 -1
L 45355 48250 45445 48250 3 0 0 0 -1 -1
L 45380 48210 45420 48210 3 0 0 0 -1 -1
T 45600 48250 8 10 0 0 0 0 1
net=GND:1
]
N 45200 48700 45400 48700 4
N 45400 48700 45400 48500 4
N 50600 49700 49900 49700 4
N 49900 49700 49900 49900 4
C 49700 49900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 49900 49900 49900 50100 1 0 0
{
T 49950 49950 5 6 0 1 0 0 1
pinnumber=1
T 49950 49950 5 6 0 0 0 0 1
pinseq=1
T 49950 49950 5 6 0 1 0 0 1
pinlabel=1
T 49950 49950 5 6 0 1 0 0 1
pintype=pwr
}
L 49750 50100 50050 50100 3 0 0 0 -1 -1
T 49775 50150 9 8 1 0 0 0 1
+3.3V
T 50000 49900 8 8 0 0 0 0 1
net=+3.3V:1
]
C 49000 49200 1 0 0 EMBEDDEDresistor-small.sym
[
P 49500 49300 49400 49300 1 0 0
{
T 49500 49350 5 8 0 1 0 0 1
pinnumber=2
T 49500 49350 5 8 0 0 0 0 1
pinseq=2
T 49500 49350 5 8 0 1 0 0 1
pinlabel=2
T 49500 49350 5 8 0 1 0 0 1
pintype=pas
}
P 49000 49300 49100 49300 1 0 0
{
T 49100 49350 5 8 0 1 0 0 1
pinnumber=1
T 49100 49350 5 8 0 0 0 0 1
pinseq=1
T 49100 49350 5 8 0 1 0 0 1
pinlabel=1
T 49100 49350 5 8 0 1 0 0 1
pintype=pas
}
B 49100 49250 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49400 49550 5 10 0 0 0 0 1
device=RESISTOR
T 49250 49400 8 8 0 1 0 3 1
refdes=R?
]
{
T 49400 49550 5 10 0 0 0 0 1
device=RESISTOR
T 48900 49350 5 8 1 1 0 3 1
refdes=R3
T 49450 49350 5 8 1 1 0 0 1
value=22E
}
N 45200 49300 49000 49300 4
N 45200 49100 49000 49100 4
C 49000 49000 1 0 0 EMBEDDEDresistor-small.sym
[
P 49500 49100 49400 49100 1 0 0
{
T 49500 49150 5 8 0 1 0 0 1
pinnumber=2
T 49500 49150 5 8 0 0 0 0 1
pinseq=2
T 49500 49150 5 8 0 1 0 0 1
pinlabel=2
T 49500 49150 5 8 0 1 0 0 1
pintype=pas
}
P 49000 49100 49100 49100 1 0 0
{
T 49100 49150 5 8 0 1 0 0 1
pinnumber=1
T 49100 49150 5 8 0 0 0 0 1
pinseq=1
T 49100 49150 5 8 0 1 0 0 1
pinlabel=1
T 49100 49150 5 8 0 1 0 0 1
pintype=pas
}
B 49100 49050 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49400 49350 5 10 0 0 0 0 1
device=RESISTOR
T 49250 49200 8 8 0 1 0 3 1
refdes=R?
]
{
T 49400 49350 5 10 0 0 0 0 1
device=RESISTOR
T 48900 49150 5 8 1 1 0 3 1
refdes=R4
T 49450 49150 5 8 1 1 0 0 1
value=22E
}
C 45200 52900 1 90 0 EMBEDDEDcapacitor-small.sym
[
P 45000 52900 45000 53000 1 0 0
{
T 44950 53050 5 8 0 1 90 6 1
pinnumber=1
T 45050 53050 5 8 0 1 90 8 1
pinseq=1
T 45000 53100 9 8 0 1 90 0 1
pinlabel=1
T 45000 53100 5 8 0 1 90 2 1
pintype=pas
}
P 45000 53400 45000 53300 1 0 0
{
T 44950 53350 5 8 0 1 90 0 1
pinnumber=2
T 45050 53350 5 8 0 1 90 2 1
pinseq=2
T 45000 53300 9 8 0 1 90 6 1
pinlabel=2
T 45000 53300 5 8 0 1 90 8 1
pintype=pas
}
L 45000 53300 45000 53200 3 0 0 0 -1 -1
L 45000 53100 45000 53000 3 0 0 0 -1 -1
B 44900 53175 200 25 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44900 53100 200 25 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
L 45050 53225 45050 53275 3 0 0 0 -1 -1
L 45025 53250 45075 53250 3 0 0 0 -1 -1
T 44500 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 44850 53150 8 8 0 1 90 3 1
refdes=C?
T 43900 53100 5 10 0 0 90 0 1
description=capacitor
T 44100 53100 5 10 0 0 90 0 1
numslots=0
T 44300 53100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 44500 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 44850 53150 5 8 1 1 90 3 1
refdes=C1
T 44300 53100 5 10 0 0 90 0 1
symversion=0.1
T 45200 53150 5 8 1 1 90 4 1
value=10uF
}
C 48700 52900 1 90 0 EMBEDDEDcapacitor-np-small.sym
[
P 48500 52900 48500 53000 1 0 0
{
T 48450 53050 5 8 0 1 90 6 1
pinnumber=1
T 48550 53050 5 8 0 1 90 8 1
pinseq=1
T 48500 53100 9 8 0 1 90 0 1
pinlabel=1
T 48500 53100 5 8 0 1 90 2 1
pintype=pas
}
P 48500 53400 48500 53300 1 0 0
{
T 48450 53350 5 8 0 1 90 0 1
pinnumber=2
T 48550 53350 5 8 0 1 90 2 1
pinseq=2
T 48500 53300 9 8 0 1 90 6 1
pinlabel=2
T 48500 53300 5 8 0 1 90 8 1
pintype=pas
}
L 48400 53125 48600 53125 3 0 0 0 -1 -1
L 48400 53175 48600 53175 3 0 0 0 -1 -1
L 48500 53300 48500 53175 3 0 0 0 -1 -1
L 48500 53125 48500 53000 3 0 0 0 -1 -1
T 48000 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 48300 53150 8 8 0 1 90 4 1
refdes=C?
T 47400 53100 5 10 0 0 90 0 1
description=capacitor
T 47600 53100 5 10 0 0 90 0 1
numslots=0
T 47800 53100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 48000 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 48300 53150 5 8 1 1 90 4 1
refdes=C3
T 47800 53100 5 10 0 0 90 0 1
symversion=0.1
T 48700 53150 5 8 1 1 90 4 1
value=100nF
}
C 44900 52600 1 0 0 EMBEDDEDgnd-1.sym
[
P 45000 52700 45000 52900 1 0 1
{
T 45058 52761 5 4 0 1 0 0 1
pinnumber=1
T 45058 52761 5 4 0 0 0 0 1
pinseq=1
T 45058 52761 5 4 0 1 0 0 1
pinlabel=1
T 45058 52761 5 4 0 1 0 0 1
pintype=pwr
}
L 44900 52700 45100 52700 3 0 0 0 -1 -1
L 44955 52650 45045 52650 3 0 0 0 -1 -1
L 44980 52610 45020 52610 3 0 0 0 -1 -1
T 45200 52650 8 10 0 0 0 0 1
net=GND:1
]
C 48000 52900 1 90 0 EMBEDDEDcapacitor-small.sym
[
P 47800 52900 47800 53000 1 0 0
{
T 47750 53050 5 8 0 1 90 6 1
pinnumber=1
T 47850 53050 5 8 0 1 90 8 1
pinseq=1
T 47800 53100 9 8 0 1 90 0 1
pinlabel=1
T 47800 53100 5 8 0 1 90 2 1
pintype=pas
}
P 47800 53400 47800 53300 1 0 0
{
T 47750 53350 5 8 0 1 90 0 1
pinnumber=2
T 47850 53350 5 8 0 1 90 2 1
pinseq=2
T 47800 53300 9 8 0 1 90 6 1
pinlabel=2
T 47800 53300 5 8 0 1 90 8 1
pintype=pas
}
L 47800 53300 47800 53200 3 0 0 0 -1 -1
L 47800 53100 47800 53000 3 0 0 0 -1 -1
B 47700 53175 200 25 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 47700 53100 200 25 3 0 0 0 -1 -1 1 -1 -1 -1 -1 -1
L 47850 53225 47850 53275 3 0 0 0 -1 -1
L 47825 53250 47875 53250 3 0 0 0 -1 -1
T 47300 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 47650 53150 8 8 0 1 90 3 1
refdes=C?
T 46700 53100 5 10 0 0 90 0 1
description=capacitor
T 46900 53100 5 10 0 0 90 0 1
numslots=0
T 47100 53100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 47300 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 47650 53150 5 8 1 1 90 3 1
refdes=C2
T 47100 53100 5 10 0 0 90 0 1
symversion=0.1
T 48000 53150 5 8 1 1 90 4 1
value=10uF
}
C 47700 52600 1 0 0 EMBEDDEDgnd-1.sym
[
P 47800 52700 47800 52900 1 0 1
{
T 47858 52761 5 4 0 1 0 0 1
pinnumber=1
T 47858 52761 5 4 0 0 0 0 1
pinseq=1
T 47858 52761 5 4 0 1 0 0 1
pinlabel=1
T 47858 52761 5 4 0 1 0 0 1
pintype=pwr
}
L 47700 52700 47900 52700 3 0 0 0 -1 -1
L 47755 52650 47845 52650 3 0 0 0 -1 -1
L 47780 52610 47820 52610 3 0 0 0 -1 -1
T 48000 52650 8 10 0 0 0 0 1
net=GND:1
]
C 48400 52600 1 0 0 EMBEDDEDgnd-1.sym
[
P 48500 52700 48500 52900 1 0 1
{
T 48558 52761 5 4 0 1 0 0 1
pinnumber=1
T 48558 52761 5 4 0 0 0 0 1
pinseq=1
T 48558 52761 5 4 0 1 0 0 1
pinlabel=1
T 48558 52761 5 4 0 1 0 0 1
pintype=pwr
}
L 48400 52700 48600 52700 3 0 0 0 -1 -1
L 48455 52650 48545 52650 3 0 0 0 -1 -1
L 48480 52610 48520 52610 3 0 0 0 -1 -1
T 48700 52650 8 10 0 0 0 0 1
net=GND:1
]
C 49400 52900 1 90 0 EMBEDDEDcapacitor-np-small.sym
[
P 49200 52900 49200 53000 1 0 0
{
T 49150 53050 5 8 0 1 90 6 1
pinnumber=1
T 49250 53050 5 8 0 1 90 8 1
pinseq=1
T 49200 53100 9 8 0 1 90 0 1
pinlabel=1
T 49200 53100 5 8 0 1 90 2 1
pintype=pas
}
P 49200 53400 49200 53300 1 0 0
{
T 49150 53350 5 8 0 1 90 0 1
pinnumber=2
T 49250 53350 5 8 0 1 90 2 1
pinseq=2
T 49200 53300 9 8 0 1 90 6 1
pinlabel=2
T 49200 53300 5 8 0 1 90 8 1
pintype=pas
}
L 49100 53125 49300 53125 3 0 0 0 -1 -1
L 49100 53175 49300 53175 3 0 0 0 -1 -1
L 49200 53300 49200 53175 3 0 0 0 -1 -1
L 49200 53125 49200 53000 3 0 0 0 -1 -1
T 48700 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 49000 53150 8 8 0 1 90 4 1
refdes=C?
T 48100 53100 5 10 0 0 90 0 1
description=capacitor
T 48300 53100 5 10 0 0 90 0 1
numslots=0
T 48500 53100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 48700 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 49000 53150 5 8 1 1 90 4 1
refdes=C4
T 48500 53100 5 10 0 0 90 0 1
symversion=0.1
T 49400 53150 5 8 1 1 90 4 1
value=100nF
}
C 49100 52600 1 0 0 EMBEDDEDgnd-1.sym
[
P 49200 52700 49200 52900 1 0 1
{
T 49258 52761 5 4 0 1 0 0 1
pinnumber=1
T 49258 52761 5 4 0 0 0 0 1
pinseq=1
T 49258 52761 5 4 0 1 0 0 1
pinlabel=1
T 49258 52761 5 4 0 1 0 0 1
pintype=pwr
}
L 49100 52700 49300 52700 3 0 0 0 -1 -1
L 49155 52650 49245 52650 3 0 0 0 -1 -1
L 49180 52610 49220 52610 3 0 0 0 -1 -1
T 49400 52650 8 10 0 0 0 0 1
net=GND:1
]
C 54800 46000 1 0 0 EMBEDDEDxtal-small.sym
[
P 54800 46200 54900 46200 1 0 0
{
T 54950 46250 5 8 0 1 0 6 1
pinnumber=1
T 54950 46150 5 8 0 1 0 8 1
pinseq=1
T 55000 46200 9 8 0 1 0 0 1
pinlabel=1
T 55000 46200 5 8 0 1 0 2 1
pintype=pas
}
P 55300 46200 55200 46200 1 0 0
{
T 55250 46250 5 8 0 1 0 0 1
pinnumber=2
T 55250 46150 5 8 0 1 0 2 1
pinseq=2
T 55200 46200 9 8 0 1 0 6 1
pinlabel=2
T 55200 46200 5 8 0 1 0 8 1
pintype=pas
}
L 55000 46300 55000 46100 3 0 0 0 -1 -1
L 55100 46300 55100 46100 3 0 0 0 -1 -1
L 55200 46200 55100 46200 3 0 0 0 -1 -1
L 55000 46200 54900 46200 3 0 0 0 -1 -1
T 55000 46700 5 10 0 0 0 0 1
device=CRYSTAL
T 55050 46400 8 8 0 1 0 4 1
refdes=X?
T 55000 47100 5 10 0 0 0 0 1
description=crystal
T 55000 46900 5 10 0 0 0 0 1
numslots=0
B 55025 46125 50 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 55000 46700 5 10 0 0 0 0 1
device=CRYSTAL
T 55050 46000 5 8 1 1 0 4 1
refdes=X1
T 55050 45850 5 8 1 1 0 4 1
value=8MHz
}
C 46100 47500 1 0 0 EMBEDDEDgnd-1.sym
[
P 46200 47600 46200 47800 1 0 1
{
T 46258 47661 5 4 0 1 0 0 1
pinnumber=1
T 46258 47661 5 4 0 0 0 0 1
pinseq=1
T 46258 47661 5 4 0 1 0 0 1
pinlabel=1
T 46258 47661 5 4 0 1 0 0 1
pintype=pwr
}
L 46100 47600 46300 47600 3 0 0 0 -1 -1
L 46155 47550 46245 47550 3 0 0 0 -1 -1
L 46180 47510 46220 47510 3 0 0 0 -1 -1
T 46400 47550 8 10 0 0 0 0 1
net=GND:1
]
C 53900 46100 1 0 0 EMBEDDEDresistor-small.sym
[
P 54400 46200 54300 46200 1 0 0
{
T 54400 46250 5 8 0 1 0 0 1
pinnumber=2
T 54400 46250 5 8 0 0 0 0 1
pinseq=2
T 54400 46250 5 8 0 1 0 0 1
pinlabel=2
T 54400 46250 5 8 0 1 0 0 1
pintype=pas
}
P 53900 46200 54000 46200 1 0 0
{
T 54000 46250 5 8 0 1 0 0 1
pinnumber=1
T 54000 46250 5 8 0 0 0 0 1
pinseq=1
T 54000 46250 5 8 0 1 0 0 1
pinlabel=1
T 54000 46250 5 8 0 1 0 0 1
pintype=pas
}
B 54000 46150 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54300 46450 5 10 0 0 0 0 1
device=RESISTOR
T 54150 46300 8 8 0 1 0 3 1
refdes=R?
]
{
T 54300 46450 5 10 0 0 0 0 1
device=RESISTOR
T 53850 46250 5 8 1 1 0 3 1
refdes=R8
T 54150 46050 5 8 1 1 0 4 1
value=330E
}
C 54800 45450 1 0 0 EMBEDDEDresistor-small.sym
[
P 55300 45550 55200 45550 1 0 0
{
T 55300 45600 5 8 0 1 0 0 1
pinnumber=2
T 55300 45600 5 8 0 0 0 0 1
pinseq=2
T 55300 45600 5 8 0 1 0 0 1
pinlabel=2
T 55300 45600 5 8 0 1 0 0 1
pintype=pas
}
P 54800 45550 54900 45550 1 0 0
{
T 54900 45600 5 8 0 1 0 0 1
pinnumber=1
T 54900 45600 5 8 0 0 0 0 1
pinseq=1
T 54900 45600 5 8 0 1 0 0 1
pinlabel=1
T 54900 45600 5 8 0 1 0 0 1
pintype=pas
}
B 54900 45500 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 55200 45800 5 10 0 0 0 0 1
device=RESISTOR
T 55050 45650 8 8 0 1 0 3 1
refdes=R?
]
{
T 55200 45800 5 10 0 0 0 0 1
device=RESISTOR
T 55050 45400 5 8 1 1 0 4 1
refdes=R9
T 55050 45250 5 8 1 1 0 4 1
value=10M
}
N 53400 46200 53900 46200 4
N 54400 46200 54800 46200 4
N 55300 45550 55500 45550 4
N 55500 45400 55500 46400 4
N 55300 46200 55500 46200 4
N 54800 45550 54600 45550 4
N 54600 45400 54600 46200 4
N 53400 46400 55500 46400 4
C 54800 44900 1 90 0 EMBEDDEDcapacitor-np-small.sym
[
P 54600 44900 54600 45000 1 0 0
{
T 54550 45050 5 8 0 1 90 6 1
pinnumber=1
T 54650 45050 5 8 0 1 90 8 1
pinseq=1
T 54600 45100 9 8 0 1 90 0 1
pinlabel=1
T 54600 45100 5 8 0 1 90 2 1
pintype=pas
}
P 54600 45400 54600 45300 1 0 0
{
T 54550 45350 5 8 0 1 90 0 1
pinnumber=2
T 54650 45350 5 8 0 1 90 2 1
pinseq=2
T 54600 45300 9 8 0 1 90 6 1
pinlabel=2
T 54600 45300 5 8 0 1 90 8 1
pintype=pas
}
L 54500 45125 54700 45125 3 0 0 0 -1 -1
L 54500 45175 54700 45175 3 0 0 0 -1 -1
L 54600 45300 54600 45175 3 0 0 0 -1 -1
L 54600 45125 54600 45000 3 0 0 0 -1 -1
T 54100 45100 5 10 0 0 90 0 1
device=CAPACITOR
T 54400 45150 8 8 0 1 90 4 1
refdes=C?
T 53500 45100 5 10 0 0 90 0 1
description=capacitor
T 53700 45100 5 10 0 0 90 0 1
numslots=0
T 53900 45100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 54100 45100 5 10 0 0 90 0 1
device=CAPACITOR
T 54400 45150 5 8 1 1 90 4 1
refdes=C9
T 53900 45100 5 10 0 0 90 0 1
symversion=0.1
T 54800 45150 5 8 1 1 90 4 1
value=18pF
}
C 55700 44900 1 90 0 EMBEDDEDcapacitor-np-small.sym
[
P 55500 44900 55500 45000 1 0 0
{
T 55450 45050 5 8 0 1 90 6 1
pinnumber=1
T 55550 45050 5 8 0 1 90 8 1
pinseq=1
T 55500 45100 9 8 0 1 90 0 1
pinlabel=1
T 55500 45100 5 8 0 1 90 2 1
pintype=pas
}
P 55500 45400 55500 45300 1 0 0
{
T 55450 45350 5 8 0 1 90 0 1
pinnumber=2
T 55550 45350 5 8 0 1 90 2 1
pinseq=2
T 55500 45300 9 8 0 1 90 6 1
pinlabel=2
T 55500 45300 5 8 0 1 90 8 1
pintype=pas
}
L 55400 45125 55600 45125 3 0 0 0 -1 -1
L 55400 45175 55600 45175 3 0 0 0 -1 -1
L 55500 45300 55500 45175 3 0 0 0 -1 -1
L 55500 45125 55500 45000 3 0 0 0 -1 -1
T 55000 45100 5 10 0 0 90 0 1
device=CAPACITOR
T 55300 45150 8 8 0 1 90 4 1
refdes=C?
T 54400 45100 5 10 0 0 90 0 1
description=capacitor
T 54600 45100 5 10 0 0 90 0 1
numslots=0
T 54800 45100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 55000 45100 5 10 0 0 90 0 1
device=CAPACITOR
T 55300 45150 5 8 1 1 90 4 1
refdes=C10
T 54800 45100 5 10 0 0 90 0 1
symversion=0.1
T 55700 45150 5 8 1 1 90 4 1
value=18pF
}
C 54500 44600 1 0 0 EMBEDDEDgnd-1.sym
[
P 54600 44700 54600 44900 1 0 1
{
T 54658 44761 5 4 0 1 0 0 1
pinnumber=1
T 54658 44761 5 4 0 0 0 0 1
pinseq=1
T 54658 44761 5 4 0 1 0 0 1
pinlabel=1
T 54658 44761 5 4 0 1 0 0 1
pintype=pwr
}
L 54500 44700 54700 44700 3 0 0 0 -1 -1
L 54555 44650 54645 44650 3 0 0 0 -1 -1
L 54580 44610 54620 44610 3 0 0 0 -1 -1
T 54800 44650 8 10 0 0 0 0 1
net=GND:1
]
C 55400 44600 1 0 0 EMBEDDEDgnd-1.sym
[
P 55500 44700 55500 44900 1 0 1
{
T 55558 44761 5 4 0 1 0 0 1
pinnumber=1
T 55558 44761 5 4 0 0 0 0 1
pinseq=1
T 55558 44761 5 4 0 1 0 0 1
pinlabel=1
T 55558 44761 5 4 0 1 0 0 1
pintype=pwr
}
L 55400 44700 55600 44700 3 0 0 0 -1 -1
L 55455 44650 55545 44650 3 0 0 0 -1 -1
L 55480 44610 55520 44610 3 0 0 0 -1 -1
T 55700 44650 8 10 0 0 0 0 1
net=GND:1
]
C 55300 47500 1 0 0 EMBEDDEDSN65HVD230.sym
[
B 55600 47500 1200 1000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 55600 48750 5 10 0 0 0 0 1
device=USBLC6-2
P 55600 47900 55300 47900 1 0 1
{
T 55500 47950 5 8 1 1 0 6 1
pinnumber=1
T 55500 47850 5 8 0 1 0 8 1
pinseq=1
T 55650 47900 5 8 0 1 0 2 1
pintype=io
T 55650 47900 9 8 1 1 0 1 1
pinlabel=D
}
P 55600 47700 55300 47700 1 0 1
{
T 55500 47750 5 8 1 1 0 6 1
pinnumber=2
T 55500 47650 5 8 0 1 0 8 1
pinseq=2
T 55650 47700 5 8 0 1 0 2 1
pintype=pwr
T 55650 47700 9 8 1 1 0 1 1
pinlabel=GND
}
P 55600 48300 55300 48300 1 0 1
{
T 55500 48350 5 8 1 1 0 6 1
pinnumber=3
T 55500 48250 5 8 0 1 0 8 1
pinseq=3
T 55650 48300 5 8 0 1 0 2 1
pintype=pwr
T 55650 48300 9 8 1 1 0 1 1
pinlabel=VCC
}
P 57100 47700 56800 47700 1 0 0
{
T 56900 47750 5 8 1 1 0 0 1
pinnumber=5
T 56900 47650 5 8 0 1 0 2 1
pinseq=5
T 56750 47700 5 8 0 1 0 8 1
pintype=pwr
T 56750 47700 9 8 1 1 0 7 1
pinlabel=VREF
}
P 57100 47900 56800 47900 1 0 0
{
T 56900 47950 5 8 1 1 0 0 1
pinnumber=6
T 56900 47850 5 8 0 1 0 2 1
pinseq=6
T 56750 47900 5 8 0 1 0 8 1
pintype=io
T 56750 47900 9 8 1 1 0 7 1
pinlabel=CANL
}
T 56800 48550 8 10 0 1 0 6 1
refdes=U?
T 55600 49150 5 10 0 0 0 0 1
footprint=SOT666
T 55600 48950 5 10 0 0 0 0 1
numslots=0
T 55700 49150 5 10 0 0 0 0 1
description=Very low capacitance ESD protection
T 55600 48550 9 8 1 0 0 0 1
SN65HVD230
P 55600 48100 55300 48100 1 0 1
{
T 55500 48150 5 8 1 1 0 6 1
pinnumber=4
T 55500 48050 5 8 0 1 0 8 1
pinseq=4
T 55650 48100 5 8 0 1 0 2 1
pintype=io
T 55650 48100 9 8 1 1 0 1 1
pinlabel=R
}
P 57100 48100 56800 48100 1 0 0
{
T 56900 48150 5 8 1 1 0 0 1
pinnumber=7
T 56900 48050 5 8 0 1 0 2 1
pinseq=7
T 56750 48100 5 8 0 1 0 8 1
pintype=io
T 56750 48100 9 8 1 1 0 7 1
pinlabel=CANH
}
P 57100 48300 56800 48300 1 0 0
{
T 56900 48350 5 8 1 1 0 0 1
pinnumber=8
T 56900 48250 5 8 0 1 0 2 1
pinseq=8
T 56750 48300 5 8 0 1 0 8 1
pintype=io
T 56750 48300 9 8 1 1 0 7 1
pinlabel=RS
}
]
{
T 55600 48750 5 10 0 0 0 0 1
device=USBLC6-2
T 56800 48550 5 10 1 1 0 6 1
refdes=U4
T 55600 49150 5 10 0 0 0 0 1
footprint=SOT666
}
N 55100 47700 55100 47500 4
C 55000 47200 1 0 0 EMBEDDEDgnd-1.sym
[
P 55100 47300 55100 47500 1 0 1
{
T 55158 47361 5 4 0 1 0 0 1
pinnumber=1
T 55158 47361 5 4 0 0 0 0 1
pinseq=1
T 55158 47361 5 4 0 1 0 0 1
pinlabel=1
T 55158 47361 5 4 0 1 0 0 1
pintype=pwr
}
L 55000 47300 55200 47300 3 0 0 0 -1 -1
L 55055 47250 55145 47250 3 0 0 0 -1 -1
L 55080 47210 55120 47210 3 0 0 0 -1 -1
T 55300 47250 8 10 0 0 0 0 1
net=GND:1
]
N 55100 48300 55100 48500 4
C 54900 48500 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 55100 48500 55100 48700 1 0 0
{
T 55150 48550 5 6 0 1 0 0 1
pinnumber=1
T 55150 48550 5 6 0 0 0 0 1
pinseq=1
T 55150 48550 5 6 0 1 0 0 1
pinlabel=1
T 55150 48550 5 6 0 1 0 0 1
pintype=pwr
}
L 54950 48700 55250 48700 3 0 0 0 -1 -1
T 54975 48750 9 8 1 0 0 0 1
+3.3V
T 55200 48500 8 8 0 0 0 0 1
net=+3.3V:1
]
N 55100 47700 55300 47700 4
N 55100 48300 55300 48300 4
N 57100 48100 57700 48100 4
N 57100 47900 60100 47900 4
C 58000 47800 1 0 0 EMBEDDEDjumper.sym
[
P 58100 48500 58100 48400 1 0 0
{
T 58150 48450 5 8 0 1 0 0 1
pinnumber=2
T 58150 48450 5 8 0 0 0 0 1
pinseq=2
T 58150 48450 5 8 0 1 0 0 1
pinlabel=2
T 58150 48450 5 8 0 1 0 0 1
pintype=pas
}
P 58100 47900 58100 48000 1 0 0
{
T 58150 47850 5 8 0 1 0 0 1
pinnumber=1
T 58150 47850 5 8 0 0 0 0 1
pinseq=1
T 58150 47850 5 8 0 1 0 0 1
pinlabel=1
T 58150 47850 5 8 0 1 0 0 1
pintype=pas
}
V 58100 48300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 58100 48100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 58000 48000 200 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 58300 48300 5 8 0 0 0 0 1
device=JUMPER
T 58250 48200 8 10 0 1 0 1 1
refdes=J?
]
{
T 58300 48200 5 8 0 0 0 0 1
device=JUMPER
T 58250 48200 5 8 1 1 0 1 1
refdes=J3
}
C 58200 48500 1 90 0 EMBEDDEDresistor-small.sym
[
P 58100 49000 58100 48900 1 0 0
{
T 58050 49000 5 8 0 1 90 0 1
pinnumber=2
T 58050 49000 5 8 0 0 90 0 1
pinseq=2
T 58050 49000 5 8 0 1 90 0 1
pinlabel=2
T 58050 49000 5 8 0 1 90 0 1
pintype=pas
}
P 58100 48500 58100 48600 1 0 0
{
T 58050 48600 5 8 0 1 90 0 1
pinnumber=1
T 58050 48600 5 8 0 0 90 0 1
pinseq=1
T 58050 48600 5 8 0 1 90 0 1
pinlabel=1
T 58050 48600 5 8 0 1 90 0 1
pintype=pas
}
B 58050 48600 100 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 57850 48900 5 10 0 0 90 0 1
device=RESISTOR
T 58000 48750 8 8 0 1 90 3 1
refdes=R?
]
{
T 57850 48900 5 10 0 0 90 0 1
device=RESISTOR
T 58000 48750 5 8 1 1 90 3 1
refdes=R7
T 58250 48750 5 8 1 1 90 4 1
value=120E
}
C 61300 46400 1 0 1 EMBEDDEDDB9.sym
[
L 61300 46700 61300 48300 3 0 0 0 -1 -1
T 61100 49000 5 10 0 0 0 6 1
device=DB9
V 60700 46700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 60650 46700 60100 46700 1 0 1
{
T 60300 46750 5 8 1 1 0 6 1
pinnumber=5
T 60300 46750 5 8 0 0 0 6 1
pinseq=1
T 60300 46750 5 8 0 1 0 6 1
pinlabel=5
T 60300 46750 5 8 0 1 0 6 1
pintype=pas
}
A 60550 46550 150 290 -110 3 0 0 0 -1 -1
A 61225 46700 75 0 -60 3 0 0 0 -1 -1
A 60550 48490 150 180 -110 3 0 0 0 -1 -1
A 61225 48300 75 60 -60 3 0 0 0 -1 -1
L 60400 46537 60400 48500 3 0 0 0 -1 -1
V 61000 46900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 60950 46900 60100 46900 1 0 1
{
T 60300 46950 5 8 1 1 0 6 1
pinnumber=9
T 60300 46950 5 8 0 0 0 6 1
pinseq=2
T 60300 46950 5 8 0 1 0 6 1
pinlabel=9
T 60300 46950 5 8 0 1 0 6 1
pintype=pas
}
V 60700 47100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 60650 47100 60100 47100 1 0 1
{
T 60300 47150 5 8 1 1 0 6 1
pinnumber=4
T 60300 47150 5 8 0 0 0 6 1
pinseq=3
T 60300 47150 5 8 0 1 0 6 1
pinlabel=4
T 60300 47150 5 8 0 1 0 6 1
pintype=pas
}
V 61000 47300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 60950 47300 60100 47300 1 0 1
{
T 60300 47350 5 8 1 1 0 6 1
pinnumber=8
T 60300 47350 5 8 0 0 0 6 1
pinseq=4
T 60300 47350 5 8 0 1 0 6 1
pinlabel=8
T 60300 47350 5 8 0 1 0 6 1
pintype=pas
}
V 60700 47500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 60650 47500 60100 47500 1 0 1
{
T 60300 47550 5 8 1 1 0 6 1
pinnumber=3
T 60300 47550 5 8 0 0 0 6 1
pinseq=5
T 60300 47550 5 8 0 1 0 6 1
pinlabel=3
T 60300 47550 5 8 0 1 0 6 1
pintype=pas
}
V 61000 47700 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 60950 47700 60100 47700 1 0 1
{
T 60300 47750 5 8 1 1 0 6 1
pinnumber=7
T 60300 47750 5 8 0 0 0 6 1
pinseq=6
T 60300 47750 5 8 0 1 0 6 1
pinlabel=7
T 60300 47750 5 8 0 1 0 6 1
pintype=pas
}
V 60700 47900 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 60650 47900 60100 47900 1 0 1
{
T 60300 47950 5 8 1 1 0 6 1
pinnumber=2
T 60300 47950 5 8 0 0 0 6 1
pinseq=7
T 60300 47950 5 8 0 1 0 6 1
pinlabel=2
T 60300 47950 5 8 0 1 0 6 1
pintype=pas
}
V 61000 48100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 60950 48100 60100 48100 1 0 1
{
T 60300 48150 5 8 1 1 0 6 1
pinnumber=6
T 60300 48150 5 8 0 0 0 6 1
pinseq=8
T 60300 48150 5 8 0 1 0 6 1
pinlabel=6
T 60300 48150 5 8 0 1 0 6 1
pintype=pas
}
V 60700 48300 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 60650 48300 60100 48300 1 0 1
{
T 60300 48350 5 8 1 1 0 6 1
pinnumber=1
T 60300 48350 5 8 0 0 0 6 1
pinseq=9
T 60300 48350 5 8 0 1 0 6 1
pinlabel=1
T 60300 48350 5 8 0 1 0 6 1
pintype=pas
}
L 61262 46634 60598 46408 3 0 0 0 -1 -1
L 60600 48631 61263 48365 3 0 0 0 -1 -1
T 60850 48700 8 8 0 1 0 3 1
refdes=J?
]
{
T 61100 49000 5 10 0 0 0 6 1
device=DB9
T 60850 48700 5 10 1 1 0 3 1
refdes=J2
}
N 60100 48100 59900 48100 4
N 59900 48100 59900 47500 4
N 60100 47500 59900 47500 4
C 59800 47200 1 0 0 EMBEDDEDgnd-1.sym
[
P 59900 47300 59900 47500 1 0 1
{
T 59958 47361 5 4 0 1 0 0 1
pinnumber=1
T 59958 47361 5 4 0 0 0 0 1
pinseq=1
T 59958 47361 5 4 0 1 0 0 1
pinlabel=1
T 59958 47361 5 4 0 1 0 0 1
pintype=pwr
}
L 59800 47300 60000 47300 3 0 0 0 -1 -1
L 59855 47250 59945 47250 3 0 0 0 -1 -1
L 59880 47210 59920 47210 3 0 0 0 -1 -1
T 60100 47250 8 10 0 0 0 0 1
net=GND:1
]
C 57200 46900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 57400 46900 57400 47100 1 0 0
{
T 57450 46950 5 6 0 1 0 0 1
pinnumber=1
T 57450 46950 5 6 0 0 0 0 1
pinseq=1
T 57450 46950 5 6 0 1 0 0 1
pinlabel=1
T 57450 46950 5 6 0 1 0 0 1
pintype=pwr
}
L 57250 47100 57550 47100 3 0 0 0 -1 -1
T 57275 47150 9 8 1 0 0 0 1
+3.3V
T 57500 46900 8 8 0 0 0 0 1
net=+3.3V:1
]
N 60100 46900 57400 46900 4
N 60100 47700 58500 47700 4
N 58500 47700 58500 49000 4
N 58500 49000 57700 49000 4
N 57700 49000 57700 48100 4
C 49000 51200 1 0 1 EMBEDDEDled-small.sym
[
T 48900 51400 8 8 0 1 0 4 1
refdes=D?
T 48900 51800 8 10 0 0 0 6 1
device=LED
P 49000 51300 48900 51300 1 0 0
{
T 48900 51350 5 8 0 1 0 6 1
pinnumber=1
T 48900 51350 5 8 0 0 0 6 1
pinseq=1
T 48900 51350 5 8 0 1 0 6 1
pinlabel=1
T 48900 51350 5 8 0 1 0 6 1
pintype=pas
}
P 48500 51300 48600 51300 1 0 0
{
T 48600 51350 5 8 0 1 0 6 1
pinnumber=2
T 48600 51350 5 8 0 0 0 6 1
pinseq=2
T 48600 51350 5 8 0 1 0 6 1
pinlabel=2
T 48600 51350 5 8 0 1 0 6 1
pintype=pas
}
L 48800 51375 48700 51300 3 0 0 0 -1 -1
L 48700 51300 48800 51225 3 0 0 0 -1 -1
L 48800 51375 48800 51225 3 0 0 0 -1 -1
L 48700 51375 48700 51225 3 0 0 0 -1 -1
L 48700 51300 48600 51300 3 0 0 0 -1 -1
L 48800 51300 48900 51300 3 0 0 0 -1 -1
L 48770 51415 48670 51515 3 0 0 0 -1 -1
L 48670 51515 48720 51485 3 0 0 0 -1 -1
L 48670 51515 48700 51465 3 0 0 0 -1 -1
L 48700 51415 48600 51515 3 0 0 0 -1 -1
L 48600 51515 48650 51485 3 0 0 0 -1 -1
L 48600 51515 48630 51465 3 0 0 0 -1 -1
]
{
T 49000 51400 5 8 1 1 0 4 1
refdes=D1
T 48900 51800 5 10 0 0 0 6 1
device=LED
}
C 49500 51200 1 0 0 EMBEDDEDresistor-small.sym
[
T 49900 51550 5 10 0 0 0 0 1
device=RESISTOR
T 49750 51400 8 8 0 1 0 3 1
refdes=R?
P 50000 51300 49900 51300 1 0 0
{
T 50000 51350 5 8 0 1 0 0 1
pintype=pas
T 50000 51350 5 8 0 1 0 0 1
pinlabel=2
T 50000 51350 5 8 0 0 0 0 1
pinseq=2
T 50000 51350 5 8 0 1 0 0 1
pinnumber=2
}
P 49500 51300 49600 51300 1 0 0
{
T 49600 51350 5 8 0 1 0 0 1
pintype=pas
T 49600 51350 5 8 0 1 0 0 1
pinlabel=1
T 49600 51350 5 8 0 0 0 0 1
pinseq=1
T 49600 51350 5 8 0 1 0 0 1
pinnumber=1
}
B 49600 51250 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 49900 51550 5 10 0 0 0 0 1
device=RESISTOR
T 49400 51350 5 8 1 1 0 3 1
refdes=R1
T 49950 51350 5 8 1 1 0 0 1
value=330E
}
N 50000 51300 50600 51300 4
N 49500 51300 49000 51300 4
C 49000 51000 1 0 1 EMBEDDEDled-small.sym
[
T 48900 51200 8 8 0 1 0 4 1
refdes=D?
T 48900 51600 8 10 0 0 0 6 1
device=LED
P 49000 51100 48900 51100 1 0 0
{
T 48900 51150 5 8 0 1 0 6 1
pinnumber=1
T 48900 51150 5 8 0 0 0 6 1
pinseq=1
T 48900 51150 5 8 0 1 0 6 1
pinlabel=1
T 48900 51150 5 8 0 1 0 6 1
pintype=pas
}
P 48500 51100 48600 51100 1 0 0
{
T 48600 51150 5 8 0 1 0 6 1
pinnumber=2
T 48600 51150 5 8 0 0 0 6 1
pinseq=2
T 48600 51150 5 8 0 1 0 6 1
pinlabel=2
T 48600 51150 5 8 0 1 0 6 1
pintype=pas
}
L 48800 51175 48700 51100 3 0 0 0 -1 -1
L 48700 51100 48800 51025 3 0 0 0 -1 -1
L 48800 51175 48800 51025 3 0 0 0 -1 -1
L 48700 51175 48700 51025 3 0 0 0 -1 -1
L 48700 51100 48600 51100 3 0 0 0 -1 -1
L 48800 51100 48900 51100 3 0 0 0 -1 -1
L 48770 51215 48670 51315 3 0 0 0 -1 -1
L 48670 51315 48720 51285 3 0 0 0 -1 -1
L 48670 51315 48700 51265 3 0 0 0 -1 -1
L 48700 51215 48600 51315 3 0 0 0 -1 -1
L 48600 51315 48650 51285 3 0 0 0 -1 -1
L 48600 51315 48630 51265 3 0 0 0 -1 -1
]
{
T 49000 51200 5 8 1 1 0 4 1
refdes=D2
T 48900 51600 5 10 0 0 0 6 1
device=LED
}
C 49500 51000 1 0 0 EMBEDDEDresistor-small.sym
[
T 49900 51350 5 10 0 0 0 0 1
device=RESISTOR
T 49750 51200 8 8 0 1 0 3 1
refdes=R?
P 50000 51100 49900 51100 1 0 0
{
T 50000 51150 5 8 0 1 0 0 1
pintype=pas
T 50000 51150 5 8 0 1 0 0 1
pinlabel=2
T 50000 51150 5 8 0 0 0 0 1
pinseq=2
T 50000 51150 5 8 0 1 0 0 1
pinnumber=2
}
P 49500 51100 49600 51100 1 0 0
{
T 49600 51150 5 8 0 1 0 0 1
pintype=pas
T 49600 51150 5 8 0 1 0 0 1
pinlabel=1
T 49600 51150 5 8 0 0 0 0 1
pinseq=1
T 49600 51150 5 8 0 1 0 0 1
pinnumber=1
}
B 49600 51050 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 49900 51350 5 10 0 0 0 0 1
device=RESISTOR
T 49400 51150 5 8 1 1 0 3 1
refdes=R2
T 49950 51150 5 8 1 1 0 0 1
value=330E
}
N 49500 51100 49000 51100 4
N 50000 51100 50600 51100 4
N 48500 51300 48300 51300 4
N 48300 51300 48300 50900 4
N 48500 51100 48300 51100 4
C 48200 50600 1 0 0 EMBEDDEDgnd-1.sym
[
P 48300 50700 48300 50900 1 0 1
{
T 48358 50761 5 4 0 1 0 0 1
pinnumber=1
T 48358 50761 5 4 0 0 0 0 1
pinseq=1
T 48358 50761 5 4 0 1 0 0 1
pinlabel=1
T 48358 50761 5 4 0 1 0 0 1
pintype=pwr
}
L 48200 50700 48400 50700 3 0 0 0 -1 -1
L 48255 50650 48345 50650 3 0 0 0 -1 -1
L 48280 50610 48320 50610 3 0 0 0 -1 -1
T 48500 50650 8 10 0 0 0 0 1
net=GND:1
]
C 55800 49400 1 0 0 EMBEDDEDresistor-small.sym
[
T 56200 49750 5 10 0 0 0 0 1
device=RESISTOR
T 56050 49600 8 8 0 1 0 3 1
refdes=R?
P 56300 49500 56200 49500 1 0 0
{
T 56300 49550 5 8 0 1 0 0 1
pintype=pas
T 56300 49550 5 8 0 1 0 0 1
pinlabel=2
T 56300 49550 5 8 0 0 0 0 1
pinseq=2
T 56300 49550 5 8 0 1 0 0 1
pinnumber=2
}
P 55800 49500 55900 49500 1 0 0
{
T 55900 49550 5 8 0 1 0 0 1
pintype=pas
T 55900 49550 5 8 0 1 0 0 1
pinlabel=1
T 55900 49550 5 8 0 0 0 0 1
pinseq=1
T 55900 49550 5 8 0 1 0 0 1
pinnumber=1
}
B 55900 49450 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
{
T 56200 49750 5 10 0 0 0 0 1
device=RESISTOR
T 56050 49600 5 8 1 1 0 3 1
refdes=R6
T 56050 49350 5 8 1 1 0 4 1
value=10K
}
N 57100 48300 57300 48300 4
N 57300 48300 57300 49500 4
N 57300 49500 56300 49500 4
N 53400 49500 55800 49500 4
N 53400 49300 53800 49300 4
C 53700 49000 1 0 0 EMBEDDEDgnd-1.sym
[
P 53800 49100 53800 49300 1 0 1
{
T 53858 49161 5 4 0 1 0 0 1
pinnumber=1
T 53858 49161 5 4 0 0 0 0 1
pinseq=1
T 53858 49161 5 4 0 1 0 0 1
pinlabel=1
T 53858 49161 5 4 0 1 0 0 1
pintype=pwr
}
L 53700 49100 53900 49100 3 0 0 0 -1 -1
L 53755 49050 53845 49050 3 0 0 0 -1 -1
L 53780 49010 53820 49010 3 0 0 0 -1 -1
T 54000 49050 8 10 0 0 0 0 1
net=GND:1
]
C 54400 49900 1 0 0 EMBEDDEDresistor-small.sym
[
P 54900 50000 54800 50000 1 0 0
{
T 54900 50050 5 8 0 1 0 0 1
pinnumber=2
T 54900 50050 5 8 0 0 0 0 1
pinseq=2
T 54900 50050 5 8 0 1 0 0 1
pinlabel=2
T 54900 50050 5 8 0 1 0 0 1
pintype=pas
}
P 54400 50000 54500 50000 1 0 0
{
T 54500 50050 5 8 0 1 0 0 1
pinnumber=1
T 54500 50050 5 8 0 0 0 0 1
pinseq=1
T 54500 50050 5 8 0 1 0 0 1
pinlabel=1
T 54500 50050 5 8 0 1 0 0 1
pintype=pas
}
B 54500 49950 300 100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54800 50250 5 10 0 0 0 0 1
device=RESISTOR
T 54650 50100 8 8 0 1 0 3 1
refdes=R?
]
{
T 54800 50250 5 10 0 0 0 0 1
device=RESISTOR
T 54650 50100 5 8 1 1 0 3 1
refdes=R5
T 54650 49850 5 8 1 1 0 4 1
value=10K
}
N 53400 50000 54400 50000 4
C 55000 49700 1 0 0 EMBEDDEDgnd-1.sym
[
P 55100 49800 55100 50000 1 0 1
{
T 55158 49861 5 4 0 1 0 0 1
pinnumber=1
T 55158 49861 5 4 0 0 0 0 1
pinseq=1
T 55158 49861 5 4 0 1 0 0 1
pinlabel=1
T 55158 49861 5 4 0 1 0 0 1
pintype=pwr
}
L 55000 49800 55200 49800 3 0 0 0 -1 -1
L 55055 49750 55145 49750 3 0 0 0 -1 -1
L 55080 49710 55120 49710 3 0 0 0 -1 -1
T 55300 49750 8 10 0 0 0 0 1
net=GND:1
]
N 54900 50000 55100 50000 4
N 54200 50000 54200 50200 4
C 54200 50800 1 270 0 EMBEDDEDswitch-pushbutton-no.sym
[
T 54500 50500 8 8 0 1 270 3 1
refdes=S?
P 54200 50800 54200 50700 1 0 0
{
T 54250 50750 5 8 0 1 270 0 1
pinnumber=1
T 54250 50750 5 8 0 0 270 0 1
pinseq=1
T 54250 50750 5 8 0 1 270 0 1
pinlabel=1
T 54250 50750 5 8 0 1 270 0 1
pintype=pas
}
P 54200 50300 54200 50200 1 0 1
{
T 54250 50300 5 8 0 1 270 0 1
pinnumber=2
T 54250 50300 5 8 0 0 270 0 1
pinseq=2
T 54250 50300 5 8 0 1 270 0 1
pinlabel=2
T 54250 50300 5 8 0 1 270 0 1
pintype=pas
}
L 54200 50700 54200 50600 3 0 0 0 -1 -1
L 54200 50300 54200 50400 3 0 0 0 -1 -1
L 54300 50600 54300 50400 3 0 0 0 -1 -1
V 54200 50586 14 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 54200 50413 14 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 54450 50525 54450 50475 3 0 0 0 -1 -1
L 54400 50525 54400 50475 3 0 0 0 -1 -1
L 54400 50525 54350 50500 3 0 0 0 -1 -1
L 54400 50475 54350 50500 3 0 0 0 -1 -1
L 54400 50500 54450 50500 3 0 0 0 -1 -1
L 54350 50500 54300 50500 3 0 0 0 -1 -1
T 54800 50400 8 10 0 0 270 0 1
device=SWITCH_PUSHBUTTON_NO
]
{
T 54500 50500 5 8 1 1 270 3 1
refdes=S1
T 54800 50400 5 10 0 0 270 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 54000 50800 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 54200 50800 54200 51000 1 0 0
{
T 54250 50850 5 6 0 1 0 0 1
pinnumber=1
T 54250 50850 5 6 0 0 0 0 1
pinseq=1
T 54250 50850 5 6 0 1 0 0 1
pinlabel=1
T 54250 50850 5 6 0 1 0 0 1
pintype=pwr
}
L 54050 51000 54350 51000 3 0 0 0 -1 -1
T 54075 51050 9 8 1 0 0 0 1
+3.3V
T 54300 50800 8 8 0 0 0 0 1
net=+3.3V:1
]
N 53400 48300 54200 48300 4
N 54200 48300 54200 50000 4
C 52200 52900 1 90 0 EMBEDDEDcapacitor-np-small.sym
[
P 52000 52900 52000 53000 1 0 0
{
T 52000 53100 5 8 0 1 90 2 1
pintype=pas
T 52000 53100 9 8 0 1 90 0 1
pinlabel=1
T 52050 53050 5 8 0 1 90 8 1
pinseq=1
T 51950 53050 5 8 0 1 90 6 1
pinnumber=1
}
P 52000 53400 52000 53300 1 0 0
{
T 52000 53300 5 8 0 1 90 8 1
pintype=pas
T 52000 53300 9 8 0 1 90 6 1
pinlabel=2
T 52050 53350 5 8 0 1 90 2 1
pinseq=2
T 51950 53350 5 8 0 1 90 0 1
pinnumber=2
}
L 51900 53125 52100 53125 3 0 0 0 -1 -1
L 51900 53175 52100 53175 3 0 0 0 -1 -1
L 52000 53300 52000 53175 3 0 0 0 -1 -1
L 52000 53125 52000 53000 3 0 0 0 -1 -1
T 51500 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 51800 53150 8 8 0 1 90 4 1
refdes=C?
T 50900 53100 5 10 0 0 90 0 1
description=capacitor
T 51100 53100 5 10 0 0 90 0 1
numslots=0
T 51300 53100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 51500 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 51800 53150 5 8 1 1 90 4 1
refdes=C8
T 51300 53100 5 10 0 0 90 0 1
symversion=0.1
T 52200 53150 5 8 1 1 90 4 1
value=100nF
}
C 51900 52600 1 0 0 EMBEDDEDgnd-1.sym
[
P 52000 52700 52000 52900 1 0 1
{
T 52058 52761 5 4 0 1 0 0 1
pinnumber=1
T 52058 52761 5 4 0 0 0 0 1
pinseq=1
T 52058 52761 5 4 0 1 0 0 1
pinlabel=1
T 52058 52761 5 4 0 1 0 0 1
pintype=pwr
}
L 51900 52700 52100 52700 3 0 0 0 -1 -1
L 51955 52650 52045 52650 3 0 0 0 -1 -1
L 51980 52610 52020 52610 3 0 0 0 -1 -1
T 52200 52650 8 10 0 0 0 0 1
net=GND:1
]
C 50100 52900 1 90 0 EMBEDDEDcapacitor-np-small.sym
[
P 49900 52900 49900 53000 1 0 0
{
T 49900 53100 5 8 0 1 90 2 1
pintype=pas
T 49900 53100 9 8 0 1 90 0 1
pinlabel=1
T 49950 53050 5 8 0 1 90 8 1
pinseq=1
T 49850 53050 5 8 0 1 90 6 1
pinnumber=1
}
P 49900 53400 49900 53300 1 0 0
{
T 49900 53300 5 8 0 1 90 8 1
pintype=pas
T 49900 53300 9 8 0 1 90 6 1
pinlabel=2
T 49950 53350 5 8 0 1 90 2 1
pinseq=2
T 49850 53350 5 8 0 1 90 0 1
pinnumber=2
}
L 49800 53125 50000 53125 3 0 0 0 -1 -1
L 49800 53175 50000 53175 3 0 0 0 -1 -1
L 49900 53300 49900 53175 3 0 0 0 -1 -1
L 49900 53125 49900 53000 3 0 0 0 -1 -1
T 49400 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 49700 53150 8 8 0 1 90 4 1
refdes=C?
T 48800 53100 5 10 0 0 90 0 1
description=capacitor
T 49000 53100 5 10 0 0 90 0 1
numslots=0
T 49200 53100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 49400 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 49700 53150 5 8 1 1 90 4 1
refdes=C5
T 49200 53100 5 10 0 0 90 0 1
symversion=0.1
T 50100 53150 5 8 1 1 90 4 1
value=100nF
}
C 49800 52600 1 0 0 EMBEDDEDgnd-1.sym
[
P 49900 52700 49900 52900 1 0 1
{
T 49958 52761 5 4 0 1 0 0 1
pinnumber=1
T 49958 52761 5 4 0 0 0 0 1
pinseq=1
T 49958 52761 5 4 0 1 0 0 1
pinlabel=1
T 49958 52761 5 4 0 1 0 0 1
pintype=pwr
}
L 49800 52700 50000 52700 3 0 0 0 -1 -1
L 49855 52650 49945 52650 3 0 0 0 -1 -1
L 49880 52610 49920 52610 3 0 0 0 -1 -1
T 50100 52650 8 10 0 0 0 0 1
net=GND:1
]
C 50800 52900 1 90 0 EMBEDDEDcapacitor-np-small.sym
[
P 50600 52900 50600 53000 1 0 0
{
T 50600 53100 5 8 0 1 90 2 1
pintype=pas
T 50600 53100 9 8 0 1 90 0 1
pinlabel=1
T 50650 53050 5 8 0 1 90 8 1
pinseq=1
T 50550 53050 5 8 0 1 90 6 1
pinnumber=1
}
P 50600 53400 50600 53300 1 0 0
{
T 50600 53300 5 8 0 1 90 8 1
pintype=pas
T 50600 53300 9 8 0 1 90 6 1
pinlabel=2
T 50650 53350 5 8 0 1 90 2 1
pinseq=2
T 50550 53350 5 8 0 1 90 0 1
pinnumber=2
}
L 50500 53125 50700 53125 3 0 0 0 -1 -1
L 50500 53175 50700 53175 3 0 0 0 -1 -1
L 50600 53300 50600 53175 3 0 0 0 -1 -1
L 50600 53125 50600 53000 3 0 0 0 -1 -1
T 50100 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 50400 53150 8 8 0 1 90 4 1
refdes=C?
T 49500 53100 5 10 0 0 90 0 1
description=capacitor
T 49700 53100 5 10 0 0 90 0 1
numslots=0
T 49900 53100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 50100 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 50400 53150 5 8 1 1 90 4 1
refdes=C6
T 49900 53100 5 10 0 0 90 0 1
symversion=0.1
T 50800 53150 5 8 1 1 90 4 1
value=100nF
}
C 50500 52600 1 0 0 EMBEDDEDgnd-1.sym
[
P 50600 52700 50600 52900 1 0 1
{
T 50658 52761 5 4 0 1 0 0 1
pinnumber=1
T 50658 52761 5 4 0 0 0 0 1
pinseq=1
T 50658 52761 5 4 0 1 0 0 1
pinlabel=1
T 50658 52761 5 4 0 1 0 0 1
pintype=pwr
}
L 50500 52700 50700 52700 3 0 0 0 -1 -1
L 50555 52650 50645 52650 3 0 0 0 -1 -1
L 50580 52610 50620 52610 3 0 0 0 -1 -1
T 50800 52650 8 10 0 0 0 0 1
net=GND:1
]
C 51500 52900 1 90 0 EMBEDDEDcapacitor-np-small.sym
[
P 51300 52900 51300 53000 1 0 0
{
T 51300 53100 5 8 0 1 90 2 1
pintype=pas
T 51300 53100 9 8 0 1 90 0 1
pinlabel=1
T 51350 53050 5 8 0 1 90 8 1
pinseq=1
T 51250 53050 5 8 0 1 90 6 1
pinnumber=1
}
P 51300 53400 51300 53300 1 0 0
{
T 51300 53300 5 8 0 1 90 8 1
pintype=pas
T 51300 53300 9 8 0 1 90 6 1
pinlabel=2
T 51350 53350 5 8 0 1 90 2 1
pinseq=2
T 51250 53350 5 8 0 1 90 0 1
pinnumber=2
}
L 51200 53125 51400 53125 3 0 0 0 -1 -1
L 51200 53175 51400 53175 3 0 0 0 -1 -1
L 51300 53300 51300 53175 3 0 0 0 -1 -1
L 51300 53125 51300 53000 3 0 0 0 -1 -1
T 50800 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 51100 53150 8 8 0 1 90 4 1
refdes=C?
T 50200 53100 5 10 0 0 90 0 1
description=capacitor
T 50400 53100 5 10 0 0 90 0 1
numslots=0
T 50600 53100 5 10 0 0 90 0 1
symversion=0.1
]
{
T 50800 53100 5 10 0 0 90 0 1
device=CAPACITOR
T 51100 53150 5 8 1 1 90 4 1
refdes=C7
T 50600 53100 5 10 0 0 90 0 1
symversion=0.1
T 51500 53150 5 8 1 1 90 4 1
value=100nF
}
C 51200 52600 1 0 0 EMBEDDEDgnd-1.sym
[
P 51300 52700 51300 52900 1 0 1
{
T 51358 52761 5 4 0 1 0 0 1
pinnumber=1
T 51358 52761 5 4 0 0 0 0 1
pinseq=1
T 51358 52761 5 4 0 1 0 0 1
pinlabel=1
T 51358 52761 5 4 0 1 0 0 1
pintype=pwr
}
L 51200 52700 51400 52700 3 0 0 0 -1 -1
L 51255 52650 51345 52650 3 0 0 0 -1 -1
L 51280 52610 51320 52610 3 0 0 0 -1 -1
T 51500 52650 8 10 0 0 0 0 1
net=GND:1
]
N 45600 53200 45400 53200 4
N 60100 48300 59700 48300 4
{
T 59600 48300 5 10 1 1 0 7 1
netname=SWDIO
}
N 60100 47100 59700 47100 4
{
T 59600 47100 5 10 1 1 0 7 1
netname=SWCLK
}
C 46300 47800 1 0 0 EMBEDDEDUSBLC6-4.sym
[
B 46700 47800 1000 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 46700 48850 5 10 0 0 0 0 1
device=USBLC6-4
P 46700 48400 46400 48400 1 0 1
{
T 46600 48450 5 8 1 1 0 6 1
pinnumber=1
T 46600 48350 5 8 0 1 0 8 1
pinseq=1
T 46750 48400 5 8 0 1 0 2 1
pintype=io
T 46750 48400 9 8 1 1 0 1 1
pinlabel=IO1
}
P 46700 48200 46400 48200 1 0 1
{
T 46600 48250 5 8 1 1 0 6 1
pinnumber=2
T 46600 48150 5 8 0 1 0 8 1
pinseq=2
T 46750 48200 5 8 0 1 0 2 1
pintype=pwr
T 46750 48200 9 8 1 1 0 1 1
pinlabel=GND
}
P 46700 48000 46400 48000 1 0 1
{
T 46600 48050 5 8 1 1 0 6 1
pinnumber=3
T 46600 47950 5 8 0 1 0 8 1
pinseq=3
T 46750 48000 5 8 0 1 0 2 1
pintype=io
T 46750 48000 9 8 1 1 0 1 1
pinlabel=IO2
}
P 48000 48000 47700 48000 1 0 0
{
T 47800 48050 5 8 1 1 0 0 1
pinnumber=4
T 47800 47950 5 8 0 1 0 2 1
pinseq=4
T 47650 48000 5 8 0 1 0 8 1
pintype=io
T 47650 48000 9 8 1 1 0 7 1
pinlabel=IO3
}
P 48000 48200 47700 48200 1 0 0
{
T 47800 48250 5 8 1 1 0 0 1
pinnumber=5
T 47800 48150 5 8 0 1 0 2 1
pinseq=5
T 47650 48200 5 8 0 1 0 8 1
pintype=pwr
T 47650 48200 9 8 1 1 0 7 1
pinlabel=VBUS
}
P 48000 48400 47700 48400 1 0 0
{
T 47800 48450 5 8 1 1 0 0 1
pinnumber=6
T 47800 48350 5 8 0 1 0 2 1
pinseq=6
T 47650 48400 5 8 0 1 0 8 1
pintype=io
T 47650 48400 9 8 1 1 0 7 1
pinlabel=IO4
}
T 47800 48700 8 10 0 1 0 6 1
refdes=U?
T 46700 49250 5 10 0 0 0 0 1
footprint=SOT23-6
T 46700 49050 5 10 0 0 0 0 1
numslots=0
T 46700 49450 5 10 0 0 0 0 1
description=Very low capacitance ESD protection
T 46700 48650 9 8 1 0 0 0 1
USBLC6-4
]
{
T 46700 48850 5 10 0 0 0 0 1
device=USBLC6-4
T 47800 48700 5 10 1 1 0 6 1
refdes=U3
T 46700 49250 5 10 0 0 0 0 1
footprint=SOT23-6
}
N 46400 48400 46400 49100 4
N 46400 48000 46000 48000 4
N 46000 48000 46000 49300 4
N 46400 48200 46200 48200 4
N 46200 48200 46200 47800 4
N 48200 49500 48200 48200 4
N 48200 48200 48000 48200 4
N 50600 48900 48900 48900 4
N 48900 47300 48900 48900 4
N 48900 48400 48000 48400 4
N 50600 48700 49100 48700 4
N 49100 48700 49100 47100 4
N 49100 48000 48000 48000 4
T 55800 40600 9 10 1 0 0 0 1
Revision 0.2 - First prototype for production
T 55800 40400 9 10 1 0 0 0 1
Drawn by: Gareth McMullin <gareth@blacksphere.co.nz>
T 40100 42600 9 12 1 0 0 0 1
Notes:
T 40100 42000 9 10 1 0 0 0 1
Since USB is peripheral only, ID pin is unused and VBUS is connected to 3.3V.
T 40100 41700 9 10 1 0 0 0 1
Unused pins will be left not-connected for the first prototype.
T 40100 41400 9 10 1 0 0 0 1
SWDP programming signals are available on reserved CAN pins.
T 40100 41100 9 10 1 0 0 0 1
Firmware upgrade is possible over USB or CAN if BOOT0 is pulled high on applying power.
T 40100 40800 9 10 1 0 0 0 1
BOOT0 pin is connected PB7 so that firmware upgrade can be requested from firmware.
T 40100 40500 9 10 1 0 0 0 1
CAN tranciever slope control may be enabled by software on PB6.
N 53400 48500 53600 48500 4
N 53600 48500 53600 47900 4
N 53400 48700 53800 48700 4
N 53800 48700 53800 48100 4
T 40100 42300 9 10 1 0 0 0 1
Connected CAN2 (remapped) to transceiver in addition to CAN1 for system memory bootloader.
