#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr  9 13:21:00 2023
# Process ID: 6004
# Current directory: D:/Uni/BLG222E/projects/blg222E-project-1/Vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3932 D:\Uni\BLG222E\projects\blg222E-project-1\Vivado\project_1\project_1.xpr
# Log file: D:/Uni/BLG222E/projects/blg222E-project-1/Vivado/project_1/vivado.log
# Journal file: D:/Uni/BLG222E/projects/blg222E-project-1/Vivado/project_1\vivado.jou
# Running On: DESKTOP-N5LBTNO, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 17042 MB
#-----------------------------------------------------------
start_gui
open_project D:/Uni/BLG222E/projects/blg222E-project-1/Vivado/project_1/project_1.xpr
update_compile_order -fileset sources_1
add_files -norecurse D:/Uni/BLG222E/projects/blg222E-project-1/Vivado/project_1/project_1.srcs/sources_1/new/arithmetic.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ALU_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source ALU_sim.tcl
update_compile_order -fileset sim_1
add_bp {D:/Uni/BLG222E/projects/blg222E-project-1/Vivado/project_1/project_1.srcs/sim_1/new/ALU_sim.v} 42
close_sim
launch_simulation
source ALU_sim.tcl
run 1 ps
run 1 ps
run 1 ps
add_bp {D:/Uni/BLG222E/projects/blg222E-project-1/Vivado/project_1/project_1.srcs/sources_1/new/arithmetic.v} 30
run 1 ps
run 1 ps
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
