// Seed: 576705958
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    output wor   id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  tri   id_3,
    output tri1  id_4,
    output uwire id_5
    , id_13, id_14,
    output wor   id_6,
    input  tri   id_7,
    input  tri   id_8,
    input  wor   id_9,
    output tri0  id_10,
    output tri   id_11
);
  assign id_14 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd14,
    parameter id_2 = 32'd38
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  inout wire _id_1;
  wire id_3;
  module_0 modCall_1 ();
  wire id_4;
  always assign id_4 = id_3;
  wire id_5;
  ;
  logic [id_2 : id_1] id_6 = id_2(-1, !-1 * -1 - 1, id_3, -1);
  struct packed {logic [-1 : id_2] id_7;} id_8;
  wire id_9;
endmodule
