#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Fri Apr  8 18:09:16 2022
# Process ID: 19880
# Current directory: C:/Users/sixpe/Documents/college/EE316P5/EE316P5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20580 C:\Users\sixpe\Documents\college\EE316P5\EE316P5\EE316P5.xpr
# Log file: C:/Users/sixpe/Documents/college/EE316P5/EE316P5/vivado.log
# Journal file: C:/Users/sixpe/Documents/college/EE316P5/EE316P5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/sixpe/Documents/college/EE316P5/IPRepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 881.500 ; gain = 236.922
update_compile_order -fileset sources_1
open_bd_design {C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- digilentinc.com:IP:PWM:2.0 - PWM_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_125M
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <system> from BD file <C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1003.984 ; gain = 100.059
delete_bd_objs [get_bd_nets axi_timer_0_pwm0] [get_bd_ports pwm_o]
create_bd_port -dir O -from 1 -to 0 -type data pwm_o
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property location {6.5 1841 996} [get_bd_cells xlconcat_1]
connect_bd_net [get_bd_pins axi_timer_0/pwm0] [get_bd_pins xlconcat_1/In0]
connect_bd_net [get_bd_pins axi_timer_0/pwm0] [get_bd_pins xlconcat_1/In1]
connect_bd_net [get_bd_ports pwm_o] [get_bd_pins xlconcat_1/dout]
save_bd_design
Wrote  : <C:\Users\sixpe\Documents\college\EE316P5\EE316P5\EE316P5.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1083.254 ; gain = 25.934
export_ip_user_files -of_objects  [get_files C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
file delete -force C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
reset_target all [get_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd]
delete_bd_objs [get_bd_nets xlconcat_1_dout] [get_bd_nets axi_timer_0_pwm0] [get_bd_cells xlconcat_1]
delete_bd_objs [get_bd_ports pwm_o]
startgroup
make_bd_pins_external  [get_bd_pins axi_timer_0/pwm0]
endgroup
set_property name pwm_o [get_bd_ports pwm0_0]
create_bd_port -dir O -integer  -type data led_g
connect_bd_net [get_bd_ports led_g] [get_bd_pins axi_timer_0/pwm0]
save_bd_design
Wrote  : <C:\Users\sixpe\Documents\college\EE316P5\EE316P5\EE316P5.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property name led0_g [get_bd_ports led_g]
save_bd_design
Wrote  : <C:\Users\sixpe\Documents\college\EE316P5\EE316P5\EE316P5.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
make_wrapper -files [get_files C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd] -top
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:\Users\sixpe\Documents\college\EE316P5\EE316P5\EE316P5.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1202.621 ; gain = 99.105
add_files -norecurse C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
export_ip_user_files -of_objects  [get_files C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
file delete -force C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
reset_target all [get_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
generate_target all [get_files  C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\sixpe\Documents\college\EE316P5\EE316P5\EE316P5.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:01:02 ; elapsed = 00:01:00 . Memory (MB): peak = 1331.637 ; gain = 95.441
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_processing_system7_0_0, cache-ID = 8fd9f2754ffd8318; cache size = 5.508 MB.
catch { config_ip_cache -export [get_ips -all system_clk_wiz_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_clk_wiz_0_0, cache-ID = c02f3f265f03c60b; cache size = 5.508 MB.
catch { config_ip_cache -export [get_ips -all system_xadc_wiz_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_xadc_wiz_0_0, cache-ID = 06bf4a5b66d6060a; cache size = 5.508 MB.
catch { config_ip_cache -export [get_ips -all system_PWM_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_PWM_0_0, cache-ID = 35062d92b760fa0c; cache size = 5.508 MB.
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_xbar_0, cache-ID = b64dfc3a41fe2753; cache size = 5.508 MB.
catch { config_ip_cache -export [get_ips -all system_rst_clk_wiz_0_125M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_clk_wiz_0_125M_0, cache-ID = df688e32428e09a6; cache size = 5.508 MB.
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_0_0, cache-ID = 7628763480d68d7f; cache size = 5.508 MB.
catch { config_ip_cache -export [get_ips -all system_axi_gpio_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_1_0, cache-ID = 8e5ab02622aebea9; cache size = 5.508 MB.
catch { config_ip_cache -export [get_ips -all system_axi_timer_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_timer_0_0, cache-ID = 68d45238d0dabce4; cache size = 5.508 MB.
catch { config_ip_cache -export [get_ips -all system_axi_timer_1_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_timer_1_0, cache-ID = 68d45238d0dabce4; cache size = 5.508 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7635fe2f92ae4c1f; cache size = 5.508 MB.
export_ip_user_files -of_objects [get_files C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd]
export_simulation -of_objects [get_files C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd] -directory C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.ip_user_files -ipstatic_source_dir C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.cache/compile_simlib/modelsim} {questa=C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.cache/compile_simlib/questa} {riviera=C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.cache/compile_simlib/riviera} {activehdl=C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Apr  8 18:24:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.runs/synth_1/runme.log
[Fri Apr  8 18:24:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1350.910 ; gain = 3.770
open_hw
file copy -force C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.runs/impl_1/system_wrapper.sysdef C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.sdk -hwspec C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.sdk -hwspec C:/Users/sixpe/Documents/college/EE316P5/EE316P5/EE316P5.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  8 18:55:31 2022...
