EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title "ZMR500 linear voltage regulator. 5V/50mA output"
Date "2020-04-03"
Rev "1"
Comp "astroelectronic@"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	6100 3750 6200 3750
Wire Wire Line
	6200 3750 6200 3850
Wire Wire Line
	6100 3650 6500 3650
Wire Wire Line
	6500 3650 6500 3750
Connection ~ 6500 3650
Wire Wire Line
	6500 4150 6500 4050
Wire Wire Line
	1800 3650 2800 3650
Wire Wire Line
	1800 3650 1800 3750
Wire Wire Line
	2800 3650 2800 3750
Wire Wire Line
	2800 4150 2800 4050
Connection ~ 2800 3650
Wire Wire Line
	9500 3650 9500 3750
Wire Wire Line
	9500 4250 9500 4150
Text Label 2050 3650 0    50   ~ 0
VIN
Text Label 8100 3650 0    50   ~ 0
VOUT
Wire Wire Line
	4150 3650 4150 3750
Wire Wire Line
	4150 4150 4150 4050
Connection ~ 4150 3650
Wire Wire Line
	7850 3650 7850 3750
Connection ~ 7850 3650
Wire Wire Line
	7850 4150 7850 4050
Text Notes 1100 4000 0    50   ~ 0
Vin=7V-25V
Text Notes 10100 3950 0    50   ~ 0
Iload=0-50mA
Text Notes 5350 4600 0    50   ~ 0
Pldo=(Vin-Vout)*Iout\nEff=(Pout/Pin)*100
Wire Wire Line
	6500 3650 7850 3650
Wire Wire Line
	2800 3650 4150 3650
Wire Wire Line
	4150 3650 5200 3650
Wire Wire Line
	7850 3650 9500 3650
$Comp
L Simulation_SPICE:VDC V1
U 1 1 5E8677AC
P 1800 3950
F 0 "V1" H 1930 3996 50  0000 L CNN
F 1 "{Vsupply}" H 1930 3905 50  0000 L CNN
F 2 "" H 1800 3950 50  0001 C CNN
F 3 "~" H 1800 3950 50  0001 C CNN
F 4 "Y" H 1800 3950 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "V" H 1800 3950 50  0001 L CNN "Spice_Primitive"
	1    1800 3950
	1    0    0    -1  
$EndComp
$Comp
L pspice:0 #GND06
U 1 1 5E867AB9
P 1800 4250
F 0 "#GND06" H 1800 4150 50  0001 C CNN
F 1 "0" H 1800 4127 50  0000 C CNN
F 2 "" H 1800 4250 50  0001 C CNN
F 3 "~" H 1800 4250 50  0001 C CNN
	1    1800 4250
	1    0    0    -1  
$EndComp
$Comp
L power:PWR_FLAG #FLG03
U 1 1 5E867E55
P 6250 7150
F 0 "#FLG03" H 6250 7225 50  0001 C CNN
F 1 "PWR_FLAG" H 6250 7323 50  0000 C CNN
F 2 "" H 6250 7150 50  0001 C CNN
F 3 "~" H 6250 7150 50  0001 C CNN
	1    6250 7150
	1    0    0    -1  
$EndComp
Wire Wire Line
	1800 4150 1800 4250
$Comp
L pspice:0 #GND08
U 1 1 5E868E25
P 6250 7350
F 0 "#GND08" H 6250 7250 50  0001 C CNN
F 1 "0" H 6250 7227 50  0000 C CNN
F 2 "" H 6250 7350 50  0001 C CNN
F 3 "~" H 6250 7350 50  0001 C CNN
	1    6250 7350
	1    0    0    -1  
$EndComp
Wire Wire Line
	6250 7350 6250 7150
Wire Wire Line
	1800 3650 1800 3550
Connection ~ 1800 3650
$Comp
L power:PWR_FLAG #FLG01
U 1 1 5E86AF4F
P 1800 3550
F 0 "#FLG01" H 1800 3625 50  0001 C CNN
F 1 "PWR_FLAG" H 1800 3723 50  0000 C CNN
F 2 "" H 1800 3550 50  0001 C CNN
F 3 "~" H 1800 3550 50  0001 C CNN
	1    1800 3550
	1    0    0    -1  
$EndComp
$Comp
L Device:C U2
U 1 1 5E86B7E0
P 2800 3900
F 0 "U2" H 2915 3946 50  0000 L CNN
F 1 "C3216X7R2A105M160AA_p" H 2915 3855 50  0000 L CNN
F 2 "" H 2838 3750 50  0001 C CNN
F 3 "~" H 2800 3900 50  0001 C CNN
F 4 "X" H 2800 3900 50  0001 C CNN "Spice_Primitive"
F 5 "C3216X7R2A105M160AA_p" H 2800 3900 50  0001 C CNN "Spice_Model"
F 6 "Y" H 2800 3900 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "models/C3216X7R2A105M160AA_p.mod" H 2800 3900 50  0001 C CNN "Spice_Lib_File"
	1    2800 3900
	1    0    0    -1  
$EndComp
$Comp
L pspice:0 #GND02
U 1 1 5E86BE9B
P 2800 4150
F 0 "#GND02" H 2800 4050 50  0001 C CNN
F 1 "0" H 2800 4027 50  0000 C CNN
F 2 "" H 2800 4150 50  0001 C CNN
F 3 "~" H 2800 4150 50  0001 C CNN
	1    2800 4150
	1    0    0    -1  
$EndComp
$Comp
L Device:C U3
U 1 1 5E86C36D
P 4150 3900
F 0 "U3" H 4265 3946 50  0000 L CNN
F 1 "C2012X7R2A104K125AA_p" H 4265 3855 50  0000 L CNN
F 2 "" H 4188 3750 50  0001 C CNN
F 3 "~" H 4150 3900 50  0001 C CNN
F 4 "X" H 4150 3900 50  0001 C CNN "Spice_Primitive"
F 5 "C2012X7R2A104K125AA_p" H 4150 3900 50  0001 C CNN "Spice_Model"
F 6 "Y" H 4150 3900 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "models/C2012X7R2A104K125AA_p.mod" H 4150 3900 50  0001 C CNN "Spice_Lib_File"
	1    4150 3900
	1    0    0    -1  
$EndComp
$Comp
L pspice:0 #GND03
U 1 1 5E86C86B
P 4150 4150
F 0 "#GND03" H 4150 4050 50  0001 C CNN
F 1 "0" H 4150 4027 50  0000 C CNN
F 2 "" H 4150 4150 50  0001 C CNN
F 3 "~" H 4150 4150 50  0001 C CNN
	1    4150 4150
	1    0    0    -1  
$EndComp
$Comp
L AE01.17.01.000:ZMR500 U1
U 1 1 5E86CF79
P 5650 3700
F 0 "U1" H 5650 4015 50  0000 C CNN
F 1 "ZMR500" H 5650 3924 50  0000 C CNN
F 2 "" H 5400 3250 50  0001 L BNN
F 3 "~" H 5400 3150 50  0001 L BNN
F 4 "X" H 5650 3700 50  0001 C CNN "Spice_Primitive"
F 5 "ZMR500" H 5650 3700 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5650 3700 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "models/ZMR500.spice.txt" H 5650 3700 50  0001 C CNN "Spice_Lib_File"
	1    5650 3700
	1    0    0    -1  
$EndComp
$Comp
L pspice:0 #GND01
U 1 1 5E86D63E
P 6200 3850
F 0 "#GND01" H 6200 3750 50  0001 C CNN
F 1 "0" H 6200 3727 50  0000 C CNN
F 2 "" H 6200 3850 50  0001 C CNN
F 3 "~" H 6200 3850 50  0001 C CNN
	1    6200 3850
	1    0    0    -1  
$EndComp
$Comp
L pspice:0 #GND04
U 1 1 5E86DB11
P 6500 4150
F 0 "#GND04" H 6500 4050 50  0001 C CNN
F 1 "0" H 6500 4027 50  0000 C CNN
F 2 "" H 6500 4150 50  0001 C CNN
F 3 "~" H 6500 4150 50  0001 C CNN
	1    6500 4150
	1    0    0    -1  
$EndComp
$Comp
L pspice:0 #GND05
U 1 1 5E86DDB2
P 7850 4150
F 0 "#GND05" H 7850 4050 50  0001 C CNN
F 1 "0" H 7850 4027 50  0000 C CNN
F 2 "" H 7850 4150 50  0001 C CNN
F 3 "~" H 7850 4150 50  0001 C CNN
	1    7850 4150
	1    0    0    -1  
$EndComp
$Comp
L Device:C U4
U 1 1 5E86E8FE
P 6500 3900
F 0 "U4" H 6615 3946 50  0000 L CNN
F 1 "C3216X5R1C106M160AA_p" H 6615 3855 50  0000 L CNN
F 2 "" H 6538 3750 50  0001 C CNN
F 3 "~" H 6500 3900 50  0001 C CNN
F 4 "X" H 6500 3900 50  0001 C CNN "Spice_Primitive"
F 5 "C3216X5R1C106M160AA_p" H 6500 3900 50  0001 C CNN "Spice_Model"
F 6 "Y" H 6500 3900 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "models/C3216X5R1C106M160AA_p.mod" H 6500 3900 50  0001 C CNN "Spice_Lib_File"
	1    6500 3900
	1    0    0    -1  
$EndComp
$Comp
L pspice:0 #GND07
U 1 1 5E86EEAF
P 9500 4250
F 0 "#GND07" H 9500 4150 50  0001 C CNN
F 1 "0" H 9500 4127 50  0000 C CNN
F 2 "" H 9500 4250 50  0001 C CNN
F 3 "~" H 9500 4250 50  0001 C CNN
	1    9500 4250
	1    0    0    -1  
$EndComp
$Comp
L Simulation_SPICE:IDC I1
U 1 1 5E86F4EB
P 9500 3950
F 0 "I1" H 9630 3996 50  0000 L CNN
F 1 "{Iload}" H 9630 3905 50  0000 L CNN
F 2 "" H 9500 3950 50  0001 C CNN
F 3 "~" H 9500 3950 50  0001 C CNN
F 4 "Y" H 9500 3950 50  0001 L CNN "Spice_Netlist_Enabled"
F 5 "I" H 9500 3950 50  0001 L CNN "Spice_Primitive"
	1    9500 3950
	1    0    0    -1  
$EndComp
Wire Wire Line
	9500 3650 9500 3550
Connection ~ 9500 3650
$Comp
L power:PWR_FLAG #FLG02
U 1 1 5E870AD9
P 9500 3550
F 0 "#FLG02" H 9500 3625 50  0001 C CNN
F 1 "PWR_FLAG" H 9500 3723 50  0000 C CNN
F 2 "" H 9500 3550 50  0001 C CNN
F 3 "~" H 9500 3550 50  0001 C CNN
	1    9500 3550
	1    0    0    -1  
$EndComp
$Comp
L Device:C U5
U 1 1 5E871F42
P 7850 3900
F 0 "U5" H 7965 3946 50  0000 L CNN
F 1 "C2012X7R2A104K125AA_p" H 7965 3855 50  0000 L CNN
F 2 "" H 7888 3750 50  0001 C CNN
F 3 "~" H 7850 3900 50  0001 C CNN
F 4 "X" H 7850 3900 50  0001 C CNN "Spice_Primitive"
F 5 "C2012X7R2A104K125AA_p" H 7850 3900 50  0001 C CNN "Spice_Model"
F 6 "Y" H 7850 3900 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "models/C2012X7R2A104K125AA_p.mod" H 7850 3900 50  0001 C CNN "Spice_Lib_File"
	1    7850 3900
	1    0    0    -1  
$EndComp
$EndSCHEMATC
