# B2 AArch64架构应用层存储模型

本章给出了应用层视角的存储模型，包含以下章节：

- 关于Arm的存储模型
- Arm架构中的原子操作
- Arm存储模型的定义
- 缓存和存储层次
- 对齐支持
- 大小端支持
- 存储类型和属性
- 不匹配的存储属性
- 同步和信号量

**说明** 本章中，系统寄存器名称一般连接到寄存器在[D17](D17.md)中*AArch64架构系统寄存器描述*。


## B2.1 关于Arm存储模型

Arm架构是弱保序存储架构，允许内存访问观察和完成的顺序与程序顺序不同。后面的章节提供了存储模型的完整定义，这里的介绍不会与后面章节的定义矛盾。总的来说，存储模型的基本原则是：

- 提供一个弱保序的存储模型，与高级编程语言（C或Java）使用的存储模型类似。例如，当被其他观察者看到时，允许独立的存储访问可以乱序。
- 对于大部分存储类型，避免多拷贝原子性的需求。
- 在需要的场合，提供指令和内存屏障来弥补多拷贝原子性的缺失。
- 当程序员或编译器需要特定的顺数时，使用地址、数据和控制依赖保证特定顺序，从而避免在通用场景中使用大量屏障或其他显式指令。
- 如果实现了特性FEAT_MTE2，适用于数据访问和数据的存储模型，也使用与分配标签访问和分配标签。

本节包括：

- 存储空间。
- 存储类型概述。

### B2.1.1 存储空间

使用64比特寄存器进行地址计算。但是，管理软件可以将高8比特地址配置为标签，如[D8](D8.md)中*地址标签*。如果这样做，地址比特[63:56]：

- 当判断地址是否有效时，不考虑这些比特。
- 不会传播给程序计数器。

管理程序确定了有效的地址范围。试图访问无效地址的访问产生MMU异常。

指令的顺序执行会溢出有效的地址范围。参见[D7](D7.md)中*虚拟地址空间溢出*。

内存访问使用 `Mem[]`函数。这个函数进行指定类型的访问。如果管理软件将高8比特地址配置为标签，忽略高8比特地址。

`AccType{}`枚举定义了不同的访问类型。

**说明**

- [D7](D7.md)中*AArch64架构系统级存储模型*和[D8](D8.md)中*AArch64架构虚拟存储系统架构*描述了对于应用层透明的存储系统特性，包括存储访问、地址转换、内存维护指令、以及对齐检查和相应的异常处理。这些章节包括这些操作的伪代码描述。
- 存储访问的伪代码，参见[D7](D7.md)中*基础存储访问*、[D7](D7.md)中*非对齐存储访问*和[D7](D7.md)中*对齐存储访问*。

### B2.1.2 存储类型概述

Arm架构提供如下的互斥的存储类型：

**Normal常规**

用于大部分存储访问，包括读写和只读操作。

**Device设备**

对于任何类型的设备存储，Arm架构禁止任何投机读。这表示，对于读敏感的位置，设备存储类型是合适的存储位置。

映射给外设的存储位置，一般设置为设备存储类型。

设备存储的额外特性具有如下的影响：

- 阻止读写的聚合，保持特定存储访问的数量和大小。参见*聚合*。
- 对于同一个外设，维护访问顺序和同步要求。参见*乱序*。
- 表示是否可以在结束点之外的地方确认写操作。参见*提前写操作确认*。

更新信息，参见*存储类型和特性*。

**说明** Arm架构的更早期版本定义了单独的设备存储类型和强保序存储类型。

### B2.1.3 SVE存储模型

SVE受谓词控制的访存操作，分别指定向量元素大小和存储元素访问大小。向量元素大小指定从向量读写的数据数量；存储元素访问大小指定从存储读写的数据数量。

向量元素大小和存储元素访问大小不需要具有相同的数值。

对于每一个存储元素，存在对应的元素地址。

SVE还会影响如下的领域行为：

- *对于单拷贝原子性的需求*。
- *放松SVE存储保序*。
- *单个或多个寄存器的load或store*。
- *SVE操作的大小端*。
- *SVE load和store访问设备存储*。



## B2.2 Arm架构的原子性

原子性是存储访问的特性，描述为原子（atomic）访问。Arm架构描述两种类型的原子性，单拷贝原子性（single-copy atomicity）和多拷贝原子性（multi-copy atomicity）。在Arm架构中，原子性需求根据内存类型有区别，根据访问是显式还是隐式有区别。更多信息，参见：

- *单拷贝原子性需求*。
- *单拷贝原子访问的原则*。
- *多拷贝原子性*。
- *多拷贝原子性的需求*。
- *指令的修改和执行并发*。

更多信息，参见*存储类型概述*。

### B2.2.1 单拷贝原子性要求

对于从异常等级产生的显式存储访问，使用以下规则：

- load单个通用处理器的load指令产生的读操作，而且对齐到指令读的大小，是单拷贝原子操作。
- store单个通用处理器的store指令产生的写操作，而且对齐到指令写的大小，是单拷贝原子操作。
- load两个通用处理器的Load Pair指令产生的读操作，而且对齐到每个寄存器的大小，视为两个单拷贝原子操作。
- store两个通用处理器的Store Pair指令产生的写操作，而且对齐到每个寄存器的大小，视为两个单拷贝原子操作。
- 两个32比特的Load-Exclusive Pair指令和32比特Store-Exclusive Pair指令，是单拷贝原子操作。
- 当Load-Exclusive/Store-Exclusive pair指令中的Store-Exclusive指令使用两个64比特，而且成功时， 这引起单拷贝原子操作，更新整个内存位置。

**说明** 为了原子化load两个64比特，进行读写相同数值的Load-Exclusive/Store-Exclusive对序列，Store-Exclusive对成功，使用Load-Exclusive对读出的值。

- 当地址转换表查询器产生了对于转换表单元的读时，这个读是单拷贝原子操作。
- 对于指令取指的原子性，参见*指令的修改和执行并发*。
- 对SIMD和浮点寄存器的读，读一个64比特或更小数量，而且地址对齐到读数据数量，视为单拷贝原子操作。
- 从SIMD和浮点寄存器的写，写一个64比特或更小数量，而且地址对齐到写数据数量，视为单拷贝原子操作。
- 对SIMD和浮点寄存器的元素读或结构体读，元素是64比特或更小元素，每个元素对齐到读元素大小，每个元素视为单拷贝原子操作。
- 从SIMD或浮点寄存器的元素写或结构体写，元素时64比特或更小元素，每个元素对齐到写元素大小，每个元素视为单拷贝原子操作。
- 对SIMD或浮点寄存器的读，读一个128比特数据，地址是64比特对齐，视为一对64比特单拷贝原子操作。
- 从SIMD或浮点寄存器的写，写一个128比特数据，地址是64比特对齐，视为一对64比特单拷贝原子操作。
- SIMD load/store指令的原子性原则也适用于SVE load/store指令。
- SVE受谓词控制的load/store指令，表现为内存元素访问的序列。
- 如果SVE受谓词控制的load/store指令使用对齐到特定内存元素访问大小的元素地址，那么对应的元素存储访问表现为单拷贝原子操作。
- SVE不受谓词控制的load/store指令，表现为字节访问的序列。
- SVE不受谓词控制的load/store指令，不保证大于1字节的访问表现为单拷贝原子操作。
- 当实现特性FEAT_LS64时，对于64字节数值的，而且地址64字节对齐的单拷贝原子load，视为从目标地址的64字节原子读操作。
- 当实现特性FEAT_LS64时，对于64字节数值的，而且地址64字节对齐的单拷贝原子store，视为对目标地址的64字节原子写操作。
- 对于非对齐内存访问，单拷贝原子性描述在*数据访问对齐*。
- 通过CASP指令读写两个字或两个双字，这是两个字或两个双字的单拷贝原子操作。

其他存储操作视为对字节访问的流，结构不保证对于不同字节访问的原子性。

对于任何字节的访问都是单拷贝原子操作。

**说明** 在AArch64架构中，来自 `DC ZVA`大于字节的内存访问都不是单拷贝原子性。

根据这些规则，指令被执行为访问的序列，不管访问的存储类型，异常（包括中断）可以在序列中产生。如果异常使用他们首选返回地址返回，产生序列访问的指令会重新执行，异常发生前的所有访问会被重复。参见[D1](D1.md)中*在多访问load/store中发生中断*。

**说明** 多访问指令的异常行为表明，他们不适合用于软件同步目的的写。

#### 切换到Armv8.4中的单拷贝原子性

除了上面列出的单拷贝原子性需求：

当满足下面所有条件时，特性FEAT_LRCPC引入的指令是单拷贝原子操作：

- 所有字节访问在16字节内，而且对齐到16字节。
- 访问的是内部回写，外部回写，常规，可缓存存储。

如果实现了特性FEAT_LSE2，当满足下面所有条件时，所有load和store都是单拷贝原子操作：

- 访问没有对齐到数据大小，但是所有的字节都在在对齐到16字节的16字节数据内。
- 访问的是内部回写，外部回写，常规，可缓存存储。

如果实现了特性FEAT_LSE2，当满足下面所有条件时，load/store两个64字节寄存器的 `LDP`、`LDNP`和 `STP`指令是单拷贝原子操作：

- 整个存储访问对齐到16字节。
- 访问的是内部回写，外部回写，常规，可缓存存储。

如果实现了特性FEAT_LSE2，当满足下面所有条件时，访问小于16字节的 `LDP`、`LDNP`和 `STP`指令是单拷贝原子操作：

- 所有字节访问在16字节范围之内，对齐到16字节。
- 访问的是内部回写，外部回写，常规，可缓存存储。

### B2.2.2 单拷贝原子访问特性

单拷贝原子操作的内存访问指令具有如特性：

1. 对于存在重叠的单拷贝原子操作store指令，一个store产生的重叠的写，需要按照一致性要求在另一个store产生的重叠写之后。
2. 对于单拷贝原子操作的load指令L1，与单拷贝原子操作store指令S2覆盖，如果L1产生的重叠的读，从有S2产生的重叠的写获取数据，而且S2产生的重叠的写不在L1产生的重叠的读之后。

更多信息参见*Arm存储模型定义*。

### B2.2.3 多拷贝原子性

在多处进程系统中，如果下面条件都满足，对于内存地址的写是多拷贝原子性（multi-copy atomic）：

- 对于先位置的写都是串行的（serialized），表示对于所有的观察者，他们的顺序都是一样，尽管一些观察者可能不能看到所有的写。
- 直到所有的观察者都看到了这个写之前，对于一个位置的读不能返回写的值。

**说明** 写不满足一致性的，不是多拷贝原子性。

### B2.2.4 多拷贝原子性的需求

对于常规存储，写不要求是多拷贝原子性。

对于设备存储，写不要求是多拷贝原子性。

Arm存储模型是其他多拷贝原子性（Other-multi-copy atomic）。更多信息，参见*扩展的保序约束*。

## B2.2.5 指令的修改和执行并发

Arm架构限制，在没有显式同步的情况下，指令不能被一个线程执行，同时被另一个线程修改。

指令的修改和执行并发会引起结果指令执行，相同异常等级执行的任何指令序列的行为，除非修改前或修改后的指令是 `B`、`B.cond`、`BL`、`BRK`、`CBNZ`、`CBZ`、`HVC`、`ISB`、`NOP`、`SMC`、`SVC`、`TBNZ`或 `TBZ`指令。

对于 `B`、`B.cond`、`BL`、`BRK`、`CBNZ`、`CBZ`、`HVC`、`ISB`、`NOP`、`SMC`、`SVC`、`TBNZ`或 `TBZ`指令，架构保证，指令修改后，行为与下面两种之一：

- 原始取指的指令。
- 修改后的指令。

对于其他指令，为了避免*不可预测*或*有限制的不可预测*行为，在他们执行之前必须进行指令的显式同步。需要的同步如下：

1. 当一个PE修改指令的时候，没有其他PE执行这条指令。
2. 为了保证指令的修改可以被观察到，写指令的PE必选发射下面的指令和操作序列。

```asm
; Coherency example for data and instruction accesses within the same Inner Shareable domain.
; enter this code with `<Wt>` containing a new 32-bit instruction,
; to be held in Cacheable space at a location pointed to by Xn.
STR Wt, [Xn]
DC CVAU, Xn      ; Clean data cache by VA to point of unification (PoU)
DSB ISH          ; Ensure visibility of the data cleaned from cache
IC IVAU, Xn      ; Invalidate instruction cache by VA to PoU
DSB ISH | ``;
```

**说明**

- 如果内存区域是不可缓存的或写透缓存的区域，`DC CVAU`操作不是必须的。
- 如果物理地址和地址映射的上下文不同，切换VA到PA的映射会引起指令被1个PE修改并且同时被另一个PE指令。如果修改影响的指令超过了列出的可以接受的修改，必须需要同步来避免*不可预测*或*有限制的不可预测*行为。
- 在多处理器系统中，`DC CVAU`和 `IC IVAU`广播给与执行序列的PE同处于相同的共享区域的所有PE。

3. 当修改的指令可以被观察到的时候，每个执行修改指令的PE必须执行ISB或进行一个上下文同步时间，保证执行的是修改后的指令：

```
ISB    ; Synchronize fetched instruction stream
```

关于需要的同步操作，参见*数据和指令访问的同步和一致性问题*。

关于指令取指引起的存储访问，参见*保序相关*。

### B2.2.6 使用原子操作指令的可能实现约束

在一些实现中，对于一些存储类型，原子性特性可以通过PE外的功能满足。一些系统实现可能不会再所有的内存区域都实现原子操作指令。特别的，这可能适用于：

- 系统中不支持硬件一致性协议的内存类型。
- 在支持硬件一致性的实现中，设备、不可缓存存储、或视为不可缓存的存储空间。

在这样的实现中，由系统确定：

- 对于其他可以访问存储的流单元，原子操作指令是否是原子操作。
- 对于其他可以访问存储的流单元，如果原子操作指令是原子操作，那么适用于哪些地址区间和存储类型。

实现可以选择哪些单元被视为不可缓存的。

架构上保证原子操作指令是原子操作的存储类型是：

- 内部共享、内部回写、外部回写，常规存储，读分配和写分配，而且非瞬时的。
- 外部共享、内部回写、外部回写，常规存储，读分配和谐分配，而且非瞬时的。

架构只要求按照这种方式映射的常规存储（conventional memory）支持这种功能。

对于其他访问存储的流单元，如果原子操作指令不是原子操作，那么对于这样的位置进行的原子操作指令可能会产生如下影响：

- 指令产生同步外部中止。
- 指令产生系统错误中断。
- 指令产生实现定义的MMU异常，异常使用数据中断异常报告，ESR_ELx.DFSC=110101。
  对于EL1和EL0的翻译，如果因为存储类型定义在翻译的第一阶段或者第二阶段翻译未使能导致原子操作指令不支持，那么异常是第一阶段中止并且上报EL1。反之，异常在第二阶段中止并且上报EL2。
- 指令被视为 `NOP`。
- 指令执行，但是不保证可以访问存储的其他流单元的存储访问是原子的。在这种情况下，指令可能会产生系统错误中断。


## B2.3 Definition of the Arm memory model

### B2.3.1 Basic definitions

$\triangle$ **Observer**. An *Observer refers to a processing element or mechanism in the system, such as a peripheral device, that can generate reads from, or writes to, memory.

$\triangle$ **Common Shareability Domain**. For the purpose of this section, all Observers are assume to belong to a Common Shareability Domain. All read and write effects access only Normal memory locations in a Common Shareability Domain.

$\triangle$ **Location**. A *Location* is a byte that is associated with an address in the physical address space.

$\triangle$ It is expected that an operating system will present the illusion to the application programmer that is consistent with a location also being considered as a byte that is associated with an address in the virtual address space.

$\triangle$ **Effects**. The *Effects* of an instruction can be:
- Register effects.
- Memory effects.
- Barrier effects.
- Tag effects.
- Branching effects.

$\triangle$ The effects of an instruction I~1~ are said to appear in program order before the effects of an instruction I~2~ if and only if I~1~ occurs before I~2~ in the order specified by the program. Each effect generated by an instruction has a unique identifier, which characterizes it amongst the events generated by the same instruction.

$\triangle$ **Register effect**. The *Register effects* of an instruction are register reads or register writes of that instruction. For an instruction that accesses registers, a register read effect is generated for each register read by the instruction and a register write effect is generated for each register written by the instruction. An instruction may generate both read and write Register effects.

$\triangle$ **Memory effect**. The *Memory effects* of an instruction are the memory reads or writes generated by that instruction. For an instruction that access memory, a memory read effect is generated for each Location read by instruction and a memory write effect is generated for each Location written by the instruction. An instruction may generate both read and write Memory effects.

$\triangle$ **Tag effect**. The *Tag effects* of a Memory Tagging instruction are the memory read or write effects of that instruction that affect tag locations.

$\triangle$ **Tag-read**. A *Tag-read* is a read of a tag location generated by an `LDG` instruction.

$\triangle$ **Tag-write**. A *Tag-write* is a write of a tag location generated by an `STG` instruction.

$\triangle$ **Tag-Check-read**. A *Tag-Check-read* is a read of a tag location that is generated by a checked memory access. All other reads and writes are considered Data accesses.

$\triangle$ **Branching effect**. The *Branching effects* of an instruction are effects which corresponding to a branching decision being taken.

$\triangle$ Conditional and compare-and-swap instruction do not create Branch effects.

$\triangle$ **Intrinsic order**. There is a per-instruction *Intrinsic order* relation that provides a partial order over the effects of that instruction, according to the operation of that instruction.

$\triangle$ **Reads-from-register**. The *Reads-from-register* relation couples register read and write effects to the same register such that each register read effect is pared with exactly one register write effect in the execution of a program. A register read effect R~2~ Reads-from-register write effect W~1~ to the same register if and only if R~2~ takes its data from W~1~. By construction W~1~ must be in program order before R~2~ and there must be no intervening write to the same register in program order between W~1~ and R~2~.

$\triangle$ **Reads-from**. The *Reads-from* relation couples memory read and write effects to the same Location such that each memory read effect is paired with exactly one memory write effect in the execution of a program. A memory read effect R~2~ from a Location Reads-from a memory write effect W~1~ to the same Location if and only if R~2~ takes its data from W~1~.

$\triangle$ **Coherence order**. There is a per-location *Coherence order* relation that provides a total order over all memory write effects from all coherence Observers to that Location, starting with a notional memory write effect of the initial value. The Coherence order of a Location represents the order in which memory write effects to the Location arrive at memory.

$\triangle$ **Local read successor**. A memory read effect R~2~ of a Location is *Local read successor* of a memory write effect W~1~ from the same Observer to the same Location if and only if W~1~ appears in program order before R~2~ and there is no memory write effect W~3~ from the same Observer to the same Location appearing in program order between W~1~ and R~2~.

$\triangle$ **Local write successor**. A memory write effect W~2~ of a Location is the *Local write successor* of a memory read or write effect RW~1~ from the same Observer to the same Location if and only if RW~1~ appears in program order before W~2~.

$\triangle$ **Coherence-after**. A memory write effect W~2~ to a Location is *Coherence-after* another memory write effect W~1~ to the same Location if and only if W~2~ is sequenced after W~1~ in the Coherence order of the Location.

A memory write effect W~2~ to a Location is Coherence-after a memory read effect R~1~ of the same location if and only if R~1~ Reads-from a memory write effect W~3~ to the same Location and W~2~ is Coherence-after W~3~.

$\triangle$ **Observed-by**. A memory read or write effect RW~1~ from an Observer is *Observed-by* a memory write effect W~2~ from a different Observer if and only W~2~ is coherence-after RW~1~.

A memory write effect W~1~ from an Observed-by a memory read effect R~2~ from a different Observer if and only if R~2~ Reads-from W~1~.

$\triangle$ **Overlapping access**. Two Memory effects overlap if and only if they access the same Location. Two instructions overlap if and only if one or more of their generated Memory effects overlap.

$\triangle$ **Single-copy-atomic-ordered-before**. A memory read effect R~1~ is *Single-copy-atomic-ordered-before* another memory read effect R~2~ if and only if all of the following statements are true:
- R~1~ and R~2~ are memory read effects generated by the same instruction.
- R~1~ is not a Local read successor of a memory write effect.
- R~2~ is a Local read successor of a memory write effect.

$\triangle$ `DMB FULL`. A `DMB FULL` is a `DMB` which neither the `LD` or the `ST` qualifier. Where this section refers to `DMB` without any qualification, then it is referring to all types of `DMB`. Unless a specific shareability domain is defined, a `DMB` applies to the Common Shareability Domain. All properties that apply to `DMB` also apply to corresponding `DSB`.

$\triangle$ **Context synchronization instruction**. A *Context synchronization instruction* is one of the following:
- An `ISB` instruction.
- An instruction that generates a synchronous exception.
- An exception return instruction.
- A `DCPS` and `DRPS` instruction.

### B2.3.2 Dependency definitions

$\triangle$ **Dependency through registers**. A *Dependency through registers* from a first effect E~1~ to a second effect E~2~ exists within a PE if and only if at least one of the following applies:
- E~1~ is a register write effect W~1~ which has not been generated by a Store Exclusive, E~2~ is a register read effect R~2~ and R~2~ Reads-from-register W~1~.
- E~1~ and E~2~ have been generated by the same instruction and E~1~ is before E~2~ in the Intrinsic order of that instruction.
- There is a Dependency through register from E~1~ to a third effect E~3~, and there is a Dependency through registers from E~3~ to E~2~.

$\triangle$ **Address dependency**. A *Address dependency* from a memory read effect R~1~ to a Memory effect RW~2~ exists if and only if there is a Dependency through registers from R~1~ to a Register effect E~3~ generated by RW~2~, and E~3~ affects the address part of RW~2~ and either:
- RW~2~ is a memory write effect W~2~.
- RW~2~ is a memory read effect R~2~ and there is no branch effect D~4~ such that there is a Dependency through registers from R~1~ to D~4~ and from D~4~ to R~2~.

$\triangle$ An address dependency exist from a memory read effect R~1~ to a Tag-Check-read R~2~ if and only if there is a Dependency through registers from R~1~ to the address part of R~2~.

$\triangle$ **Data dependency**. A *Data dependency* from a memory read effect R~1~ to a memory write effect W~2~ exists if and only if there is a Dependency through registers from R~1~ to a Register effect E~3~ generated by W~2~, and E~3~ affects the data part of W~2~.

$\triangle$ **Control dependency**. A *Control dependency* from a memory read effect R~1~ to a Memory effect RW~2~ exists if and only if either:
- There is Dependency through registers from R~1~ to a Branch effect B~3~ and B~3~ is in program order before RW~2~.
- There is Dependency through registers from R~1~ to the determination of a synchronous exception on an instruction generating an effect RW~3~, and RW~2~ appears in program order after RW~3~.

$\triangle$ **Pick Basic dependency**. A *Pick Basic dependency* from a read Register effect or read Memory effect R~1~ to a Register effect or Memory effect E~2~ exists if and only if one of the following appears:
- There is a Dependency through registers from R~1~ to E~2~.
- There is a Intrinsic Control dependency from R~1~ to E~2~.
- There is a Pick Basic dependency from R~1~ to an Effect E~3~ and there is a Pick Basic dependency from E~3~ to E~2~.

$\triangle$ **Pick Address dependency**. A *Pick Address dependency* from a read Register effect or read Memory effect R~1~ to a read or write Memory effect RW~2~ exists if and only if all of the following apply:
- There is a Pick Basic dependency from R~1~ to a Register effect E~3~.
- There is an Intrinsic data dependency from the Register effect E~3~ to RW~2~.
- The Register effect E~3~ affects the address of the location access by RW~2~.

$\triangle$ **Pick Data dependency**. A *Pick Data dependency* from a read Register effect or read Memory effect R~1~ to a write Memory effect W~2~ exists if and only if all of the following apply:
- There is a Pick Basic dependency from R~1~ to a Register effect E~3~.
- There is an Intrinsic data dependency from the Register effect E~3~ to RW~2~.
- The Register effect E~3~ affects the value written by W~2~.

$\triangle$ **Pick Control dependency**. A *Pick Control dependency* from a read Register effect or read Memory effect R~1~ to an effect E~2~ exist if and only if all of the following apply:
- There is a Pick Basic dependency from R~1~ to a Branching effect BR~3~.
- The Branching effect BR~3~ is in program order before E~2~.

$\triangle$ **Pick dependency**. A *Pick dependency* from a read Register effect or read Memory effect R~1~ to an effect E~2~ exists if and only if one of the following applies:
- There is a Pick Basic dependency from R~1~ to E~2~.
- There is a Pick Address dependency from R~1~ to E~2~.
- There is a Pick Data dependency from R~1~ to E~2~.
- There is a Pick Control dependency from R~1~ to E~2~.

### B2.3.3 Ordering relations

$\triangle$ **Dependency-ordered-before**. A dependency creates externally-visible order between a memory read effect and another Memory effect generated by the same Observer. A memory read effect R~1~ is *Dependency-ordered-before* a memory read and write effect RW~2~ from the same Observer if and only if R~1~ appears in program order before RW~2~ and any of the following case apply:
- There is an Address dependency or a Data dependency from R~1~ to RW~2~.
- RW~2~ is a memory write effect W~2~ and there is a Control dependency from R~1~ to W~2~.
- RW~2~ is a memory read effect R~2~ generated by an instruction appearing in program order after an instruction that generates a Context synchronization event E~3~, and there is a Dependency through registers from R~1~ to E~3~.
- RW~2~ is a memory write effect W~2~ appearing in program order after a memory read or write effect RW~3~ and there is an Address dependency from R~1~ to RW~3~.
- RW~2~ is a Local read successor R~2~ of a memory write effect W~3~ and there is an Address dependency or a Data dependency from R~1~ to W~3~.

$\triangle$ **Pick-ordered-before**. A read Register effect or read Memory effect R~1~ is *Pick-ordered-before a read or write Memory effect RW~2~ from the same Observer if and only if R~1~ appears in program order before RW~2~ and any of the following cases apply:
- RW~2~ is a write Memory effect W~2~ and there is a Pick dependency from R~1~ to W~2~.
- RW~2~ is a read Memory effect R~2~ generated by an instruction appearing in program order after an instruction that generates a Context synchronization event E~3~, and there is a Pick Control dependency from R~1~ to E~3~.
- RW~2~ is a Memory effect generated by an instruction appearing in program order after an instruction that generates a Context synchronization event E~3~, there is a Pick Address dependency from R~1~ to an effect E~4~ and E~4~ is in program order before E~3~.
- RW~2~ is a write Memory effect W~2~, there is a Pick Address dependency from R~1~ to a read or write Memory effect RW~3~ and W~2~ is program-order-after RW~3~.



