vendor_name = ModelSim
<<<<<<< Updated upstream
source_file = 1, C:/Data/School/ECE 3710/ALU/regfile.v
source_file = 1, C:/Data/School/ECE 3710/ALU/Datapath.v
source_file = 1, C:/Data/School/ECE 3710/ALU/Reg.dat
source_file = 1, C:/Data/School/ECE 3710/ALU/alu_rf.v
source_file = 1, C:/Data/School/ECE 3710/ALU/alu_rf_tb.v
source_file = 1, C:/Data/School/ECE 3710/ALU/db/alu_rf.cbx.xml
design_name = Datapath
instance = comp, \result[0]~output , result[0]~output, Datapath, 1
instance = comp, \result[1]~output , result[1]~output, Datapath, 1
instance = comp, \result[2]~output , result[2]~output, Datapath, 1
instance = comp, \result[3]~output , result[3]~output, Datapath, 1
instance = comp, \result[4]~output , result[4]~output, Datapath, 1
instance = comp, \result[5]~output , result[5]~output, Datapath, 1
instance = comp, \result[6]~output , result[6]~output, Datapath, 1
instance = comp, \result[7]~output , result[7]~output, Datapath, 1
instance = comp, \result[8]~output , result[8]~output, Datapath, 1
instance = comp, \result[9]~output , result[9]~output, Datapath, 1
instance = comp, \result[10]~output , result[10]~output, Datapath, 1
instance = comp, \result[11]~output , result[11]~output, Datapath, 1
instance = comp, \result[12]~output , result[12]~output, Datapath, 1
instance = comp, \result[13]~output , result[13]~output, Datapath, 1
instance = comp, \result[14]~output , result[14]~output, Datapath, 1
instance = comp, \result[15]~output , result[15]~output, Datapath, 1
instance = comp, \psr_flags[0]~output , psr_flags[0]~output, Datapath, 1
instance = comp, \psr_flags[1]~output , psr_flags[1]~output, Datapath, 1
instance = comp, \psr_flags[2]~output , psr_flags[2]~output, Datapath, 1
instance = comp, \psr_flags[3]~output , psr_flags[3]~output, Datapath, 1
instance = comp, \psr_flags[4]~output , psr_flags[4]~output, Datapath, 1
instance = comp, \psr_flags[5]~output , psr_flags[5]~output, Datapath, 1
instance = comp, \psr_flags[6]~output , psr_flags[6]~output, Datapath, 1
instance = comp, \psr_flags[7]~output , psr_flags[7]~output, Datapath, 1
instance = comp, \psr_flags[8]~output , psr_flags[8]~output, Datapath, 1
instance = comp, \psr_flags[9]~output , psr_flags[9]~output, Datapath, 1
instance = comp, \psr_flags[10]~output , psr_flags[10]~output, Datapath, 1
instance = comp, \psr_flags[11]~output , psr_flags[11]~output, Datapath, 1
instance = comp, \psr_flags[12]~output , psr_flags[12]~output, Datapath, 1
instance = comp, \psr_flags[13]~output , psr_flags[13]~output, Datapath, 1
instance = comp, \psr_flags[14]~output , psr_flags[14]~output, Datapath, 1
instance = comp, \psr_flags[15]~output , psr_flags[15]~output, Datapath, 1
instance = comp, \alucont[4]~input , alucont[4]~input, Datapath, 1
instance = comp, \alucont[1]~input , alucont[1]~input, Datapath, 1
instance = comp, \alucont[2]~input , alucont[2]~input, Datapath, 1
instance = comp, \alucont[3]~input , alucont[3]~input, Datapath, 1
instance = comp, \alucont[0]~input , alucont[0]~input, Datapath, 1
instance = comp, \alunit|Mux16~0 , alunit|Mux16~0, Datapath, 1
instance = comp, \ra2[3]~input , ra2[3]~input, Datapath, 1
instance = comp, \ra2[2]~input , ra2[2]~input, Datapath, 1
instance = comp, \ra2[1]~input , ra2[1]~input, Datapath, 1
instance = comp, \ra2[4]~input , ra2[4]~input, Datapath, 1
instance = comp, \ra2[0]~input , ra2[0]~input, Datapath, 1
instance = comp, \rf|WideOr1 , rf|WideOr1, Datapath, 1
instance = comp, \clk~input , clk~input, Datapath, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, Datapath, 1
instance = comp, \rf|RAM~1600 , rf|RAM~1600, Datapath, 1
instance = comp, \ra1[4]~input , ra1[4]~input, Datapath, 1
instance = comp, \ra1[3]~input , ra1[3]~input, Datapath, 1
instance = comp, \ra1[2]~input , ra1[2]~input, Datapath, 1
instance = comp, \regwrite~input , regwrite~input, Datapath, 1
instance = comp, \ra1[0]~input , ra1[0]~input, Datapath, 1
instance = comp, \ra1[1]~input , ra1[1]~input, Datapath, 1
instance = comp, \rf|RAM~1568 , rf|RAM~1568, Datapath, 1
instance = comp, \rf|RAM~80 , rf|RAM~80, Datapath, 1
instance = comp, \rf|RAM~1601 , rf|RAM~1601, Datapath, 1
instance = comp, \rf|RAM~1571 , rf|RAM~1571, Datapath, 1
instance = comp, \rf|RAM~96 , rf|RAM~96, Datapath, 1
instance = comp, \rf|RAM~1569 , rf|RAM~1569, Datapath, 1
instance = comp, \rf|RAM~112 , rf|RAM~112, Datapath, 1
instance = comp, \rf|RAM~1619 , rf|RAM~1619, Datapath, 1
instance = comp, \rf|RAM~1587 , rf|RAM~1587, Datapath, 1
instance = comp, \rf|RAM~32 , rf|RAM~32, Datapath, 1
instance = comp, \rf|RAM~1585 , rf|RAM~1585, Datapath, 1
instance = comp, \rf|RAM~48 , rf|RAM~48, Datapath, 1
instance = comp, \rf|RAM~1618 , rf|RAM~1618, Datapath, 1
instance = comp, \rf|RAM~1584 , rf|RAM~1584, Datapath, 1
instance = comp, \rf|RAM~16 , rf|RAM~16, Datapath, 1
instance = comp, \rf|RAM~1586 , rf|RAM~1586, Datapath, 1
instance = comp, \rf|RAM~0 , rf|RAM~0, Datapath, 1
instance = comp, \rf|RAM~1072 , rf|RAM~1072, Datapath, 1
instance = comp, \rf|RAM~64feeder , rf|RAM~64feeder, Datapath, 1
instance = comp, \rf|RAM~1570 , rf|RAM~1570, Datapath, 1
instance = comp, \rf|RAM~64 , rf|RAM~64, Datapath, 1
instance = comp, \rf|RAM~529 , rf|RAM~529, Datapath, 1
instance = comp, \rf|RAM~464feeder , rf|RAM~464feeder, Datapath, 1
instance = comp, \rf|RAM~1580 , rf|RAM~1580, Datapath, 1
instance = comp, \rf|RAM~464 , rf|RAM~464, Datapath, 1
instance = comp, \rf|RAM~1583 , rf|RAM~1583, Datapath, 1
instance = comp, \rf|RAM~480 , rf|RAM~480, Datapath, 1
instance = comp, \rf|RAM~1581 , rf|RAM~1581, Datapath, 1
instance = comp, \rf|RAM~496 , rf|RAM~496, Datapath, 1
instance = comp, \rf|RAM~432feeder , rf|RAM~432feeder, Datapath, 1
instance = comp, \rf|RAM~1597 , rf|RAM~1597, Datapath, 1
instance = comp, \rf|RAM~432 , rf|RAM~432, Datapath, 1
instance = comp, \rf|RAM~1599 , rf|RAM~1599, Datapath, 1
instance = comp, \rf|RAM~416 , rf|RAM~416, Datapath, 1
instance = comp, \rf|RAM~400feeder , rf|RAM~400feeder, Datapath, 1
instance = comp, \rf|RAM~1596 , rf|RAM~1596, Datapath, 1
instance = comp, \rf|RAM~400 , rf|RAM~400, Datapath, 1
instance = comp, \rf|RAM~384feeder , rf|RAM~384feeder, Datapath, 1
instance = comp, \rf|RAM~1598 , rf|RAM~1598, Datapath, 1
instance = comp, \rf|RAM~384 , rf|RAM~384, Datapath, 1
instance = comp, \rf|RAM~1084 , rf|RAM~1084, Datapath, 1
instance = comp, \rf|RAM~448feeder , rf|RAM~448feeder, Datapath, 1
instance = comp, \rf|RAM~1582 , rf|RAM~1582, Datapath, 1
instance = comp, \rf|RAM~448 , rf|RAM~448, Datapath, 1
instance = comp, \rf|RAM~541 , rf|RAM~541, Datapath, 1
instance = comp, \rf|RAM~1573 , rf|RAM~1573, Datapath, 1
instance = comp, \rf|RAM~240 , rf|RAM~240, Datapath, 1
instance = comp, \rf|RAM~1575 , rf|RAM~1575, Datapath, 1
instance = comp, \rf|RAM~224 , rf|RAM~224, Datapath, 1
instance = comp, \rf|RAM~1589 , rf|RAM~1589, Datapath, 1
instance = comp, \rf|RAM~176 , rf|RAM~176, Datapath, 1
instance = comp, \rf|RAM~1591 , rf|RAM~1591, Datapath, 1
instance = comp, \rf|RAM~160 , rf|RAM~160, Datapath, 1
instance = comp, \rf|RAM~1620 , rf|RAM~1620, Datapath, 1
instance = comp, \rf|RAM~1588 , rf|RAM~1588, Datapath, 1
instance = comp, \rf|RAM~144 , rf|RAM~144, Datapath, 1
instance = comp, \rf|RAM~1621 , rf|RAM~1621, Datapath, 1
instance = comp, \rf|RAM~1590 , rf|RAM~1590, Datapath, 1
instance = comp, \rf|RAM~128 , rf|RAM~128, Datapath, 1
instance = comp, \rf|RAM~1076 , rf|RAM~1076, Datapath, 1
instance = comp, \rf|RAM~1572 , rf|RAM~1572, Datapath, 1
instance = comp, \rf|RAM~208 , rf|RAM~208, Datapath, 1
instance = comp, \rf|RAM~192feeder , rf|RAM~192feeder, Datapath, 1
instance = comp, \rf|RAM~1574 , rf|RAM~1574, Datapath, 1
instance = comp, \rf|RAM~192 , rf|RAM~192, Datapath, 1
instance = comp, \rf|RAM~533 , rf|RAM~533, Datapath, 1
instance = comp, \rf|RAM~1576 , rf|RAM~1576, Datapath, 1
instance = comp, \rf|RAM~336 , rf|RAM~336, Datapath, 1
instance = comp, \rf|RAM~1579 , rf|RAM~1579, Datapath, 1
instance = comp, \rf|RAM~352 , rf|RAM~352, Datapath, 1
instance = comp, \rf|RAM~1577 , rf|RAM~1577, Datapath, 1
instance = comp, \rf|RAM~368 , rf|RAM~368, Datapath, 1
instance = comp, \rf|RAM~288feeder , rf|RAM~288feeder, Datapath, 1
instance = comp, \rf|RAM~1595 , rf|RAM~1595, Datapath, 1
instance = comp, \rf|RAM~288 , rf|RAM~288, Datapath, 1
instance = comp, \rf|RAM~1593 , rf|RAM~1593, Datapath, 1
instance = comp, \rf|RAM~304 , rf|RAM~304, Datapath, 1
instance = comp, \rf|RAM~1592 , rf|RAM~1592, Datapath, 1
instance = comp, \rf|RAM~272 , rf|RAM~272, Datapath, 1
instance = comp, \rf|RAM~1594 , rf|RAM~1594, Datapath, 1
instance = comp, \rf|RAM~256 , rf|RAM~256, Datapath, 1
instance = comp, \rf|RAM~1080 , rf|RAM~1080, Datapath, 1
instance = comp, \rf|RAM~1578 , rf|RAM~1578, Datapath, 1
instance = comp, \rf|RAM~320 , rf|RAM~320, Datapath, 1
instance = comp, \rf|RAM~537 , rf|RAM~537, Datapath, 1
instance = comp, \rf|RAM~545 , rf|RAM~545, Datapath, 1
instance = comp, \rf|rd2[0]~0 , rf|rd2[0]~0, Datapath, 1
instance = comp, \rf|WideOr0 , rf|WideOr0, Datapath, 1
instance = comp, \rf|RAM~1064 , rf|RAM~1064, Datapath, 1
instance = comp, \rf|RAM~520 , rf|RAM~520, Datapath, 1
instance = comp, \rf|RAM~1056 , rf|RAM~1056, Datapath, 1
instance = comp, \rf|RAM~512 , rf|RAM~512, Datapath, 1
instance = comp, \rf|RAM~1060 , rf|RAM~1060, Datapath, 1
instance = comp, \rf|RAM~516 , rf|RAM~516, Datapath, 1
instance = comp, \rf|RAM~1068 , rf|RAM~1068, Datapath, 1
instance = comp, \rf|RAM~524 , rf|RAM~524, Datapath, 1
instance = comp, \rf|RAM~528 , rf|RAM~528, Datapath, 1
instance = comp, \alunit|Add1~66 , alunit|Add1~66, Datapath, 1
instance = comp, \alunit|Add1~1 , alunit|Add1~1, Datapath, 1
instance = comp, \alunit|Mux3~4 , alunit|Mux3~4, Datapath, 1
instance = comp, \alunit|Mux9~3 , alunit|Mux9~3, Datapath, 1
instance = comp, \alunit|Mux9~4 , alunit|Mux9~4, Datapath, 1
instance = comp, \alunit|Mux12~0 , alunit|Mux12~0, Datapath, 1
instance = comp, \rf|RAM~468 , rf|RAM~468, Datapath, 1
instance = comp, \rf|RAM~484 , rf|RAM~484, Datapath, 1
instance = comp, \rf|RAM~500 , rf|RAM~500, Datapath, 1
instance = comp, \rf|RAM~420 , rf|RAM~420, Datapath, 1
instance = comp, \rf|RAM~404 , rf|RAM~404, Datapath, 1
instance = comp, \rf|RAM~436 , rf|RAM~436, Datapath, 1
instance = comp, \rf|RAM~388 , rf|RAM~388, Datapath, 1
instance = comp, \rf|RAM~1388 , rf|RAM~1388, Datapath, 1
instance = comp, \rf|RAM~452 , rf|RAM~452, Datapath, 1
instance = comp, \rf|RAM~864 , rf|RAM~864, Datapath, 1
instance = comp, \rf|RAM~100 , rf|RAM~100, Datapath, 1
instance = comp, \rf|RAM~36 , rf|RAM~36, Datapath, 1
instance = comp, \rf|RAM~1627 , rf|RAM~1627, Datapath, 1
instance = comp, \rf|RAM~52 , rf|RAM~52, Datapath, 1
instance = comp, \rf|RAM~1626 , rf|RAM~1626, Datapath, 1
instance = comp, \rf|RAM~20 , rf|RAM~20, Datapath, 1
instance = comp, \rf|RAM~4 , rf|RAM~4, Datapath, 1
instance = comp, \rf|RAM~1376 , rf|RAM~1376, Datapath, 1
instance = comp, \rf|RAM~116 , rf|RAM~116, Datapath, 1
instance = comp, \rf|RAM~68 , rf|RAM~68, Datapath, 1
instance = comp, \rf|RAM~852 , rf|RAM~852, Datapath, 1
instance = comp, \rf|RAM~164 , rf|RAM~164, Datapath, 1
instance = comp, \rf|RAM~180 , rf|RAM~180, Datapath, 1
instance = comp, \rf|RAM~1628 , rf|RAM~1628, Datapath, 1
instance = comp, \rf|RAM~148 , rf|RAM~148, Datapath, 1
instance = comp, \rf|RAM~132feeder , rf|RAM~132feeder, Datapath, 1
instance = comp, \rf|RAM~132 , rf|RAM~132, Datapath, 1
instance = comp, \rf|RAM~1380 , rf|RAM~1380, Datapath, 1
instance = comp, \rf|RAM~228 , rf|RAM~228, Datapath, 1
instance = comp, \rf|RAM~212 , rf|RAM~212, Datapath, 1
instance = comp, \rf|RAM~244 , rf|RAM~244, Datapath, 1
instance = comp, \rf|RAM~196 , rf|RAM~196, Datapath, 1
instance = comp, \rf|RAM~856 , rf|RAM~856, Datapath, 1
instance = comp, \rf|RAM~340feeder , rf|RAM~340feeder, Datapath, 1
instance = comp, \rf|RAM~340 , rf|RAM~340, Datapath, 1
instance = comp, \rf|RAM~356 , rf|RAM~356, Datapath, 1
instance = comp, \rf|RAM~372 , rf|RAM~372, Datapath, 1
instance = comp, \rf|RAM~292 , rf|RAM~292, Datapath, 1
instance = comp, \rf|RAM~276feeder , rf|RAM~276feeder, Datapath, 1
instance = comp, \rf|RAM~276 , rf|RAM~276, Datapath, 1
instance = comp, \rf|RAM~308 , rf|RAM~308, Datapath, 1
instance = comp, \rf|RAM~260feeder , rf|RAM~260feeder, Datapath, 1
instance = comp, \rf|RAM~260 , rf|RAM~260, Datapath, 1
instance = comp, \rf|RAM~1384 , rf|RAM~1384, Datapath, 1
instance = comp, \rf|RAM~324 , rf|RAM~324, Datapath, 1
instance = comp, \rf|RAM~860 , rf|RAM~860, Datapath, 1
instance = comp, \rf|RAM~868 , rf|RAM~868, Datapath, 1
instance = comp, \alunit|Mux9~0 , alunit|Mux9~0, Datapath, 1
instance = comp, \rf|RAM~1602 , rf|RAM~1602, Datapath, 1
instance = comp, \rf|RAM~81 , rf|RAM~81, Datapath, 1
instance = comp, \rf|RAM~97feeder , rf|RAM~97feeder, Datapath, 1
instance = comp, \rf|RAM~97 , rf|RAM~97, Datapath, 1
instance = comp, \rf|RAM~33 , rf|RAM~33, Datapath, 1
instance = comp, \rf|RAM~17 , rf|RAM~17, Datapath, 1
instance = comp, \rf|RAM~1622 , rf|RAM~1622, Datapath, 1
instance = comp, \rf|RAM~49 , rf|RAM~49, Datapath, 1
instance = comp, \rf|RAM~1 , rf|RAM~1, Datapath, 1
instance = comp, \rf|RAM~1088 , rf|RAM~1088, Datapath, 1
instance = comp, \rf|RAM~113 , rf|RAM~113, Datapath, 1
instance = comp, \rf|RAM~1603 , rf|RAM~1603, Datapath, 1
instance = comp, \rf|RAM~65 , rf|RAM~65, Datapath, 1
instance = comp, \rf|RAM~546 , rf|RAM~546, Datapath, 1
instance = comp, \rf|RAM~401 , rf|RAM~401, Datapath, 1
instance = comp, \rf|RAM~417feeder , rf|RAM~417feeder, Datapath, 1
instance = comp, \rf|RAM~417 , rf|RAM~417, Datapath, 1
instance = comp, \rf|RAM~433 , rf|RAM~433, Datapath, 1
instance = comp, \rf|RAM~385 , rf|RAM~385, Datapath, 1
instance = comp, \rf|RAM~1100 , rf|RAM~1100, Datapath, 1
instance = comp, \rf|RAM~481 , rf|RAM~481, Datapath, 1
instance = comp, \rf|RAM~465 , rf|RAM~465, Datapath, 1
instance = comp, \rf|RAM~449 , rf|RAM~449, Datapath, 1
instance = comp, \rf|RAM~558 , rf|RAM~558, Datapath, 1
instance = comp, \rf|RAM~209 , rf|RAM~209, Datapath, 1
instance = comp, \rf|RAM~225feeder , rf|RAM~225feeder, Datapath, 1
instance = comp, \rf|RAM~225 , rf|RAM~225, Datapath, 1
instance = comp, \rf|RAM~161 , rf|RAM~161, Datapath, 1
instance = comp, \rf|RAM~1623 , rf|RAM~1623, Datapath, 1
instance = comp, \rf|RAM~145 , rf|RAM~145, Datapath, 1
instance = comp, \rf|RAM~177 , rf|RAM~177, Datapath, 1
instance = comp, \rf|RAM~129feeder , rf|RAM~129feeder, Datapath, 1
instance = comp, \rf|RAM~129 , rf|RAM~129, Datapath, 1
instance = comp, \rf|RAM~1092 , rf|RAM~1092, Datapath, 1
instance = comp, \rf|RAM~241feeder , rf|RAM~241feeder, Datapath, 1
instance = comp, \rf|RAM~241 , rf|RAM~241, Datapath, 1
instance = comp, \rf|RAM~193feeder , rf|RAM~193feeder, Datapath, 1
instance = comp, \rf|RAM~193 , rf|RAM~193, Datapath, 1
instance = comp, \rf|RAM~550 , rf|RAM~550, Datapath, 1
instance = comp, \rf|RAM~337 , rf|RAM~337, Datapath, 1
instance = comp, \rf|RAM~353feeder , rf|RAM~353feeder, Datapath, 1
instance = comp, \rf|RAM~353 , rf|RAM~353, Datapath, 1
instance = comp, \rf|RAM~305 , rf|RAM~305, Datapath, 1
instance = comp, \rf|RAM~289 , rf|RAM~289, Datapath, 1
instance = comp, \rf|RAM~273 , rf|RAM~273, Datapath, 1
instance = comp, \rf|RAM~257 , rf|RAM~257, Datapath, 1
instance = comp, \rf|RAM~1096 , rf|RAM~1096, Datapath, 1
instance = comp, \rf|RAM~369 , rf|RAM~369, Datapath, 1
instance = comp, \rf|RAM~321 , rf|RAM~321, Datapath, 1
instance = comp, \rf|RAM~554 , rf|RAM~554, Datapath, 1
instance = comp, \rf|RAM~562 , rf|RAM~562, Datapath, 1
instance = comp, \alunit|ShiftLeft0~0 , alunit|ShiftLeft0~0, Datapath, 1
instance = comp, \alunit|Mux2~0 , alunit|Mux2~0, Datapath, 1
instance = comp, \alunit|Add0~1 , alunit|Add0~1, Datapath, 1
instance = comp, \alunit|Add0~5 , alunit|Add0~5, Datapath, 1
instance = comp, \alunit|Add4~1 , alunit|Add4~1, Datapath, 1
instance = comp, \alunit|Add4~5 , alunit|Add4~5, Datapath, 1
instance = comp, \alunit|Mux2~3 , alunit|Mux2~3, Datapath, 1
instance = comp, \alunit|Mux2~2 , alunit|Mux2~2, Datapath, 1
instance = comp, \alunit|Add1~5 , alunit|Add1~5, Datapath, 1
instance = comp, \rf|rd2[1]~1 , rf|rd2[1]~1, Datapath, 1
instance = comp, \alunit|Mux2~1 , alunit|Mux2~1, Datapath, 1
instance = comp, \alunit|Mux2~4 , alunit|Mux2~4, Datapath, 1
instance = comp, \alunit|result[1] , alunit|result[1], Datapath, 1
instance = comp, \rf|RAM~497 , rf|RAM~497, Datapath, 1
instance = comp, \rf|RAM~1340 , rf|RAM~1340, Datapath, 1
instance = comp, \rf|RAM~813 , rf|RAM~813, Datapath, 1
instance = comp, \rf|RAM~1328 , rf|RAM~1328, Datapath, 1
instance = comp, \rf|RAM~801 , rf|RAM~801, Datapath, 1
instance = comp, \rf|RAM~1332 , rf|RAM~1332, Datapath, 1
instance = comp, \rf|RAM~805 , rf|RAM~805, Datapath, 1
instance = comp, \rf|RAM~1336 , rf|RAM~1336, Datapath, 1
instance = comp, \rf|RAM~809 , rf|RAM~809, Datapath, 1
instance = comp, \rf|RAM~817 , rf|RAM~817, Datapath, 1
instance = comp, \rf|rd1[1]~1 , rf|rd1[1]~1, Datapath, 1
instance = comp, \rf|RAM~370 , rf|RAM~370, Datapath, 1
instance = comp, \rf|RAM~354feeder , rf|RAM~354feeder, Datapath, 1
instance = comp, \rf|RAM~354 , rf|RAM~354, Datapath, 1
instance = comp, \rf|RAM~338feeder , rf|RAM~338feeder, Datapath, 1
instance = comp, \rf|RAM~338 , rf|RAM~338, Datapath, 1
instance = comp, \rf|RAM~290feeder , rf|RAM~290feeder, Datapath, 1
instance = comp, \rf|RAM~290 , rf|RAM~290, Datapath, 1
instance = comp, \rf|RAM~306 , rf|RAM~306, Datapath, 1
instance = comp, \rf|RAM~274 , rf|RAM~274, Datapath, 1
instance = comp, \rf|RAM~258feeder , rf|RAM~258feeder, Datapath, 1
instance = comp, \rf|RAM~258 , rf|RAM~258, Datapath, 1
instance = comp, \rf|RAM~1352 , rf|RAM~1352, Datapath, 1
instance = comp, \rf|RAM~322feeder , rf|RAM~322feeder, Datapath, 1
instance = comp, \rf|RAM~322 , rf|RAM~322, Datapath, 1
instance = comp, \rf|RAM~826 , rf|RAM~826, Datapath, 1
instance = comp, \rf|RAM~402 , rf|RAM~402, Datapath, 1
instance = comp, \rf|RAM~418 , rf|RAM~418, Datapath, 1
instance = comp, \rf|RAM~434 , rf|RAM~434, Datapath, 1
instance = comp, \rf|RAM~386feeder , rf|RAM~386feeder, Datapath, 1
instance = comp, \rf|RAM~386 , rf|RAM~386, Datapath, 1
instance = comp, \rf|RAM~1356 , rf|RAM~1356, Datapath, 1
instance = comp, \rf|RAM~482feeder , rf|RAM~482feeder, Datapath, 1
instance = comp, \rf|RAM~482 , rf|RAM~482, Datapath, 1
instance = comp, \rf|RAM~498 , rf|RAM~498, Datapath, 1
instance = comp, \rf|RAM~450feeder , rf|RAM~450feeder, Datapath, 1
instance = comp, \rf|RAM~450 , rf|RAM~450, Datapath, 1
instance = comp, \rf|RAM~830 , rf|RAM~830, Datapath, 1
instance = comp, \rf|RAM~242 , rf|RAM~242, Datapath, 1
instance = comp, \rf|RAM~226 , rf|RAM~226, Datapath, 1
instance = comp, \rf|RAM~162 , rf|RAM~162, Datapath, 1
instance = comp, \rf|RAM~178 , rf|RAM~178, Datapath, 1
instance = comp, \rf|RAM~1654 , rf|RAM~1654, Datapath, 1
instance = comp, \rf|RAM~146 , rf|RAM~146, Datapath, 1
instance = comp, \rf|RAM~1655 , rf|RAM~1655, Datapath, 1
instance = comp, \rf|RAM~130 , rf|RAM~130, Datapath, 1
instance = comp, \rf|RAM~1348 , rf|RAM~1348, Datapath, 1
instance = comp, \rf|RAM~210feeder , rf|RAM~210feeder, Datapath, 1
instance = comp, \rf|RAM~210 , rf|RAM~210, Datapath, 1
instance = comp, \rf|RAM~194 , rf|RAM~194, Datapath, 1
instance = comp, \rf|RAM~822 , rf|RAM~822, Datapath, 1
instance = comp, \rf|RAM~114 , rf|RAM~114, Datapath, 1
instance = comp, \rf|RAM~98 , rf|RAM~98, Datapath, 1
instance = comp, \rf|RAM~1617 , rf|RAM~1617, Datapath, 1
instance = comp, \rf|RAM~82 , rf|RAM~82, Datapath, 1
instance = comp, \rf|RAM~1653 , rf|RAM~1653, Datapath, 1
instance = comp, \rf|RAM~34 , rf|RAM~34, Datapath, 1
instance = comp, \rf|RAM~1652 , rf|RAM~1652, Datapath, 1
instance = comp, \rf|RAM~50 , rf|RAM~50, Datapath, 1
instance = comp, \rf|RAM~1651 , rf|RAM~1651, Datapath, 1
instance = comp, \rf|RAM~18 , rf|RAM~18, Datapath, 1
instance = comp, \rf|RAM~2feeder , rf|RAM~2feeder, Datapath, 1
instance = comp, \rf|RAM~2 , rf|RAM~2, Datapath, 1
instance = comp, \rf|RAM~1344 , rf|RAM~1344, Datapath, 1
instance = comp, \rf|RAM~66feeder , rf|RAM~66feeder, Datapath, 1
instance = comp, \rf|RAM~66 , rf|RAM~66, Datapath, 1
instance = comp, \rf|RAM~818 , rf|RAM~818, Datapath, 1
instance = comp, \rf|RAM~834 , rf|RAM~834, Datapath, 1
instance = comp, \rf|rd1[2]~2 , rf|rd1[2]~2, Datapath, 1
instance = comp, \rf|RAM~355feeder , rf|RAM~355feeder, Datapath, 1
instance = comp, \rf|RAM~355 , rf|RAM~355, Datapath, 1
instance = comp, \rf|RAM~371 , rf|RAM~371, Datapath, 1
instance = comp, \rf|RAM~291 , rf|RAM~291, Datapath, 1
instance = comp, \rf|RAM~275 , rf|RAM~275, Datapath, 1
instance = comp, \rf|RAM~307 , rf|RAM~307, Datapath, 1
instance = comp, \rf|RAM~259feeder , rf|RAM~259feeder, Datapath, 1
instance = comp, \rf|RAM~259 , rf|RAM~259, Datapath, 1
instance = comp, \rf|RAM~1368 , rf|RAM~1368, Datapath, 1
instance = comp, \rf|RAM~323feeder , rf|RAM~323feeder, Datapath, 1
instance = comp, \rf|RAM~323 , rf|RAM~323, Datapath, 1
instance = comp, \rf|RAM~843 , rf|RAM~843, Datapath, 1
instance = comp, \rf|RAM~243 , rf|RAM~243, Datapath, 1
instance = comp, \rf|RAM~211 , rf|RAM~211, Datapath, 1
instance = comp, \rf|RAM~227 , rf|RAM~227, Datapath, 1
instance = comp, \rf|RAM~163 , rf|RAM~163, Datapath, 1
instance = comp, \rf|RAM~1650 , rf|RAM~1650, Datapath, 1
instance = comp, \rf|RAM~147 , rf|RAM~147, Datapath, 1
instance = comp, \rf|RAM~179 , rf|RAM~179, Datapath, 1
instance = comp, \rf|RAM~131 , rf|RAM~131, Datapath, 1
instance = comp, \rf|RAM~1364 , rf|RAM~1364, Datapath, 1
instance = comp, \rf|RAM~195feeder , rf|RAM~195feeder, Datapath, 1
instance = comp, \rf|RAM~195 , rf|RAM~195, Datapath, 1
instance = comp, \rf|RAM~839 , rf|RAM~839, Datapath, 1
instance = comp, \rf|RAM~467 , rf|RAM~467, Datapath, 1
instance = comp, \rf|RAM~483 , rf|RAM~483, Datapath, 1
instance = comp, \rf|RAM~499 , rf|RAM~499, Datapath, 1
instance = comp, \rf|RAM~419 , rf|RAM~419, Datapath, 1
instance = comp, \rf|RAM~435 , rf|RAM~435, Datapath, 1
instance = comp, \rf|RAM~403 , rf|RAM~403, Datapath, 1
instance = comp, \rf|RAM~387 , rf|RAM~387, Datapath, 1
instance = comp, \rf|RAM~1372 , rf|RAM~1372, Datapath, 1
instance = comp, \rf|RAM~451 , rf|RAM~451, Datapath, 1
instance = comp, \rf|RAM~847 , rf|RAM~847, Datapath, 1
instance = comp, \rf|RAM~35 , rf|RAM~35, Datapath, 1
instance = comp, \rf|RAM~1649 , rf|RAM~1649, Datapath, 1
instance = comp, \rf|RAM~51 , rf|RAM~51, Datapath, 1
instance = comp, \rf|RAM~19 , rf|RAM~19, Datapath, 1
instance = comp, \rf|RAM~3feeder , rf|RAM~3feeder, Datapath, 1
instance = comp, \rf|RAM~3 , rf|RAM~3, Datapath, 1
instance = comp, \rf|RAM~1360 , rf|RAM~1360, Datapath, 1
instance = comp, \rf|RAM~99 , rf|RAM~99, Datapath, 1
instance = comp, \rf|RAM~115 , rf|RAM~115, Datapath, 1
instance = comp, \rf|RAM~1616 , rf|RAM~1616, Datapath, 1
instance = comp, \rf|RAM~83 , rf|RAM~83, Datapath, 1
instance = comp, \rf|RAM~67 , rf|RAM~67, Datapath, 1
instance = comp, \rf|RAM~835 , rf|RAM~835, Datapath, 1
instance = comp, \rf|RAM~851 , rf|RAM~851, Datapath, 1
instance = comp, \rf|rd1[3]~3 , rf|rd1[3]~3, Datapath, 1
instance = comp, \rf|rd1[0]~0 , rf|rd1[0]~0, Datapath, 1
instance = comp, \alunit|ShiftLeft0~3 , alunit|ShiftLeft0~3, Datapath, 1
instance = comp, \alunit|Add1~9 , alunit|Add1~9, Datapath, 1
instance = comp, \alunit|Add1~13 , alunit|Add1~13, Datapath, 1
instance = comp, \alunit|Mux3~6 , alunit|Mux3~6, Datapath, 1
instance = comp, \alunit|Mux0~0 , alunit|Mux0~0, Datapath, 1
instance = comp, \alunit|Add4~9 , alunit|Add4~9, Datapath, 1
instance = comp, \alunit|Add4~13 , alunit|Add4~13, Datapath, 1
instance = comp, \alunit|Add0~9 , alunit|Add0~9, Datapath, 1
instance = comp, \alunit|Add0~13 , alunit|Add0~13, Datapath, 1
instance = comp, \alunit|Mux0~2 , alunit|Mux0~2, Datapath, 1
instance = comp, \alunit|Mux0~1 , alunit|Mux0~1, Datapath, 1
instance = comp, \alunit|Mux0~3 , alunit|Mux0~3, Datapath, 1
instance = comp, \alunit|result[3] , alunit|result[3], Datapath, 1
instance = comp, \rf|RAM~339 , rf|RAM~339, Datapath, 1
instance = comp, \rf|RAM~1304 , rf|RAM~1304, Datapath, 1
instance = comp, \rf|RAM~775 , rf|RAM~775, Datapath, 1
instance = comp, \rf|RAM~1308 , rf|RAM~1308, Datapath, 1
instance = comp, \rf|RAM~779 , rf|RAM~779, Datapath, 1
instance = comp, \rf|RAM~1296 , rf|RAM~1296, Datapath, 1
instance = comp, \rf|RAM~767 , rf|RAM~767, Datapath, 1
instance = comp, \rf|RAM~1300 , rf|RAM~1300, Datapath, 1
instance = comp, \rf|RAM~771 , rf|RAM~771, Datapath, 1
instance = comp, \rf|RAM~783 , rf|RAM~783, Datapath, 1
instance = comp, \alunit|Add1~17 , alunit|Add1~17, Datapath, 1
instance = comp, \alunit|Mux4~1 , alunit|Mux4~1, Datapath, 1
instance = comp, \alunit|Mux4~0 , alunit|Mux4~0, Datapath, 1
instance = comp, \alunit|Mux2~5 , alunit|Mux2~5, Datapath, 1
instance = comp, \alunit|result~0 , alunit|result~0, Datapath, 1
instance = comp, \alunit|Add0~17 , alunit|Add0~17, Datapath, 1
instance = comp, \alunit|Add4~17 , alunit|Add4~17, Datapath, 1
instance = comp, \alunit|Mux4~2 , alunit|Mux4~2, Datapath, 1
instance = comp, \alunit|Mux4~3 , alunit|Mux4~3, Datapath, 1
instance = comp, \alunit|Mux8~0 , alunit|Mux8~0, Datapath, 1
instance = comp, \rf|rd2[4]~3 , rf|rd2[4]~3, Datapath, 1
instance = comp, \rf|rd2[2]~2 , rf|rd2[2]~2, Datapath, 1
instance = comp, \rf|rd1[4]~4 , rf|rd1[4]~4, Datapath, 1
instance = comp, \alunit|ShiftLeft0~4 , alunit|ShiftLeft0~4, Datapath, 1
instance = comp, \alunit|Mux4~4 , alunit|Mux4~4, Datapath, 1
instance = comp, \alunit|Mux4~5 , alunit|Mux4~5, Datapath, 1
instance = comp, \alunit|result[4] , alunit|result[4], Datapath, 1
instance = comp, \rf|RAM~1605 , rf|RAM~1605, Datapath, 1
instance = comp, \rf|RAM~84 , rf|RAM~84, Datapath, 1
instance = comp, \rf|RAM~1120 , rf|RAM~1120, Datapath, 1
instance = comp, \rf|RAM~580 , rf|RAM~580, Datapath, 1
instance = comp, \rf|RAM~1132 , rf|RAM~1132, Datapath, 1
instance = comp, \rf|RAM~592 , rf|RAM~592, Datapath, 1
instance = comp, \rf|RAM~1128 , rf|RAM~1128, Datapath, 1
instance = comp, \rf|RAM~588 , rf|RAM~588, Datapath, 1
instance = comp, \rf|RAM~1124 , rf|RAM~1124, Datapath, 1
instance = comp, \rf|RAM~584 , rf|RAM~584, Datapath, 1
instance = comp, \rf|RAM~596 , rf|RAM~596, Datapath, 1
instance = comp, \rf|RAM~245 , rf|RAM~245, Datapath, 1
instance = comp, \rf|RAM~229feeder , rf|RAM~229feeder, Datapath, 1
instance = comp, \rf|RAM~229 , rf|RAM~229, Datapath, 1
instance = comp, \rf|RAM~165 , rf|RAM~165, Datapath, 1
instance = comp, \rf|RAM~1625 , rf|RAM~1625, Datapath, 1
instance = comp, \rf|RAM~149 , rf|RAM~149, Datapath, 1
instance = comp, \rf|RAM~181 , rf|RAM~181, Datapath, 1
instance = comp, \rf|RAM~133 , rf|RAM~133, Datapath, 1
instance = comp, \rf|RAM~1396 , rf|RAM~1396, Datapath, 1
instance = comp, \rf|RAM~213 , rf|RAM~213, Datapath, 1
instance = comp, \rf|RAM~197 , rf|RAM~197, Datapath, 1
instance = comp, \rf|RAM~873 , rf|RAM~873, Datapath, 1
instance = comp, \rf|RAM~1604 , rf|RAM~1604, Datapath, 1
instance = comp, \rf|RAM~85 , rf|RAM~85, Datapath, 1
instance = comp, \rf|RAM~101 , rf|RAM~101, Datapath, 1
instance = comp, \rf|RAM~1624 , rf|RAM~1624, Datapath, 1
instance = comp, \rf|RAM~53 , rf|RAM~53, Datapath, 1
instance = comp, \rf|RAM~37 , rf|RAM~37, Datapath, 1
instance = comp, \rf|RAM~21 , rf|RAM~21, Datapath, 1
instance = comp, \rf|RAM~5 , rf|RAM~5, Datapath, 1
instance = comp, \rf|RAM~1392 , rf|RAM~1392, Datapath, 1
instance = comp, \rf|RAM~69 , rf|RAM~69, Datapath, 1
instance = comp, \rf|RAM~869 , rf|RAM~869, Datapath, 1
instance = comp, \rf|RAM~501feeder , rf|RAM~501feeder, Datapath, 1
instance = comp, \rf|RAM~501 , rf|RAM~501, Datapath, 1
instance = comp, \rf|RAM~485feeder , rf|RAM~485feeder, Datapath, 1
instance = comp, \rf|RAM~485 , rf|RAM~485, Datapath, 1
instance = comp, \rf|RAM~469feeder , rf|RAM~469feeder, Datapath, 1
instance = comp, \rf|RAM~469 , rf|RAM~469, Datapath, 1
instance = comp, \rf|RAM~405 , rf|RAM~405, Datapath, 1
instance = comp, \rf|RAM~421 , rf|RAM~421, Datapath, 1
instance = comp, \rf|RAM~437feeder , rf|RAM~437feeder, Datapath, 1
instance = comp, \rf|RAM~437 , rf|RAM~437, Datapath, 1
instance = comp, \rf|RAM~389 , rf|RAM~389, Datapath, 1
instance = comp, \rf|RAM~1404 , rf|RAM~1404, Datapath, 1
instance = comp, \rf|RAM~453feeder , rf|RAM~453feeder, Datapath, 1
instance = comp, \rf|RAM~453 , rf|RAM~453, Datapath, 1
instance = comp, \rf|RAM~881 , rf|RAM~881, Datapath, 1
instance = comp, \rf|RAM~373 , rf|RAM~373, Datapath, 1
instance = comp, \rf|RAM~357 , rf|RAM~357, Datapath, 1
instance = comp, \rf|RAM~293feeder , rf|RAM~293feeder, Datapath, 1
instance = comp, \rf|RAM~293 , rf|RAM~293, Datapath, 1
instance = comp, \rf|RAM~309 , rf|RAM~309, Datapath, 1
instance = comp, \rf|RAM~277 , rf|RAM~277, Datapath, 1
instance = comp, \rf|RAM~261 , rf|RAM~261, Datapath, 1
instance = comp, \rf|RAM~1400 , rf|RAM~1400, Datapath, 1
instance = comp, \rf|RAM~341feeder , rf|RAM~341feeder, Datapath, 1
instance = comp, \rf|RAM~341 , rf|RAM~341, Datapath, 1
instance = comp, \rf|RAM~325 , rf|RAM~325, Datapath, 1
instance = comp, \rf|RAM~877 , rf|RAM~877, Datapath, 1
instance = comp, \rf|RAM~885 , rf|RAM~885, Datapath, 1
instance = comp, \alunit|Mux5~0 , alunit|Mux5~0, Datapath, 1
instance = comp, \alunit|result~1 , alunit|result~1, Datapath, 1
instance = comp, \alunit|Add0~21 , alunit|Add0~21, Datapath, 1
instance = comp, \alunit|Add4~21 , alunit|Add4~21, Datapath, 1
instance = comp, \alunit|Mux5~1 , alunit|Mux5~1, Datapath, 1
instance = comp, \alunit|Add1~21 , alunit|Add1~21, Datapath, 1
instance = comp, \rf|rd2[5]~4 , rf|rd2[5]~4, Datapath, 1
instance = comp, \rf|rd1[5]~5 , rf|rd1[5]~5, Datapath, 1
instance = comp, \alunit|ShiftLeft0~5 , alunit|ShiftLeft0~5, Datapath, 1
instance = comp, \alunit|Mux5~2 , alunit|Mux5~2, Datapath, 1
instance = comp, \alunit|Mux5~3 , alunit|Mux5~3, Datapath, 1
instance = comp, \alunit|result[5] , alunit|result[5], Datapath, 1
instance = comp, \rf|RAM~117 , rf|RAM~117, Datapath, 1
instance = comp, \rf|RAM~1104 , rf|RAM~1104, Datapath, 1
instance = comp, \rf|RAM~563 , rf|RAM~563, Datapath, 1
instance = comp, \rf|RAM~1112 , rf|RAM~1112, Datapath, 1
instance = comp, \rf|RAM~571 , rf|RAM~571, Datapath, 1
instance = comp, \rf|RAM~1116 , rf|RAM~1116, Datapath, 1
instance = comp, \rf|RAM~575 , rf|RAM~575, Datapath, 1
instance = comp, \rf|RAM~1108 , rf|RAM~1108, Datapath, 1
instance = comp, \rf|RAM~567 , rf|RAM~567, Datapath, 1
instance = comp, \rf|RAM~579 , rf|RAM~579, Datapath, 1
instance = comp, \alunit|always0~0 , alunit|always0~0, Datapath, 1
instance = comp, \alunit|Mux9~9 , alunit|Mux9~9, Datapath, 1
instance = comp, \alunit|Mux9~1 , alunit|Mux9~1, Datapath, 1
instance = comp, \alunit|Mux9~2 , alunit|Mux9~2, Datapath, 1
instance = comp, \rf|RAM~343 , rf|RAM~343, Datapath, 1
instance = comp, \rf|RAM~359feeder , rf|RAM~359feeder, Datapath, 1
instance = comp, \rf|RAM~359 , rf|RAM~359, Datapath, 1
instance = comp, \rf|RAM~295 , rf|RAM~295, Datapath, 1
instance = comp, \rf|RAM~279 , rf|RAM~279, Datapath, 1
instance = comp, \rf|RAM~263feeder , rf|RAM~263feeder, Datapath, 1
instance = comp, \rf|RAM~263 , rf|RAM~263, Datapath, 1
instance = comp, \rf|RAM~1272 , rf|RAM~1272, Datapath, 1
instance = comp, \rf|RAM~375 , rf|RAM~375, Datapath, 1
instance = comp, \rf|RAM~327feeder , rf|RAM~327feeder, Datapath, 1
instance = comp, \rf|RAM~327 , rf|RAM~327, Datapath, 1
instance = comp, \rf|RAM~741 , rf|RAM~741, Datapath, 1
instance = comp, \rf|RAM~39feeder , rf|RAM~39feeder, Datapath, 1
instance = comp, \rf|RAM~39 , rf|RAM~39, Datapath, 1
instance = comp, \rf|RAM~23 , rf|RAM~23, Datapath, 1
instance = comp, \rf|RAM~1645 , rf|RAM~1645, Datapath, 1
instance = comp, \rf|RAM~55 , rf|RAM~55, Datapath, 1
instance = comp, \rf|RAM~7feeder , rf|RAM~7feeder, Datapath, 1
instance = comp, \rf|RAM~7 , rf|RAM~7, Datapath, 1
instance = comp, \rf|RAM~1264 , rf|RAM~1264, Datapath, 1
instance = comp, \rf|RAM~103 , rf|RAM~103, Datapath, 1
instance = comp, \rf|RAM~1614 , rf|RAM~1614, Datapath, 1
instance = comp, \rf|RAM~87 , rf|RAM~87, Datapath, 1
instance = comp, \rf|RAM~119feeder , rf|RAM~119feeder, Datapath, 1
instance = comp, \rf|RAM~119 , rf|RAM~119, Datapath, 1
instance = comp, \rf|RAM~71 , rf|RAM~71, Datapath, 1
instance = comp, \rf|RAM~733 , rf|RAM~733, Datapath, 1
instance = comp, \rf|RAM~503 , rf|RAM~503, Datapath, 1
instance = comp, \rf|RAM~487 , rf|RAM~487, Datapath, 1
instance = comp, \rf|RAM~471 , rf|RAM~471, Datapath, 1
instance = comp, \rf|RAM~423feeder , rf|RAM~423feeder, Datapath, 1
instance = comp, \rf|RAM~423 , rf|RAM~423, Datapath, 1
instance = comp, \rf|RAM~439feeder , rf|RAM~439feeder, Datapath, 1
instance = comp, \rf|RAM~439 , rf|RAM~439, Datapath, 1
instance = comp, \rf|RAM~407 , rf|RAM~407, Datapath, 1
instance = comp, \rf|RAM~391 , rf|RAM~391, Datapath, 1
instance = comp, \rf|RAM~1276 , rf|RAM~1276, Datapath, 1
instance = comp, \rf|RAM~455 , rf|RAM~455, Datapath, 1
instance = comp, \rf|RAM~745 , rf|RAM~745, Datapath, 1
instance = comp, \rf|RAM~183 , rf|RAM~183, Datapath, 1
instance = comp, \rf|RAM~167 , rf|RAM~167, Datapath, 1
instance = comp, \rf|RAM~1646 , rf|RAM~1646, Datapath, 1
instance = comp, \rf|RAM~151 , rf|RAM~151, Datapath, 1
instance = comp, \rf|RAM~135 , rf|RAM~135, Datapath, 1
instance = comp, \rf|RAM~1268 , rf|RAM~1268, Datapath, 1
instance = comp, \rf|RAM~215feeder , rf|RAM~215feeder, Datapath, 1
instance = comp, \rf|RAM~215 , rf|RAM~215, Datapath, 1
instance = comp, \rf|RAM~231feeder , rf|RAM~231feeder, Datapath, 1
instance = comp, \rf|RAM~231 , rf|RAM~231, Datapath, 1
instance = comp, \rf|RAM~247 , rf|RAM~247, Datapath, 1
instance = comp, \rf|RAM~199 , rf|RAM~199, Datapath, 1
instance = comp, \rf|RAM~737 , rf|RAM~737, Datapath, 1
instance = comp, \rf|RAM~749 , rf|RAM~749, Datapath, 1
instance = comp, \rf|RAM~1615 , rf|RAM~1615, Datapath, 1
instance = comp, \rf|RAM~86 , rf|RAM~86, Datapath, 1
instance = comp, \rf|RAM~102 , rf|RAM~102, Datapath, 1
instance = comp, \rf|RAM~22 , rf|RAM~22, Datapath, 1
instance = comp, \rf|RAM~38feeder , rf|RAM~38feeder, Datapath, 1
instance = comp, \rf|RAM~38 , rf|RAM~38, Datapath, 1
instance = comp, \rf|RAM~1647 , rf|RAM~1647, Datapath, 1
instance = comp, \rf|RAM~54 , rf|RAM~54, Datapath, 1
instance = comp, \rf|RAM~6feeder , rf|RAM~6feeder, Datapath, 1
instance = comp, \rf|RAM~6 , rf|RAM~6, Datapath, 1
instance = comp, \rf|RAM~1280 , rf|RAM~1280, Datapath, 1
instance = comp, \rf|RAM~118 , rf|RAM~118, Datapath, 1
instance = comp, \rf|RAM~70feeder , rf|RAM~70feeder, Datapath, 1
instance = comp, \rf|RAM~70 , rf|RAM~70, Datapath, 1
instance = comp, \rf|RAM~750 , rf|RAM~750, Datapath, 1
instance = comp, \rf|RAM~406 , rf|RAM~406, Datapath, 1
instance = comp, \rf|RAM~422 , rf|RAM~422, Datapath, 1
instance = comp, \rf|RAM~438feeder , rf|RAM~438feeder, Datapath, 1
instance = comp, \rf|RAM~438 , rf|RAM~438, Datapath, 1
instance = comp, \rf|RAM~390feeder , rf|RAM~390feeder, Datapath, 1
instance = comp, \rf|RAM~390 , rf|RAM~390, Datapath, 1
instance = comp, \rf|RAM~1292 , rf|RAM~1292, Datapath, 1
instance = comp, \rf|RAM~486feeder , rf|RAM~486feeder, Datapath, 1
instance = comp, \rf|RAM~486 , rf|RAM~486, Datapath, 1
instance = comp, \rf|RAM~470feeder , rf|RAM~470feeder, Datapath, 1
instance = comp, \rf|RAM~470 , rf|RAM~470, Datapath, 1
instance = comp, \rf|RAM~502 , rf|RAM~502, Datapath, 1
instance = comp, \rf|RAM~454feeder , rf|RAM~454feeder, Datapath, 1
instance = comp, \rf|RAM~454 , rf|RAM~454, Datapath, 1
instance = comp, \rf|RAM~762 , rf|RAM~762, Datapath, 1
instance = comp, \rf|RAM~214 , rf|RAM~214, Datapath, 1
instance = comp, \rf|RAM~230feeder , rf|RAM~230feeder, Datapath, 1
instance = comp, \rf|RAM~230 , rf|RAM~230, Datapath, 1
instance = comp, \rf|RAM~166 , rf|RAM~166, Datapath, 1
instance = comp, \rf|RAM~1648 , rf|RAM~1648, Datapath, 1
instance = comp, \rf|RAM~150 , rf|RAM~150, Datapath, 1
instance = comp, \rf|RAM~182 , rf|RAM~182, Datapath, 1
instance = comp, \rf|RAM~134 , rf|RAM~134, Datapath, 1
instance = comp, \rf|RAM~1284 , rf|RAM~1284, Datapath, 1
instance = comp, \rf|RAM~198feeder , rf|RAM~198feeder, Datapath, 1
instance = comp, \rf|RAM~198 , rf|RAM~198, Datapath, 1
instance = comp, \rf|RAM~754 , rf|RAM~754, Datapath, 1
instance = comp, \rf|RAM~342feeder , rf|RAM~342feeder, Datapath, 1
instance = comp, \rf|RAM~342 , rf|RAM~342, Datapath, 1
instance = comp, \rf|RAM~358feeder , rf|RAM~358feeder, Datapath, 1
instance = comp, \rf|RAM~358 , rf|RAM~358, Datapath, 1
instance = comp, \rf|RAM~310 , rf|RAM~310, Datapath, 1
instance = comp, \rf|RAM~294 , rf|RAM~294, Datapath, 1
instance = comp, \rf|RAM~278feeder , rf|RAM~278feeder, Datapath, 1
instance = comp, \rf|RAM~278 , rf|RAM~278, Datapath, 1
instance = comp, \rf|RAM~262 , rf|RAM~262, Datapath, 1
instance = comp, \rf|RAM~1288 , rf|RAM~1288, Datapath, 1
instance = comp, \rf|RAM~374 , rf|RAM~374, Datapath, 1
instance = comp, \rf|RAM~326feeder , rf|RAM~326feeder, Datapath, 1
instance = comp, \rf|RAM~326 , rf|RAM~326, Datapath, 1
instance = comp, \rf|RAM~758 , rf|RAM~758, Datapath, 1
instance = comp, \rf|RAM~766 , rf|RAM~766, Datapath, 1
instance = comp, \alunit|Mux6~0 , alunit|Mux6~0, Datapath, 1
instance = comp, \alunit|Add0~25 , alunit|Add0~25, Datapath, 1
instance = comp, \alunit|result~2 , alunit|result~2, Datapath, 1
instance = comp, \alunit|Add4~25 , alunit|Add4~25, Datapath, 1
instance = comp, \alunit|Mux6~1 , alunit|Mux6~1, Datapath, 1
instance = comp, \alunit|Add1~25 , alunit|Add1~25, Datapath, 1
instance = comp, \alunit|ShiftLeft0~1 , alunit|ShiftLeft0~1, Datapath, 1
instance = comp, \alunit|ShiftLeft0~2 , alunit|ShiftLeft0~2, Datapath, 1
instance = comp, \alunit|ShiftLeft0~6 , alunit|ShiftLeft0~6, Datapath, 1
instance = comp, \rf|rd2[6]~5 , rf|rd2[6]~5, Datapath, 1
instance = comp, \rf|rd1[6]~6 , rf|rd1[6]~6, Datapath, 1
instance = comp, \alunit|ShiftLeft0~7 , alunit|ShiftLeft0~7, Datapath, 1
instance = comp, \alunit|Mux6~2 , alunit|Mux6~2, Datapath, 1
instance = comp, \alunit|Mux6~3 , alunit|Mux6~3, Datapath, 1
instance = comp, \alunit|result[6] , alunit|result[6], Datapath, 1
instance = comp, \rf|RAM~246 , rf|RAM~246, Datapath, 1
instance = comp, \rf|RAM~1412 , rf|RAM~1412, Datapath, 1
instance = comp, \rf|RAM~890 , rf|RAM~890, Datapath, 1
instance = comp, \rf|RAM~1420 , rf|RAM~1420, Datapath, 1
instance = comp, \rf|RAM~898 , rf|RAM~898, Datapath, 1
instance = comp, \rf|RAM~1408 , rf|RAM~1408, Datapath, 1
instance = comp, \rf|RAM~886 , rf|RAM~886, Datapath, 1
instance = comp, \rf|RAM~1416 , rf|RAM~1416, Datapath, 1
instance = comp, \rf|RAM~894 , rf|RAM~894, Datapath, 1
instance = comp, \rf|RAM~902 , rf|RAM~902, Datapath, 1
instance = comp, \alunit|Add1~29 , alunit|Add1~29, Datapath, 1
instance = comp, \alunit|Add4~29 , alunit|Add4~29, Datapath, 1
instance = comp, \alunit|result~3 , alunit|result~3, Datapath, 1
instance = comp, \alunit|Add0~29 , alunit|Add0~29, Datapath, 1
instance = comp, \alunit|Mux7~0 , alunit|Mux7~0, Datapath, 1
instance = comp, \alunit|Mux7~1 , alunit|Mux7~1, Datapath, 1
instance = comp, \rf|rd2[7]~6 , rf|rd2[7]~6, Datapath, 1
instance = comp, \alunit|ShiftLeft0~8 , alunit|ShiftLeft0~8, Datapath, 1
instance = comp, \alunit|Mux7~2 , alunit|Mux7~2, Datapath, 1
instance = comp, \alunit|Mux7~3 , alunit|Mux7~3, Datapath, 1
instance = comp, \alunit|result[7] , alunit|result[7], Datapath, 1
instance = comp, \rf|RAM~311 , rf|RAM~311, Datapath, 1
instance = comp, \rf|RAM~1432 , rf|RAM~1432, Datapath, 1
instance = comp, \rf|RAM~911 , rf|RAM~911, Datapath, 1
instance = comp, \rf|RAM~1424 , rf|RAM~1424, Datapath, 1
instance = comp, \rf|RAM~903 , rf|RAM~903, Datapath, 1
instance = comp, \rf|RAM~1428 , rf|RAM~1428, Datapath, 1
instance = comp, \rf|RAM~907 , rf|RAM~907, Datapath, 1
instance = comp, \rf|RAM~1436 , rf|RAM~1436, Datapath, 1
instance = comp, \rf|RAM~915 , rf|RAM~915, Datapath, 1
instance = comp, \rf|RAM~919 , rf|RAM~919, Datapath, 1
instance = comp, \rf|rd1[7]~7 , rf|rd1[7]~7, Datapath, 1
instance = comp, \rf|RAM~248 , rf|RAM~248, Datapath, 1
instance = comp, \rf|RAM~232 , rf|RAM~232, Datapath, 1
instance = comp, \rf|RAM~168 , rf|RAM~168, Datapath, 1
instance = comp, \rf|RAM~1644 , rf|RAM~1644, Datapath, 1
instance = comp, \rf|RAM~152 , rf|RAM~152, Datapath, 1
instance = comp, \rf|RAM~184 , rf|RAM~184, Datapath, 1
instance = comp, \rf|RAM~136 , rf|RAM~136, Datapath, 1
instance = comp, \rf|RAM~1444 , rf|RAM~1444, Datapath, 1
instance = comp, \rf|RAM~216 , rf|RAM~216, Datapath, 1
instance = comp, \rf|RAM~200 , rf|RAM~200, Datapath, 1
instance = comp, \rf|RAM~924 , rf|RAM~924, Datapath, 1
instance = comp, \rf|RAM~408 , rf|RAM~408, Datapath, 1
instance = comp, \rf|RAM~424 , rf|RAM~424, Datapath, 1
instance = comp, \rf|RAM~440 , rf|RAM~440, Datapath, 1
instance = comp, \rf|RAM~392 , rf|RAM~392, Datapath, 1
instance = comp, \rf|RAM~1452 , rf|RAM~1452, Datapath, 1
instance = comp, \rf|RAM~488feeder , rf|RAM~488feeder, Datapath, 1
instance = comp, \rf|RAM~488 , rf|RAM~488, Datapath, 1
instance = comp, \rf|RAM~472feeder , rf|RAM~472feeder, Datapath, 1
instance = comp, \rf|RAM~472 , rf|RAM~472, Datapath, 1
instance = comp, \rf|RAM~504 , rf|RAM~504, Datapath, 1
instance = comp, \rf|RAM~456feeder , rf|RAM~456feeder, Datapath, 1
instance = comp, \rf|RAM~456 , rf|RAM~456, Datapath, 1
instance = comp, \rf|RAM~932 , rf|RAM~932, Datapath, 1
instance = comp, \rf|RAM~1613 , rf|RAM~1613, Datapath, 1
instance = comp, \rf|RAM~88 , rf|RAM~88, Datapath, 1
instance = comp, \rf|RAM~104 , rf|RAM~104, Datapath, 1
instance = comp, \rf|RAM~120 , rf|RAM~120, Datapath, 1
instance = comp, \rf|RAM~1643 , rf|RAM~1643, Datapath, 1
instance = comp, \rf|RAM~56 , rf|RAM~56, Datapath, 1
instance = comp, \rf|RAM~24 , rf|RAM~24, Datapath, 1
instance = comp, \rf|RAM~8 , rf|RAM~8, Datapath, 1
instance = comp, \rf|RAM~1440 , rf|RAM~1440, Datapath, 1
instance = comp, \rf|RAM~72feeder , rf|RAM~72feeder, Datapath, 1
instance = comp, \rf|RAM~72 , rf|RAM~72, Datapath, 1
instance = comp, \rf|RAM~920 , rf|RAM~920, Datapath, 1
instance = comp, \rf|RAM~376feeder , rf|RAM~376feeder, Datapath, 1
instance = comp, \rf|RAM~376 , rf|RAM~376, Datapath, 1
instance = comp, \rf|RAM~360 , rf|RAM~360, Datapath, 1
instance = comp, \rf|RAM~296feeder , rf|RAM~296feeder, Datapath, 1
instance = comp, \rf|RAM~296 , rf|RAM~296, Datapath, 1
instance = comp, \rf|RAM~312 , rf|RAM~312, Datapath, 1
instance = comp, \rf|RAM~280 , rf|RAM~280, Datapath, 1
instance = comp, \rf|RAM~264 , rf|RAM~264, Datapath, 1
instance = comp, \rf|RAM~1448 , rf|RAM~1448, Datapath, 1
instance = comp, \rf|RAM~344 , rf|RAM~344, Datapath, 1
instance = comp, \rf|RAM~328 , rf|RAM~328, Datapath, 1
instance = comp, \rf|RAM~928 , rf|RAM~928, Datapath, 1
instance = comp, \rf|RAM~936 , rf|RAM~936, Datapath, 1
instance = comp, \rf|rd1[8]~8 , rf|rd1[8]~8, Datapath, 1
instance = comp, \alunit|ShiftLeft0~9 , alunit|ShiftLeft0~9, Datapath, 1
instance = comp, \alunit|Mux8~3 , alunit|Mux8~3, Datapath, 1
instance = comp, \alunit|Mux8~1 , alunit|Mux8~1, Datapath, 1
instance = comp, \alunit|result~4 , alunit|result~4, Datapath, 1
instance = comp, \alunit|Add0~33 , alunit|Add0~33, Datapath, 1
instance = comp, \alunit|Add4~33 , alunit|Add4~33, Datapath, 1
instance = comp, \alunit|Mux8~2 , alunit|Mux8~2, Datapath, 1
instance = comp, \alunit|Add1~33 , alunit|Add1~33, Datapath, 1
instance = comp, \rf|rd2[8]~7 , rf|rd2[8]~7, Datapath, 1
instance = comp, \alunit|Mux8~4 , alunit|Mux8~4, Datapath, 1
instance = comp, \alunit|result[8] , alunit|result[8], Datapath, 1
instance = comp, \rf|RAM~40 , rf|RAM~40, Datapath, 1
instance = comp, \rf|RAM~1248 , rf|RAM~1248, Datapath, 1
instance = comp, \rf|RAM~716 , rf|RAM~716, Datapath, 1
instance = comp, \rf|RAM~1260 , rf|RAM~1260, Datapath, 1
instance = comp, \rf|RAM~728 , rf|RAM~728, Datapath, 1
instance = comp, \rf|RAM~1256 , rf|RAM~1256, Datapath, 1
instance = comp, \rf|RAM~724 , rf|RAM~724, Datapath, 1
instance = comp, \rf|RAM~1252 , rf|RAM~1252, Datapath, 1
instance = comp, \rf|RAM~720 , rf|RAM~720, Datapath, 1
instance = comp, \rf|RAM~732 , rf|RAM~732, Datapath, 1
instance = comp, \rf|RAM~170 , rf|RAM~170, Datapath, 1
instance = comp, \rf|RAM~1640 , rf|RAM~1640, Datapath, 1
instance = comp, \rf|RAM~154 , rf|RAM~154, Datapath, 1
instance = comp, \rf|RAM~186 , rf|RAM~186, Datapath, 1
instance = comp, \rf|RAM~138 , rf|RAM~138, Datapath, 1
instance = comp, \rf|RAM~1476 , rf|RAM~1476, Datapath, 1
instance = comp, \rf|RAM~234 , rf|RAM~234, Datapath, 1
instance = comp, \rf|RAM~218 , rf|RAM~218, Datapath, 1
instance = comp, \rf|RAM~202feeder , rf|RAM~202feeder, Datapath, 1
instance = comp, \rf|RAM~202 , rf|RAM~202, Datapath, 1
instance = comp, \rf|RAM~958 , rf|RAM~958, Datapath, 1
instance = comp, \rf|RAM~506 , rf|RAM~506, Datapath, 1
instance = comp, \rf|RAM~490feeder , rf|RAM~490feeder, Datapath, 1
instance = comp, \rf|RAM~490 , rf|RAM~490, Datapath, 1
instance = comp, \rf|RAM~442feeder , rf|RAM~442feeder, Datapath, 1
instance = comp, \rf|RAM~442 , rf|RAM~442, Datapath, 1
instance = comp, \rf|RAM~426 , rf|RAM~426, Datapath, 1
instance = comp, \rf|RAM~410 , rf|RAM~410, Datapath, 1
instance = comp, \rf|RAM~394feeder , rf|RAM~394feeder, Datapath, 1
instance = comp, \rf|RAM~394 , rf|RAM~394, Datapath, 1
instance = comp, \rf|RAM~1484 , rf|RAM~1484, Datapath, 1
instance = comp, \rf|RAM~474 , rf|RAM~474, Datapath, 1
instance = comp, \rf|RAM~458 , rf|RAM~458, Datapath, 1
instance = comp, \rf|RAM~966 , rf|RAM~966, Datapath, 1
instance = comp, \rf|RAM~1611 , rf|RAM~1611, Datapath, 1
instance = comp, \rf|RAM~90 , rf|RAM~90, Datapath, 1
instance = comp, \rf|RAM~106feeder , rf|RAM~106feeder, Datapath, 1
instance = comp, \rf|RAM~106 , rf|RAM~106, Datapath, 1
instance = comp, \rf|RAM~122 , rf|RAM~122, Datapath, 1
instance = comp, \rf|RAM~42 , rf|RAM~42, Datapath, 1
instance = comp, \rf|RAM~26 , rf|RAM~26, Datapath, 1
instance = comp, \rf|RAM~1639 , rf|RAM~1639, Datapath, 1
instance = comp, \rf|RAM~58 , rf|RAM~58, Datapath, 1
instance = comp, \rf|RAM~10 , rf|RAM~10, Datapath, 1
instance = comp, \rf|RAM~1472 , rf|RAM~1472, Datapath, 1
instance = comp, \rf|RAM~74feeder , rf|RAM~74feeder, Datapath, 1
instance = comp, \rf|RAM~74 , rf|RAM~74, Datapath, 1
instance = comp, \rf|RAM~954 , rf|RAM~954, Datapath, 1
instance = comp, \rf|RAM~346 , rf|RAM~346, Datapath, 1
instance = comp, \rf|RAM~362feeder , rf|RAM~362feeder, Datapath, 1
instance = comp, \rf|RAM~362 , rf|RAM~362, Datapath, 1
instance = comp, \rf|RAM~378 , rf|RAM~378, Datapath, 1
instance = comp, \rf|RAM~314 , rf|RAM~314, Datapath, 1
instance = comp, \rf|RAM~298feeder , rf|RAM~298feeder, Datapath, 1
instance = comp, \rf|RAM~298 , rf|RAM~298, Datapath, 1
instance = comp, \rf|RAM~282 , rf|RAM~282, Datapath, 1
instance = comp, \rf|RAM~266feeder , rf|RAM~266feeder, Datapath, 1
instance = comp, \rf|RAM~266 , rf|RAM~266, Datapath, 1
instance = comp, \rf|RAM~1480 , rf|RAM~1480, Datapath, 1
instance = comp, \rf|RAM~330feeder , rf|RAM~330feeder, Datapath, 1
instance = comp, \rf|RAM~330 , rf|RAM~330, Datapath, 1
instance = comp, \rf|RAM~962 , rf|RAM~962, Datapath, 1
instance = comp, \rf|RAM~970 , rf|RAM~970, Datapath, 1
instance = comp, \rf|rd1[10]~10 , rf|rd1[10]~10, Datapath, 1
instance = comp, \alunit|Mux10~0 , alunit|Mux10~0, Datapath, 1
instance = comp, \rf|RAM~1612 , rf|RAM~1612, Datapath, 1
instance = comp, \rf|RAM~89 , rf|RAM~89, Datapath, 1
instance = comp, \rf|RAM~105feeder , rf|RAM~105feeder, Datapath, 1
instance = comp, \rf|RAM~105 , rf|RAM~105, Datapath, 1
instance = comp, \rf|RAM~121 , rf|RAM~121, Datapath, 1
instance = comp, \rf|RAM~41 , rf|RAM~41, Datapath, 1
instance = comp, \rf|RAM~1641 , rf|RAM~1641, Datapath, 1
instance = comp, \rf|RAM~57 , rf|RAM~57, Datapath, 1
instance = comp, \rf|RAM~25 , rf|RAM~25, Datapath, 1
instance = comp, \rf|RAM~9feeder , rf|RAM~9feeder, Datapath, 1
instance = comp, \rf|RAM~9 , rf|RAM~9, Datapath, 1
instance = comp, \rf|RAM~1456 , rf|RAM~1456, Datapath, 1
instance = comp, \rf|RAM~73 , rf|RAM~73, Datapath, 1
instance = comp, \rf|RAM~937 , rf|RAM~937, Datapath, 1
instance = comp, \rf|RAM~425 , rf|RAM~425, Datapath, 1
instance = comp, \rf|RAM~441 , rf|RAM~441, Datapath, 1
instance = comp, \rf|RAM~409 , rf|RAM~409, Datapath, 1
instance = comp, \rf|RAM~393feeder , rf|RAM~393feeder, Datapath, 1
instance = comp, \rf|RAM~393 , rf|RAM~393, Datapath, 1
instance = comp, \rf|RAM~1468 , rf|RAM~1468, Datapath, 1
instance = comp, \rf|RAM~489feeder , rf|RAM~489feeder, Datapath, 1
instance = comp, \rf|RAM~489 , rf|RAM~489, Datapath, 1
instance = comp, \rf|RAM~505 , rf|RAM~505, Datapath, 1
instance = comp, \rf|RAM~473 , rf|RAM~473, Datapath, 1
instance = comp, \rf|RAM~457 , rf|RAM~457, Datapath, 1
instance = comp, \rf|RAM~949 , rf|RAM~949, Datapath, 1
instance = comp, \rf|RAM~249 , rf|RAM~249, Datapath, 1
instance = comp, \rf|RAM~233 , rf|RAM~233, Datapath, 1
instance = comp, \rf|RAM~169 , rf|RAM~169, Datapath, 1
instance = comp, \rf|RAM~185 , rf|RAM~185, Datapath, 1
instance = comp, \rf|RAM~1642 , rf|RAM~1642, Datapath, 1
instance = comp, \rf|RAM~153 , rf|RAM~153, Datapath, 1
instance = comp, \rf|RAM~137feeder , rf|RAM~137feeder, Datapath, 1
instance = comp, \rf|RAM~137 , rf|RAM~137, Datapath, 1
instance = comp, \rf|RAM~1460 , rf|RAM~1460, Datapath, 1
instance = comp, \rf|RAM~201feeder , rf|RAM~201feeder, Datapath, 1
instance = comp, \rf|RAM~201 , rf|RAM~201, Datapath, 1
instance = comp, \rf|RAM~941 , rf|RAM~941, Datapath, 1
instance = comp, \rf|RAM~297feeder , rf|RAM~297feeder, Datapath, 1
instance = comp, \rf|RAM~297 , rf|RAM~297, Datapath, 1
instance = comp, \rf|RAM~313 , rf|RAM~313, Datapath, 1
instance = comp, \rf|RAM~281 , rf|RAM~281, Datapath, 1
instance = comp, \rf|RAM~265feeder , rf|RAM~265feeder, Datapath, 1
instance = comp, \rf|RAM~265 , rf|RAM~265, Datapath, 1
instance = comp, \rf|RAM~1464 , rf|RAM~1464, Datapath, 1
instance = comp, \rf|RAM~361 , rf|RAM~361, Datapath, 1
instance = comp, \rf|RAM~377 , rf|RAM~377, Datapath, 1
instance = comp, \rf|RAM~345 , rf|RAM~345, Datapath, 1
instance = comp, \rf|RAM~329feeder , rf|RAM~329feeder, Datapath, 1
instance = comp, \rf|RAM~329 , rf|RAM~329, Datapath, 1
instance = comp, \rf|RAM~945 , rf|RAM~945, Datapath, 1
instance = comp, \rf|RAM~953 , rf|RAM~953, Datapath, 1
instance = comp, \alunit|result~5 , alunit|result~5, Datapath, 1
instance = comp, \rf|rd1[9]~9 , rf|rd1[9]~9, Datapath, 1
instance = comp, \alunit|Mux9~5 , alunit|Mux9~5, Datapath, 1
instance = comp, \alunit|Add4~37 , alunit|Add4~37, Datapath, 1
instance = comp, \alunit|Add0~37 , alunit|Add0~37, Datapath, 1
instance = comp, \alunit|Mux9~6 , alunit|Mux9~6, Datapath, 1
instance = comp, \alunit|Add1~37 , alunit|Add1~37, Datapath, 1
instance = comp, \rf|rd2[9]~8 , rf|rd2[9]~8, Datapath, 1
instance = comp, \alunit|ShiftLeft0~10 , alunit|ShiftLeft0~10, Datapath, 1
instance = comp, \alunit|Mux9~7 , alunit|Mux9~7, Datapath, 1
instance = comp, \alunit|Mux9~8 , alunit|Mux9~8, Datapath, 1
instance = comp, \alunit|result[9] , alunit|result[9], Datapath, 1
instance = comp, \rf|RAM~217 , rf|RAM~217, Datapath, 1
instance = comp, \rf|RAM~1236 , rf|RAM~1236, Datapath, 1
instance = comp, \rf|RAM~703 , rf|RAM~703, Datapath, 1
instance = comp, \rf|RAM~1244 , rf|RAM~1244, Datapath, 1
instance = comp, \rf|RAM~711 , rf|RAM~711, Datapath, 1
instance = comp, \rf|RAM~1232 , rf|RAM~1232, Datapath, 1
instance = comp, \rf|RAM~699 , rf|RAM~699, Datapath, 1
instance = comp, \rf|RAM~1240 , rf|RAM~1240, Datapath, 1
instance = comp, \rf|RAM~707 , rf|RAM~707, Datapath, 1
instance = comp, \rf|RAM~715 , rf|RAM~715, Datapath, 1
instance = comp, \alunit|Add0~41 , alunit|Add0~41, Datapath, 1
instance = comp, \alunit|result~6 , alunit|result~6, Datapath, 1
instance = comp, \alunit|Add4~41 , alunit|Add4~41, Datapath, 1
instance = comp, \alunit|Mux10~1 , alunit|Mux10~1, Datapath, 1
instance = comp, \alunit|ShiftLeft0~11 , alunit|ShiftLeft0~11, Datapath, 1
instance = comp, \alunit|Mux10~2 , alunit|Mux10~2, Datapath, 1
instance = comp, \alunit|Add1~41 , alunit|Add1~41, Datapath, 1
instance = comp, \rf|rd2[10]~9 , rf|rd2[10]~9, Datapath, 1
instance = comp, \alunit|Mux10~3 , alunit|Mux10~3, Datapath, 1
instance = comp, \alunit|result[10] , alunit|result[10], Datapath, 1
instance = comp, \rf|RAM~250 , rf|RAM~250, Datapath, 1
instance = comp, \rf|RAM~1220 , rf|RAM~1220, Datapath, 1
instance = comp, \rf|RAM~686 , rf|RAM~686, Datapath, 1
instance = comp, \rf|RAM~1224 , rf|RAM~1224, Datapath, 1
instance = comp, \rf|RAM~690 , rf|RAM~690, Datapath, 1
instance = comp, \rf|RAM~1216 , rf|RAM~1216, Datapath, 1
instance = comp, \rf|RAM~682 , rf|RAM~682, Datapath, 1
instance = comp, \rf|RAM~1228 , rf|RAM~1228, Datapath, 1
instance = comp, \rf|RAM~694 , rf|RAM~694, Datapath, 1
instance = comp, \rf|RAM~698 , rf|RAM~698, Datapath, 1
instance = comp, \alunit|always0~2 , alunit|always0~2, Datapath, 1
instance = comp, \alunit|Mux12~1 , alunit|Mux12~1, Datapath, 1
instance = comp, \alunit|Mux12~2 , alunit|Mux12~2, Datapath, 1
instance = comp, \alunit|Mux12~14 , alunit|Mux12~14, Datapath, 1
instance = comp, \alunit|Mux12~9 , alunit|Mux12~9, Datapath, 1
instance = comp, \alunit|Mux12~12 , alunit|Mux12~12, Datapath, 1
instance = comp, \rf|RAM~220 , rf|RAM~220, Datapath, 1
instance = comp, \rf|RAM~236 , rf|RAM~236, Datapath, 1
instance = comp, \rf|RAM~252 , rf|RAM~252, Datapath, 1
instance = comp, \rf|RAM~188 , rf|RAM~188, Datapath, 1
instance = comp, \rf|RAM~1636 , rf|RAM~1636, Datapath, 1
instance = comp, \rf|RAM~156 , rf|RAM~156, Datapath, 1
instance = comp, \rf|RAM~140 , rf|RAM~140, Datapath, 1
instance = comp, \rf|RAM~1188 , rf|RAM~1188, Datapath, 1
instance = comp, \rf|RAM~204feeder , rf|RAM~204feeder, Datapath, 1
instance = comp, \rf|RAM~204 , rf|RAM~204, Datapath, 1
instance = comp, \rf|RAM~652 , rf|RAM~652, Datapath, 1
instance = comp, \rf|RAM~1609 , rf|RAM~1609, Datapath, 1
instance = comp, \rf|RAM~92 , rf|RAM~92, Datapath, 1
instance = comp, \rf|RAM~108 , rf|RAM~108, Datapath, 1
instance = comp, \rf|RAM~28 , rf|RAM~28, Datapath, 1
instance = comp, \rf|RAM~44feeder , rf|RAM~44feeder, Datapath, 1
instance = comp, \rf|RAM~44 , rf|RAM~44, Datapath, 1
instance = comp, \rf|RAM~1635 , rf|RAM~1635, Datapath, 1
instance = comp, \rf|RAM~60 , rf|RAM~60, Datapath, 1
instance = comp, \rf|RAM~12 , rf|RAM~12, Datapath, 1
instance = comp, \rf|RAM~1184 , rf|RAM~1184, Datapath, 1
instance = comp, \rf|RAM~124 , rf|RAM~124, Datapath, 1
instance = comp, \rf|RAM~76 , rf|RAM~76, Datapath, 1
instance = comp, \rf|RAM~648 , rf|RAM~648, Datapath, 1
instance = comp, \rf|RAM~348 , rf|RAM~348, Datapath, 1
instance = comp, \rf|RAM~364 , rf|RAM~364, Datapath, 1
instance = comp, \rf|RAM~380 , rf|RAM~380, Datapath, 1
instance = comp, \rf|RAM~300 , rf|RAM~300, Datapath, 1
instance = comp, \rf|RAM~284feeder , rf|RAM~284feeder, Datapath, 1
instance = comp, \rf|RAM~284 , rf|RAM~284, Datapath, 1
instance = comp, \rf|RAM~316 , rf|RAM~316, Datapath, 1
instance = comp, \rf|RAM~268feeder , rf|RAM~268feeder, Datapath, 1
instance = comp, \rf|RAM~268 , rf|RAM~268, Datapath, 1
instance = comp, \rf|RAM~1192 , rf|RAM~1192, Datapath, 1
instance = comp, \rf|RAM~332feeder , rf|RAM~332feeder, Datapath, 1
instance = comp, \rf|RAM~332 , rf|RAM~332, Datapath, 1
instance = comp, \rf|RAM~656 , rf|RAM~656, Datapath, 1
instance = comp, \rf|RAM~508 , rf|RAM~508, Datapath, 1
instance = comp, \rf|RAM~492feeder , rf|RAM~492feeder, Datapath, 1
instance = comp, \rf|RAM~492 , rf|RAM~492, Datapath, 1
instance = comp, \rf|RAM~476 , rf|RAM~476, Datapath, 1
instance = comp, \rf|RAM~428 , rf|RAM~428, Datapath, 1
instance = comp, \rf|RAM~444 , rf|RAM~444, Datapath, 1
instance = comp, \rf|RAM~412 , rf|RAM~412, Datapath, 1
instance = comp, \rf|RAM~396 , rf|RAM~396, Datapath, 1
instance = comp, \rf|RAM~1196 , rf|RAM~1196, Datapath, 1
instance = comp, \rf|RAM~460 , rf|RAM~460, Datapath, 1
instance = comp, \rf|RAM~660 , rf|RAM~660, Datapath, 1
instance = comp, \rf|RAM~664 , rf|RAM~664, Datapath, 1
instance = comp, \rf|rd2[12]~11 , rf|rd2[12]~11, Datapath, 1
instance = comp, \alunit|Mux12~16 , alunit|Mux12~16, Datapath, 1
instance = comp, \rf|RAM~299feeder , rf|RAM~299feeder, Datapath, 1
instance = comp, \rf|RAM~299 , rf|RAM~299, Datapath, 1
instance = comp, \rf|RAM~283 , rf|RAM~283, Datapath, 1
instance = comp, \rf|RAM~315 , rf|RAM~315, Datapath, 1
instance = comp, \rf|RAM~267 , rf|RAM~267, Datapath, 1
instance = comp, \rf|RAM~1208 , rf|RAM~1208, Datapath, 1
instance = comp, \rf|RAM~347 , rf|RAM~347, Datapath, 1
instance = comp, \rf|RAM~363 , rf|RAM~363, Datapath, 1
instance = comp, \rf|RAM~379 , rf|RAM~379, Datapath, 1
instance = comp, \rf|RAM~331 , rf|RAM~331, Datapath, 1
instance = comp, \rf|RAM~673 , rf|RAM~673, Datapath, 1
instance = comp, \rf|RAM~43 , rf|RAM~43, Datapath, 1
instance = comp, \rf|RAM~27 , rf|RAM~27, Datapath, 1
instance = comp, \rf|RAM~1637 , rf|RAM~1637, Datapath, 1
instance = comp, \rf|RAM~59 , rf|RAM~59, Datapath, 1
instance = comp, \rf|RAM~11feeder , rf|RAM~11feeder, Datapath, 1
instance = comp, \rf|RAM~11 , rf|RAM~11, Datapath, 1
instance = comp, \rf|RAM~1200 , rf|RAM~1200, Datapath, 1
instance = comp, \rf|RAM~107feeder , rf|RAM~107feeder, Datapath, 1
instance = comp, \rf|RAM~107 , rf|RAM~107, Datapath, 1
instance = comp, \rf|RAM~123 , rf|RAM~123, Datapath, 1
instance = comp, \rf|RAM~75 , rf|RAM~75, Datapath, 1
instance = comp, \rf|RAM~665 , rf|RAM~665, Datapath, 1
instance = comp, \rf|RAM~219 , rf|RAM~219, Datapath, 1
instance = comp, \rf|RAM~235 , rf|RAM~235, Datapath, 1
instance = comp, \rf|RAM~187 , rf|RAM~187, Datapath, 1
instance = comp, \rf|RAM~171 , rf|RAM~171, Datapath, 1
instance = comp, \rf|RAM~1638 , rf|RAM~1638, Datapath, 1
instance = comp, \rf|RAM~155 , rf|RAM~155, Datapath, 1
instance = comp, \rf|RAM~139feeder , rf|RAM~139feeder, Datapath, 1
instance = comp, \rf|RAM~139 , rf|RAM~139, Datapath, 1
instance = comp, \rf|RAM~1204 , rf|RAM~1204, Datapath, 1
instance = comp, \rf|RAM~251 , rf|RAM~251, Datapath, 1
instance = comp, \rf|RAM~203 , rf|RAM~203, Datapath, 1
instance = comp, \rf|RAM~669 , rf|RAM~669, Datapath, 1
instance = comp, \rf|RAM~507feeder , rf|RAM~507feeder, Datapath, 1
instance = comp, \rf|RAM~507 , rf|RAM~507, Datapath, 1
instance = comp, \rf|RAM~491 , rf|RAM~491, Datapath, 1
instance = comp, \rf|RAM~475 , rf|RAM~475, Datapath, 1
instance = comp, \rf|RAM~411 , rf|RAM~411, Datapath, 1
instance = comp, \rf|RAM~427feeder , rf|RAM~427feeder, Datapath, 1
instance = comp, \rf|RAM~427 , rf|RAM~427, Datapath, 1
instance = comp, \rf|RAM~443 , rf|RAM~443, Datapath, 1
instance = comp, \rf|RAM~395 , rf|RAM~395, Datapath, 1
instance = comp, \rf|RAM~1212 , rf|RAM~1212, Datapath, 1
instance = comp, \rf|RAM~459feeder , rf|RAM~459feeder, Datapath, 1
instance = comp, \rf|RAM~459 , rf|RAM~459, Datapath, 1
instance = comp, \rf|RAM~677 , rf|RAM~677, Datapath, 1
instance = comp, \rf|RAM~681 , rf|RAM~681, Datapath, 1
instance = comp, \rf|rd2[11]~10 , rf|rd2[11]~10, Datapath, 1
instance = comp, \rf|rd1[11]~11 , rf|rd1[11]~11, Datapath, 1
instance = comp, \alunit|Mux11~0 , alunit|Mux11~0, Datapath, 1
instance = comp, \alunit|Add0~45 , alunit|Add0~45, Datapath, 1
instance = comp, \alunit|result~7 , alunit|result~7, Datapath, 1
instance = comp, \alunit|Add4~45 , alunit|Add4~45, Datapath, 1
instance = comp, \alunit|Mux11~1 , alunit|Mux11~1, Datapath, 1
instance = comp, \alunit|Add1~45 , alunit|Add1~45, Datapath, 1
instance = comp, \alunit|ShiftLeft0~12 , alunit|ShiftLeft0~12, Datapath, 1
instance = comp, \alunit|Mux11~2 , alunit|Mux11~2, Datapath, 1
instance = comp, \alunit|Mux11~3 , alunit|Mux11~3, Datapath, 1
instance = comp, \alunit|result[11] , alunit|result[11], Datapath, 1
instance = comp, \rf|RAM~1610 , rf|RAM~1610, Datapath, 1
instance = comp, \rf|RAM~91 , rf|RAM~91, Datapath, 1
instance = comp, \rf|RAM~1488 , rf|RAM~1488, Datapath, 1
instance = comp, \rf|RAM~971 , rf|RAM~971, Datapath, 1
instance = comp, \rf|RAM~1496 , rf|RAM~1496, Datapath, 1
instance = comp, \rf|RAM~979 , rf|RAM~979, Datapath, 1
instance = comp, \rf|RAM~1500 , rf|RAM~1500, Datapath, 1
instance = comp, \rf|RAM~983 , rf|RAM~983, Datapath, 1
instance = comp, \rf|RAM~1492 , rf|RAM~1492, Datapath, 1
instance = comp, \rf|RAM~975 , rf|RAM~975, Datapath, 1
instance = comp, \rf|RAM~987 , rf|RAM~987, Datapath, 1
instance = comp, \alunit|Add4~49 , alunit|Add4~49, Datapath, 1
instance = comp, \alunit|result~8 , alunit|result~8, Datapath, 1
instance = comp, \alunit|Add0~49 , alunit|Add0~49, Datapath, 1
instance = comp, \alunit|Mux12~6 , alunit|Mux12~6, Datapath, 1
instance = comp, \alunit|Mux12~4 , alunit|Mux12~4, Datapath, 1
instance = comp, \alunit|Mux12~5 , alunit|Mux12~5, Datapath, 1
instance = comp, \alunit|Mux12~7 , alunit|Mux12~7, Datapath, 1
instance = comp, \alunit|Mux12~10 , alunit|Mux12~10, Datapath, 1
instance = comp, \alunit|Mux12~11 , alunit|Mux12~11, Datapath, 1
instance = comp, \alunit|Mux12~13 , alunit|Mux12~13, Datapath, 1
instance = comp, \alunit|Mux12~15 , alunit|Mux12~15, Datapath, 1
instance = comp, \alunit|Mux12~8 , alunit|Mux12~8, Datapath, 1
instance = comp, \alunit|Add1~49 , alunit|Add1~49, Datapath, 1
instance = comp, \alunit|Mux12~3 , alunit|Mux12~3, Datapath, 1
instance = comp, \alunit|Mux12~17 , alunit|Mux12~17, Datapath, 1
instance = comp, \alunit|result[12] , alunit|result[12], Datapath, 1
instance = comp, \rf|RAM~172 , rf|RAM~172, Datapath, 1
instance = comp, \rf|RAM~1508 , rf|RAM~1508, Datapath, 1
instance = comp, \rf|RAM~992 , rf|RAM~992, Datapath, 1
instance = comp, \rf|RAM~1504 , rf|RAM~1504, Datapath, 1
instance = comp, \rf|RAM~988 , rf|RAM~988, Datapath, 1
instance = comp, \rf|RAM~1516 , rf|RAM~1516, Datapath, 1
instance = comp, \rf|RAM~1000 , rf|RAM~1000, Datapath, 1
instance = comp, \rf|RAM~1512 , rf|RAM~1512, Datapath, 1
instance = comp, \rf|RAM~996 , rf|RAM~996, Datapath, 1
instance = comp, \rf|RAM~1004 , rf|RAM~1004, Datapath, 1
instance = comp, \rf|rd1[12]~12 , rf|rd1[12]~12, Datapath, 1
instance = comp, \alunit|Mux13~2 , alunit|Mux13~2, Datapath, 1
instance = comp, \alunit|Mux13~3 , alunit|Mux13~3, Datapath, 1
instance = comp, \rf|rd2[13]~12 , rf|rd2[13]~12, Datapath, 1
instance = comp, \rf|RAM~509 , rf|RAM~509, Datapath, 1
instance = comp, \rf|RAM~493 , rf|RAM~493, Datapath, 1
instance = comp, \rf|RAM~429feeder , rf|RAM~429feeder, Datapath, 1
instance = comp, \rf|RAM~429 , rf|RAM~429, Datapath, 1
instance = comp, \rf|RAM~445 , rf|RAM~445, Datapath, 1
instance = comp, \rf|RAM~397 , rf|RAM~397, Datapath, 1
instance = comp, \rf|RAM~1532 , rf|RAM~1532, Datapath, 1
instance = comp, \rf|RAM~477 , rf|RAM~477, Datapath, 1
instance = comp, \rf|RAM~461feeder , rf|RAM~461feeder, Datapath, 1
instance = comp, \rf|RAM~461 , rf|RAM~461, Datapath, 1
instance = comp, \rf|RAM~1017 , rf|RAM~1017, Datapath, 1
instance = comp, \rf|RAM~253 , rf|RAM~253, Datapath, 1
instance = comp, \rf|RAM~237feeder , rf|RAM~237feeder, Datapath, 1
instance = comp, \rf|RAM~237 , rf|RAM~237, Datapath, 1
instance = comp, \rf|RAM~189 , rf|RAM~189, Datapath, 1
instance = comp, \rf|RAM~173 , rf|RAM~173, Datapath, 1
instance = comp, \rf|RAM~1634 , rf|RAM~1634, Datapath, 1
instance = comp, \rf|RAM~157 , rf|RAM~157, Datapath, 1
instance = comp, \rf|RAM~141 , rf|RAM~141, Datapath, 1
instance = comp, \rf|RAM~1524 , rf|RAM~1524, Datapath, 1
instance = comp, \rf|RAM~221 , rf|RAM~221, Datapath, 1
instance = comp, \rf|RAM~205feeder , rf|RAM~205feeder, Datapath, 1
instance = comp, \rf|RAM~205 , rf|RAM~205, Datapath, 1
instance = comp, \rf|RAM~1009 , rf|RAM~1009, Datapath, 1
instance = comp, \rf|RAM~381feeder , rf|RAM~381feeder, Datapath, 1
instance = comp, \rf|RAM~381 , rf|RAM~381, Datapath, 1
instance = comp, \rf|RAM~365feeder , rf|RAM~365feeder, Datapath, 1
instance = comp, \rf|RAM~365 , rf|RAM~365, Datapath, 1
instance = comp, \rf|RAM~301 , rf|RAM~301, Datapath, 1
instance = comp, \rf|RAM~285feeder , rf|RAM~285feeder, Datapath, 1
instance = comp, \rf|RAM~285 , rf|RAM~285, Datapath, 1
instance = comp, \rf|RAM~317 , rf|RAM~317, Datapath, 1
instance = comp, \rf|RAM~269feeder , rf|RAM~269feeder, Datapath, 1
instance = comp, \rf|RAM~269 , rf|RAM~269, Datapath, 1
instance = comp, \rf|RAM~1528 , rf|RAM~1528, Datapath, 1
instance = comp, \rf|RAM~349feeder , rf|RAM~349feeder, Datapath, 1
instance = comp, \rf|RAM~349 , rf|RAM~349, Datapath, 1
instance = comp, \rf|RAM~333feeder , rf|RAM~333feeder, Datapath, 1
instance = comp, \rf|RAM~333 , rf|RAM~333, Datapath, 1
instance = comp, \rf|RAM~1013 , rf|RAM~1013, Datapath, 1
instance = comp, \rf|RAM~125 , rf|RAM~125, Datapath, 1
instance = comp, \rf|RAM~109feeder , rf|RAM~109feeder, Datapath, 1
instance = comp, \rf|RAM~109 , rf|RAM~109, Datapath, 1
instance = comp, \rf|RAM~1608 , rf|RAM~1608, Datapath, 1
instance = comp, \rf|RAM~93 , rf|RAM~93, Datapath, 1
instance = comp, \rf|RAM~29 , rf|RAM~29, Datapath, 1
instance = comp, \rf|RAM~45 , rf|RAM~45, Datapath, 1
instance = comp, \rf|RAM~1633 , rf|RAM~1633, Datapath, 1
instance = comp, \rf|RAM~61 , rf|RAM~61, Datapath, 1
instance = comp, \rf|RAM~13 , rf|RAM~13, Datapath, 1
instance = comp, \rf|RAM~1520 , rf|RAM~1520, Datapath, 1
instance = comp, \rf|RAM~77 , rf|RAM~77, Datapath, 1
instance = comp, \rf|RAM~1005 , rf|RAM~1005, Datapath, 1
instance = comp, \rf|RAM~1021 , rf|RAM~1021, Datapath, 1
instance = comp, \rf|rd1[13]~13 , rf|rd1[13]~13, Datapath, 1
instance = comp, \alunit|Add4~53 , alunit|Add4~53, Datapath, 1
instance = comp, \alunit|Add0~53 , alunit|Add0~53, Datapath, 1
instance = comp, \alunit|Mux13~0 , alunit|Mux13~0, Datapath, 1
instance = comp, \alunit|Mux13~1 , alunit|Mux13~1, Datapath, 1
instance = comp, \alunit|Add1~53 , alunit|Add1~53, Datapath, 1
instance = comp, \alunit|Mux13~4 , alunit|Mux13~4, Datapath, 1
instance = comp, \alunit|Mux13~5 , alunit|Mux13~5, Datapath, 1
instance = comp, \alunit|result[13] , alunit|result[13], Datapath, 1
instance = comp, \rf|RAM~413 , rf|RAM~413, Datapath, 1
instance = comp, \rf|RAM~1180 , rf|RAM~1180, Datapath, 1
instance = comp, \rf|RAM~643 , rf|RAM~643, Datapath, 1
instance = comp, \rf|RAM~1172 , rf|RAM~1172, Datapath, 1
instance = comp, \rf|RAM~635 , rf|RAM~635, Datapath, 1
instance = comp, \rf|RAM~1168 , rf|RAM~1168, Datapath, 1
instance = comp, \rf|RAM~631 , rf|RAM~631, Datapath, 1
instance = comp, \rf|RAM~1176 , rf|RAM~1176, Datapath, 1
instance = comp, \rf|RAM~639 , rf|RAM~639, Datapath, 1
instance = comp, \rf|RAM~647 , rf|RAM~647, Datapath, 1
instance = comp, \alunit|Mux14~2 , alunit|Mux14~2, Datapath, 1
instance = comp, \alunit|Mux14~3 , alunit|Mux14~3, Datapath, 1
instance = comp, \rf|rd2[14]~13 , rf|rd2[14]~13, Datapath, 1
instance = comp, \rf|RAM~382 , rf|RAM~382, Datapath, 1
instance = comp, \rf|RAM~366 , rf|RAM~366, Datapath, 1
instance = comp, \rf|RAM~286feeder , rf|RAM~286feeder, Datapath, 1
instance = comp, \rf|RAM~286 , rf|RAM~286, Datapath, 1
instance = comp, \rf|RAM~302 , rf|RAM~302, Datapath, 1
instance = comp, \rf|RAM~318 , rf|RAM~318, Datapath, 1
instance = comp, \rf|RAM~270 , rf|RAM~270, Datapath, 1
instance = comp, \rf|RAM~1544 , rf|RAM~1544, Datapath, 1
instance = comp, \rf|RAM~350 , rf|RAM~350, Datapath, 1
instance = comp, \rf|RAM~334 , rf|RAM~334, Datapath, 1
instance = comp, \rf|RAM~1030 , rf|RAM~1030, Datapath, 1
instance = comp, \rf|RAM~510 , rf|RAM~510, Datapath, 1
instance = comp, \rf|RAM~494 , rf|RAM~494, Datapath, 1
instance = comp, \rf|RAM~478 , rf|RAM~478, Datapath, 1
instance = comp, \rf|RAM~430feeder , rf|RAM~430feeder, Datapath, 1
instance = comp, \rf|RAM~430 , rf|RAM~430, Datapath, 1
instance = comp, \rf|RAM~446 , rf|RAM~446, Datapath, 1
instance = comp, \rf|RAM~414 , rf|RAM~414, Datapath, 1
instance = comp, \rf|RAM~398 , rf|RAM~398, Datapath, 1
instance = comp, \rf|RAM~1548 , rf|RAM~1548, Datapath, 1
instance = comp, \rf|RAM~462 , rf|RAM~462, Datapath, 1
instance = comp, \rf|RAM~1034 , rf|RAM~1034, Datapath, 1
instance = comp, \rf|RAM~254 , rf|RAM~254, Datapath, 1
instance = comp, \rf|RAM~238 , rf|RAM~238, Datapath, 1
instance = comp, \rf|RAM~222 , rf|RAM~222, Datapath, 1
instance = comp, \rf|RAM~190 , rf|RAM~190, Datapath, 1
instance = comp, \rf|RAM~174 , rf|RAM~174, Datapath, 1
instance = comp, \rf|RAM~1632 , rf|RAM~1632, Datapath, 1
instance = comp, \rf|RAM~158 , rf|RAM~158, Datapath, 1
instance = comp, \rf|RAM~142feeder , rf|RAM~142feeder, Datapath, 1
instance = comp, \rf|RAM~142 , rf|RAM~142, Datapath, 1
instance = comp, \rf|RAM~1540 , rf|RAM~1540, Datapath, 1
instance = comp, \rf|RAM~206 , rf|RAM~206, Datapath, 1
instance = comp, \rf|RAM~1026 , rf|RAM~1026, Datapath, 1
instance = comp, \rf|RAM~46 , rf|RAM~46, Datapath, 1
instance = comp, \rf|RAM~1631 , rf|RAM~1631, Datapath, 1
instance = comp, \rf|RAM~62 , rf|RAM~62, Datapath, 1
instance = comp, \rf|RAM~14feeder , rf|RAM~14feeder, Datapath, 1
instance = comp, \rf|RAM~14 , rf|RAM~14, Datapath, 1
instance = comp, \rf|RAM~1536 , rf|RAM~1536, Datapath, 1
instance = comp, \rf|RAM~110 , rf|RAM~110, Datapath, 1
instance = comp, \rf|RAM~126 , rf|RAM~126, Datapath, 1
instance = comp, \rf|RAM~1607 , rf|RAM~1607, Datapath, 1
instance = comp, \rf|RAM~94 , rf|RAM~94, Datapath, 1
instance = comp, \rf|RAM~78feeder , rf|RAM~78feeder, Datapath, 1
instance = comp, \rf|RAM~78 , rf|RAM~78, Datapath, 1
instance = comp, \rf|RAM~1022 , rf|RAM~1022, Datapath, 1
instance = comp, \rf|RAM~1038 , rf|RAM~1038, Datapath, 1
instance = comp, \rf|rd1[14]~14 , rf|rd1[14]~14, Datapath, 1
instance = comp, \alunit|Add0~57 , alunit|Add0~57, Datapath, 1
instance = comp, \alunit|Add4~57 , alunit|Add4~57, Datapath, 1
instance = comp, \alunit|Mux14~0 , alunit|Mux14~0, Datapath, 1
instance = comp, \alunit|Mux14~1 , alunit|Mux14~1, Datapath, 1
instance = comp, \alunit|Add1~57 , alunit|Add1~57, Datapath, 1
instance = comp, \alunit|Mux14~4 , alunit|Mux14~4, Datapath, 1
instance = comp, \alunit|Mux14~5 , alunit|Mux14~5, Datapath, 1
instance = comp, \alunit|result[14] , alunit|result[14], Datapath, 1
instance = comp, \rf|RAM~30 , rf|RAM~30, Datapath, 1
instance = comp, \rf|RAM~1152 , rf|RAM~1152, Datapath, 1
instance = comp, \rf|RAM~614 , rf|RAM~614, Datapath, 1
instance = comp, \rf|RAM~1156 , rf|RAM~1156, Datapath, 1
instance = comp, \rf|RAM~618 , rf|RAM~618, Datapath, 1
instance = comp, \rf|RAM~1164 , rf|RAM~1164, Datapath, 1
instance = comp, \rf|RAM~626 , rf|RAM~626, Datapath, 1
instance = comp, \rf|RAM~1160 , rf|RAM~1160, Datapath, 1
instance = comp, \rf|RAM~622 , rf|RAM~622, Datapath, 1
instance = comp, \rf|RAM~630 , rf|RAM~630, Datapath, 1
instance = comp, \rf|rd2[15]~14 , rf|rd2[15]~14, Datapath, 1
instance = comp, \rf|RAM~479 , rf|RAM~479, Datapath, 1
instance = comp, \rf|RAM~495feeder , rf|RAM~495feeder, Datapath, 1
instance = comp, \rf|RAM~495 , rf|RAM~495, Datapath, 1
instance = comp, \rf|RAM~511 , rf|RAM~511, Datapath, 1
instance = comp, \rf|RAM~431 , rf|RAM~431, Datapath, 1
instance = comp, \rf|RAM~415 , rf|RAM~415, Datapath, 1
instance = comp, \rf|RAM~447feeder , rf|RAM~447feeder, Datapath, 1
instance = comp, \rf|RAM~447 , rf|RAM~447, Datapath, 1
instance = comp, \rf|RAM~399feeder , rf|RAM~399feeder, Datapath, 1
instance = comp, \rf|RAM~399 , rf|RAM~399, Datapath, 1
instance = comp, \rf|RAM~1564 , rf|RAM~1564, Datapath, 1
instance = comp, \rf|RAM~463 , rf|RAM~463, Datapath, 1
instance = comp, \rf|RAM~1051 , rf|RAM~1051, Datapath, 1
instance = comp, \rf|RAM~383 , rf|RAM~383, Datapath, 1
instance = comp, \rf|RAM~367 , rf|RAM~367, Datapath, 1
instance = comp, \rf|RAM~287feeder , rf|RAM~287feeder, Datapath, 1
instance = comp, \rf|RAM~287 , rf|RAM~287, Datapath, 1
instance = comp, \rf|RAM~303 , rf|RAM~303, Datapath, 1
instance = comp, \rf|RAM~319 , rf|RAM~319, Datapath, 1
instance = comp, \rf|RAM~271 , rf|RAM~271, Datapath, 1
instance = comp, \rf|RAM~1560 , rf|RAM~1560, Datapath, 1
instance = comp, \rf|RAM~351 , rf|RAM~351, Datapath, 1
instance = comp, \rf|RAM~335feeder , rf|RAM~335feeder, Datapath, 1
instance = comp, \rf|RAM~335 , rf|RAM~335, Datapath, 1
instance = comp, \rf|RAM~1047 , rf|RAM~1047, Datapath, 1
instance = comp, \rf|RAM~47 , rf|RAM~47, Datapath, 1
instance = comp, \rf|RAM~31 , rf|RAM~31, Datapath, 1
instance = comp, \rf|RAM~1629 , rf|RAM~1629, Datapath, 1
instance = comp, \rf|RAM~63 , rf|RAM~63, Datapath, 1
instance = comp, \rf|RAM~15 , rf|RAM~15, Datapath, 1
instance = comp, \rf|RAM~1552 , rf|RAM~1552, Datapath, 1
instance = comp, \rf|RAM~95 , rf|RAM~95, Datapath, 1
instance = comp, \rf|RAM~111feeder , rf|RAM~111feeder, Datapath, 1
instance = comp, \rf|RAM~111 , rf|RAM~111, Datapath, 1
instance = comp, \rf|RAM~79 , rf|RAM~79, Datapath, 1
instance = comp, \rf|RAM~1039 , rf|RAM~1039, Datapath, 1
instance = comp, \rf|RAM~255 , rf|RAM~255, Datapath, 1
instance = comp, \rf|RAM~175 , rf|RAM~175, Datapath, 1
instance = comp, \rf|RAM~1630 , rf|RAM~1630, Datapath, 1
instance = comp, \rf|RAM~159 , rf|RAM~159, Datapath, 1
instance = comp, \rf|RAM~191 , rf|RAM~191, Datapath, 1
instance = comp, \rf|RAM~143 , rf|RAM~143, Datapath, 1
instance = comp, \rf|RAM~1556 , rf|RAM~1556, Datapath, 1
instance = comp, \rf|RAM~239feeder , rf|RAM~239feeder, Datapath, 1
instance = comp, \rf|RAM~239 , rf|RAM~239, Datapath, 1
instance = comp, \rf|RAM~223feeder , rf|RAM~223feeder, Datapath, 1
instance = comp, \rf|RAM~223 , rf|RAM~223, Datapath, 1
instance = comp, \rf|RAM~207 , rf|RAM~207, Datapath, 1
instance = comp, \rf|RAM~1043 , rf|RAM~1043, Datapath, 1
instance = comp, \rf|RAM~1055 , rf|RAM~1055, Datapath, 1
instance = comp, \rf|rd1[15]~15 , rf|rd1[15]~15, Datapath, 1
instance = comp, \alunit|Mux15~4 , alunit|Mux15~4, Datapath, 1
instance = comp, \alunit|Mux15~2 , alunit|Mux15~2, Datapath, 1
instance = comp, \alunit|Mux15~3 , alunit|Mux15~3, Datapath, 1
instance = comp, \alunit|Add1~61 , alunit|Add1~61, Datapath, 1
instance = comp, \alunit|Add4~61 , alunit|Add4~61, Datapath, 1
instance = comp, \alunit|Add0~61 , alunit|Add0~61, Datapath, 1
instance = comp, \alunit|Mux15~0 , alunit|Mux15~0, Datapath, 1
instance = comp, \alunit|Mux15~1 , alunit|Mux15~1, Datapath, 1
instance = comp, \alunit|Mux15~5 , alunit|Mux15~5, Datapath, 1
instance = comp, \alunit|result[15] , alunit|result[15], Datapath, 1
instance = comp, \rf|RAM~1606 , rf|RAM~1606, Datapath, 1
instance = comp, \rf|RAM~127 , rf|RAM~127, Datapath, 1
instance = comp, \rf|RAM~1136 , rf|RAM~1136, Datapath, 1
instance = comp, \rf|RAM~597 , rf|RAM~597, Datapath, 1
instance = comp, \rf|RAM~1140 , rf|RAM~1140, Datapath, 1
instance = comp, \rf|RAM~601 , rf|RAM~601, Datapath, 1
instance = comp, \rf|RAM~1148 , rf|RAM~1148, Datapath, 1
instance = comp, \rf|RAM~609 , rf|RAM~609, Datapath, 1
instance = comp, \rf|RAM~1144 , rf|RAM~1144, Datapath, 1
instance = comp, \rf|RAM~605 , rf|RAM~605, Datapath, 1
instance = comp, \rf|RAM~613 , rf|RAM~613, Datapath, 1
instance = comp, \alunit|always0~1 , alunit|always0~1, Datapath, 1
instance = comp, \alunit|Mux1~0 , alunit|Mux1~0, Datapath, 1
instance = comp, \alunit|Mux1~1 , alunit|Mux1~1, Datapath, 1
instance = comp, \alunit|Mux1~3 , alunit|Mux1~3, Datapath, 1
instance = comp, \alunit|Mux1~2 , alunit|Mux1~2, Datapath, 1
instance = comp, \alunit|Mux1~4 , alunit|Mux1~4, Datapath, 1
instance = comp, \alunit|result[2] , alunit|result[2], Datapath, 1
instance = comp, \rf|RAM~466feeder , rf|RAM~466feeder, Datapath, 1
instance = comp, \rf|RAM~466 , rf|RAM~466, Datapath, 1
instance = comp, \rf|RAM~1324 , rf|RAM~1324, Datapath, 1
instance = comp, \rf|RAM~796 , rf|RAM~796, Datapath, 1
instance = comp, \rf|RAM~1316 , rf|RAM~1316, Datapath, 1
instance = comp, \rf|RAM~788 , rf|RAM~788, Datapath, 1
instance = comp, \rf|RAM~1320 , rf|RAM~1320, Datapath, 1
instance = comp, \rf|RAM~792 , rf|RAM~792, Datapath, 1
instance = comp, \rf|RAM~1312 , rf|RAM~1312, Datapath, 1
instance = comp, \rf|RAM~784 , rf|RAM~784, Datapath, 1
instance = comp, \rf|RAM~800 , rf|RAM~800, Datapath, 1
instance = comp, \alunit|Mux3~2 , alunit|Mux3~2, Datapath, 1
instance = comp, \alunit|Mux3~3 , alunit|Mux3~3, Datapath, 1
instance = comp, \alunit|Mux3~0 , alunit|Mux3~0, Datapath, 1
instance = comp, \alunit|Mux3~1 , alunit|Mux3~1, Datapath, 1
instance = comp, \alunit|Mux3~5 , alunit|Mux3~5, Datapath, 1
instance = comp, \alunit|result[0] , alunit|result[0], Datapath, 1
instance = comp, \alunit|Selector1~0 , alunit|Selector1~0, Datapath, 1
instance = comp, \alunit|Decoder0~0 , alunit|Decoder0~0, Datapath, 1
instance = comp, \alunit|Selector0~5 , alunit|Selector0~5, Datapath, 1
instance = comp, \alunit|Selector0~0 , alunit|Selector0~0, Datapath, 1
instance = comp, \alunit|always0~3 , alunit|always0~3, Datapath, 1
instance = comp, \alunit|always0~7 , alunit|always0~7, Datapath, 1
instance = comp, \alunit|always0~6 , alunit|always0~6, Datapath, 1
instance = comp, \alunit|always0~5 , alunit|always0~5, Datapath, 1
instance = comp, \alunit|always0~4 , alunit|always0~4, Datapath, 1
instance = comp, \alunit|always0~8 , alunit|always0~8, Datapath, 1
instance = comp, \alunit|Selector0~3 , alunit|Selector0~3, Datapath, 1
instance = comp, \alunit|Selector0~4 , alunit|Selector0~4, Datapath, 1
instance = comp, \alunit|LessThan1~7 , alunit|LessThan1~7, Datapath, 1
instance = comp, \alunit|LessThan1~2 , alunit|LessThan1~2, Datapath, 1
instance = comp, \alunit|LessThan1~8 , alunit|LessThan1~8, Datapath, 1
instance = comp, \alunit|LessThan1~9 , alunit|LessThan1~9, Datapath, 1
instance = comp, \alunit|LessThan1~6 , alunit|LessThan1~6, Datapath, 1
instance = comp, \alunit|Equal1~2 , alunit|Equal1~2, Datapath, 1
instance = comp, \alunit|LessThan1~10 , alunit|LessThan1~10, Datapath, 1
instance = comp, \alunit|Equal1~1 , alunit|Equal1~1, Datapath, 1
instance = comp, \alunit|LessThan1~3 , alunit|LessThan1~3, Datapath, 1
instance = comp, \alunit|LessThan1~4 , alunit|LessThan1~4, Datapath, 1
instance = comp, \alunit|Equal1~0 , alunit|Equal1~0, Datapath, 1
instance = comp, \alunit|LessThan1~0 , alunit|LessThan1~0, Datapath, 1
instance = comp, \alunit|LessThan1~1 , alunit|LessThan1~1, Datapath, 1
instance = comp, \alunit|LessThan1~5 , alunit|LessThan1~5, Datapath, 1
instance = comp, \alunit|Selector0~1 , alunit|Selector0~1, Datapath, 1
instance = comp, \alunit|Selector0~2 , alunit|Selector0~2, Datapath, 1
instance = comp, \alunit|Selector0~6 , alunit|Selector0~6, Datapath, 1
instance = comp, \alunit|C , alunit|C, Datapath, 1
instance = comp, \alunit|Decoder0~1 , alunit|Decoder0~1, Datapath, 1
instance = comp, \alunit|L , alunit|L, Datapath, 1
instance = comp, \alunit|Selector2~0 , alunit|Selector2~0, Datapath, 1
instance = comp, \alunit|F , alunit|F, Datapath, 1
instance = comp, \alunit|Equal1~3 , alunit|Equal1~3, Datapath, 1
instance = comp, \alunit|Equal1~4 , alunit|Equal1~4, Datapath, 1
instance = comp, \alunit|Equal1~5 , alunit|Equal1~5, Datapath, 1
instance = comp, \alunit|Z , alunit|Z, Datapath, 1
instance = comp, \alunit|N~0 , alunit|N~0, Datapath, 1
instance = comp, \alunit|N , alunit|N, Datapath, 1
instance = comp, \alucont[5]~input , alucont[5]~input, Datapath, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Datapath, 1
=======
source_file = 1, C:/Data/GIT/Bananachine/ALU/letter_m.mem
source_file = 1, C:/Data/GIT/Bananachine/ALU/vga_tb.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/real_banana.mem
source_file = 1, C:/Data/GIT/Bananachine/ALU/banana.mem
source_file = 1, C:/Data/GIT/Bananachine/ALU/reg_file.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/vga_control.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/bit_gen.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/rom_async.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/sprite.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/bananachine_tb.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/bananachine.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/cpu.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/reg.dat
source_file = 1, C:/Data/GIT/Bananachine/ALU/palette.mem
source_file = 1, C:/Data/GIT/Bananachine/ALU/memory.dat
source_file = 1, C:/Data/GIT/Bananachine/ALU/basic_mem.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/datapath.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/alu_rf.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/muxes.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/instruction_reg.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/controller.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/pc_counter.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/alu_rf.sdc
source_file = 1, C:/Data/GIT/Bananachine/ALU/vga.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/letter_f.mem
source_file = 1, C:/Data/GIT/Bananachine/ALU/clut_mem.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/vga_counter.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/milf.mif
source_file = 1, C:/Data/GIT/Bananachine/ALU/temp.qip
source_file = 1, C:/Data/GIT/Bananachine/ALU/temp.v
source_file = 1, C:/Data/GIT/Bananachine/ALU/hexex.hex
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/data/piece_of_shit_2/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Data/GIT/Bananachine/ALU/db/altsyncram_v582.tdf
source_file = 1, C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_true_dual_port_ram_single_clock_b2fc1edb.hdl.mif
source_file = 1, C:/Data/GIT/Bananachine/ALU/db/decode_dla.tdf
source_file = 1, C:/Data/GIT/Bananachine/ALU/db/mux_chb.tdf
source_file = 1, C:/Data/GIT/Bananachine/ALU/db/altsyncram_d6n1.tdf
source_file = 1, C:/Data/GIT/Bananachine/ALU/db/alu_rf.ram0_reg_file_495e9ac2.hdl.mif
design_name = bananachine
instance = comp, \vga_clk~output , vga_clk~output, bananachine, 1
instance = comp, \vga_h_sync~output , vga_h_sync~output, bananachine, 1
instance = comp, \vga_v_sync~output , vga_v_sync~output, bananachine, 1
instance = comp, \vga_sync~output , vga_sync~output, bananachine, 1
instance = comp, \vga_blank~output , vga_blank~output, bananachine, 1
instance = comp, \vga_red[0]~output , vga_red[0]~output, bananachine, 1
instance = comp, \vga_red[1]~output , vga_red[1]~output, bananachine, 1
instance = comp, \vga_red[2]~output , vga_red[2]~output, bananachine, 1
instance = comp, \vga_red[3]~output , vga_red[3]~output, bananachine, 1
instance = comp, \vga_red[4]~output , vga_red[4]~output, bananachine, 1
instance = comp, \vga_red[5]~output , vga_red[5]~output, bananachine, 1
instance = comp, \vga_red[6]~output , vga_red[6]~output, bananachine, 1
instance = comp, \vga_red[7]~output , vga_red[7]~output, bananachine, 1
instance = comp, \vga_green[0]~output , vga_green[0]~output, bananachine, 1
instance = comp, \vga_green[1]~output , vga_green[1]~output, bananachine, 1
instance = comp, \vga_green[2]~output , vga_green[2]~output, bananachine, 1
instance = comp, \vga_green[3]~output , vga_green[3]~output, bananachine, 1
instance = comp, \vga_green[4]~output , vga_green[4]~output, bananachine, 1
instance = comp, \vga_green[5]~output , vga_green[5]~output, bananachine, 1
instance = comp, \vga_green[6]~output , vga_green[6]~output, bananachine, 1
instance = comp, \vga_green[7]~output , vga_green[7]~output, bananachine, 1
instance = comp, \vga_blue[0]~output , vga_blue[0]~output, bananachine, 1
instance = comp, \vga_blue[1]~output , vga_blue[1]~output, bananachine, 1
instance = comp, \vga_blue[2]~output , vga_blue[2]~output, bananachine, 1
instance = comp, \vga_blue[3]~output , vga_blue[3]~output, bananachine, 1
instance = comp, \vga_blue[4]~output , vga_blue[4]~output, bananachine, 1
instance = comp, \vga_blue[5]~output , vga_blue[5]~output, bananachine, 1
instance = comp, \vga_blue[6]~output , vga_blue[6]~output, bananachine, 1
instance = comp, \vga_blue[7]~output , vga_blue[7]~output, bananachine, 1
instance = comp, \clk~input , clk~input, bananachine, 1
instance = comp, \vga|bit_gen|control|clk_25MHz~0 , vga|bit_gen|control|clk_25MHz~0, bananachine, 1
instance = comp, \reset~input , reset~input, bananachine, 1
instance = comp, \vga|bit_gen|control|clk_25MHz , vga|bit_gen|control|clk_25MHz, bananachine, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[6] , vga|bit_gen|control|h_count[6], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~33 , vga|bit_gen|control|Add1~33, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count~2 , vga|bit_gen|control|h_count~2, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[0] , vga|bit_gen|control|h_count[0], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~37 , vga|bit_gen|control|Add1~37, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[1] , vga|bit_gen|control|h_count[1], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~5 , vga|bit_gen|control|Add1~5, bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~17 , vga|bit_gen|control|Add1~17, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[7] , vga|bit_gen|control|h_count[7], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~49 , vga|bit_gen|control|Add1~49, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count~3 , vga|bit_gen|control|h_count~3, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[8] , vga|bit_gen|control|h_count[8], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~9 , vga|bit_gen|control|Add1~9, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count~0 , vga|bit_gen|control|h_count~0, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[9] , vga|bit_gen|control|h_count[9], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~57 , vga|bit_gen|control|Add1~57, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[10] , vga|bit_gen|control|h_count[10], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~41 , vga|bit_gen|control|Add1~41, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[2] , vga|bit_gen|control|h_count[2], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~53 , vga|bit_gen|control|Add1~53, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count~4 , vga|bit_gen|control|h_count~4, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[3] , vga|bit_gen|control|h_count[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Equal1~1 , vga|bit_gen|sprite_f3|Equal1~1, bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~45 , vga|bit_gen|control|Add1~45, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[11] , vga|bit_gen|control|h_count[11], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~21 , vga|bit_gen|control|Add1~21, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[12] , vga|bit_gen|control|h_count[12], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~25 , vga|bit_gen|control|Add1~25, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[13] , vga|bit_gen|control|h_count[13], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~29 , vga|bit_gen|control|Add1~29, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[14] , vga|bit_gen|control|h_count[14], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~61 , vga|bit_gen|control|Add1~61, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[15] , vga|bit_gen|control|h_count[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Equal1~0 , vga|bit_gen|sprite_f3|Equal1~0, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal0~0 , vga|bit_gen|control|Equal0~0, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal0~1 , vga|bit_gen|control|Equal0~1, bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~13 , vga|bit_gen|control|Add1~13, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count~1 , vga|bit_gen|control|h_count~1, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[4] , vga|bit_gen|control|h_count[4], bananachine, 1
instance = comp, \vga|bit_gen|control|Add1~1 , vga|bit_gen|control|Add1~1, bananachine, 1
instance = comp, \vga|bit_gen|control|h_count[5] , vga|bit_gen|control|h_count[5], bananachine, 1
instance = comp, \vga|bit_gen|control|Equal2~0 , vga|bit_gen|control|Equal2~0, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal2~1 , vga|bit_gen|control|Equal2~1, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal2~2 , vga|bit_gen|control|Equal2~2, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal3~0 , vga|bit_gen|control|Equal3~0, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal2~3 , vga|bit_gen|control|Equal2~3, bananachine, 1
instance = comp, \vga|bit_gen|control|h_sync~0 , vga|bit_gen|control|h_sync~0, bananachine, 1
instance = comp, \vga|bit_gen|control|v_sync~0 , vga|bit_gen|control|v_sync~0, bananachine, 1
instance = comp, \vga|bit_gen|control|h_sync , vga|bit_gen|control|h_sync, bananachine, 1
instance = comp, \vga|bit_gen|vga_hsync , vga|bit_gen|vga_hsync, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[1] , vga|bit_gen|control|v_count[1], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~57 , vga|bit_gen|control|Add0~57, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~18 , vga|bit_gen|control|v_count~18, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[0] , vga|bit_gen|control|v_count[0], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~5 , vga|bit_gen|control|Add0~5, bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~1 , vga|bit_gen|control|Add0~1, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~0 , vga|bit_gen|control|v_count~0, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[2]~feeder , vga|bit_gen|control|v_count[2]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[2] , vga|bit_gen|control|v_count[2], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~25 , vga|bit_gen|control|Add0~25, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~10 , vga|bit_gen|control|v_count~10, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[3] , vga|bit_gen|control|v_count[3], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~45 , vga|bit_gen|control|Add0~45, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~15 , vga|bit_gen|control|v_count~15, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[4] , vga|bit_gen|control|v_count[4], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~9 , vga|bit_gen|control|Add0~9, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~6 , vga|bit_gen|control|v_count~6, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[5] , vga|bit_gen|control|v_count[5], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~21 , vga|bit_gen|control|Add0~21, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~9 , vga|bit_gen|control|v_count~9, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[6]~feeder , vga|bit_gen|control|v_count[6]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[6] , vga|bit_gen|control|v_count[6], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~13 , vga|bit_gen|control|Add0~13, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~7 , vga|bit_gen|control|v_count~7, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[7] , vga|bit_gen|control|v_count[7], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~17 , vga|bit_gen|control|Add0~17, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~8 , vga|bit_gen|control|v_count~8, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[8]~feeder , vga|bit_gen|control|v_count[8]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[8] , vga|bit_gen|control|v_count[8], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~61 , vga|bit_gen|control|Add0~61, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~19 , vga|bit_gen|control|v_count~19, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[9] , vga|bit_gen|control|v_count[9], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~49 , vga|bit_gen|control|Add0~49, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~16 , vga|bit_gen|control|v_count~16, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[10] , vga|bit_gen|control|v_count[10], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~53 , vga|bit_gen|control|Add0~53, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~17 , vga|bit_gen|control|v_count~17, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[11] , vga|bit_gen|control|v_count[11], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~29 , vga|bit_gen|control|Add0~29, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~11 , vga|bit_gen|control|v_count~11, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[12] , vga|bit_gen|control|v_count[12], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~33 , vga|bit_gen|control|Add0~33, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~12 , vga|bit_gen|control|v_count~12, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[13] , vga|bit_gen|control|v_count[13], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~37 , vga|bit_gen|control|Add0~37, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~13 , vga|bit_gen|control|v_count~13, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[14] , vga|bit_gen|control|v_count[14], bananachine, 1
instance = comp, \vga|bit_gen|control|Add0~41 , vga|bit_gen|control|Add0~41, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~14 , vga|bit_gen|control|v_count~14, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count[15] , vga|bit_gen|control|v_count[15], bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~2 , vga|bit_gen|control|v_count~2, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~1 , vga|bit_gen|control|v_count~1, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~3 , vga|bit_gen|control|v_count~3, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~4 , vga|bit_gen|control|v_count~4, bananachine, 1
instance = comp, \vga|bit_gen|control|v_count~5 , vga|bit_gen|control|v_count~5, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal5~0 , vga|bit_gen|control|Equal5~0, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal5~1 , vga|bit_gen|control|Equal5~1, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal6~0 , vga|bit_gen|control|Equal6~0, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal5~2 , vga|bit_gen|control|Equal5~2, bananachine, 1
instance = comp, \vga|bit_gen|control|Equal5~3 , vga|bit_gen|control|Equal5~3, bananachine, 1
instance = comp, \vga|bit_gen|control|v_sync~1 , vga|bit_gen|control|v_sync~1, bananachine, 1
instance = comp, \vga|bit_gen|control|v_sync , vga|bit_gen|control|v_sync, bananachine, 1
instance = comp, \vga|bit_gen|vga_vsync , vga|bit_gen|vga_vsync, bananachine, 1
instance = comp, \vga|bit_gen|control|line~0 , vga|bit_gen|control|line~0, bananachine, 1
instance = comp, \vga|bit_gen|control|line , vga|bit_gen|control|line, bananachine, 1
instance = comp, \vga|bit_gen|control|frame~0 , vga|bit_gen|control|frame~0, bananachine, 1
instance = comp, \vga|bit_gen|control|frame , vga|bit_gen|control|frame, bananachine, 1
instance = comp, \vga|bit_gen|control|bright , vga|bit_gen|control|bright, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Equal1~2 , vga|bit_gen|sprite_f3|Equal1~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|cnt_x~4 , vga|bit_gen|sprite_f2|cnt_x~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state~24 , vga|bit_gen|sprite_f3|state~24, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state.REG_POS , vga|bit_gen|sprite_f2|state.REG_POS, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state~23 , vga|bit_gen|sprite_f2|state~23, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state.ACTIVE , vga|bit_gen|sprite_f2|state.ACTIVE, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE , new_mem|ram_rtl_0|auto_generated|address_reg_b[2]~DUPLICATE, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|address_reg_b[2] , new_mem|ram_rtl_0|auto_generated|address_reg_b[2], bananachine, 1
instance = comp, \~GND , ~GND, bananachine, 1
instance = comp, \vga_counter_i|counter~0 , vga_counter_i|counter~0, bananachine, 1
instance = comp, \vga_counter_i|counter[0] , vga_counter_i|counter[0], bananachine, 1
instance = comp, \vga_counter_i|counter~1 , vga_counter_i|counter~1, bananachine, 1
instance = comp, \vga_counter_i|counter[1] , vga_counter_i|counter[1], bananachine, 1
instance = comp, \vga_counter_i|counter~2 , vga_counter_i|counter~2, bananachine, 1
instance = comp, \vga_counter_i|counter[2] , vga_counter_i|counter[2], bananachine, 1
instance = comp, \mux8_i|Mux13~0 , mux8_i|Mux13~0, bananachine, 1
instance = comp, \mux8_i|Mux3~0 , mux8_i|Mux3~0, bananachine, 1
instance = comp, \vga_counter_i|counter[2]~_wirecell , vga_counter_i|counter[2]~_wirecell, bananachine, 1
instance = comp, \mux8_i|Mux3~1 , mux8_i|Mux3~1, bananachine, 1
instance = comp, \mux8_i|Mux13~1 , mux8_i|Mux13~1, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[38]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[38] , cpu|dp|reg_file|RAM_rtl_0_bypass[38], bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q[2] , cpu|dp|instruction_reg_i|A_index_flopr|q[2], bananachine, 1
instance = comp, \cpu|cont|Decoder1~5 , cpu|cont|Decoder1~5, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1678w[3]~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[30]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[30] , cpu|dp|reg_file|RAM_rtl_0_bypass[30], bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1648w[3]~0, bananachine, 1
instance = comp, \cpu|cont|Decoder1~3 , cpu|cont|Decoder1~3, bananachine, 1
instance = comp, \cpu|cont|Selector8~0 , cpu|cont|Selector8~0, bananachine, 1
instance = comp, \cpu|cont|Selector6~0 , cpu|cont|Selector6~0, bananachine, 1
instance = comp, \cpu|cont|previous_state[6] , cpu|cont|previous_state[6], bananachine, 1
instance = comp, \cpu|cont|previous_state~3 , cpu|cont|previous_state~3, bananachine, 1
instance = comp, \cpu|cont|previous_state[0] , cpu|cont|previous_state[0], bananachine, 1
instance = comp, \cpu|cont|previous_state~0 , cpu|cont|previous_state~0, bananachine, 1
instance = comp, \cpu|cont|previous_state[2] , cpu|cont|previous_state[2], bananachine, 1
instance = comp, \cpu|cont|Selector4~2 , cpu|cont|Selector4~2, bananachine, 1
instance = comp, \cpu|cont|previous_state[7] , cpu|cont|previous_state[7], bananachine, 1
instance = comp, \cpu|cont|previous_state~1 , cpu|cont|previous_state~1, bananachine, 1
instance = comp, \cpu|cont|previous_state[1] , cpu|cont|previous_state[1], bananachine, 1
instance = comp, \cpu|cont|previous_state~2 , cpu|cont|previous_state~2, bananachine, 1
instance = comp, \cpu|cont|previous_state[3] , cpu|cont|previous_state[3], bananachine, 1
instance = comp, \cpu|cont|Selector11~1 , cpu|cont|Selector11~1, bananachine, 1
instance = comp, \cpu|cont|Selector11~2 , cpu|cont|Selector11~2, bananachine, 1
instance = comp, \cpu|cont|Selector8~1 , cpu|cont|Selector8~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal0~0 , cpu|dp|alu_rf_i|Equal0~0, bananachine, 1
instance = comp, \cpu|cont|Selector12~0 , cpu|cont|Selector12~0, bananachine, 1
instance = comp, \cpu|cont|Decoder1~2 , cpu|cont|Decoder1~2, bananachine, 1
instance = comp, \cpu|cont|Selector9~0 , cpu|cont|Selector9~0, bananachine, 1
instance = comp, \cpu|cont|Selector9~5 , cpu|cont|Selector9~5, bananachine, 1
instance = comp, \cpu|cont|Selector11~3 , cpu|cont|Selector11~3, bananachine, 1
instance = comp, \cpu|cont|Decoder1~0 , cpu|cont|Decoder1~0, bananachine, 1
instance = comp, \cpu|cont|Selector4~1 , cpu|cont|Selector4~1, bananachine, 1
instance = comp, \cpu|cont|Selector11~0 , cpu|cont|Selector11~0, bananachine, 1
instance = comp, \cpu|cont|Selector9~1 , cpu|cont|Selector9~1, bananachine, 1
instance = comp, \cpu|cont|Selector9~4 , cpu|cont|Selector9~4, bananachine, 1
instance = comp, \cpu|cont|Selector9~6 , cpu|cont|Selector9~6, bananachine, 1
instance = comp, \cpu|cont|Selector9~7 , cpu|cont|Selector9~7, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1668w[3]~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[10]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[10] , cpu|dp|reg_file|RAM_rtl_1_bypass[10], bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1628w[3]~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[10]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[10] , cpu|dp|reg_file|RAM_rtl_0_bypass[10], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~13 , cpu|dp|pc_counter_i|Add0~13, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[0] , cpu|dp|pc_counter_i|incremented_pc[0], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux15~0 , cpu|dp|reg_write_src_mux|Mux15~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[18]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[18] , cpu|dp|reg_file|RAM_rtl_1_bypass[18], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[17] , cpu|dp|reg_file|RAM_rtl_1_bypass[17], bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q[3] , cpu|dp|instruction_reg_i|B_index_flopr|q[3], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[16]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[16] , cpu|dp|reg_file|RAM_rtl_0_bypass[16], bananachine, 1
instance = comp, \cpu|cont|Decoder1~4 , cpu|cont|Decoder1~4, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[16]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[16] , cpu|dp|reg_file|RAM_rtl_1_bypass[16], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[15] , cpu|dp|reg_file|RAM_rtl_1_bypass[15], bananachine, 1
instance = comp, \cpu|cont|Selector13~0 , cpu|cont|Selector13~0, bananachine, 1
instance = comp, \cpu|cont|Selector7~0 , cpu|cont|Selector7~0, bananachine, 1
instance = comp, \cpu|cont|Selector10~3 , cpu|cont|Selector10~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~10 , cpu|dp|alu_rf_i|alu_out[1]~10, bananachine, 1
instance = comp, \cpu|cont|Selector10~2 , cpu|cont|Selector10~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~13 , cpu|dp|alu_rf_i|alu_out[1]~13, bananachine, 1
instance = comp, \cpu|cont|Selector8~2 , cpu|cont|Selector8~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~12 , cpu|dp|alu_rf_i|alu_out[15]~12, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~54 , cpu|dp|alu_rf_i|alu_out[15]~54, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~87 , cpu|dp|alu_rf_i|alu_out~87, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~22 , cpu|dp|alu_rf_i|alu_out[1]~22, bananachine, 1
instance = comp, \cpu|cont|WideOr7~1 , cpu|cont|WideOr7~1, bananachine, 1
instance = comp, \cpu|cont|Selector4~0 , cpu|cont|Selector4~0, bananachine, 1
instance = comp, \cpu|cont|WideOr7~0 , cpu|cont|WideOr7~0, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[4]~9 , cpu|dp|alu_A_mux|mux2_output[4]~9, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[21]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[21]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[21] , cpu|dp|reg_file|RAM_rtl_1_bypass[21], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[22]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[22] , cpu|dp|reg_file|RAM_rtl_1_bypass[22], bananachine, 1
instance = comp, \cpu|cont|Selector6~1 , cpu|cont|Selector6~1, bananachine, 1
instance = comp, \cpu|cont|Selector6~2 , cpu|cont|Selector6~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[27] , cpu|dp|reg_file|RAM_rtl_1_bypass[27], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[28]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[28] , cpu|dp|reg_file|RAM_rtl_1_bypass[28], bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1638w[3]~0, bananachine, 1
instance = comp, \cpu|cont|pc_src[0]~1 , cpu|cont|pc_src[0]~1, bananachine, 1
instance = comp, \cpu|cont|Decoder1~1 , cpu|cont|Decoder1~1, bananachine, 1
instance = comp, \cpu|cont|pc_src[0]~2 , cpu|cont|pc_src[0]~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[32]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[32] , cpu|dp|reg_file|RAM_rtl_1_bypass[32], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[31] , cpu|dp|reg_file|RAM_rtl_1_bypass[31], bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q[1]~feeder , cpu|dp|instruction_reg_i|B_index_flopr|q[1]~feeder, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q[1] , cpu|dp|instruction_reg_i|B_index_flopr|q[1], bananachine, 1
instance = comp, \cpu|cont|Selector6~3 , cpu|cont|Selector6~3, bananachine, 1
instance = comp, \cpu|cont|Selector9~2 , cpu|cont|Selector9~2, bananachine, 1
instance = comp, \cpu|cont|Selector10~0 , cpu|cont|Selector10~0, bananachine, 1
instance = comp, \cpu|cont|Selector9~3 , cpu|cont|Selector9~3, bananachine, 1
instance = comp, \cpu|cont|Selector10~1 , cpu|cont|Selector10~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~18 , cpu|dp|alu_rf_i|alu_out[1]~18, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~56 , cpu|dp|alu_rf_i|alu_out[1]~56, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~57 , cpu|dp|alu_rf_i|alu_out[1]~57, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~51 , cpu|dp|alu_rf_i|alu_out[1]~51, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~55 , cpu|dp|alu_rf_i|alu_out[1]~55, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~58 , cpu|dp|alu_rf_i|alu_out~58, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[11]~16 , cpu|dp|alu_rf_i|alu_out[11]~16, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[4]~50 , cpu|dp|alu_rf_i|alu_out[4]~50, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[14]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[14] , cpu|dp|reg_file|RAM_rtl_0_bypass[14], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[13] , cpu|dp|reg_file|RAM_rtl_0_bypass[13], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[11]~118 , cpu|dp|alu_rf_i|alu_out[11]~118, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[30]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[30] , cpu|dp|reg_file|RAM_rtl_1_bypass[30], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[29] , cpu|dp|reg_file|RAM_rtl_1_bypass[29], bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q[2] , cpu|dp|instruction_reg_i|B_index_flopr|q[2], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[2]~9 , cpu|dp|data_to_mem_store[2]~9, bananachine, 1
instance = comp, \cpu|dp|mem_address[0]~5 , cpu|dp|mem_address[0]~5, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[11] , cpu|dp|reg_file|RAM_rtl_1_bypass[11], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[12]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[12] , cpu|dp|reg_file|RAM_rtl_1_bypass[12], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[33] , cpu|dp|reg_file|RAM_rtl_1_bypass[33], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[34]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[34] , cpu|dp|reg_file|RAM_rtl_1_bypass[34], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[36]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[36] , cpu|dp|reg_file|RAM_rtl_1_bypass[36], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[35] , cpu|dp|reg_file|RAM_rtl_1_bypass[35], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~24 , cpu|dp|alu_rf_i|alu_out[15]~24, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[40]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[40] , cpu|dp|reg_file|RAM_rtl_1_bypass[40], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[39] , cpu|dp|reg_file|RAM_rtl_1_bypass[39], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0 , cpu|dp|reg_file|RAM_rtl_1|auto_generated|ram_block1a0, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~0 , cpu|dp|reg_B_flopr|q~0, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[15] , cpu|dp|reg_B_flopr|q[15], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~20 , cpu|dp|alu_rf_i|alu_out[15]~20, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[4]~0 , cpu|dp|alu_B_mux|mux2_output[4]~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[37] , cpu|dp|reg_file|RAM_rtl_1_bypass[37], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[38]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[38] , cpu|dp|reg_file|RAM_rtl_1_bypass[38], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~1 , cpu|dp|reg_B_flopr|q~1, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[14] , cpu|dp|reg_B_flopr|q[14], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~1 , cpu|dp|alu_rf_i|always0~1, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[25] , cpu|dp|reg_file|RAM_rtl_1_bypass[25], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[26]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[26] , cpu|dp|reg_file|RAM_rtl_1_bypass[26], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~11 , cpu|dp|reg_B_flopr|q~11, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[8] , cpu|dp|reg_B_flopr|q[8], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~0 , cpu|dp|alu_rf_i|always0~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[20]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[20] , cpu|dp|reg_file|RAM_rtl_1_bypass[20], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[19] , cpu|dp|reg_file|RAM_rtl_1_bypass[19], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~8 , cpu|dp|reg_B_flopr|q~8, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[5] , cpu|dp|reg_B_flopr|q[5], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~2 , cpu|dp|alu_rf_i|always0~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~8 , cpu|dp|alu_rf_i|always0~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~19 , cpu|dp|alu_rf_i|alu_out[1]~19, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~27 , cpu|dp|alu_rf_i|alu_out[15]~27, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~26 , cpu|dp|alu_rf_i|alu_out[15]~26, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[15]~2 , cpu|dp|alu_B_mux|mux2_output[15]~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[39] , cpu|dp|reg_file|RAM_rtl_0_bypass[39], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[40]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[40] , cpu|dp|reg_file|RAM_rtl_0_bypass[40], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0 , cpu|dp|reg_file|RAM_rtl_0|auto_generated|ram_block1a0, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~5 , cpu|dp|reg_A_flopr|q~5, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[15] , cpu|dp|reg_A_flopr|q[15], bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[15]~14 , cpu|dp|alu_A_mux|mux2_output[15]~14, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~28 , cpu|dp|alu_rf_i|alu_out~28, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~0 , cpu|dp|alu_rf_i|Selector15~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~14 , cpu|dp|alu_rf_i|alu_out[15]~14, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~15 , cpu|dp|alu_rf_i|alu_out[15]~15, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~29 , cpu|dp|alu_rf_i|alu_out~29, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~30 , cpu|dp|alu_rf_i|alu_out~30, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[14]~13 , cpu|dp|alu_B_mux|mux2_output[14]~13, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[13]~14 , cpu|dp|alu_B_mux|mux2_output[13]~14, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[36]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[36] , cpu|dp|reg_file|RAM_rtl_0_bypass[36], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[35] , cpu|dp|reg_file|RAM_rtl_0_bypass[35], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~3 , cpu|dp|reg_A_flopr|q~3, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[13] , cpu|dp|reg_A_flopr|q[13], bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[12]~11 , cpu|dp|alu_B_mux|mux2_output[12]~11, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[33] , cpu|dp|reg_file|RAM_rtl_0_bypass[33], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[34]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[34] , cpu|dp|reg_file|RAM_rtl_0_bypass[34], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~4 , cpu|dp|reg_A_flopr|q~4, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[12] , cpu|dp|reg_A_flopr|q[12], bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[11]~10 , cpu|dp|alu_B_mux|mux2_output[11]~10, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[9]~9 , cpu|dp|alu_B_mux|mux2_output[9]~9, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~37 , cpu|dp|pc_counter_i|Add0~37, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~41 , cpu|dp|pc_counter_i|Add0~41, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[7] , cpu|dp|pc_counter_i|incremented_pc[7], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~11 , cpu|dp|pc_flopenr|q~11, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[4]~1 , cpu|dp|pc_flopenr|q[4]~1, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[7] , cpu|dp|pc_flopenr|q[7], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~45 , cpu|dp|pc_counter_i|Add0~45, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[8] , cpu|dp|pc_counter_i|incremented_pc[8], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~12 , cpu|dp|pc_flopenr|q~12, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[8] , cpu|dp|pc_flopenr|q[8], bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[8]~15 , cpu|dp|alu_B_mux|mux2_output[8]~15, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[6]~7 , cpu|dp|alu_B_mux|mux2_output[6]~7, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[5]~6 , cpu|dp|alu_B_mux|mux2_output[5]~6, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[3]~5 , cpu|dp|alu_B_mux|mux2_output[3]~5, bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[1]~1 , cpu|dp|alu_B_mux|mux2_output[1]~1, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~17 , cpu|dp|pc_counter_i|Add0~17, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[1] , cpu|dp|pc_counter_i|incremented_pc[1], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~5 , cpu|dp|pc_flopenr|q~5, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[1] , cpu|dp|pc_flopenr|q[1], bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[0]~3 , cpu|dp|alu_B_mux|mux2_output[0]~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~66 , cpu|dp|alu_rf_i|Add0~66, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~13 , cpu|dp|alu_rf_i|Add0~13, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~17 , cpu|dp|alu_rf_i|Add0~17, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~21 , cpu|dp|alu_rf_i|Add0~21, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~25 , cpu|dp|alu_rf_i|Add0~25, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~29 , cpu|dp|alu_rf_i|Add0~29, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~33 , cpu|dp|alu_rf_i|Add0~33, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~37 , cpu|dp|alu_rf_i|Add0~37, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~41 , cpu|dp|alu_rf_i|Add0~41, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~45 , cpu|dp|alu_rf_i|Add0~45, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~49 , cpu|dp|alu_rf_i|Add0~49, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~53 , cpu|dp|alu_rf_i|Add0~53, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~57 , cpu|dp|alu_rf_i|Add0~57, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~61 , cpu|dp|alu_rf_i|Add0~61, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~9 , cpu|dp|alu_rf_i|Add0~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~5 , cpu|dp|alu_rf_i|Add0~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add0~1 , cpu|dp|alu_rf_i|Add0~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~21 , cpu|dp|alu_rf_i|alu_out~21, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~23 , cpu|dp|alu_rf_i|alu_out~23, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~25 , cpu|dp|alu_rf_i|Add3~25, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~29 , cpu|dp|alu_rf_i|Add3~29, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~33 , cpu|dp|alu_rf_i|Add3~33, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~37 , cpu|dp|alu_rf_i|Add3~37, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~41 , cpu|dp|alu_rf_i|Add3~41, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~45 , cpu|dp|alu_rf_i|Add3~45, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~49 , cpu|dp|alu_rf_i|Add3~49, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~53 , cpu|dp|alu_rf_i|Add3~53, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~57 , cpu|dp|alu_rf_i|Add3~57, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~61 , cpu|dp|alu_rf_i|Add3~61, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~5 , cpu|dp|alu_rf_i|Add3~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~9 , cpu|dp|alu_rf_i|Add3~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~13 , cpu|dp|alu_rf_i|Add3~13, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~17 , cpu|dp|alu_rf_i|Add3~17, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~21 , cpu|dp|alu_rf_i|Add3~21, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add3~1 , cpu|dp|alu_rf_i|Add3~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~32 , cpu|dp|alu_rf_i|alu_out[15]~32, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[7]~12 , cpu|dp|alu_A_mux|mux2_output[7]~12, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[6]~11 , cpu|dp|alu_A_mux|mux2_output[6]~11, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[5]~10 , cpu|dp|alu_A_mux|mux2_output[5]~10, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~0 , cpu|dp|alu_rf_i|ShiftLeft0~0, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[13]~5 , cpu|dp|alu_A_mux|mux2_output[13]~5, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[12]~4 , cpu|dp|alu_A_mux|mux2_output[12]~4, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[14]~6 , cpu|dp|alu_A_mux|mux2_output[14]~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~33 , cpu|dp|alu_rf_i|alu_out~33, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[1]~13 , cpu|dp|alu_A_mux|mux2_output[1]~13, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[3]~8 , cpu|dp|alu_A_mux|mux2_output[3]~8, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[2]~7 , cpu|dp|alu_A_mux|mux2_output[2]~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~2 , cpu|dp|alu_rf_i|ShiftLeft0~2, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[8]~0 , cpu|dp|alu_A_mux|mux2_output[8]~0, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[11]~3 , cpu|dp|alu_A_mux|mux2_output[11]~3, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[9]~1 , cpu|dp|alu_A_mux|mux2_output[9]~1, bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[10]~2 , cpu|dp|alu_A_mux|mux2_output[10]~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~1 , cpu|dp|alu_rf_i|ShiftLeft0~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~34 , cpu|dp|alu_rf_i|alu_out~34, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~31 , cpu|dp|alu_rf_i|alu_out[15]~31, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~77 , cpu|dp|alu_rf_i|Add5~77, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~81 , cpu|dp|alu_rf_i|Add5~81, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~85 , cpu|dp|alu_rf_i|Add5~85, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~89 , cpu|dp|alu_rf_i|Add5~89, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~93 , cpu|dp|alu_rf_i|Add5~93, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~73 , cpu|dp|alu_rf_i|Add5~73, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~69 , cpu|dp|alu_rf_i|Add5~69, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~65 , cpu|dp|alu_rf_i|Add5~65, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~13 , cpu|dp|alu_rf_i|Add5~13, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~17 , cpu|dp|alu_rf_i|Add5~17, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~21 , cpu|dp|alu_rf_i|Add5~21, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~25 , cpu|dp|alu_rf_i|Add5~25, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~29 , cpu|dp|alu_rf_i|Add5~29, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~33 , cpu|dp|alu_rf_i|Add5~33, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~37 , cpu|dp|alu_rf_i|Add5~37, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~41 , cpu|dp|alu_rf_i|Add5~41, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~45 , cpu|dp|alu_rf_i|Add5~45, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~49 , cpu|dp|alu_rf_i|Add5~49, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~53 , cpu|dp|alu_rf_i|Add5~53, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~57 , cpu|dp|alu_rf_i|Add5~57, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~61 , cpu|dp|alu_rf_i|Add5~61, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~9 , cpu|dp|alu_rf_i|Add5~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~5 , cpu|dp|alu_rf_i|Add5~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Add5~1 , cpu|dp|alu_rf_i|Add5~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~135 , cpu|dp|alu_rf_i|alu_out~135, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~136 , cpu|dp|alu_rf_i|alu_out~136, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~35 , cpu|dp|alu_rf_i|alu_out~35, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~36 , cpu|dp|alu_rf_i|alu_out[1]~36, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~37 , cpu|dp|alu_rf_i|alu_out[1]~37, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15] , cpu|dp|alu_rf_i|alu_out[15], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~0 , cpu|dp|pc_flopenr|q~0, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[15] , cpu|dp|pc_flopenr|q[15], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~49 , cpu|dp|pc_counter_i|Add0~49, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~53 , cpu|dp|pc_counter_i|Add0~53, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~57 , cpu|dp|pc_counter_i|Add0~57, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~61 , cpu|dp|pc_counter_i|Add0~61, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~9 , cpu|dp|pc_counter_i|Add0~9, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~5 , cpu|dp|pc_counter_i|Add0~5, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~1 , cpu|dp|pc_counter_i|Add0~1, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[15] , cpu|dp|pc_counter_i|incremented_pc[15], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux0~0 , cpu|dp|reg_write_src_mux|Mux0~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux0~1 , cpu|dp|reg_write_src_mux|Mux0~1, bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[15]~5 , cpu|dp|data_to_mem_store[15]~5, bananachine, 1
instance = comp, \cpu|dp|mem_address[2]~7 , cpu|dp|mem_address[2]~7, bananachine, 1
instance = comp, \cpu|dp|mem_address[3]~8 , cpu|dp|mem_address[3]~8, bananachine, 1
instance = comp, \cpu|dp|mem_address[4]~9 , cpu|dp|mem_address[4]~9, bananachine, 1
instance = comp, \cpu|dp|mem_address[5]~10 , cpu|dp|mem_address[5]~10, bananachine, 1
instance = comp, \cpu|dp|mem_address[6]~11 , cpu|dp|mem_address[6]~11, bananachine, 1
instance = comp, \cpu|dp|mem_address[7]~12 , cpu|dp|mem_address[7]~12, bananachine, 1
instance = comp, \cpu|dp|mem_address[8]~13 , cpu|dp|mem_address[8]~13, bananachine, 1
instance = comp, \cpu|dp|mem_address[9]~14 , cpu|dp|mem_address[9]~14, bananachine, 1
instance = comp, \cpu|dp|mem_address[10]~15 , cpu|dp|mem_address[10]~15, bananachine, 1
instance = comp, \cpu|dp|mem_address[11]~16 , cpu|dp|mem_address[11]~16, bananachine, 1
instance = comp, \cpu|dp|mem_address[12]~17 , cpu|dp|mem_address[12]~17, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a47 , new_mem|ram_rtl_0|auto_generated|ram_block1a47, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a15 , new_mem|ram_rtl_0|auto_generated|ram_block1a15, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a31 , new_mem|ram_rtl_0|auto_generated|ram_block1a31, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a63 , new_mem|ram_rtl_0|auto_generated|ram_block1a63, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux0~2 , cpu|dp|reg_write_src_mux|Mux0~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[24]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[24] , cpu|dp|reg_file|RAM_rtl_1_bypass[24], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[23] , cpu|dp|reg_file|RAM_rtl_1_bypass[23], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~10 , cpu|dp|reg_B_flopr|q~10, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[7] , cpu|dp|reg_B_flopr|q[7], bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[7]~8 , cpu|dp|alu_B_mux|mux2_output[7]~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~17 , cpu|dp|alu_rf_i|alu_out[15]~17, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~25 , cpu|dp|alu_rf_i|alu_out~25, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~39 , cpu|dp|alu_rf_i|alu_out~39, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~40 , cpu|dp|alu_rf_i|alu_out~40, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~38 , cpu|dp|alu_rf_i|alu_out~38, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~41 , cpu|dp|alu_rf_i|alu_out~41, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~4 , cpu|dp|alu_rf_i|ShiftLeft0~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~5 , cpu|dp|alu_rf_i|ShiftLeft0~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~3 , cpu|dp|alu_rf_i|ShiftLeft0~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~42 , cpu|dp|alu_rf_i|alu_out~42, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~137 , cpu|dp|alu_rf_i|alu_out~137, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~138 , cpu|dp|alu_rf_i|alu_out~138, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~43 , cpu|dp|alu_rf_i|alu_out~43, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[14] , cpu|dp|alu_rf_i|alu_out[14], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~2 , cpu|dp|pc_flopenr|q~2, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[14] , cpu|dp|pc_flopenr|q[14], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[14] , cpu|dp|pc_counter_i|incremented_pc[14], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux1~0 , cpu|dp|reg_write_src_mux|Mux1~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux1~1 , cpu|dp|reg_write_src_mux|Mux1~1, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a110 , new_mem|ram_rtl_0|auto_generated|ram_block1a110, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1658w[3]~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a78 , new_mem|ram_rtl_0|auto_generated|ram_block1a78, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a94 , new_mem|ram_rtl_0|auto_generated|ram_block1a94, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a126 , new_mem|ram_rtl_0|auto_generated|ram_block1a126, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux1~2 , cpu|dp|reg_write_src_mux|Mux1~2, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~2 , cpu|dp|reg_B_flopr|q~2, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[13] , cpu|dp|reg_B_flopr|q[13], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~45 , cpu|dp|alu_rf_i|alu_out~45, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~46 , cpu|dp|alu_rf_i|alu_out~46, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~44 , cpu|dp|alu_rf_i|alu_out~44, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~47 , cpu|dp|alu_rf_i|alu_out~47, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~7 , cpu|dp|alu_rf_i|ShiftLeft0~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~6 , cpu|dp|alu_rf_i|ShiftLeft0~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~48 , cpu|dp|alu_rf_i|alu_out~48, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~139 , cpu|dp|alu_rf_i|alu_out~139, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~140 , cpu|dp|alu_rf_i|alu_out~140, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~49 , cpu|dp|alu_rf_i|alu_out~49, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[13] , cpu|dp|alu_rf_i|alu_out[13], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~3 , cpu|dp|pc_flopenr|q~3, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[13] , cpu|dp|pc_flopenr|q[13], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[13] , cpu|dp|pc_counter_i|incremented_pc[13], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux2~0 , cpu|dp|reg_write_src_mux|Mux2~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux2~1 , cpu|dp|reg_write_src_mux|Mux2~1, bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[13]~3 , cpu|dp|data_to_mem_store[13]~3, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a125 , new_mem|ram_rtl_0|auto_generated|ram_block1a125, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a93 , new_mem|ram_rtl_0|auto_generated|ram_block1a93, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a77 , new_mem|ram_rtl_0|auto_generated|ram_block1a77, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a109 , new_mem|ram_rtl_0|auto_generated|ram_block1a109, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux2~2 , cpu|dp|reg_write_src_mux|Mux2~2, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~15 , cpu|dp|reg_B_flopr|q~15, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[12] , cpu|dp|reg_B_flopr|q[12], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~132 , cpu|dp|alu_rf_i|alu_out~132, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~128 , cpu|dp|alu_rf_i|alu_out[15]~128, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~9 , cpu|dp|alu_rf_i|ShiftLeft0~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~11 , cpu|dp|alu_rf_i|ShiftLeft0~11, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~131 , cpu|dp|alu_rf_i|alu_out~131, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~10 , cpu|dp|alu_rf_i|ShiftLeft0~10, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~134 , cpu|dp|alu_rf_i|alu_out~134, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~150 , cpu|dp|alu_rf_i|alu_out~150, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~130 , cpu|dp|alu_rf_i|alu_out~130, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~129 , cpu|dp|alu_rf_i|alu_out~129, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~133 , cpu|dp|alu_rf_i|alu_out~133, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[12] , cpu|dp|alu_rf_i|alu_out[12], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~16 , cpu|dp|pc_flopenr|q~16, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[12] , cpu|dp|pc_flopenr|q[12], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[12] , cpu|dp|pc_counter_i|incremented_pc[12], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux3~0 , cpu|dp|reg_write_src_mux|Mux3~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux3~1 , cpu|dp|reg_write_src_mux|Mux3~1, bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[12]~4 , cpu|dp|data_to_mem_store[12]~4, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a12 , new_mem|ram_rtl_0|auto_generated|ram_block1a12, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a44 , new_mem|ram_rtl_0|auto_generated|ram_block1a44, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a60 , new_mem|ram_rtl_0|auto_generated|ram_block1a60, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a28 , new_mem|ram_rtl_0|auto_generated|ram_block1a28, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux3~2 , cpu|dp|reg_write_src_mux|Mux3~2, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~4 , cpu|dp|reg_B_flopr|q~4, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[1] , cpu|dp|reg_B_flopr|q[1], bananachine, 1
instance = comp, \cpu|dp|mem_address[1]~6 , cpu|dp|mem_address[1]~6, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a2 , new_mem|ram_rtl_0|auto_generated|ram_block1a2, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a34 , new_mem|ram_rtl_0|auto_generated|ram_block1a34, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a18 , new_mem|ram_rtl_0|auto_generated|ram_block1a18, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a50 , new_mem|ram_rtl_0|auto_generated|ram_block1a50, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n0_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a114 , new_mem|ram_rtl_0|auto_generated|ram_block1a114, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a66 , new_mem|ram_rtl_0|auto_generated|ram_block1a66, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a82 , new_mem|ram_rtl_0|auto_generated|ram_block1a82, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a98 , new_mem|ram_rtl_0|auto_generated|ram_block1a98, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w2_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q~2 , cpu|dp|instruction_reg_i|B_index_flopr|q~2, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~13 , cpu|dp|reg_B_flopr|q~13, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[10] , cpu|dp|reg_B_flopr|q[10], bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[10]~12 , cpu|dp|alu_B_mux|mux2_output[10]~12, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~123 , cpu|dp|alu_rf_i|alu_out~123, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[15]~117 , cpu|dp|alu_rf_i|alu_out[15]~117, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[11]~121 , cpu|dp|alu_rf_i|alu_out[11]~121, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~116 , cpu|dp|alu_rf_i|alu_out~116, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[11]~110 , cpu|dp|alu_rf_i|alu_out[11]~110, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~111 , cpu|dp|alu_rf_i|alu_out~111, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[11]~113 , cpu|dp|alu_rf_i|alu_out[11]~113, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~144 , cpu|dp|alu_rf_i|alu_out~144, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[11]~112 , cpu|dp|alu_rf_i|alu_out[11]~112, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~145 , cpu|dp|alu_rf_i|alu_out~145, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[11]~114 , cpu|dp|alu_rf_i|alu_out[11]~114, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~146 , cpu|dp|alu_rf_i|alu_out~146, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~122 , cpu|dp|alu_rf_i|alu_out~122, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~124 , cpu|dp|alu_rf_i|alu_out~124, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[10] , cpu|dp|alu_rf_i|alu_out[10], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~14 , cpu|dp|pc_flopenr|q~14, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[10] , cpu|dp|pc_flopenr|q[10], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[10] , cpu|dp|pc_counter_i|incremented_pc[10], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux5~0 , cpu|dp|reg_write_src_mux|Mux5~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux5~1 , cpu|dp|reg_write_src_mux|Mux5~1, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a10 , new_mem|ram_rtl_0|auto_generated|ram_block1a10, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a58 , new_mem|ram_rtl_0|auto_generated|ram_block1a58, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a26 , new_mem|ram_rtl_0|auto_generated|ram_block1a26, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a42 , new_mem|ram_rtl_0|auto_generated|ram_block1a42, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux5~2 , cpu|dp|reg_write_src_mux|Mux5~2, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~9 , cpu|dp|reg_A_flopr|q~9, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[2] , cpu|dp|reg_A_flopr|q[2], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~67 , cpu|dp|alu_rf_i|alu_out~67, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~63 , cpu|dp|alu_rf_i|alu_out[1]~63, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~64 , cpu|dp|alu_rf_i|alu_out[1]~64, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~70 , cpu|dp|alu_rf_i|alu_out~70, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~61 , cpu|dp|alu_rf_i|alu_out[1]~61, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~62 , cpu|dp|alu_rf_i|alu_out~62, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~69 , cpu|dp|alu_rf_i|alu_out~69, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~68 , cpu|dp|alu_rf_i|alu_out~68, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~71 , cpu|dp|alu_rf_i|alu_out~71, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[2] , cpu|dp|alu_rf_i|alu_out[2], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~6 , cpu|dp|pc_flopenr|q~6, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[2] , cpu|dp|pc_flopenr|q[2], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~21 , cpu|dp|pc_counter_i|Add0~21, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[2] , cpu|dp|pc_counter_i|incremented_pc[2], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux13~0 , cpu|dp|reg_write_src_mux|Mux13~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux13~1 , cpu|dp|reg_write_src_mux|Mux13~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux13~2 , cpu|dp|reg_write_src_mux|Mux13~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[13] , cpu|dp|reg_file|RAM_rtl_1_bypass[13], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder , cpu|dp|reg_file|RAM_rtl_1_bypass[14]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[14] , cpu|dp|reg_file|RAM_rtl_1_bypass[14], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~5 , cpu|dp|reg_B_flopr|q~5, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[2] , cpu|dp|reg_B_flopr|q[2], bananachine, 1
instance = comp, \cpu|dp|alu_B_mux|mux2_output[2]~4 , cpu|dp|alu_B_mux|mux2_output[2]~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~3 , cpu|dp|alu_rf_i|always0~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~52 , cpu|dp|alu_rf_i|alu_out~52, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~60 , cpu|dp|alu_rf_i|alu_out~60, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~65 , cpu|dp|alu_rf_i|alu_out~65, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~53 , cpu|dp|alu_rf_i|alu_out~53, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~66 , cpu|dp|alu_rf_i|alu_out~66, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1] , cpu|dp|alu_rf_i|alu_out[1], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux14~1 , cpu|dp|reg_write_src_mux|Mux14~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux14~0 , cpu|dp|reg_write_src_mux|Mux14~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a1 , new_mem|ram_rtl_0|auto_generated|ram_block1a1, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a49 , new_mem|ram_rtl_0|auto_generated|ram_block1a49, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a33 , new_mem|ram_rtl_0|auto_generated|ram_block1a33, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a17 , new_mem|ram_rtl_0|auto_generated|ram_block1a17, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux14~2 , cpu|dp|reg_write_src_mux|Mux14~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[11] , cpu|dp|reg_file|RAM_rtl_0_bypass[11], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[12]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[12] , cpu|dp|reg_file|RAM_rtl_0_bypass[12], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~0 , cpu|dp|reg_A_flopr|q~0, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[1] , cpu|dp|reg_A_flopr|q[1], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[1]~0 , cpu|dp|data_to_mem_store[1]~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a113 , new_mem|ram_rtl_0|auto_generated|ram_block1a113, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a81 , new_mem|ram_rtl_0|auto_generated|ram_block1a81, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a65 , new_mem|ram_rtl_0|auto_generated|ram_block1a65, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a97 , new_mem|ram_rtl_0|auto_generated|ram_block1a97, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w1_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q~1 , cpu|dp|instruction_reg_i|B_index_flopr|q~1, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~14 , cpu|dp|reg_B_flopr|q~14, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[11] , cpu|dp|reg_B_flopr|q[11], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~126 , cpu|dp|alu_rf_i|alu_out~126, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~148 , cpu|dp|alu_rf_i|alu_out~148, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~147 , cpu|dp|alu_rf_i|alu_out~147, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~149 , cpu|dp|alu_rf_i|alu_out~149, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~125 , cpu|dp|alu_rf_i|alu_out~125, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~127 , cpu|dp|alu_rf_i|alu_out~127, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[11] , cpu|dp|alu_rf_i|alu_out[11], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~15 , cpu|dp|pc_flopenr|q~15, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[11] , cpu|dp|pc_flopenr|q[11], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[11] , cpu|dp|pc_counter_i|incremented_pc[11], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux4~0 , cpu|dp|reg_write_src_mux|Mux4~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux4~1 , cpu|dp|reg_write_src_mux|Mux4~1, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a107 , new_mem|ram_rtl_0|auto_generated|ram_block1a107, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a75 , new_mem|ram_rtl_0|auto_generated|ram_block1a75, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a123 , new_mem|ram_rtl_0|auto_generated|ram_block1a123, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a91 , new_mem|ram_rtl_0|auto_generated|ram_block1a91, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux4~2 , cpu|dp|reg_write_src_mux|Mux4~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[31] , cpu|dp|reg_file|RAM_rtl_0_bypass[31], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[32]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[32] , cpu|dp|reg_file|RAM_rtl_0_bypass[32], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~6 , cpu|dp|reg_A_flopr|q~6, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[11] , cpu|dp|reg_A_flopr|q[11], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[11]~6 , cpu|dp|data_to_mem_store[11]~6, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a43 , new_mem|ram_rtl_0|auto_generated|ram_block1a43, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a11 , new_mem|ram_rtl_0|auto_generated|ram_block1a11, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a59 , new_mem|ram_rtl_0|auto_generated|ram_block1a59, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a27 , new_mem|ram_rtl_0|auto_generated|ram_block1a27, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w11_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q~3 , cpu|dp|instruction_reg_i|A_index_flopr|q~3, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q[3]~feeder , cpu|dp|instruction_reg_i|A_index_flopr|q[3]~feeder, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q[3] , cpu|dp|instruction_reg_i|A_index_flopr|q[3], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~12 , cpu|dp|reg_B_flopr|q~12, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[9] , cpu|dp|reg_B_flopr|q[9], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~119 , cpu|dp|alu_rf_i|alu_out~119, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~141 , cpu|dp|alu_rf_i|alu_out~141, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~142 , cpu|dp|alu_rf_i|alu_out~142, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~143 , cpu|dp|alu_rf_i|alu_out~143, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~115 , cpu|dp|alu_rf_i|alu_out~115, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~120 , cpu|dp|alu_rf_i|alu_out~120, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[9] , cpu|dp|alu_rf_i|alu_out[9], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~13 , cpu|dp|pc_flopenr|q~13, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[9] , cpu|dp|pc_flopenr|q[9], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[9] , cpu|dp|pc_counter_i|incremented_pc[9], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux6~0 , cpu|dp|reg_write_src_mux|Mux6~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux6~1 , cpu|dp|reg_write_src_mux|Mux6~1, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a105 , new_mem|ram_rtl_0|auto_generated|ram_block1a105, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a89 , new_mem|ram_rtl_0|auto_generated|ram_block1a89, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a121 , new_mem|ram_rtl_0|auto_generated|ram_block1a121, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a73 , new_mem|ram_rtl_0|auto_generated|ram_block1a73, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux6~2 , cpu|dp|reg_write_src_mux|Mux6~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[27] , cpu|dp|reg_file|RAM_rtl_0_bypass[27], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[28]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[28] , cpu|dp|reg_file|RAM_rtl_0_bypass[28], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~14 , cpu|dp|reg_A_flopr|q~14, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[9] , cpu|dp|reg_A_flopr|q[9], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[9]~14 , cpu|dp|data_to_mem_store[9]~14, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a9 , new_mem|ram_rtl_0|auto_generated|ram_block1a9, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a57 , new_mem|ram_rtl_0|auto_generated|ram_block1a57, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a41 , new_mem|ram_rtl_0|auto_generated|ram_block1a41, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a25 , new_mem|ram_rtl_0|auto_generated|ram_block1a25, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w9_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q~1 , cpu|dp|instruction_reg_i|A_index_flopr|q~1, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q[1] , cpu|dp|instruction_reg_i|A_index_flopr|q[1], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~9 , cpu|dp|reg_B_flopr|q~9, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[6] , cpu|dp|reg_B_flopr|q[6], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~8 , cpu|dp|alu_rf_i|alu_out~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~9 , cpu|dp|alu_rf_i|alu_out~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~7 , cpu|dp|alu_rf_i|alu_out~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal1~1 , cpu|dp|alu_rf_i|Equal1~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~6 , cpu|dp|alu_rf_i|alu_out~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~5 , cpu|dp|alu_rf_i|alu_out~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~1 , cpu|dp|alu_rf_i|LessThan1~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~2 , cpu|dp|alu_rf_i|LessThan1~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~0 , cpu|dp|alu_rf_i|alu_out~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~2 , cpu|dp|alu_rf_i|alu_out~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~1 , cpu|dp|alu_rf_i|alu_out~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~3 , cpu|dp|alu_rf_i|alu_out~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~4 , cpu|dp|alu_rf_i|alu_out~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~0 , cpu|dp|alu_rf_i|LessThan1~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal1~0 , cpu|dp|alu_rf_i|Equal1~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~3 , cpu|dp|alu_rf_i|LessThan1~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~4 , cpu|dp|alu_rf_i|LessThan1~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~5 , cpu|dp|alu_rf_i|LessThan1~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Decoder0~0 , cpu|dp|alu_rf_i|Decoder0~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Decoder0~1 , cpu|dp|alu_rf_i|Decoder0~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~9 , cpu|dp|alu_rf_i|LessThan1~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~7 , cpu|dp|alu_rf_i|LessThan1~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~8 , cpu|dp|alu_rf_i|LessThan1~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~6 , cpu|dp|alu_rf_i|LessThan1~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal1~4 , cpu|dp|alu_rf_i|Equal1~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|LessThan1~10 , cpu|dp|alu_rf_i|LessThan1~10, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|n_flag~0 , cpu|dp|alu_rf_i|n_flag~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|n_flag , cpu|dp|alu_rf_i|n_flag, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal1~2 , cpu|dp|alu_rf_i|Equal1~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal1~3 , cpu|dp|alu_rf_i|Equal1~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|z_flag~0 , cpu|dp|alu_rf_i|z_flag~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|z_flag , cpu|dp|alu_rf_i|z_flag, bananachine, 1
instance = comp, \cpu|cont|Mux0~3 , cpu|cont|Mux0~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~0 , cpu|dp|alu_rf_i|Selector7~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Equal0~1 , cpu|dp|alu_rf_i|Equal0~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~5 , cpu|dp|alu_rf_i|c_flag~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~0 , cpu|dp|alu_rf_i|c_flag~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~4 , cpu|dp|alu_rf_i|c_flag~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~5 , cpu|dp|alu_rf_i|always0~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~4 , cpu|dp|alu_rf_i|always0~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~6 , cpu|dp|alu_rf_i|always0~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~7 , cpu|dp|alu_rf_i|always0~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~1 , cpu|dp|alu_rf_i|c_flag~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~2 , cpu|dp|alu_rf_i|c_flag~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~3 , cpu|dp|alu_rf_i|c_flag~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag~6 , cpu|dp|alu_rf_i|c_flag~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~11 , cpu|dp|alu_rf_i|alu_out[1]~11, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|f_flag~0 , cpu|dp|alu_rf_i|f_flag~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|f_flag~1 , cpu|dp|alu_rf_i|f_flag~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|c_flag , cpu|dp|alu_rf_i|c_flag, bananachine, 1
instance = comp, \cpu|cont|Mux0~0 , cpu|cont|Mux0~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|l_flag~0 , cpu|dp|alu_rf_i|l_flag~0, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|l_flag , cpu|dp|alu_rf_i|l_flag, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|f_flag~2 , cpu|dp|alu_rf_i|f_flag~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|f_flag , cpu|dp|alu_rf_i|f_flag, bananachine, 1
instance = comp, \cpu|cont|Mux0~2 , cpu|cont|Mux0~2, bananachine, 1
instance = comp, \cpu|cont|Mux0~1 , cpu|cont|Mux0~1, bananachine, 1
instance = comp, \cpu|cont|Mux0~4 , cpu|cont|Mux0~4, bananachine, 1
instance = comp, \cpu|cont|pc_src[1]~0 , cpu|cont|pc_src[1]~0, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~25 , cpu|dp|pc_counter_i|Add0~25, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~29 , cpu|dp|pc_counter_i|Add0~29, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|Add0~33 , cpu|dp|pc_counter_i|Add0~33, bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[5] , cpu|dp|pc_counter_i|incremented_pc[5], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~9 , cpu|dp|pc_flopenr|q~9, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[5] , cpu|dp|pc_flopenr|q[5], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[6] , cpu|dp|pc_counter_i|incremented_pc[6], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~10 , cpu|dp|pc_flopenr|q~10, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[6] , cpu|dp|pc_flopenr|q[6], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[4]~77 , cpu|dp|alu_rf_i|alu_out[4]~77, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~78 , cpu|dp|alu_rf_i|alu_out~78, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~100 , cpu|dp|alu_rf_i|alu_out~100, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[4]~81 , cpu|dp|alu_rf_i|alu_out[4]~81, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[4]~80 , cpu|dp|alu_rf_i|alu_out[4]~80, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~101 , cpu|dp|alu_rf_i|alu_out~101, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[4]~85 , cpu|dp|alu_rf_i|alu_out[4]~85, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[4]~83 , cpu|dp|alu_rf_i|alu_out[4]~83, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~9 , cpu|dp|alu_rf_i|always0~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|always0~10 , cpu|dp|alu_rf_i|always0~10, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[4]~84 , cpu|dp|alu_rf_i|alu_out[4]~84, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~86 , cpu|dp|alu_rf_i|alu_out~86, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~102 , cpu|dp|alu_rf_i|alu_out~102, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~90 , cpu|dp|alu_rf_i|alu_out[1]~90, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[1]~89 , cpu|dp|alu_rf_i|alu_out[1]~89, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[4]~91 , cpu|dp|alu_rf_i|alu_out[4]~91, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~99 , cpu|dp|alu_rf_i|alu_out~99, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~103 , cpu|dp|alu_rf_i|alu_out~103, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[6] , cpu|dp|alu_rf_i|alu_out[6], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux9~1 , cpu|dp|reg_write_src_mux|Mux9~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux9~0 , cpu|dp|reg_write_src_mux|Mux9~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a38 , new_mem|ram_rtl_0|auto_generated|ram_block1a38, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a54 , new_mem|ram_rtl_0|auto_generated|ram_block1a54, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a6 , new_mem|ram_rtl_0|auto_generated|ram_block1a6, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a22 , new_mem|ram_rtl_0|auto_generated|ram_block1a22, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux9~2 , cpu|dp|reg_write_src_mux|Mux9~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[21] , cpu|dp|reg_file|RAM_rtl_0_bypass[21], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[22]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[22] , cpu|dp|reg_file|RAM_rtl_0_bypass[22], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~11 , cpu|dp|reg_A_flopr|q~11, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[6] , cpu|dp|reg_A_flopr|q[6], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[6]~11 , cpu|dp|data_to_mem_store[6]~11, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a86 , new_mem|ram_rtl_0|auto_generated|ram_block1a86, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a70 , new_mem|ram_rtl_0|auto_generated|ram_block1a70, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a118 , new_mem|ram_rtl_0|auto_generated|ram_block1a118, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a102 , new_mem|ram_rtl_0|auto_generated|ram_block1a102, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w6_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w6_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0 , cpu|dp|instruction_reg_i|op_code_flopr|q[0]~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[2] , cpu|dp|instruction_reg_i|ext_op_code_flopr|q[2], bananachine, 1
instance = comp, \cpu|cont|Selector13~1 , cpu|cont|Selector13~1, bananachine, 1
instance = comp, \cpu|cont|Selector13~2 , cpu|cont|Selector13~2, bananachine, 1
instance = comp, \cpu|cont|Selector13~3 , cpu|cont|Selector13~3, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~6 , cpu|dp|reg_B_flopr|q~6, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[3] , cpu|dp|reg_B_flopr|q[3], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~72 , cpu|dp|alu_rf_i|alu_out~72, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~75 , cpu|dp|alu_rf_i|alu_out~75, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~73 , cpu|dp|alu_rf_i|alu_out~73, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~74 , cpu|dp|alu_rf_i|alu_out~74, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~76 , cpu|dp|alu_rf_i|alu_out~76, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[3] , cpu|dp|alu_rf_i|alu_out[3], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~7 , cpu|dp|pc_flopenr|q~7, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[3] , cpu|dp|pc_flopenr|q[3], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[3] , cpu|dp|pc_counter_i|incremented_pc[3], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux12~0 , cpu|dp|reg_write_src_mux|Mux12~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux12~1 , cpu|dp|reg_write_src_mux|Mux12~1, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a115 , new_mem|ram_rtl_0|auto_generated|ram_block1a115, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a99 , new_mem|ram_rtl_0|auto_generated|ram_block1a99, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a67 , new_mem|ram_rtl_0|auto_generated|ram_block1a67, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a83 , new_mem|ram_rtl_0|auto_generated|ram_block1a83, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux12~2 , cpu|dp|reg_write_src_mux|Mux12~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[15] , cpu|dp|reg_file|RAM_rtl_0_bypass[15], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~8 , cpu|dp|reg_A_flopr|q~8, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[3] , cpu|dp|reg_A_flopr|q[3], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[3]~8 , cpu|dp|data_to_mem_store[3]~8, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a19 , new_mem|ram_rtl_0|auto_generated|ram_block1a19, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a3 , new_mem|ram_rtl_0|auto_generated|ram_block1a3, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a51 , new_mem|ram_rtl_0|auto_generated|ram_block1a51, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a35 , new_mem|ram_rtl_0|auto_generated|ram_block1a35, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w3_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q~3 , cpu|dp|instruction_reg_i|B_index_flopr|q~3, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[8] , cpu|dp|reg_file|RAM_rtl_1_bypass[8], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[6] , cpu|dp|reg_file|RAM_rtl_1_bypass[6], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[5] , cpu|dp|reg_file|RAM_rtl_1_bypass[5], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[2] , cpu|dp|reg_file|RAM_rtl_1_bypass[2], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[0] , cpu|dp|reg_file|RAM_rtl_1_bypass[0], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[4] , cpu|dp|reg_file|RAM_rtl_1_bypass[4], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[3] , cpu|dp|reg_file|RAM_rtl_1_bypass[3], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[1] , cpu|dp|reg_file|RAM_rtl_1_bypass[1], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM~0 , cpu|dp|reg_file|RAM~0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[7] , cpu|dp|reg_file|RAM_rtl_1_bypass[7], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM~1 , cpu|dp|reg_file|RAM~1, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~7 , cpu|dp|reg_B_flopr|q~7, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[4] , cpu|dp|reg_B_flopr|q[4], bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~79 , cpu|dp|alu_rf_i|alu_out~79, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~88 , cpu|dp|alu_rf_i|alu_out~88, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~82 , cpu|dp|alu_rf_i|alu_out~82, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~92 , cpu|dp|alu_rf_i|alu_out~92, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~93 , cpu|dp|alu_rf_i|alu_out~93, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[4] , cpu|dp|alu_rf_i|alu_out[4], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~8 , cpu|dp|pc_flopenr|q~8, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[4] , cpu|dp|pc_flopenr|q[4], bananachine, 1
instance = comp, \cpu|dp|pc_counter_i|incremented_pc[4] , cpu|dp|pc_counter_i|incremented_pc[4], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux11~0 , cpu|dp|reg_write_src_mux|Mux11~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux11~1 , cpu|dp|reg_write_src_mux|Mux11~1, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a116 , new_mem|ram_rtl_0|auto_generated|ram_block1a116, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a100 , new_mem|ram_rtl_0|auto_generated|ram_block1a100, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a84 , new_mem|ram_rtl_0|auto_generated|ram_block1a84, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a68 , new_mem|ram_rtl_0|auto_generated|ram_block1a68, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux11~2 , cpu|dp|reg_write_src_mux|Mux11~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[17] , cpu|dp|reg_file|RAM_rtl_0_bypass[17], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[18]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[18] , cpu|dp|reg_file|RAM_rtl_0_bypass[18], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~7 , cpu|dp|reg_A_flopr|q~7, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[4] , cpu|dp|reg_A_flopr|q[4], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[4]~7 , cpu|dp|data_to_mem_store[4]~7, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a4 , new_mem|ram_rtl_0|auto_generated|ram_block1a4, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a52 , new_mem|ram_rtl_0|auto_generated|ram_block1a52, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a20 , new_mem|ram_rtl_0|auto_generated|ram_block1a20, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a36 , new_mem|ram_rtl_0|auto_generated|ram_block1a36, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w4_n0_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w4_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0] , cpu|dp|instruction_reg_i|ext_op_code_flopr|q[0], bananachine, 1
instance = comp, \cpu|cont|Selector12~1 , cpu|cont|Selector12~1, bananachine, 1
instance = comp, \cpu|cont|Selector12~2 , cpu|cont|Selector12~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~4 , cpu|dp|alu_rf_i|Selector15~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~2 , cpu|dp|alu_rf_i|Selector15~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~3 , cpu|dp|alu_rf_i|Selector15~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~8 , cpu|dp|alu_rf_i|Selector15~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~6 , cpu|dp|alu_rf_i|Selector15~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~5 , cpu|dp|alu_rf_i|Selector15~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~7 , cpu|dp|alu_rf_i|Selector15~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~9 , cpu|dp|alu_rf_i|Selector15~9, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~1 , cpu|dp|alu_rf_i|Selector15~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector15~10 , cpu|dp|alu_rf_i|Selector15~10, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[0] , cpu|dp|alu_rf_i|alu_out[0], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux15~1 , cpu|dp|reg_write_src_mux|Mux15~1, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a112 , new_mem|ram_rtl_0|auto_generated|ram_block1a112, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a64 , new_mem|ram_rtl_0|auto_generated|ram_block1a64, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a80 , new_mem|ram_rtl_0|auto_generated|ram_block1a80, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a96 , new_mem|ram_rtl_0|auto_generated|ram_block1a96, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux15~2 , cpu|dp|reg_write_src_mux|Mux15~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[9] , cpu|dp|reg_file|RAM_rtl_0_bypass[9], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~1 , cpu|dp|reg_A_flopr|q~1, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[0] , cpu|dp|reg_A_flopr|q[0], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[0]~1 , cpu|dp|data_to_mem_store[0]~1, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a16 , new_mem|ram_rtl_0|auto_generated|ram_block1a16, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a0 , new_mem|ram_rtl_0|auto_generated|ram_block1a0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a32 , new_mem|ram_rtl_0|auto_generated|ram_block1a32, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a48 , new_mem|ram_rtl_0|auto_generated|ram_block1a48, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w0_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q~0 , cpu|dp|instruction_reg_i|B_index_flopr|q~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q[0]~feeder , cpu|dp|instruction_reg_i|B_index_flopr|q[0]~feeder, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|B_index_flopr|q[0] , cpu|dp|instruction_reg_i|B_index_flopr|q[0], bananachine, 1
instance = comp, \cpu|dp|reg_file|WideOr1 , cpu|dp|reg_file|WideOr1, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_1_bypass[9] , cpu|dp|reg_file|RAM_rtl_1_bypass[9], bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q~3 , cpu|dp|reg_B_flopr|q~3, bananachine, 1
instance = comp, \cpu|dp|reg_B_flopr|q[0] , cpu|dp|reg_B_flopr|q[0], bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q~4 , cpu|dp|pc_flopenr|q~4, bananachine, 1
instance = comp, \cpu|dp|pc_flopenr|q[0] , cpu|dp|pc_flopenr|q[0], bananachine, 1
instance = comp, \cpu|dp|alu_A_mux|mux2_output[0]~15 , cpu|dp|alu_A_mux|mux2_output[0]~15, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|ShiftLeft0~8 , cpu|dp|alu_rf_i|ShiftLeft0~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~96 , cpu|dp|alu_rf_i|alu_out~96, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~95 , cpu|dp|alu_rf_i|alu_out~95, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~94 , cpu|dp|alu_rf_i|alu_out~94, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~97 , cpu|dp|alu_rf_i|alu_out~97, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~98 , cpu|dp|alu_rf_i|alu_out~98, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[5] , cpu|dp|alu_rf_i|alu_out[5], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux10~1 , cpu|dp|reg_write_src_mux|Mux10~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux10~0 , cpu|dp|reg_write_src_mux|Mux10~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a37 , new_mem|ram_rtl_0|auto_generated|ram_block1a37, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a5 , new_mem|ram_rtl_0|auto_generated|ram_block1a5, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a53 , new_mem|ram_rtl_0|auto_generated|ram_block1a53, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a21 , new_mem|ram_rtl_0|auto_generated|ram_block1a21, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux10~2 , cpu|dp|reg_write_src_mux|Mux10~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[19] , cpu|dp|reg_file|RAM_rtl_0_bypass[19], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[20]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[20] , cpu|dp|reg_file|RAM_rtl_0_bypass[20], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~12 , cpu|dp|reg_A_flopr|q~12, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[5] , cpu|dp|reg_A_flopr|q[5], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[5]~12 , cpu|dp|data_to_mem_store[5]~12, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a85 , new_mem|ram_rtl_0|auto_generated|ram_block1a85, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a101 , new_mem|ram_rtl_0|auto_generated|ram_block1a101, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a69 , new_mem|ram_rtl_0|auto_generated|ram_block1a69, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a117 , new_mem|ram_rtl_0|auto_generated|ram_block1a117, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w5_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w5_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[1] , cpu|dp|instruction_reg_i|ext_op_code_flopr|q[1], bananachine, 1
instance = comp, \cpu|cont|Selector11~4 , cpu|cont|Selector11~4, bananachine, 1
instance = comp, \cpu|cont|Selector11~5 , cpu|cont|Selector11~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~59 , cpu|dp|alu_rf_i|alu_out~59, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~106 , cpu|dp|alu_rf_i|alu_out~106, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~107 , cpu|dp|alu_rf_i|alu_out~107, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~105 , cpu|dp|alu_rf_i|alu_out~105, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~104 , cpu|dp|alu_rf_i|alu_out~104, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~108 , cpu|dp|alu_rf_i|alu_out~108, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[7] , cpu|dp|alu_rf_i|alu_out[7], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux8~1 , cpu|dp|reg_write_src_mux|Mux8~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux8~0 , cpu|dp|reg_write_src_mux|Mux8~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a119 , new_mem|ram_rtl_0|auto_generated|ram_block1a119, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a103 , new_mem|ram_rtl_0|auto_generated|ram_block1a103, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a87 , new_mem|ram_rtl_0|auto_generated|ram_block1a87, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a71 , new_mem|ram_rtl_0|auto_generated|ram_block1a71, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux8~2 , cpu|dp|reg_write_src_mux|Mux8~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[23] , cpu|dp|reg_file|RAM_rtl_0_bypass[23], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[24]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[24] , cpu|dp|reg_file|RAM_rtl_0_bypass[24], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~10 , cpu|dp|reg_A_flopr|q~10, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[7] , cpu|dp|reg_A_flopr|q[7], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[7]~10 , cpu|dp|data_to_mem_store[7]~10, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a7 , new_mem|ram_rtl_0|auto_generated|ram_block1a7, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a39 , new_mem|ram_rtl_0|auto_generated|ram_block1a39, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a55 , new_mem|ram_rtl_0|auto_generated|ram_block1a55, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a23 , new_mem|ram_rtl_0|auto_generated|ram_block1a23, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w7_n0_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w7_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3] , cpu|dp|instruction_reg_i|ext_op_code_flopr|q[3], bananachine, 1
instance = comp, \cpu|cont|Selector9~8 , cpu|cont|Selector9~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out~109 , cpu|dp|alu_rf_i|alu_out~109, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~7 , cpu|dp|alu_rf_i|Selector7~7, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~1 , cpu|dp|alu_rf_i|Selector7~1, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~2 , cpu|dp|alu_rf_i|Selector7~2, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~3 , cpu|dp|alu_rf_i|Selector7~3, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~4 , cpu|dp|alu_rf_i|Selector7~4, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~5 , cpu|dp|alu_rf_i|Selector7~5, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~6 , cpu|dp|alu_rf_i|Selector7~6, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|Selector7~8 , cpu|dp|alu_rf_i|Selector7~8, bananachine, 1
instance = comp, \cpu|dp|alu_rf_i|alu_out[8] , cpu|dp|alu_rf_i|alu_out[8], bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux7~1 , cpu|dp|reg_write_src_mux|Mux7~1, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux7~0 , cpu|dp|reg_write_src_mux|Mux7~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a72 , new_mem|ram_rtl_0|auto_generated|ram_block1a72, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a88 , new_mem|ram_rtl_0|auto_generated|ram_block1a88, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a120 , new_mem|ram_rtl_0|auto_generated|ram_block1a120, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a104 , new_mem|ram_rtl_0|auto_generated|ram_block1a104, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|reg_write_src_mux|Mux7~2 , cpu|dp|reg_write_src_mux|Mux7~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[25] , cpu|dp|reg_file|RAM_rtl_0_bypass[25], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[26]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[26] , cpu|dp|reg_file|RAM_rtl_0_bypass[26], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~15 , cpu|dp|reg_A_flopr|q~15, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[8] , cpu|dp|reg_A_flopr|q[8], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[8]~15 , cpu|dp|data_to_mem_store[8]~15, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a56 , new_mem|ram_rtl_0|auto_generated|ram_block1a56, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a8 , new_mem|ram_rtl_0|auto_generated|ram_block1a8, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a24 , new_mem|ram_rtl_0|auto_generated|ram_block1a24, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a40 , new_mem|ram_rtl_0|auto_generated|ram_block1a40, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w8_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q~0 , cpu|dp|instruction_reg_i|A_index_flopr|q~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q[0] , cpu|dp|instruction_reg_i|A_index_flopr|q[0], bananachine, 1
instance = comp, \cpu|dp|reg_file|WideOr0 , cpu|dp|reg_file|WideOr0, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[29] , cpu|dp|reg_file|RAM_rtl_0_bypass[29], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~13 , cpu|dp|reg_A_flopr|q~13, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[10] , cpu|dp|reg_A_flopr|q[10], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[10]~13 , cpu|dp|data_to_mem_store[10]~13, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a106 , new_mem|ram_rtl_0|auto_generated|ram_block1a106, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a122 , new_mem|ram_rtl_0|auto_generated|ram_block1a122, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a90 , new_mem|ram_rtl_0|auto_generated|ram_block1a90, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a74 , new_mem|ram_rtl_0|auto_generated|ram_block1a74, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w10_n1_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|A_index_flopr|q~2 , cpu|dp|instruction_reg_i|A_index_flopr|q~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[6] , cpu|dp|reg_file|RAM_rtl_0_bypass[6], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[7] , cpu|dp|reg_file|RAM_rtl_0_bypass[7], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[4] , cpu|dp|reg_file|RAM_rtl_0_bypass[4], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[0] , cpu|dp|reg_file|RAM_rtl_0_bypass[0], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder , cpu|dp|reg_file|RAM_rtl_0_bypass[2]~feeder, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[2] , cpu|dp|reg_file|RAM_rtl_0_bypass[2], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[3] , cpu|dp|reg_file|RAM_rtl_0_bypass[3], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[1] , cpu|dp|reg_file|RAM_rtl_0_bypass[1], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM~2 , cpu|dp|reg_file|RAM~2, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[5] , cpu|dp|reg_file|RAM_rtl_0_bypass[5], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[8] , cpu|dp|reg_file|RAM_rtl_0_bypass[8], bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM~3 , cpu|dp|reg_file|RAM~3, bananachine, 1
instance = comp, \cpu|dp|reg_file|RAM_rtl_0_bypass[37] , cpu|dp|reg_file|RAM_rtl_0_bypass[37], bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q~2 , cpu|dp|reg_A_flopr|q~2, bananachine, 1
instance = comp, \cpu|dp|reg_A_flopr|q[14] , cpu|dp|reg_A_flopr|q[14], bananachine, 1
instance = comp, \cpu|dp|data_to_mem_store[14]~2 , cpu|dp|data_to_mem_store[14]~2, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a14 , new_mem|ram_rtl_0|auto_generated|ram_block1a14, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a30 , new_mem|ram_rtl_0|auto_generated|ram_block1a30, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a62 , new_mem|ram_rtl_0|auto_generated|ram_block1a62, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a46 , new_mem|ram_rtl_0|auto_generated|ram_block1a46, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w14_n0_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w14_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|op_code_flopr|q[2] , cpu|dp|instruction_reg_i|op_code_flopr|q[2], bananachine, 1
instance = comp, \cpu|cont|state~0 , cpu|cont|state~0, bananachine, 1
instance = comp, \cpu|cont|state~1 , cpu|cont|state~1, bananachine, 1
instance = comp, \cpu|cont|state~2 , cpu|cont|state~2, bananachine, 1
instance = comp, \cpu|cont|state[2] , cpu|cont|state[2], bananachine, 1
instance = comp, \cpu|cont|state~8 , cpu|cont|state~8, bananachine, 1
instance = comp, \cpu|cont|state~9 , cpu|cont|state~9, bananachine, 1
instance = comp, \cpu|cont|state[1] , cpu|cont|state[1], bananachine, 1
instance = comp, \cpu|dp|mem_address~1 , cpu|dp|mem_address~1, bananachine, 1
instance = comp, \cpu|dp|mem_address[14]~3 , cpu|dp|mem_address[14]~3, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|address_reg_b[1] , new_mem|ram_rtl_0|auto_generated|address_reg_b[1], bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a76 , new_mem|ram_rtl_0|auto_generated|ram_block1a76, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a124 , new_mem|ram_rtl_0|auto_generated|ram_block1a124, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a92 , new_mem|ram_rtl_0|auto_generated|ram_block1a92, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a108 , new_mem|ram_rtl_0|auto_generated|ram_block1a108, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w12_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w12_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|op_code_flopr|q[0] , cpu|dp|instruction_reg_i|op_code_flopr|q[0], bananachine, 1
instance = comp, \cpu|cont|state~3 , cpu|cont|state~3, bananachine, 1
instance = comp, \cpu|cont|next_state[7]~0 , cpu|cont|next_state[7]~0, bananachine, 1
instance = comp, \cpu|cont|state[7] , cpu|cont|state[7], bananachine, 1
instance = comp, \cpu|dp|mem_address~0 , cpu|dp|mem_address~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1688w[3]~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a127 , new_mem|ram_rtl_0|auto_generated|ram_block1a127, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a95 , new_mem|ram_rtl_0|auto_generated|ram_block1a95, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a79 , new_mem|ram_rtl_0|auto_generated|ram_block1a79, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a111 , new_mem|ram_rtl_0|auto_generated|ram_block1a111, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w15_n1_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w15_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|op_code_flopr|q[3] , cpu|dp|instruction_reg_i|op_code_flopr|q[3], bananachine, 1
instance = comp, \cpu|cont|state~4 , cpu|cont|state~4, bananachine, 1
instance = comp, \cpu|cont|state[6] , cpu|cont|state[6], bananachine, 1
instance = comp, \cpu|dp|mem_address[13]~4 , cpu|dp|mem_address[13]~4, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|address_reg_b[0] , new_mem|ram_rtl_0|auto_generated|address_reg_b[0], bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a61 , new_mem|ram_rtl_0|auto_generated|ram_block1a61, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a45 , new_mem|ram_rtl_0|auto_generated|ram_block1a45, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a29 , new_mem|ram_rtl_0|auto_generated|ram_block1a29, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|ram_block1a13 , new_mem|ram_rtl_0|auto_generated|ram_block1a13, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l2_w13_n0_mux_dataout~0, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0 , new_mem|ram_rtl_0|auto_generated|mux5|l3_w13_n0_mux_dataout~0, bananachine, 1
instance = comp, \cpu|dp|instruction_reg_i|op_code_flopr|q[1] , cpu|dp|instruction_reg_i|op_code_flopr|q[1], bananachine, 1
instance = comp, \cpu|cont|Selector0~1 , cpu|cont|Selector0~1, bananachine, 1
instance = comp, \cpu|cont|Selector0~0 , cpu|cont|Selector0~0, bananachine, 1
instance = comp, \cpu|cont|Selector0~2 , cpu|cont|Selector0~2, bananachine, 1
instance = comp, \cpu|cont|state[3] , cpu|cont|state[3], bananachine, 1
instance = comp, \cpu|cont|state~6 , cpu|cont|state~6, bananachine, 1
instance = comp, \cpu|cont|state~5 , cpu|cont|state~5, bananachine, 1
instance = comp, \cpu|cont|state~7 , cpu|cont|state~7, bananachine, 1
instance = comp, \cpu|cont|state[0] , cpu|cont|state[0], bananachine, 1
instance = comp, \cpu|dp|mem_address[15]~2 , cpu|dp|mem_address[15]~2, bananachine, 1
instance = comp, \new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0 , new_mem|ram_rtl_0|auto_generated|decode3|w_anode1611w[3]~0, bananachine, 1
instance = comp, \vga|bit_gen|Decoder0~5 , vga|bit_gen|Decoder0~5, bananachine, 1
instance = comp, \vga|bit_gen|p1y[7] , vga|bit_gen|p1y[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[15]~0 , vga|bit_gen|sprite_f|spry_r[15]~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[7] , vga|bit_gen|sprite_f2|spry_r[7], bananachine, 1
instance = comp, \vga|bit_gen|p1y[6] , vga|bit_gen|p1y[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[6] , vga|bit_gen|sprite_f2|spry_r[6], bananachine, 1
instance = comp, \vga|bit_gen|p1y[5] , vga|bit_gen|p1y[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[5] , vga|bit_gen|sprite_f2|spry_r[5], bananachine, 1
instance = comp, \vga|bit_gen|p1y[4]~feeder , vga|bit_gen|p1y[4]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1y[4] , vga|bit_gen|p1y[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[4] , vga|bit_gen|sprite_f2|spry_r[4], bananachine, 1
instance = comp, \vga|bit_gen|p1y[3]~feeder , vga|bit_gen|p1y[3]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1y[3] , vga|bit_gen|p1y[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[3] , vga|bit_gen|sprite_f2|spry_r[3], bananachine, 1
instance = comp, \vga|bit_gen|p1y[2]~feeder , vga|bit_gen|p1y[2]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1y[2] , vga|bit_gen|p1y[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[2]~feeder , vga|bit_gen|sprite_f2|spry_r[2]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[2] , vga|bit_gen|sprite_f2|spry_r[2], bananachine, 1
instance = comp, \vga|bit_gen|p1y[1]~feeder , vga|bit_gen|p1y[1]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1y[1] , vga|bit_gen|p1y[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[1]~feeder , vga|bit_gen|sprite_f2|spry_r[1]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[1] , vga|bit_gen|sprite_f2|spry_r[1], bananachine, 1
instance = comp, \vga|bit_gen|p1y[0]~feeder , vga|bit_gen|p1y[0]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1y[0] , vga|bit_gen|p1y[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[0] , vga|bit_gen|sprite_f2|spry_r[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add0~10 , vga|bit_gen|sprite_f2|Add0~10, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add0~6 , vga|bit_gen|sprite_f2|Add0~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add0~2 , vga|bit_gen|sprite_f2|Add0~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_diff[0]~41 , vga|bit_gen|sprite_f2|spr_diff[0]~41, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_diff[1]~49 , vga|bit_gen|sprite_f2|spr_diff[1]~49, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_diff[2]~45 , vga|bit_gen|sprite_f2|spr_diff[2]~45, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_diff[3]~37 , vga|bit_gen|sprite_f2|spr_diff[3]~37, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_diff[4]~21 , vga|bit_gen|sprite_f2|spr_diff[4]~21, bananachine, 1
instance = comp, \vga|bit_gen|p1y[8] , vga|bit_gen|p1y[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[8] , vga|bit_gen|sprite_f2|spry_r[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_diff[5]~25 , vga|bit_gen|sprite_f2|spr_diff[5]~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state~24 , vga|bit_gen|sprite_f2|state~24, bananachine, 1
instance = comp, \vga|bit_gen|p1y[11]~feeder , vga|bit_gen|p1y[11]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1y[11] , vga|bit_gen|p1y[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[11]~feeder , vga|bit_gen|sprite_f2|spry_r[11]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[11] , vga|bit_gen|sprite_f2|spry_r[11], bananachine, 1
instance = comp, \vga|bit_gen|p1y[10]~feeder , vga|bit_gen|p1y[10]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1y[10] , vga|bit_gen|p1y[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[10] , vga|bit_gen|sprite_f2|spry_r[10], bananachine, 1
instance = comp, \vga|bit_gen|p1y[9] , vga|bit_gen|p1y[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[9]~feeder , vga|bit_gen|sprite_f2|spry_r[9]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[9] , vga|bit_gen|sprite_f2|spry_r[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_diff[6]~29 , vga|bit_gen|sprite_f2|spr_diff[6]~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_diff[7]~33 , vga|bit_gen|sprite_f2|spr_diff[7]~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_diff[8]~1 , vga|bit_gen|sprite_f2|spr_diff[8]~1, bananachine, 1
instance = comp, \vga|bit_gen|p1y[13]~feeder , vga|bit_gen|p1y[13]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1y[13] , vga|bit_gen|p1y[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[13] , vga|bit_gen|sprite_f2|spry_r[13], bananachine, 1
instance = comp, \vga|bit_gen|p1y[12] , vga|bit_gen|p1y[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[12]~feeder , vga|bit_gen|sprite_f2|spry_r[12]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[12] , vga|bit_gen|sprite_f2|spry_r[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_diff[9]~5 , vga|bit_gen|sprite_f2|spr_diff[9]~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_diff[10]~9 , vga|bit_gen|sprite_f2|spr_diff[10]~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state~25 , vga|bit_gen|sprite_f2|state~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state~26 , vga|bit_gen|sprite_f2|state~26, bananachine, 1
instance = comp, \vga|bit_gen|p1y[15]~feeder , vga|bit_gen|p1y[15]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1y[15] , vga|bit_gen|p1y[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[15] , vga|bit_gen|sprite_f2|spry_r[15], bananachine, 1
instance = comp, \vga|bit_gen|p1y[14]~feeder , vga|bit_gen|p1y[14]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1y[14] , vga|bit_gen|p1y[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spry_r[14] , vga|bit_gen|sprite_f2|spry_r[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_diff[11]~13 , vga|bit_gen|sprite_f2|spr_diff[11]~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_diff[12]~17 , vga|bit_gen|sprite_f2|spr_diff[12]~17, bananachine, 1
instance = comp, \vga|bit_gen|p1x[12]~feeder , vga|bit_gen|p1x[12]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|Decoder0~2 , vga|bit_gen|Decoder0~2, bananachine, 1
instance = comp, \vga|bit_gen|p1x[12] , vga|bit_gen|p1x[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[12] , vga|bit_gen|sprite_f2|sprx_r[12], bananachine, 1
instance = comp, \vga|bit_gen|p1x[11] , vga|bit_gen|p1x[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[11] , vga|bit_gen|sprite_f2|sprx_r[11], bananachine, 1
instance = comp, \vga|bit_gen|p1x[10]~feeder , vga|bit_gen|p1x[10]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1x[10] , vga|bit_gen|p1x[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[10] , vga|bit_gen|sprite_f2|sprx_r[10], bananachine, 1
instance = comp, \vga|bit_gen|p1x[9]~feeder , vga|bit_gen|p1x[9]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1x[9] , vga|bit_gen|p1x[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[9] , vga|bit_gen|sprite_f2|sprx_r[9], bananachine, 1
instance = comp, \vga|bit_gen|p1x[8] , vga|bit_gen|p1x[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[8] , vga|bit_gen|sprite_f2|sprx_r[8], bananachine, 1
instance = comp, \vga|bit_gen|p1x[7] , vga|bit_gen|p1x[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[7] , vga|bit_gen|sprite_f2|sprx_r[7], bananachine, 1
instance = comp, \vga|bit_gen|p1x[6]~feeder , vga|bit_gen|p1x[6]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1x[6] , vga|bit_gen|p1x[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[6] , vga|bit_gen|sprite_f2|sprx_r[6], bananachine, 1
instance = comp, \vga|bit_gen|p1x[5] , vga|bit_gen|p1x[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[5] , vga|bit_gen|sprite_f2|sprx_r[5], bananachine, 1
instance = comp, \vga|bit_gen|p1x[4]~feeder , vga|bit_gen|p1x[4]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1x[4] , vga|bit_gen|p1x[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[4] , vga|bit_gen|sprite_f2|sprx_r[4], bananachine, 1
instance = comp, \vga|bit_gen|p1x[3]~feeder , vga|bit_gen|p1x[3]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1x[3] , vga|bit_gen|p1x[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[3] , vga|bit_gen|sprite_f2|sprx_r[3], bananachine, 1
instance = comp, \vga|bit_gen|p1x[2]~feeder , vga|bit_gen|p1x[2]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1x[2] , vga|bit_gen|p1x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[2] , vga|bit_gen|sprite_f2|sprx_r[2], bananachine, 1
instance = comp, \vga|bit_gen|p1x[1] , vga|bit_gen|p1x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[1] , vga|bit_gen|sprite_f2|sprx_r[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~62 , vga|bit_gen|sprite_f2|Add1~62, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~33 , vga|bit_gen|sprite_f2|Add1~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~29 , vga|bit_gen|sprite_f2|Add1~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~25 , vga|bit_gen|sprite_f2|Add1~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~45 , vga|bit_gen|sprite_f2|Add1~45, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~41 , vga|bit_gen|sprite_f2|Add1~41, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~37 , vga|bit_gen|sprite_f2|Add1~37, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~57 , vga|bit_gen|sprite_f2|Add1~57, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~53 , vga|bit_gen|sprite_f2|Add1~53, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~49 , vga|bit_gen|sprite_f2|Add1~49, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~21 , vga|bit_gen|sprite_f2|Add1~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~9 , vga|bit_gen|sprite_f2|Add1~9, bananachine, 1
instance = comp, \vga|bit_gen|p1x[13]~feeder , vga|bit_gen|p1x[13]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1x[13] , vga|bit_gen|p1x[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[13] , vga|bit_gen|sprite_f2|sprx_r[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~5 , vga|bit_gen|sprite_f2|Add1~5, bananachine, 1
instance = comp, \vga|bit_gen|p1x[14] , vga|bit_gen|p1x[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[14] , vga|bit_gen|sprite_f2|sprx_r[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~1 , vga|bit_gen|sprite_f2|Add1~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~11 , vga|bit_gen|sprite_f2|LessThan2~11, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~0 , vga|bit_gen|sprite_f2|LessThan2~0, bananachine, 1
instance = comp, \vga|bit_gen|p1x[15] , vga|bit_gen|p1x[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[15] , vga|bit_gen|sprite_f2|sprx_r[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~13 , vga|bit_gen|sprite_f2|Add1~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add1~17 , vga|bit_gen|sprite_f2|Add1~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~1 , vga|bit_gen|sprite_f2|LessThan2~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~10 , vga|bit_gen|sprite_f2|LessThan2~10, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~12 , vga|bit_gen|sprite_f2|LessThan2~12, bananachine, 1
instance = comp, \vga|bit_gen|p1x[0]~feeder , vga|bit_gen|p1x[0]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p1x[0] , vga|bit_gen|p1x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|sprx_r[0] , vga|bit_gen|sprite_f2|sprx_r[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~3 , vga|bit_gen|sprite_f2|LessThan2~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~4 , vga|bit_gen|sprite_f2|LessThan2~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~2 , vga|bit_gen|sprite_f2|LessThan2~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~6 , vga|bit_gen|sprite_f2|LessThan2~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~5 , vga|bit_gen|sprite_f2|LessThan2~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~8 , vga|bit_gen|sprite_f2|LessThan2~8, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~7 , vga|bit_gen|sprite_f2|LessThan2~7, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~9 , vga|bit_gen|sprite_f2|LessThan2~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~13 , vga|bit_gen|sprite_f2|LessThan2~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state~22 , vga|bit_gen|sprite_f2|state~22, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state.WAIT_POS , vga|bit_gen|sprite_f2|state.WAIT_POS, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|cnt_x[0]~1 , vga|bit_gen|sprite_f2|cnt_x[0]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~14 , vga|bit_gen|sprite_f2|LessThan2~14, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~15 , vga|bit_gen|sprite_f2|LessThan2~15, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~16 , vga|bit_gen|sprite_f2|LessThan2~16, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~17 , vga|bit_gen|sprite_f2|LessThan2~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~18 , vga|bit_gen|sprite_f2|LessThan2~18, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|LessThan2~19 , vga|bit_gen|sprite_f2|LessThan2~19, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|cnt_x[0]~2 , vga|bit_gen|sprite_f2|cnt_x[0]~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|cnt_x[0] , vga|bit_gen|sprite_f2|cnt_x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|cnt_x~3 , vga|bit_gen|sprite_f2|cnt_x~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|cnt_x[1] , vga|bit_gen|sprite_f2|cnt_x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|bmap_x~3 , vga|bit_gen|sprite_f2|bmap_x~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|cnt_x~0 , vga|bit_gen|sprite_f2|cnt_x~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|cnt_x[2] , vga|bit_gen|sprite_f2|cnt_x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|bmap_x[0]~0 , vga|bit_gen|sprite_f2|bmap_x[0]~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|bmap_x[0]~1 , vga|bit_gen|sprite_f2|bmap_x[0]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|bmap_x[0] , vga|bit_gen|sprite_f2|bmap_x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|bmap_x~4 , vga|bit_gen|sprite_f2|bmap_x~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|bmap_x[1] , vga|bit_gen|sprite_f2|bmap_x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|bmap_x~2 , vga|bit_gen|sprite_f2|bmap_x~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|bmap_x[2] , vga|bit_gen|sprite_f2|bmap_x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|bmap_x~5 , vga|bit_gen|sprite_f2|bmap_x~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|bmap_x[3] , vga|bit_gen|sprite_f2|bmap_x[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state~18 , vga|bit_gen|sprite_f2|state~18, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state~17 , vga|bit_gen|sprite_f2|state~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state~20 , vga|bit_gen|sprite_f2|state~20, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state~21 , vga|bit_gen|sprite_f2|state~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state.SPR_LINE , vga|bit_gen|sprite_f2|state.SPR_LINE, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Equal1~3 , vga|bit_gen|sprite_f3|Equal1~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state~19 , vga|bit_gen|sprite_f2|state~19, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|state.WAIT_DATA , vga|bit_gen|sprite_f2|state.WAIT_DATA, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Selector26~0 , vga|bit_gen|sprite_f2|Selector26~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state~17 , vga|bit_gen|sprite_f3|state~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|drawing , vga|bit_gen|sprite_f2|drawing, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add2~30 , vga|bit_gen|sprite_f2|Add2~30, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add2~1 , vga|bit_gen|sprite_f2|Add2~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add2~21 , vga|bit_gen|sprite_f2|Add2~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add2~25 , vga|bit_gen|sprite_f2|Add2~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add2~33 , vga|bit_gen|sprite_f2|Add2~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add4~17 , vga|bit_gen|sprite_f2|Add4~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add4~21 , vga|bit_gen|sprite_f2|Add4~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add4~25 , vga|bit_gen|sprite_f2|Add4~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add5~25 , vga|bit_gen|sprite_f2|Add5~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr~6 , vga|bit_gen|sprite_f2|spr_rom_addr~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr[0] , vga|bit_gen|sprite_f2|spr_rom_addr[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add5~17 , vga|bit_gen|sprite_f2|Add5~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr~4 , vga|bit_gen|sprite_f2|spr_rom_addr~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr[1] , vga|bit_gen|sprite_f2|spr_rom_addr[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add5~21 , vga|bit_gen|sprite_f2|Add5~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr~5 , vga|bit_gen|sprite_f2|spr_rom_addr~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr[2] , vga|bit_gen|sprite_f2|spr_rom_addr[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add5~29 , vga|bit_gen|sprite_f2|Add5~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr~7 , vga|bit_gen|sprite_f2|spr_rom_addr~7, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr[3] , vga|bit_gen|sprite_f2|spr_rom_addr[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add5~1 , vga|bit_gen|sprite_f2|Add5~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add2~5 , vga|bit_gen|sprite_f2|Add2~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add4~1 , vga|bit_gen|sprite_f2|Add4~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr~0 , vga|bit_gen|sprite_f2|spr_rom_addr~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr[4] , vga|bit_gen|sprite_f2|spr_rom_addr[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add2~13 , vga|bit_gen|sprite_f2|Add2~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add2~9 , vga|bit_gen|sprite_f2|Add2~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add4~9 , vga|bit_gen|sprite_f2|Add4~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add4~5 , vga|bit_gen|sprite_f2|Add4~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add5~9 , vga|bit_gen|sprite_f2|Add5~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr~2 , vga|bit_gen|sprite_f2|spr_rom_addr~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr[5] , vga|bit_gen|sprite_f2|spr_rom_addr[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add5~5 , vga|bit_gen|sprite_f2|Add5~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr~1 , vga|bit_gen|sprite_f2|spr_rom_addr~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr[6] , vga|bit_gen|sprite_f2|spr_rom_addr[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add5~13 , vga|bit_gen|sprite_f2|Add5~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add2~17 , vga|bit_gen|sprite_f2|Add2~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Add4~13 , vga|bit_gen|sprite_f2|Add4~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr~3 , vga|bit_gen|sprite_f2|spr_rom_addr~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom_addr[7] , vga|bit_gen|sprite_f2|spr_rom_addr[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom|memory~0 , vga|bit_gen|sprite_f2|spr_rom|memory~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom|memory~1 , vga|bit_gen|sprite_f2|spr_rom|memory~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Selector25~0 , vga|bit_gen|sprite_f2|Selector25~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Selector25~1 , vga|bit_gen|sprite_f2|Selector25~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|pix[0]~feeder , vga|bit_gen|sprite_f2|pix[0]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|pix[0] , vga|bit_gen|sprite_f2|pix[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom|memory~2 , vga|bit_gen|sprite_f2|spr_rom|memory~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom|memory~3 , vga|bit_gen|sprite_f2|spr_rom|memory~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Selector23~0 , vga|bit_gen|sprite_f2|Selector23~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Selector23~1 , vga|bit_gen|sprite_f2|Selector23~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|pix[2] , vga|bit_gen|sprite_f2|pix[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom|memory~4 , vga|bit_gen|sprite_f2|spr_rom|memory~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Selector22~0 , vga|bit_gen|sprite_f2|Selector22~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|pix[3] , vga|bit_gen|sprite_f2|pix[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|spr_rom|memory~5 , vga|bit_gen|sprite_f2|spr_rom|memory~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|Selector24~0 , vga|bit_gen|sprite_f2|Selector24~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|pix[1]~feeder , vga|bit_gen|sprite_f2|pix[1]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f2|pix[1] , vga|bit_gen|sprite_f2|pix[1], bananachine, 1
instance = comp, \vga|bit_gen|always1~1 , vga|bit_gen|always1~1, bananachine, 1
instance = comp, \vga|bit_gen|Decoder0~3 , vga|bit_gen|Decoder0~3, bananachine, 1
instance = comp, \vga|bit_gen|p2y[8] , vga|bit_gen|p2y[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[8] , vga|bit_gen|sprite_f3|spry_r[8], bananachine, 1
instance = comp, \vga|bit_gen|p2y[7] , vga|bit_gen|p2y[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[7] , vga|bit_gen|sprite_f3|spry_r[7], bananachine, 1
instance = comp, \vga|bit_gen|p2y[6] , vga|bit_gen|p2y[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[6]~feeder , vga|bit_gen|sprite_f3|spry_r[6]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[6] , vga|bit_gen|sprite_f3|spry_r[6], bananachine, 1
instance = comp, \vga|bit_gen|p2y[5] , vga|bit_gen|p2y[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[5] , vga|bit_gen|sprite_f3|spry_r[5], bananachine, 1
instance = comp, \vga|bit_gen|p2y[4]~feeder , vga|bit_gen|p2y[4]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2y[4] , vga|bit_gen|p2y[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[4]~feeder , vga|bit_gen|sprite_f3|spry_r[4]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[4] , vga|bit_gen|sprite_f3|spry_r[4], bananachine, 1
instance = comp, \vga|bit_gen|p2y[3]~feeder , vga|bit_gen|p2y[3]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2y[3] , vga|bit_gen|p2y[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[3] , vga|bit_gen|sprite_f3|spry_r[3], bananachine, 1
instance = comp, \vga|bit_gen|p2y[2]~feeder , vga|bit_gen|p2y[2]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2y[2] , vga|bit_gen|p2y[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[2]~feeder , vga|bit_gen|sprite_f3|spry_r[2]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[2] , vga|bit_gen|sprite_f3|spry_r[2], bananachine, 1
instance = comp, \vga|bit_gen|p2y[1] , vga|bit_gen|p2y[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[1]~feeder , vga|bit_gen|sprite_f3|spry_r[1]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[1] , vga|bit_gen|sprite_f3|spry_r[1], bananachine, 1
instance = comp, \vga|bit_gen|p2y[0]~feeder , vga|bit_gen|p2y[0]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2y[0] , vga|bit_gen|p2y[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[0] , vga|bit_gen|sprite_f3|spry_r[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add0~10 , vga|bit_gen|sprite_f3|Add0~10, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add0~6 , vga|bit_gen|sprite_f3|Add0~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add0~2 , vga|bit_gen|sprite_f3|Add0~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_diff[0]~41 , vga|bit_gen|sprite_f3|spr_diff[0]~41, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_diff[1]~49 , vga|bit_gen|sprite_f3|spr_diff[1]~49, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_diff[2]~45 , vga|bit_gen|sprite_f3|spr_diff[2]~45, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_diff[3]~37 , vga|bit_gen|sprite_f3|spr_diff[3]~37, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_diff[4]~21 , vga|bit_gen|sprite_f3|spr_diff[4]~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_diff[5]~25 , vga|bit_gen|sprite_f3|spr_diff[5]~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state~25 , vga|bit_gen|sprite_f3|state~25, bananachine, 1
instance = comp, \vga|bit_gen|p2y[14] , vga|bit_gen|p2y[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[14] , vga|bit_gen|sprite_f3|spry_r[14], bananachine, 1
instance = comp, \vga|bit_gen|p2y[13]~feeder , vga|bit_gen|p2y[13]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2y[13] , vga|bit_gen|p2y[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[13]~feeder , vga|bit_gen|sprite_f3|spry_r[13]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[13] , vga|bit_gen|sprite_f3|spry_r[13], bananachine, 1
instance = comp, \vga|bit_gen|p2y[12] , vga|bit_gen|p2y[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[12]~feeder , vga|bit_gen|sprite_f3|spry_r[12]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[12] , vga|bit_gen|sprite_f3|spry_r[12], bananachine, 1
instance = comp, \vga|bit_gen|p2y[11] , vga|bit_gen|p2y[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[11] , vga|bit_gen|sprite_f3|spry_r[11], bananachine, 1
instance = comp, \vga|bit_gen|p2y[10]~feeder , vga|bit_gen|p2y[10]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2y[10] , vga|bit_gen|p2y[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[10] , vga|bit_gen|sprite_f3|spry_r[10], bananachine, 1
instance = comp, \vga|bit_gen|p2y[9] , vga|bit_gen|p2y[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[9] , vga|bit_gen|sprite_f3|spry_r[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_diff[6]~29 , vga|bit_gen|sprite_f3|spr_diff[6]~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_diff[7]~33 , vga|bit_gen|sprite_f3|spr_diff[7]~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_diff[8]~1 , vga|bit_gen|sprite_f3|spr_diff[8]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_diff[9]~5 , vga|bit_gen|sprite_f3|spr_diff[9]~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_diff[10]~9 , vga|bit_gen|sprite_f3|spr_diff[10]~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_diff[11]~13 , vga|bit_gen|sprite_f3|spr_diff[11]~13, bananachine, 1
instance = comp, \vga|bit_gen|p2y[15] , vga|bit_gen|p2y[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[15]~feeder , vga|bit_gen|sprite_f3|spry_r[15]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spry_r[15] , vga|bit_gen|sprite_f3|spry_r[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_diff[12]~17 , vga|bit_gen|sprite_f3|spr_diff[12]~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state~26 , vga|bit_gen|sprite_f3|state~26, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state~27 , vga|bit_gen|sprite_f3|state~27, bananachine, 1
instance = comp, \vga|bit_gen|Decoder0~0 , vga|bit_gen|Decoder0~0, bananachine, 1
instance = comp, \vga|bit_gen|p2x[12] , vga|bit_gen|p2x[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[12] , vga|bit_gen|sprite_f3|sprx_r[12], bananachine, 1
instance = comp, \vga|bit_gen|p2x[11]~feeder , vga|bit_gen|p2x[11]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2x[11] , vga|bit_gen|p2x[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[11] , vga|bit_gen|sprite_f3|sprx_r[11], bananachine, 1
instance = comp, \vga|bit_gen|p2x[10]~feeder , vga|bit_gen|p2x[10]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2x[10] , vga|bit_gen|p2x[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[10] , vga|bit_gen|sprite_f3|sprx_r[10], bananachine, 1
instance = comp, \vga|bit_gen|p2x[9]~feeder , vga|bit_gen|p2x[9]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2x[9] , vga|bit_gen|p2x[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[9] , vga|bit_gen|sprite_f3|sprx_r[9], bananachine, 1
instance = comp, \vga|bit_gen|p2x[8]~feeder , vga|bit_gen|p2x[8]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2x[8] , vga|bit_gen|p2x[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[8] , vga|bit_gen|sprite_f3|sprx_r[8], bananachine, 1
instance = comp, \vga|bit_gen|p2x[7] , vga|bit_gen|p2x[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[7] , vga|bit_gen|sprite_f3|sprx_r[7], bananachine, 1
instance = comp, \vga|bit_gen|p2x[6]~feeder , vga|bit_gen|p2x[6]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2x[6] , vga|bit_gen|p2x[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[6] , vga|bit_gen|sprite_f3|sprx_r[6], bananachine, 1
instance = comp, \vga|bit_gen|p2x[5] , vga|bit_gen|p2x[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[5] , vga|bit_gen|sprite_f3|sprx_r[5], bananachine, 1
instance = comp, \vga|bit_gen|p2x[4]~feeder , vga|bit_gen|p2x[4]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2x[4] , vga|bit_gen|p2x[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[4] , vga|bit_gen|sprite_f3|sprx_r[4], bananachine, 1
instance = comp, \vga|bit_gen|p2x[3] , vga|bit_gen|p2x[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[3] , vga|bit_gen|sprite_f3|sprx_r[3], bananachine, 1
instance = comp, \vga|bit_gen|p2x[2] , vga|bit_gen|p2x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[2] , vga|bit_gen|sprite_f3|sprx_r[2], bananachine, 1
instance = comp, \vga|bit_gen|p2x[1]~feeder , vga|bit_gen|p2x[1]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2x[1] , vga|bit_gen|p2x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[1] , vga|bit_gen|sprite_f3|sprx_r[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~62 , vga|bit_gen|sprite_f3|Add1~62, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~33 , vga|bit_gen|sprite_f3|Add1~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~29 , vga|bit_gen|sprite_f3|Add1~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~25 , vga|bit_gen|sprite_f3|Add1~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~45 , vga|bit_gen|sprite_f3|Add1~45, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~41 , vga|bit_gen|sprite_f3|Add1~41, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~37 , vga|bit_gen|sprite_f3|Add1~37, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~57 , vga|bit_gen|sprite_f3|Add1~57, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~53 , vga|bit_gen|sprite_f3|Add1~53, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~49 , vga|bit_gen|sprite_f3|Add1~49, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~21 , vga|bit_gen|sprite_f3|Add1~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~9 , vga|bit_gen|sprite_f3|Add1~9, bananachine, 1
instance = comp, \vga|bit_gen|p2x[13]~feeder , vga|bit_gen|p2x[13]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2x[13] , vga|bit_gen|p2x[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[13] , vga|bit_gen|sprite_f3|sprx_r[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~5 , vga|bit_gen|sprite_f3|Add1~5, bananachine, 1
instance = comp, \vga|bit_gen|p2x[14] , vga|bit_gen|p2x[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[14] , vga|bit_gen|sprite_f3|sprx_r[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~1 , vga|bit_gen|sprite_f3|Add1~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~0 , vga|bit_gen|sprite_f3|LessThan2~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~11 , vga|bit_gen|sprite_f3|LessThan2~11, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~10 , vga|bit_gen|sprite_f3|LessThan2~10, bananachine, 1
instance = comp, \vga|bit_gen|p2x[15] , vga|bit_gen|p2x[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[15] , vga|bit_gen|sprite_f3|sprx_r[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~13 , vga|bit_gen|sprite_f3|Add1~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add1~17 , vga|bit_gen|sprite_f3|Add1~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~12 , vga|bit_gen|sprite_f3|LessThan2~12, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~8 , vga|bit_gen|sprite_f3|LessThan2~8, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~6 , vga|bit_gen|sprite_f3|LessThan2~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~7 , vga|bit_gen|sprite_f3|LessThan2~7, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~5 , vga|bit_gen|sprite_f3|LessThan2~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~2 , vga|bit_gen|sprite_f3|LessThan2~2, bananachine, 1
instance = comp, \vga|bit_gen|p2x[0]~feeder , vga|bit_gen|p2x[0]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|p2x[0] , vga|bit_gen|p2x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|sprx_r[0] , vga|bit_gen|sprite_f3|sprx_r[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~3 , vga|bit_gen|sprite_f3|LessThan2~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~4 , vga|bit_gen|sprite_f3|LessThan2~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~9 , vga|bit_gen|sprite_f3|LessThan2~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~1 , vga|bit_gen|sprite_f3|LessThan2~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~13 , vga|bit_gen|sprite_f3|LessThan2~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state~23 , vga|bit_gen|sprite_f3|state~23, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state.WAIT_POS , vga|bit_gen|sprite_f3|state.WAIT_POS, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|bmap_x~3 , vga|bit_gen|sprite_f3|bmap_x~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|cnt_x~3 , vga|bit_gen|sprite_f3|cnt_x~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|cnt_x[3]~1 , vga|bit_gen|sprite_f3|cnt_x[3]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~14 , vga|bit_gen|sprite_f3|LessThan2~14, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~16 , vga|bit_gen|sprite_f3|LessThan2~16, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~15 , vga|bit_gen|sprite_f3|LessThan2~15, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~17 , vga|bit_gen|sprite_f3|LessThan2~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~18 , vga|bit_gen|sprite_f3|LessThan2~18, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|LessThan2~19 , vga|bit_gen|sprite_f3|LessThan2~19, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|cnt_x[3]~2 , vga|bit_gen|sprite_f3|cnt_x[3]~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|cnt_x[1] , vga|bit_gen|sprite_f3|cnt_x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|cnt_x~0 , vga|bit_gen|sprite_f3|cnt_x~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|cnt_x[2] , vga|bit_gen|sprite_f3|cnt_x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|bmap_x[3]~0 , vga|bit_gen|sprite_f3|bmap_x[3]~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|bmap_x[3]~1 , vga|bit_gen|sprite_f3|bmap_x[3]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|bmap_x[0] , vga|bit_gen|sprite_f3|bmap_x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|bmap_x~4 , vga|bit_gen|sprite_f3|bmap_x~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|bmap_x[1]~feeder , vga|bit_gen|sprite_f3|bmap_x[1]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|bmap_x[1] , vga|bit_gen|sprite_f3|bmap_x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|bmap_x~2 , vga|bit_gen|sprite_f3|bmap_x~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|bmap_x[2] , vga|bit_gen|sprite_f3|bmap_x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state~18 , vga|bit_gen|sprite_f3|state~18, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state~20 , vga|bit_gen|sprite_f3|state~20, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state~21 , vga|bit_gen|sprite_f3|state~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state.SPR_LINE , vga|bit_gen|sprite_f3|state.SPR_LINE, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|cnt_x~4 , vga|bit_gen|sprite_f3|cnt_x~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|cnt_x[0] , vga|bit_gen|sprite_f3|cnt_x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|bmap_x~5 , vga|bit_gen|sprite_f3|bmap_x~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|bmap_x[3] , vga|bit_gen|sprite_f3|bmap_x[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state~19 , vga|bit_gen|sprite_f3|state~19, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state~22 , vga|bit_gen|sprite_f3|state~22, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|state.WAIT_DATA , vga|bit_gen|sprite_f3|state.WAIT_DATA, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Selector26~0 , vga|bit_gen|sprite_f3|Selector26~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|drawing~feeder , vga|bit_gen|sprite_f3|drawing~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|drawing , vga|bit_gen|sprite_f3|drawing, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|cnt_x~4 , vga|bit_gen|sprite_f|cnt_x~4, bananachine, 1
instance = comp, \vga|bit_gen|Decoder0~4 , vga|bit_gen|Decoder0~4, bananachine, 1
instance = comp, \vga|bit_gen|my[14] , vga|bit_gen|my[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[14] , vga|bit_gen|sprite_f|spry_r[14], bananachine, 1
instance = comp, \vga|bit_gen|my[13]~feeder , vga|bit_gen|my[13]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|my[13] , vga|bit_gen|my[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[13] , vga|bit_gen|sprite_f|spry_r[13], bananachine, 1
instance = comp, \vga|bit_gen|my[12]~feeder , vga|bit_gen|my[12]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|my[12] , vga|bit_gen|my[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[12] , vga|bit_gen|sprite_f|spry_r[12], bananachine, 1
instance = comp, \vga|bit_gen|my[11] , vga|bit_gen|my[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[11] , vga|bit_gen|sprite_f|spry_r[11], bananachine, 1
instance = comp, \vga|bit_gen|my[10]~feeder , vga|bit_gen|my[10]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|my[10] , vga|bit_gen|my[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[10]~feeder , vga|bit_gen|sprite_f|spry_r[10]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[10] , vga|bit_gen|sprite_f|spry_r[10], bananachine, 1
instance = comp, \vga|bit_gen|my[9] , vga|bit_gen|my[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[9] , vga|bit_gen|sprite_f|spry_r[9], bananachine, 1
instance = comp, \vga|bit_gen|my[8] , vga|bit_gen|my[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[8] , vga|bit_gen|sprite_f|spry_r[8], bananachine, 1
instance = comp, \vga|bit_gen|my[7]~feeder , vga|bit_gen|my[7]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|my[7] , vga|bit_gen|my[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[7] , vga|bit_gen|sprite_f|spry_r[7], bananachine, 1
instance = comp, \vga|bit_gen|my[6] , vga|bit_gen|my[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[6]~feeder , vga|bit_gen|sprite_f|spry_r[6]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[6] , vga|bit_gen|sprite_f|spry_r[6], bananachine, 1
instance = comp, \vga|bit_gen|my[5] , vga|bit_gen|my[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[5] , vga|bit_gen|sprite_f|spry_r[5], bananachine, 1
instance = comp, \vga|bit_gen|my[4] , vga|bit_gen|my[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[4]~feeder , vga|bit_gen|sprite_f|spry_r[4]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[4] , vga|bit_gen|sprite_f|spry_r[4], bananachine, 1
instance = comp, \vga|bit_gen|my[3]~feeder , vga|bit_gen|my[3]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|my[3] , vga|bit_gen|my[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[3]~feeder , vga|bit_gen|sprite_f|spry_r[3]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[3] , vga|bit_gen|sprite_f|spry_r[3], bananachine, 1
instance = comp, \vga|bit_gen|my[2]~feeder , vga|bit_gen|my[2]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|my[2] , vga|bit_gen|my[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[2] , vga|bit_gen|sprite_f|spry_r[2], bananachine, 1
instance = comp, \vga|bit_gen|my[1] , vga|bit_gen|my[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[1]~feeder , vga|bit_gen|sprite_f|spry_r[1]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[1] , vga|bit_gen|sprite_f|spry_r[1], bananachine, 1
instance = comp, \vga|bit_gen|my[0]~feeder , vga|bit_gen|my[0]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|my[0] , vga|bit_gen|my[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[0] , vga|bit_gen|sprite_f|spry_r[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add0~10 , vga|bit_gen|sprite_f|Add0~10, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add0~6 , vga|bit_gen|sprite_f|Add0~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add0~2 , vga|bit_gen|sprite_f|Add0~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_diff[0]~49 , vga|bit_gen|sprite_f|spr_diff[0]~49, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_diff[1]~45 , vga|bit_gen|sprite_f|spr_diff[1]~45, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_diff[2]~41 , vga|bit_gen|sprite_f|spr_diff[2]~41, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_diff[3]~37 , vga|bit_gen|sprite_f|spr_diff[3]~37, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_diff[4]~21 , vga|bit_gen|sprite_f|spr_diff[4]~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_diff[5]~25 , vga|bit_gen|sprite_f|spr_diff[5]~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_diff[6]~29 , vga|bit_gen|sprite_f|spr_diff[6]~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_diff[7]~33 , vga|bit_gen|sprite_f|spr_diff[7]~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_diff[8]~1 , vga|bit_gen|sprite_f|spr_diff[8]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_diff[9]~5 , vga|bit_gen|sprite_f|spr_diff[9]~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_diff[10]~9 , vga|bit_gen|sprite_f|spr_diff[10]~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_diff[11]~13 , vga|bit_gen|sprite_f|spr_diff[11]~13, bananachine, 1
instance = comp, \vga|bit_gen|my[15] , vga|bit_gen|my[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[15]~feeder , vga|bit_gen|sprite_f|spry_r[15]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spry_r[15] , vga|bit_gen|sprite_f|spry_r[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_diff[12]~17 , vga|bit_gen|sprite_f|spr_diff[12]~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|state~23 , vga|bit_gen|sprite_f|state~23, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|state~24 , vga|bit_gen|sprite_f|state~24, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|state~25 , vga|bit_gen|sprite_f|state~25, bananachine, 1
instance = comp, \vga|bit_gen|Decoder0~1 , vga|bit_gen|Decoder0~1, bananachine, 1
instance = comp, \vga|bit_gen|mx[15] , vga|bit_gen|mx[15], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[15] , vga|bit_gen|sprite_f|sprx_r[15], bananachine, 1
instance = comp, \vga|bit_gen|mx[14] , vga|bit_gen|mx[14], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[14] , vga|bit_gen|sprite_f|sprx_r[14], bananachine, 1
instance = comp, \vga|bit_gen|mx[13]~feeder , vga|bit_gen|mx[13]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|mx[13] , vga|bit_gen|mx[13], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[13] , vga|bit_gen|sprite_f|sprx_r[13], bananachine, 1
instance = comp, \vga|bit_gen|mx[12] , vga|bit_gen|mx[12], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[12] , vga|bit_gen|sprite_f|sprx_r[12], bananachine, 1
instance = comp, \vga|bit_gen|mx[11] , vga|bit_gen|mx[11], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[11] , vga|bit_gen|sprite_f|sprx_r[11], bananachine, 1
instance = comp, \vga|bit_gen|mx[10] , vga|bit_gen|mx[10], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[10] , vga|bit_gen|sprite_f|sprx_r[10], bananachine, 1
instance = comp, \vga|bit_gen|mx[9]~feeder , vga|bit_gen|mx[9]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|mx[9] , vga|bit_gen|mx[9], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[9] , vga|bit_gen|sprite_f|sprx_r[9], bananachine, 1
instance = comp, \vga|bit_gen|mx[8]~feeder , vga|bit_gen|mx[8]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|mx[8] , vga|bit_gen|mx[8], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[8] , vga|bit_gen|sprite_f|sprx_r[8], bananachine, 1
instance = comp, \vga|bit_gen|mx[7]~feeder , vga|bit_gen|mx[7]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|mx[7] , vga|bit_gen|mx[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[7] , vga|bit_gen|sprite_f|sprx_r[7], bananachine, 1
instance = comp, \vga|bit_gen|mx[6]~feeder , vga|bit_gen|mx[6]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|mx[6] , vga|bit_gen|mx[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[6] , vga|bit_gen|sprite_f|sprx_r[6], bananachine, 1
instance = comp, \vga|bit_gen|mx[5] , vga|bit_gen|mx[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[5] , vga|bit_gen|sprite_f|sprx_r[5], bananachine, 1
instance = comp, \vga|bit_gen|mx[4]~feeder , vga|bit_gen|mx[4]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|mx[4] , vga|bit_gen|mx[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[4] , vga|bit_gen|sprite_f|sprx_r[4], bananachine, 1
instance = comp, \vga|bit_gen|mx[3]~feeder , vga|bit_gen|mx[3]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|mx[3] , vga|bit_gen|mx[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[3] , vga|bit_gen|sprite_f|sprx_r[3], bananachine, 1
instance = comp, \vga|bit_gen|mx[2]~feeder , vga|bit_gen|mx[2]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|mx[2] , vga|bit_gen|mx[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[2] , vga|bit_gen|sprite_f|sprx_r[2], bananachine, 1
instance = comp, \vga|bit_gen|mx[1] , vga|bit_gen|mx[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[1] , vga|bit_gen|sprite_f|sprx_r[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~62 , vga|bit_gen|sprite_f|Add1~62, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~33 , vga|bit_gen|sprite_f|Add1~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~29 , vga|bit_gen|sprite_f|Add1~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~25 , vga|bit_gen|sprite_f|Add1~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~45 , vga|bit_gen|sprite_f|Add1~45, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~41 , vga|bit_gen|sprite_f|Add1~41, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~37 , vga|bit_gen|sprite_f|Add1~37, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~57 , vga|bit_gen|sprite_f|Add1~57, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~53 , vga|bit_gen|sprite_f|Add1~53, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~49 , vga|bit_gen|sprite_f|Add1~49, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~21 , vga|bit_gen|sprite_f|Add1~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~9 , vga|bit_gen|sprite_f|Add1~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~5 , vga|bit_gen|sprite_f|Add1~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~1 , vga|bit_gen|sprite_f|Add1~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~13 , vga|bit_gen|sprite_f|Add1~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add1~17 , vga|bit_gen|sprite_f|Add1~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~1 , vga|bit_gen|sprite_f|LessThan2~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~7 , vga|bit_gen|sprite_f|LessThan2~7, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~8 , vga|bit_gen|sprite_f|LessThan2~8, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~2 , vga|bit_gen|sprite_f|LessThan2~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~6 , vga|bit_gen|sprite_f|LessThan2~6, bananachine, 1
instance = comp, \vga|bit_gen|mx[0] , vga|bit_gen|mx[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|sprx_r[0] , vga|bit_gen|sprite_f|sprx_r[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~3 , vga|bit_gen|sprite_f|LessThan2~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~4 , vga|bit_gen|sprite_f|LessThan2~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~5 , vga|bit_gen|sprite_f|LessThan2~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~9 , vga|bit_gen|sprite_f|LessThan2~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~11 , vga|bit_gen|sprite_f|LessThan2~11, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~10 , vga|bit_gen|sprite_f|LessThan2~10, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~12 , vga|bit_gen|sprite_f|LessThan2~12, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~0 , vga|bit_gen|sprite_f|LessThan2~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~13 , vga|bit_gen|sprite_f|LessThan2~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|state~22 , vga|bit_gen|sprite_f|state~22, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|state.WAIT_POS , vga|bit_gen|sprite_f|state.WAIT_POS, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|cnt_x[3]~1 , vga|bit_gen|sprite_f|cnt_x[3]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~15 , vga|bit_gen|sprite_f|LessThan2~15, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~16 , vga|bit_gen|sprite_f|LessThan2~16, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~14 , vga|bit_gen|sprite_f|LessThan2~14, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~17 , vga|bit_gen|sprite_f|LessThan2~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~18 , vga|bit_gen|sprite_f|LessThan2~18, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|LessThan2~19 , vga|bit_gen|sprite_f|LessThan2~19, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|cnt_x[3]~2 , vga|bit_gen|sprite_f|cnt_x[3]~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|cnt_x[0] , vga|bit_gen|sprite_f|cnt_x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|cnt_x~3 , vga|bit_gen|sprite_f|cnt_x~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|cnt_x[1] , vga|bit_gen|sprite_f|cnt_x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|cnt_x~0 , vga|bit_gen|sprite_f|cnt_x~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|cnt_x[2] , vga|bit_gen|sprite_f|cnt_x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|bmap_x~3 , vga|bit_gen|sprite_f|bmap_x~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|bmap_x[0]~0 , vga|bit_gen|sprite_f|bmap_x[0]~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|bmap_x[0]~1 , vga|bit_gen|sprite_f|bmap_x[0]~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|bmap_x[0] , vga|bit_gen|sprite_f|bmap_x[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|bmap_x~4 , vga|bit_gen|sprite_f|bmap_x~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|bmap_x[1] , vga|bit_gen|sprite_f|bmap_x[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|bmap_x~2 , vga|bit_gen|sprite_f|bmap_x~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|bmap_x[2] , vga|bit_gen|sprite_f|bmap_x[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|bmap_x~5 , vga|bit_gen|sprite_f|bmap_x~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|bmap_x[3] , vga|bit_gen|sprite_f|bmap_x[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|state~18 , vga|bit_gen|sprite_f|state~18, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|state~17 , vga|bit_gen|sprite_f|state~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|state~20 , vga|bit_gen|sprite_f|state~20, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|state~21 , vga|bit_gen|sprite_f|state~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|state.SPR_LINE , vga|bit_gen|sprite_f|state.SPR_LINE, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|state~19 , vga|bit_gen|sprite_f|state~19, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|state.WAIT_DATA , vga|bit_gen|sprite_f|state.WAIT_DATA, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add2~26 , vga|bit_gen|sprite_f|Add2~26, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add2~1 , vga|bit_gen|sprite_f|Add2~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add2~21 , vga|bit_gen|sprite_f|Add2~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add4~17 , vga|bit_gen|sprite_f|Add4~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add5~21 , vga|bit_gen|sprite_f|Add5~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr~5 , vga|bit_gen|sprite_f|spr_rom_addr~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr[0] , vga|bit_gen|sprite_f|spr_rom_addr[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add5~17 , vga|bit_gen|sprite_f|Add5~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr~4 , vga|bit_gen|sprite_f|spr_rom_addr~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr[1] , vga|bit_gen|sprite_f|spr_rom_addr[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add5~25 , vga|bit_gen|sprite_f|Add5~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add2~29 , vga|bit_gen|sprite_f|Add2~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add4~21 , vga|bit_gen|sprite_f|Add4~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr~6 , vga|bit_gen|sprite_f|spr_rom_addr~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr[2] , vga|bit_gen|sprite_f|spr_rom_addr[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add5~29 , vga|bit_gen|sprite_f|Add5~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add2~33 , vga|bit_gen|sprite_f|Add2~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add4~25 , vga|bit_gen|sprite_f|Add4~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr~7 , vga|bit_gen|sprite_f|spr_rom_addr~7, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr[3] , vga|bit_gen|sprite_f|spr_rom_addr[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add5~13 , vga|bit_gen|sprite_f|Add5~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add2~17 , vga|bit_gen|sprite_f|Add2~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add4~13 , vga|bit_gen|sprite_f|Add4~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr~3 , vga|bit_gen|sprite_f|spr_rom_addr~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr[4] , vga|bit_gen|sprite_f|spr_rom_addr[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add5~9 , vga|bit_gen|sprite_f|Add5~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add2~13 , vga|bit_gen|sprite_f|Add2~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add4~9 , vga|bit_gen|sprite_f|Add4~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr~2 , vga|bit_gen|sprite_f|spr_rom_addr~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr[5] , vga|bit_gen|sprite_f|spr_rom_addr[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom|memory~1 , vga|bit_gen|sprite_f|spr_rom|memory~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add5~5 , vga|bit_gen|sprite_f|Add5~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add2~9 , vga|bit_gen|sprite_f|Add2~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add4~5 , vga|bit_gen|sprite_f|Add4~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr~1 , vga|bit_gen|sprite_f|spr_rom_addr~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr[6] , vga|bit_gen|sprite_f|spr_rom_addr[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add5~1 , vga|bit_gen|sprite_f|Add5~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add2~5 , vga|bit_gen|sprite_f|Add2~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Add4~1 , vga|bit_gen|sprite_f|Add4~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr~0 , vga|bit_gen|sprite_f|spr_rom_addr~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom_addr[7] , vga|bit_gen|sprite_f|spr_rom_addr[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom|memory~2 , vga|bit_gen|sprite_f|spr_rom|memory~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom|memory~3 , vga|bit_gen|sprite_f|spr_rom|memory~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom|memory~4 , vga|bit_gen|sprite_f|spr_rom|memory~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom|memory~5 , vga|bit_gen|sprite_f|spr_rom|memory~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom|memory~6 , vga|bit_gen|sprite_f|spr_rom|memory~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Selector25~0 , vga|bit_gen|sprite_f|Selector25~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|pix[0]~feeder , vga|bit_gen|sprite_f|pix[0]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|pix[0] , vga|bit_gen|sprite_f|pix[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|spr_rom|memory~0 , vga|bit_gen|sprite_f|spr_rom|memory~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Selector24~0 , vga|bit_gen|sprite_f|Selector24~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|pix[1] , vga|bit_gen|sprite_f|pix[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|Selector26~0 , vga|bit_gen|sprite_f|Selector26~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f|drawing , vga|bit_gen|sprite_f|drawing, bananachine, 1
instance = comp, \vga|bit_gen|always1~0 , vga|bit_gen|always1~0, bananachine, 1
instance = comp, \vga|bit_gen|pixel[0]~0 , vga|bit_gen|pixel[0]~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add2~18 , vga|bit_gen|sprite_f3|Add2~18, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add2~1 , vga|bit_gen|sprite_f3|Add2~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add5~13 , vga|bit_gen|sprite_f3|Add5~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr~3 , vga|bit_gen|sprite_f3|spr_rom_addr~3, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr[0] , vga|bit_gen|sprite_f3|spr_rom_addr[0], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add5~9 , vga|bit_gen|sprite_f3|Add5~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add2~13 , vga|bit_gen|sprite_f3|Add2~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add4~9 , vga|bit_gen|sprite_f3|Add4~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr~2 , vga|bit_gen|sprite_f3|spr_rom_addr~2, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr[1] , vga|bit_gen|sprite_f3|spr_rom_addr[1], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add5~5 , vga|bit_gen|sprite_f3|Add5~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add2~9 , vga|bit_gen|sprite_f3|Add2~9, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add4~5 , vga|bit_gen|sprite_f3|Add4~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr~1 , vga|bit_gen|sprite_f3|spr_rom_addr~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr[2] , vga|bit_gen|sprite_f3|spr_rom_addr[2], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add5~29 , vga|bit_gen|sprite_f3|Add5~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add2~33 , vga|bit_gen|sprite_f3|Add2~33, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add4~25 , vga|bit_gen|sprite_f3|Add4~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr~7 , vga|bit_gen|sprite_f3|spr_rom_addr~7, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr[3] , vga|bit_gen|sprite_f3|spr_rom_addr[3], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add5~17 , vga|bit_gen|sprite_f3|Add5~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add2~21 , vga|bit_gen|sprite_f3|Add2~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add4~13 , vga|bit_gen|sprite_f3|Add4~13, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr~4 , vga|bit_gen|sprite_f3|spr_rom_addr~4, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr[4] , vga|bit_gen|sprite_f3|spr_rom_addr[4], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add5~25 , vga|bit_gen|sprite_f3|Add5~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add2~29 , vga|bit_gen|sprite_f3|Add2~29, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add4~21 , vga|bit_gen|sprite_f3|Add4~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr~6 , vga|bit_gen|sprite_f3|spr_rom_addr~6, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr[5] , vga|bit_gen|sprite_f3|spr_rom_addr[5], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add5~21 , vga|bit_gen|sprite_f3|Add5~21, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add2~25 , vga|bit_gen|sprite_f3|Add2~25, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add4~17 , vga|bit_gen|sprite_f3|Add4~17, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr~5 , vga|bit_gen|sprite_f3|spr_rom_addr~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr[6] , vga|bit_gen|sprite_f3|spr_rom_addr[6], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom|memory~0 , vga|bit_gen|sprite_f3|spr_rom|memory~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add5~1 , vga|bit_gen|sprite_f3|Add5~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add2~5 , vga|bit_gen|sprite_f3|Add2~5, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Add4~1 , vga|bit_gen|sprite_f3|Add4~1, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr~0 , vga|bit_gen|sprite_f3|spr_rom_addr~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|spr_rom_addr[7] , vga|bit_gen|sprite_f3|spr_rom_addr[7], bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|Selector24~0 , vga|bit_gen|sprite_f3|Selector24~0, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|pix[1]~feeder , vga|bit_gen|sprite_f3|pix[1]~feeder, bananachine, 1
instance = comp, \vga|bit_gen|sprite_f3|pix[1] , vga|bit_gen|sprite_f3|pix[1], bananachine, 1
instance = comp, \vga|bit_gen|pixel[3]~5 , vga|bit_gen|pixel[3]~5, bananachine, 1
instance = comp, \vga|bit_gen|pixel[3]~6 , vga|bit_gen|pixel[3]~6, bananachine, 1
instance = comp, \vga|bit_gen|pixel[2]~3 , vga|bit_gen|pixel[2]~3, bananachine, 1
instance = comp, \vga|bit_gen|pixel[2]~4 , vga|bit_gen|pixel[2]~4, bananachine, 1
instance = comp, \vga|bit_gen|pixel[1]~1 , vga|bit_gen|pixel[1]~1, bananachine, 1
instance = comp, \vga|bit_gen|pixel[1]~2 , vga|bit_gen|pixel[1]~2, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~0 , vga|bit_gen|clut_mem|ram~0, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[8] , vga|bit_gen|clut_mem|data_out[8], bananachine, 1
instance = comp, \vga|bit_gen|drawing_t1~0 , vga|bit_gen|drawing_t1~0, bananachine, 1
instance = comp, \vga|bit_gen|drawing_t1 , vga|bit_gen|drawing_t1, bananachine, 1
instance = comp, \vga|bit_gen|display_r[4]~0 , vga|bit_gen|display_r[4]~0, bananachine, 1
instance = comp, \vga|bit_gen|vga_r[4] , vga|bit_gen|vga_r[4], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~1 , vga|bit_gen|clut_mem|ram~1, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[9] , vga|bit_gen|clut_mem|data_out[9], bananachine, 1
instance = comp, \vga|bit_gen|display_r[5]~1 , vga|bit_gen|display_r[5]~1, bananachine, 1
instance = comp, \vga|bit_gen|vga_r[5] , vga|bit_gen|vga_r[5], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~2 , vga|bit_gen|clut_mem|ram~2, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[10] , vga|bit_gen|clut_mem|data_out[10], bananachine, 1
instance = comp, \vga|bit_gen|display_r[6]~2 , vga|bit_gen|display_r[6]~2, bananachine, 1
instance = comp, \vga|bit_gen|vga_r[6] , vga|bit_gen|vga_r[6], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~3 , vga|bit_gen|clut_mem|ram~3, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[11] , vga|bit_gen|clut_mem|data_out[11], bananachine, 1
instance = comp, \vga|bit_gen|display_r[7]~3 , vga|bit_gen|display_r[7]~3, bananachine, 1
instance = comp, \vga|bit_gen|vga_r[7] , vga|bit_gen|vga_r[7], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~4 , vga|bit_gen|clut_mem|ram~4, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[4] , vga|bit_gen|clut_mem|data_out[4], bananachine, 1
instance = comp, \vga|bit_gen|display_g[4]~0 , vga|bit_gen|display_g[4]~0, bananachine, 1
instance = comp, \vga|bit_gen|vga_g[4] , vga|bit_gen|vga_g[4], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~5 , vga|bit_gen|clut_mem|ram~5, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[5] , vga|bit_gen|clut_mem|data_out[5], bananachine, 1
instance = comp, \vga|bit_gen|display_g[5]~1 , vga|bit_gen|display_g[5]~1, bananachine, 1
instance = comp, \vga|bit_gen|vga_g[5] , vga|bit_gen|vga_g[5], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~6 , vga|bit_gen|clut_mem|ram~6, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[6] , vga|bit_gen|clut_mem|data_out[6], bananachine, 1
instance = comp, \vga|bit_gen|display_g[6]~2 , vga|bit_gen|display_g[6]~2, bananachine, 1
instance = comp, \vga|bit_gen|vga_g[6] , vga|bit_gen|vga_g[6], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~7 , vga|bit_gen|clut_mem|ram~7, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[7] , vga|bit_gen|clut_mem|data_out[7], bananachine, 1
instance = comp, \vga|bit_gen|display_g[7]~3 , vga|bit_gen|display_g[7]~3, bananachine, 1
instance = comp, \vga|bit_gen|vga_g[7] , vga|bit_gen|vga_g[7], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~8 , vga|bit_gen|clut_mem|ram~8, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[0] , vga|bit_gen|clut_mem|data_out[0], bananachine, 1
instance = comp, \vga|bit_gen|display_b[4]~0 , vga|bit_gen|display_b[4]~0, bananachine, 1
instance = comp, \vga|bit_gen|vga_b[4] , vga|bit_gen|vga_b[4], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~9 , vga|bit_gen|clut_mem|ram~9, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[1] , vga|bit_gen|clut_mem|data_out[1], bananachine, 1
instance = comp, \vga|bit_gen|display_b[5]~1 , vga|bit_gen|display_b[5]~1, bananachine, 1
instance = comp, \vga|bit_gen|vga_b[5] , vga|bit_gen|vga_b[5], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~10 , vga|bit_gen|clut_mem|ram~10, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[2] , vga|bit_gen|clut_mem|data_out[2], bananachine, 1
instance = comp, \vga|bit_gen|display_b[6]~2 , vga|bit_gen|display_b[6]~2, bananachine, 1
instance = comp, \vga|bit_gen|vga_b[6] , vga|bit_gen|vga_b[6], bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|ram~11 , vga|bit_gen|clut_mem|ram~11, bananachine, 1
instance = comp, \vga|bit_gen|clut_mem|data_out[3] , vga|bit_gen|clut_mem|data_out[3], bananachine, 1
instance = comp, \vga|bit_gen|display_b[7]~3 , vga|bit_gen|display_b[7]~3, bananachine, 1
instance = comp, \vga|bit_gen|vga_b[7] , vga|bit_gen|vga_b[7], bananachine, 1
instance = comp, \left~input , left~input, bananachine, 1
instance = comp, \right~input , right~input, bananachine, 1
instance = comp, \start~input , start~input, bananachine, 1
>>>>>>> Stashed changes
