![[Pasted image 20231205140101.png]]
![[Pasted image 20231205140235.png]]
更改电路架构，可以减少延迟
![[Pasted image 20231205141315.png]]
延迟造成的故障glitch
![[Pasted image 20231205143410.png]]

1. 通过卡诺图，增添冗余项可以避免glitch
![[Pasted image 20231205144328.png]]
2. 延长采样时间可以避免glitch

## 时序电路
![[Pasted image 20231205145001.png]]

![[Pasted image 20231205145156.png]]
CL部分不能太快也不能太慢
![[Pasted image 20231205151311.png]]
因此采样频率$T_c$应该满足以下要求
![[Pasted image 20231205151701.png]]