#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov  8 18:43:29 2020
# Process ID: 91711
# Current directory: /home/caohy/work/tpu_total/tpu_double/tpu_transmit
# Command line: vivado
# Log file: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/vivado.log
# Journal file: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.xpr
INFO: [Project 1-313] Project file moved from '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name tpu_transmit_clock
set_property -dict [list CONFIG.Component_Name {tpu_transmit_clock} CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.CLK_IN1_BOARD_INTERFACE {sysclk_125} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {500.000} CONFIG.USE_LOCKED {true} CONFIG.USE_RESET {false} CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {104.759} CONFIG.CLKOUT1_PHASE_ERROR {96.948} CONFIG.CLKOUT2_JITTER {92.027} CONFIG.CLKOUT2_PHASE_ERROR {96.948}] [get_ips tpu_transmit_clock]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'tpu_transmit_clock' to 'tpu_transmit_clock' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'tpu_transmit_clock'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'tpu_transmit_clock'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'tpu_transmit_clock'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'tpu_transmit_clock'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'tpu_transmit_clock'...
catch { config_ip_cache -export [get_ips -all tpu_transmit_clock] }
export_ip_user_files -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xci]
launch_runs -jobs 16 tpu_transmit_clock_synth_1
[Sun Nov  8 18:55:24 2020] Launched tpu_transmit_clock_synth_1...
Run output will be captured here: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/tpu_transmit_clock_synth_1/runme.log
export_simulation -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.xci] -directory /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files -ipstatic_source_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close [ open /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv w ]
add_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv]
add_files -norecurse {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv}
WARNING: [filemgmt 56-12] File '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv
WARNING: [filemgmt 56-12] File '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv}
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_lb.v
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv
WARNING: [filemgmt 56-12] File '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv' cannot be added to the project because it already exists in the project, skipping this file
add_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo.xci
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/bb_interface_fifo.xci] -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
add_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/axis_data_fifo_0.xci
WARNING: [IP_Flow 19-3664] IP 'axis_data_fifo_0' generated file not found '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/hdl/axis_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axis_data_fifo_0' generated file not found '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axis_data_fifo_0' generated file not found '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/hdl/axis_data_fifo_v2_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axis_data_fifo_0' generated file not found '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/synth/axis_data_fifo_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axis_data_fifo_0' generated file not found '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/hdl/axis_infrastructure_v1_1_0.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axis_data_fifo_0' generated file not found '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/hdl/axis_infrastructure_v1_1_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axis_data_fifo_0' generated file not found '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/hdl/axis_data_fifo_v2_0_vl_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axis_data_fifo_0' generated file not found '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/sim/axis_data_fifo_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'axis_data_fifo_0' generated file not found '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/doc/axis_data_fifo_v2_0_changelog.txt'. Please regenerate to continue.
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/axis_data_fifo_0.xci] -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv
WARNING: [filemgmt 56-12] File '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv' cannot be added to the project because it already exists in the project, skipping this file
add_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7962.039 ; gain = 0.000 ; free physical = 50849 ; free virtual = 58939
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
open_bd_design {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd}
CRITICAL WARNING: [BD 41-1287] Associated interface by name M03_AXI_0 not found for clock port /mb_clk
CRITICAL WARNING: [BD 41-1287] Associated interface by name M05_AXI_0 not found for clock port /mb_clk
Adding component instance block -- xilinx.com:ip:ten_gig_eth_mac:15.1 - ten_gig_eth_mac_ch0
Adding component instance block -- xilinx.com:ip:ten_gig_eth_pcs_pma:6.0 - ten_gig_eth_pcs_pma_ch0
Adding component instance block -- xilinx.com:ip:ten_gig_eth_mac:15.1 - ten_gig_eth_mac_ch1
Adding component instance block -- xilinx.com:ip:ten_gig_eth_pcs_pma:6.0 - ten_gig_eth_pcs_pma_ch1
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_mac_phy2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1b0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1b1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3b101
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_8b0
Successfully read diagram <mac_phy> from BD file </home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8164.043 ; gain = 0.000 ; free physical = 50669 ; free virtual = 58838
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy_wrapper.v
update_compile_order -fileset sources_1
file mkdir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv w ]
add_files -fileset sim_1 /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/axis_data_fifo_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_data_fifo_0'...
export_ip_user_files -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/axis_data_fifo_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/axis_data_fifo_0.xci] -directory /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files -ipstatic_source_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_3b101_0/sim/mac_phy_xlconstant_3b101_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_3b101_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch1_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/sim/bd_0423.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_0/sim/bd_0423_ila_lib_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423_ila_lib_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/bd_0423_g_inst_0_gigantic_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423_g_inst_0_gigantic_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_0423_g_inst_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/sim/mac_phy_system_ila_mac_phy1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_system_ila_mac_phy1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/sim/mac_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy
INFO: [VRFC 10-311] analyzing module mac_phy_ch0_imp_15CV18U
INFO: [VRFC 10-311] analyzing module mac_phy_ch1_imp_OVJPU8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_lb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_lb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:174]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_aclk0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:278]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tdata0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:279]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tkeep0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:280]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tvalid0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:281]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tlast0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:282]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tuser0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:283]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tready0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:284]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tdata0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:319]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tkeep0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:320]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tlast0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:321]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tready0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:322]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tuser0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:323]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tvalid0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:324]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'bb_back_rx_axis_tready0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:96]
ERROR: [VRFC 10-3180] cannot find port 'bb_back_rx_axis_tuser0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:95]
ERROR: [VRFC 10-3180] cannot find port 'bb_back_rx_axis_tlast0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:94]
ERROR: [VRFC 10-3180] cannot find port 'bb_back_rx_axis_tvalid0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:93]
ERROR: [VRFC 10-3180] cannot find port 'bb_back_rx_axis_tkeep0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:92]
ERROR: [VRFC 10-3180] cannot find port 'bb_back_rx_axis_tdata0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:91]
ERROR: [VRFC 10-3180] cannot find port 'bb_back_rx_axis_aclk0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:90]
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_tready0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:88]
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_tuser0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:87]
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_tlast0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:86]
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_tvalid0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:85]
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_tkeep0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:84]
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_tdata0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:83]
ERROR: [VRFC 10-3180] cannot find port 'bb_rx_axis_aclk0' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv:82]
ERROR: [VRFC 10-2063] Module <debouncer> not found while processing module instance <debounce_reset> [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:215]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rready' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:254]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rvalid' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:253]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rresp' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:252]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rdata' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:251]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 8311.758 ; gain = 0.000 ; free physical = 50618 ; free virtual = 58793
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:174]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_aclk0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:278]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tdata0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:279]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tkeep0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:280]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tvalid0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:281]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tlast0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:282]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tuser0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:283]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tready0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:284]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tdata0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:319]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tkeep0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:320]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tlast0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:321]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tready0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:322]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tuser0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:323]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tvalid0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:324]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <debouncer> not found while processing module instance <debounce_reset> [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:215]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rready' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:254]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rvalid' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:253]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rresp' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:252]
ERROR: [VRFC 10-3180] cannot find port 's_axi_rdata' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:251]
ERROR: [VRFC 10-3180] cannot find port 's_axi_arready' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:250]
ERROR: [VRFC 10-3180] cannot find port 's_axi_arvalid' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:249]
ERROR: [VRFC 10-3180] cannot find port 's_axi_araddr' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:248]
ERROR: [VRFC 10-3180] cannot find port 's_axi_bready' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:247]
ERROR: [VRFC 10-3180] cannot find port 's_axi_bvalid' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:246]
ERROR: [VRFC 10-3180] cannot find port 's_axi_bresp' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:245]
ERROR: [VRFC 10-3180] cannot find port 's_axi_wready' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:244]
ERROR: [VRFC 10-3180] cannot find port 's_axi_wvalid' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:243]
ERROR: [VRFC 10-3180] cannot find port 's_axi_wstrb' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:242]
ERROR: [VRFC 10-3180] cannot find port 's_axi_wdata' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:241]
ERROR: [VRFC 10-3180] cannot find port 's_axi_awready' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:240]
ERROR: [VRFC 10-3180] cannot find port 's_axi_awvalid' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:239]
ERROR: [VRFC 10-3180] cannot find port 's_axi_awaddr' on this module [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:238]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8367.543 ; gain = 0.000 ; free physical = 50599 ; free virtual = 58775
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:174]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_aclk0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:260]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tdata0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:261]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tkeep0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:262]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tvalid0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:263]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tlast0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:264]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tuser0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:265]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tready0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:266]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tdata0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:301]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tkeep0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:302]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tlast0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:303]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tready0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:304]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tuser0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:305]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tvalid0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:306]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <debouncer> not found while processing module instance <debounce_reset> [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:215]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8383.551 ; gain = 0.000 ; free physical = 50600 ; free virtual = 58777
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv
WARNING: [filemgmt 56-12] File '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv' cannot be added to the project because it already exists in the project, skipping this file
set_property is_enabled true [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'kcu10gbaser_tpu_top' is not declared under prefix 'tb' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:122]
ERROR: [VRFC 10-2991] 'kcu10gbaser_tpu_top' is not declared under prefix 'tb' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'bb_rx_axis_tdata' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'bb_rx_axis_tkeep' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:262]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:472]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:476]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:479]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:483]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:488]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:492]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'count_value' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:496]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'addra' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:593]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'addrb' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:607]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:651]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:653]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'reg_in' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:657]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'src_in_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:666]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'dest_out_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:668]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'reg_in' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:672]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:681]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:683]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'reg_in' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:687]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'src_in_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:696]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'dest_out_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:698]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'reg_in' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:702]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'src_in_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2626]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 11 for port 'dest_out_bin' [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2628]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_loopback' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 's_axis_tx_1_tdata' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:301]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_tx_1_tkeep' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:302]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CFGRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKDETCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLPD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1855]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_CPLLREFCLKSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONFIFORESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONITORCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1859]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_DRPADDR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1861]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDI' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPWE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALSTART' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDWREN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXWREN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANMODE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANTRIGGER' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTGREFCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXP' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRESETSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1881]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_GTRSVD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRXRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTTXRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1886]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_LOOPBACK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKRXTXSEREN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKTXRXSEREN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTIDLE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTTXSYNCSTART' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATEDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1893]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_PCSRSVDIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1894]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PCSRSVDIN2' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1895]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PMARSVDIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0CLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0REFCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1CLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1REFCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETOVRD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RSTCLKENTX' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RX8B10BEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBUFRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRFREQRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDROVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESETRSV' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1910]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDI' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1911]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXCHBONDLEVEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDMASTER' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDSLAVE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADETEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1915]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELPMRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVSEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEXYDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYBYPASS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1959]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXGEARBOXSLIP' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLATCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFKLOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXMCOMMAALIGNEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1972]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOOBRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSCALRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1976]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXOSINTCFG' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTTESTOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1983]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXOUTCLKSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCOMMAALIGNEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCSRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1986]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYPD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1992]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPOLARITY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSCNTRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1996]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXPRBSSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPROGDIVRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPIEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1999]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXRATE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2000]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEMODE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2001]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2002]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2003]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMA' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2004]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCALLIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2005]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2006]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCMODE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2007]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSERRDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2009]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2010]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK2' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2011]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_SIGVALIDCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 20 for port 'GTHE3_CHANNEL_TSTIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2013]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TX8B10BBYPASS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2014]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TX8B10BEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2015]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXBUFDIFFCTRL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2016]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMINIT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2017]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMSAS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2018]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMWAKE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2019]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2020]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2021]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXCTRL2' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2022]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_TXDATA' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2023]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXDATAEXTENDRSVD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2024]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDEEMPH' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2025]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDETECTRX' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2026]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXDIFFCTRL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2027]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDIFFPD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2028]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYBYPASS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2029]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2030]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2031]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2032]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2033]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYUPDOWN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2034]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXELECIDLE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2035]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_TXHEADER' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2036]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXINHIBIT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2037]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXLATCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2038]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXMAINCURSOR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2039]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXMARGIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2040]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXOUTCLKSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2041]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPCSRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2042]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPDELECIDLEMODE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2044]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2045]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2046]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYPD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2047]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2048]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYTSTCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2049]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINIT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2050]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2051]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2052]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2053]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMPD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2054]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPIPPMSTEPSIZE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPISOPD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2057]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2059]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOLARITY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2060]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPOSTCURSOR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOSTCURSORINV' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2062]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRBSFORCEERR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2063]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXPRBSSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2064]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPRECURSOR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2065]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRECURSORINV' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2066]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPROGDIVRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2067]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIBIASEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2068]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISTRONGPDOWN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2069]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIWEAKPUP' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2070]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXRATE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2071]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEMODE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXSEQUENCE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSWING' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2074]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCALLIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2075]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2076]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCMODE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2077]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSERRDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2079]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2080]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK2' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2081]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2082]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCEMASK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2083]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_BUFGTDIV' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2084]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2085]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRSTMASK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2086]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLFBCLKLOST' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2087]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2088]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLREFCLKLOST' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2089]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 17 for port 'GTHE3_CHANNEL_DMONITOROUT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2090]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDO' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2091]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPRDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2092]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANDATAERROR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2093]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2094]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXP' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2095]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTPOWERGOOD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2096]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLKMONITOR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2097]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEGEN3' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2098]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEIDLE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2099]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIESYNCTXSYNCDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2102]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERGEN3RDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2103]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERPHYSTATUSRST' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATESTART' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'GTHE3_CHANNEL_PCSRSVDOUT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PHYSTATUS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_PINRSRVDAS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETEXCEPTION' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXBUFSTATUS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEISALIGNED' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEREALIGN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRLOCK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRPHDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2114]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANBONDSEQ' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2115]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANISALIGNED' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANREALIGN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2117]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDO' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2118]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMINITDET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMSASDET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMWAKEDET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2125]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL2' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL3' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_RXDATA' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXDATAEXTENDRSVD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXELECIDLE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2132]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_RXHEADER' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_RXMONITOROUT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTARTED' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBEDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBESTARTED' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKFABRIC' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKPCS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2143]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNERR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSERR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSLOCKED' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2147]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRGDIVRESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENP' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2151]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRECCLKOUT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDERDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2154]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2155]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLKRDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMARDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2157]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXSTATUS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2160]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCOUT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2161]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXVALID' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMFINISH' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2164]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2165]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKFABRIC' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKPCS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2169]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINITDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2170]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2171]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRGDIVRESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2172]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENP' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2175]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2176]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCOUT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:2178]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CFGRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CLKRSVD1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKDETCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCKEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLPD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1855]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_CPLLREFCLKSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONFIFORESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DMONITORCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1859]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_DRPADDR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1861]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDI' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPWE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHICALSTART' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIDWREN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EVODDPHIXWREN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANMODE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANTRIGGER' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTGREFCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHRXP' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTNORTHREFCLK1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLK1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRESETSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1881]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_GTRSVD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTRXRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTSOUTHREFCLK1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTTXRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1886]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_LOOPBACK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKRXTXSEREN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_LPBKTXRXSEREN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEEQRXEQADAPTDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTIDLE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERSTTXSYNCSTART' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATEDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1893]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_PCSRSVDIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1894]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PCSRSVDIN2' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1895]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_PMARSVDIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0CLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL0REFCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1CLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_QPLL1REFCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETOVRD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RSTCLKENTX' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RX8B10BEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBUFRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRFREQRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDROVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRRESETRSV' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1910]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDI' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1911]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXCHBONDLEVEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDMASTER' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHBONDSLAVE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADETEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1915]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEAGCOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELFOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFELPMRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP10OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP11OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP12OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP13OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP14OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP15OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP2OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP3OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP4OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP5OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP6OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP7OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP8OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9HOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFETAP9OVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEUTOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVPOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEVSEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDFEXYDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYBYPASS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1959]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXGEARBOXSLIP' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLATCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMGCOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMHFOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMLFKLOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXLPMOSOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXMCOMMAALIGNEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1972]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOOBRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSCALRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1976]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXOSINTCFG' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTTESTOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1983]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXOUTCLKSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCOMMAALIGNEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPCSRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1986]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYPD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHDLYRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1992]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPOLARITY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSCNTRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1996]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_RXPRBSSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1997]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPROGDIVRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1998]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPIEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:1999]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXRATE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2000]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEMODE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2001]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2002]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2003]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMA' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2004]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCALLIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2005]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2006]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCMODE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2007]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSERRDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2009]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2010]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXUSRCLK2' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2011]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_SIGVALIDCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2012]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 20 for port 'GTHE3_CHANNEL_TSTIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2013]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TX8B10BBYPASS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2014]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TX8B10BEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2015]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXBUFDIFFCTRL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2016]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMINIT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2017]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMSAS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2018]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMWAKE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2019]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2020]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_TXCTRL1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2021]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXCTRL2' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2022]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_TXDATA' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2023]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_TXDATAEXTENDRSVD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2024]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDEEMPH' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2025]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDETECTRX' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2026]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXDIFFCTRL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2027]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDIFFPD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2028]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYBYPASS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2029]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2030]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYHOLD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2031]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2032]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2033]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYUPDOWN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2034]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXELECIDLE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2035]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_TXHEADER' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2036]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXINHIBIT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2037]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXLATCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2038]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXMAINCURSOR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2039]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXMARGIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2040]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXOUTCLKSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2041]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPCSRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2042]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPDELECIDLEMODE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2044]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2045]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2046]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYPD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2047]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2048]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHDLYTSTCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2049]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINIT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2050]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2051]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2052]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMOVRDEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2053]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMPD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2054]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPIPPMSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2055]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPIPPMSTEPSIZE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2056]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPISOPD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2057]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2059]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOLARITY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2060]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPOSTCURSOR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2061]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPOSTCURSORINV' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2062]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRBSFORCEERR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2063]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'GTHE3_CHANNEL_TXPRBSSEL' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2064]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_TXPRECURSOR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2065]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRECURSORINV' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2066]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPROGDIVRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2067]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIBIASEN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2068]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISTRONGPDOWN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2069]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPIWEAKPUP' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2070]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_TXRATE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2071]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEMODE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2072]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_TXSEQUENCE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2073]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSWING' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2074]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCALLIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2075]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCIN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2076]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCMODE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2077]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSERRDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2079]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2080]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXUSRCLK2' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2081]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2082]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTCEMASK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2083]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 9 for port 'GTHE3_CHANNEL_BUFGTDIV' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2084]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRESET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2085]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_BUFGTRSTMASK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2086]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLFBCLKLOST' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2087]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLLOCK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2088]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_CPLLREFCLKLOST' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2089]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 17 for port 'GTHE3_CHANNEL_DMONITOROUT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2090]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_DRPDO' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2091]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_DRPRDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2092]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_EYESCANDATAERROR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2093]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2094]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTHTXP' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2095]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTPOWERGOOD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2096]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_GTREFCLKMONITOR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2097]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEGEN3' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2098]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIERATEIDLE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2099]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIESYNCTXSYNCDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2102]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERGEN3RDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2103]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERPHYSTATUSRST' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2104]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PCIEUSERRATESTART' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2105]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 12 for port 'GTHE3_CHANNEL_PCSRSVDOUT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_PHYSTATUS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2107]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_PINRSRVDAS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2108]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RESETEXCEPTION' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXBUFSTATUS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEISALIGNED' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2111]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXBYTEREALIGN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2112]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRLOCK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2113]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCDRPHDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2114]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANBONDSEQ' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2115]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANISALIGNED' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2116]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCHANREALIGN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2117]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'GTHE3_CHANNEL_RXCHBONDO' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2118]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMINITDET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2120]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMMADET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2121]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMSASDET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2122]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXCOMWAKEDET' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2123]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL0' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'GTHE3_CHANNEL_RXCTRL1' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2125]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL2' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2126]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXCTRL3' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 128 for port 'GTHE3_CHANNEL_RXDATA' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2128]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'GTHE3_CHANNEL_RXDATAEXTENDRSVD' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2129]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXDLYSRESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2131]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXELECIDLE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2132]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 6 for port 'GTHE3_CHANNEL_RXHEADER' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2133]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 7 for port 'GTHE3_CHANNEL_RXMONITOROUT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2135]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2136]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTARTED' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2137]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBEDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2138]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOSINTSTROBESTARTED' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2139]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2140]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKFABRIC' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2141]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXOUTCLKPCS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2142]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2143]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPHALIGNERR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2144]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPMARESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSERR' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2146]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRBSLOCKED' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2147]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXPRGDIVRESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2148]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2149]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXQPISENP' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2150]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRATEDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2151]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRECCLKOUT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2152]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXRESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2153]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIDERDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2154]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2155]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPOUTCLKRDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSLIPPMARDY' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2157]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'GTHE3_CHANNEL_RXSTATUS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2160]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXSYNCOUT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2161]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_RXVALID' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2162]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXCOMFINISH' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2164]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXDLYSRESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2165]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLK' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2166]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKFABRIC' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2167]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXOUTCLKPCS' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHALIGNDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2169]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPHINITDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2170]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPMARESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2171]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXPRGDIVRESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2172]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENN' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2173]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXQPISENP' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2174]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRATEDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2175]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXRESETDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2176]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCDONE' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2177]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'GTHE3_CHANNEL_TXSYNCOUT' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3.v:2178]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2301]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tid' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tdest' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tid' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2389]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tdest' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2398]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tid' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tdest' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2486]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2530]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2574]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2618]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2662]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2694]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2695]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2706]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2794]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2838]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2882]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2926]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'sel' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:3844]
WARNING: [VRFC 10-3705] select index 1 into 'xphy_rxn' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:345]
WARNING: [VRFC 10-3705] select index 1 into 'xphy_rxp' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:346]
WARNING: [VRFC 10-3283] element index 1 into 'xphy_txn' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:347]
WARNING: [VRFC 10-3283] element index 1 into 'xphy_txp' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:348]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.cfgreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1850]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.clkrsvd0_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1851]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.clkrsvd1_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1852]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.cplllockdetclk_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1853]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.cplllocken_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1854]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.cpllpd_ch_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1855]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1856]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.cpllreset_ch_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1857]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.dmonfiforeset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1858]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.dmonitorclk_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1859]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1860]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.drpclk_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1861]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1862]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.drpen_ch_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1863]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.drpwe_ch_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1864]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.evoddphicaldone_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1865]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.evoddphicalstart_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1866]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.evoddphidrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1867]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.evoddphidwren_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1868]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.evoddphixrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1869]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.evoddphixwren_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1870]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.eyescanmode_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1871]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.eyescanreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1872]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.eyescantrigger_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1873]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtgrefclk_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1874]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gthrxn_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1875]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gthrxp_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1876]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtnorthrefclk0_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1877]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtnorthrefclk1_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1878]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtrefclk0_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1879]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtrefclk1_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1880]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtresetsel_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1881]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1882]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtrxreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1883]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtsouthrefclk0_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1884]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gtsouthrefclk1_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1885]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.gttxreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1886]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1887]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.lpbkrxtxseren_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1888]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.lpbktxrxseren_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1889]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.pcieeqrxeqadaptdone_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1890]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.pcierstidle_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1891]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.pciersttxsyncstart_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1892]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.pcieuserratedone_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1893]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1894]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1895]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1896]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.qpll0clk_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1897]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.qpll0refclk_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1898]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.qpll1clk_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1899]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.qpll1refclk_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1900]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.resetovrd_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1901]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rstclkentx_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1902]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rx8b10ben_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1903]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxbufreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1904]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxcdrfreqreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1905]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxcdrhold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1906]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxcdrovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1907]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxcdrreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1908]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxcdrresetrsv_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1909]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxchbonden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1910]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1911]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1912]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxchbondmaster_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1913]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxchbondslave_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1914]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxcommadeten_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1915]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1916]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfeagchold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1917]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfeagcovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1918]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfelfhold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1919]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfelfovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1920]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfelpmreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1921]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap10hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1922]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap10ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1923]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap11hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1924]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap11ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1925]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap12hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1926]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap12ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1927]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap13hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1928]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap13ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1929]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap14hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1930]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap14ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1931]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap15hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1932]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap15ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1933]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap2hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1934]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap2ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1935]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap3hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1936]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap3ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1937]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap4hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1938]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap4ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1939]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap5hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1940]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap5ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1941]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap6hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1942]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap6ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1943]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap7hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1944]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap7ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1945]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap8hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1946]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap8ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1947]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap9hold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1948]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfetap9ovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1949]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfeuthold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1950]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfeutovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1951]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfevphold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1952]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfevpovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1953]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfevsen_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1954]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdfexyden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1955]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdlybypass_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1956]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdlyen_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1957]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdlyovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1958]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxdlysreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1959]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1960]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxgearboxslip_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1961]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlatclk_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1962]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmen_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1963]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmgchold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1964]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmgcovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1965]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmhfhold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1966]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmhfovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1967]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmlfhold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1968]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmlfklovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1969]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmoshold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1970]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxlpmosovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1971]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxmcommaalignen_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1972]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1973]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxoobreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1974]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxoscalreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1975]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxoshold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1976]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1977]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxosinten_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1978]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxosinthold_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1979]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxosintovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1980]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxosintstrobe_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1981]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxosinttestovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1982]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxosovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1983]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1984]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxpcommaalignen_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1985]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxpcsreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1986]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1987]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxphalign_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1988]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxphalignen_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1989]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxphdlypd_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1990]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxphdlyreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1991]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxphovrden_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1992]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1993]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxpmareset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1994]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxpolarity_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1995]
WARNING: [VRFC 10-3283] element index -1 into 'gen_gtwizard_gthe3.rxprbscntreset_int' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v:1996]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8404.562 ; gain = 0.000 ; free physical = 50595 ; free virtual = 58772
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:174]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_aclk0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:260]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tdata0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:261]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tkeep0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:262]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tvalid0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:263]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tlast0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:264]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tuser0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:265]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tready0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:266]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tdata0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:301]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tkeep0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:302]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tlast0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:303]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tready0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:304]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tuser0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:305]
INFO: [VRFC 10-2458] undeclared symbol bb_back_fifo_rx_axis_tvalid0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:306]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L gigantic_mux -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'bb_rx_axis_tdata' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'bb_rx_axis_tkeep' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:262]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_loopback' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 's_axis_tx_1_tdata' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:301]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_axis_tx_1_tkeep' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_0_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2284]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tid' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2301]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_0_axis_tdest' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2302]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_1_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2328]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tid' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2345]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_1_axis_tdest' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_2_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2372]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tid' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2389]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_2_axis_tdest' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2390]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2398]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_3_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2416]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tid' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2433]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'slot_3_axis_tdest' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_4_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2460]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2486]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_5_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2504]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2530]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_6_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2574]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_7_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2618]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_8_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2662]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axi_wstrb' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2667]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_9_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2680]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tstrb' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2694]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'slot_9_axis_tkeep' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2695]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2706]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_10_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2724]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_11_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2768]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2794]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_12_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2812]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2838]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_13_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2856]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2882]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_14_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2900]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_awcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2926]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'slot_15_axi_arcache' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:2944]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'sel' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_1/sim/bd_0423_g_inst_0.v:3844]
WARNING: [VRFC 10-3705] select index 1 into 'xphy_rxn' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:345]
WARNING: [VRFC 10-3705] select index 1 into 'xphy_rxp' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:346]
WARNING: [VRFC 10-3283] element index 1 into 'xphy_txn' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:347]
WARNING: [VRFC 10-3283] element index 1 into 'xphy_txp' is out of bounds [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:348]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.axi_stream_lb(AXIS_TKEEP_WIDTH=8...
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch1_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch1_0
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch1_...
Compiling module xil_defaultlib.mac_phy_ch1_imp_OVJPU8
Compiling module xil_defaultlib.bd_0423_g_inst_0_gigantic_mux(C_...
Compiling module xil_defaultlib.bd_0423_g_inst_0
Compiling module xil_defaultlib.bd_0423_ila_lib_0
Compiling module xil_defaultlib.bd_0423
Compiling module xil_defaultlib.mac_phy_system_ila_mac_phy1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_3b101_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov  8 23:44:26 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov  8 23:44:26 2020...
run_program: Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 8415.566 ; gain = 0.000 ; free physical = 50550 ; free virtual = 58772
INFO: [USF-XSim-69] 'elaborate' step finished in '30' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -protoinst "protoinst_files/bd_0423.protoinst" -protoinst "protoinst_files/mac_phy.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0423.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_440  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 8498.090 ; gain = 82.523 ; free physical = 50370 ; free virtual = 58595
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/rx_axis_tdata}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/rx_axis_tkeep}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/rx_axis_tvalid}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/rx_axis_tlast}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/rx_axis_tuser}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/rx_axis_tready}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/s_axi_clk}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axis_reset_n}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tg_config}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/s_axi_areset_n}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axis_clk}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/phy_status}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tx_axis_tdata}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tx_axis_tkeep}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tx_axis_tvalid}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tx_axis_tlast}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tx_axis_tuser}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/tx_axis_tready}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_aclk}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_tdata}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_tkeep}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_tvalid}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_tlast}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_tuser}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_rx_axis_tready}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_tx_axis_tdata}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_tx_axis_tkeep}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_tx_axis_tvalid}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_tx_axis_tlast}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_tx_axis_tuser}} {{/tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/bb_tx_axis_tready}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_440  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:23 ; elapsed = 00:03:25 . Memory (MB): peak = 8503.797 ; gain = 0.000 ; free physical = 50302 ; free virtual = 58594
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/rxn_ch0}} {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/rxn_ch1}} {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/rxp_ch0}} {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/rxp_ch1}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/txn_ch0}} {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/txn_ch1}} {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/txp_ch0}} {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/txp_ch1}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_440  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 8503.797 ; gain = 0.000 ; free physical = 50272 ; free virtual = 58516
run all
run: Time (s): cpu = 00:01:07 ; elapsed = 00:09:25 . Memory (MB): peak = 8503.797 ; gain = 0.000 ; free physical = 49822 ; free virtual = 58505
open_bd_design {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd}
open_bd_design {/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd}
delete_bd_objs [get_bd_intf_nets mac_phy_ch1_tx_statistics] [get_bd_nets mac_phy_ch0_gtrxreset_out] [get_bd_nets channel_1_tx_disable] [get_bd_nets channel_1_txclk322] [get_bd_nets channel_1_txp] [get_bd_nets mac_phy_ch0_txuserrdy_out] [get_bd_nets mac_phy_ch0_txusrclk_out] [get_bd_nets xlconstant_3b101_dout] [get_bd_intf_nets mac_phy_ch1_rx_statistics] [get_bd_nets mac_phy_ch0_areset_clk156_out] [get_bd_nets prtad_2] [get_bd_nets mac_phy_ch0_qpll0lock_out] [get_bd_nets mac_phy_ch0_qpll0outclk_out] [get_bd_nets mac_phy_ch0_txusrclk2_out] [get_bd_nets channel_1_rx_resetdone] [get_bd_nets channel_1_tx_resetdone] [get_bd_nets sim_speedup_control_1_1] [get_bd_intf_nets s_axis_pause_1_1] [get_bd_nets mac_phy_ch1_core_status] [get_bd_nets mac_phy_ch0_qpll0outrefclk_out] [get_bd_nets rxn_2] [get_bd_nets rxp_2] [get_bd_nets mac_phy_ch0_gttxreset_out] [get_bd_nets mac_phy_ch0_reset_counter_done_out] [get_bd_nets channel_1_txn] [get_bd_cells mac_phy_ch1]
delete_bd_objs [get_bd_intf_nets s_axis_tx_1_1] [get_bd_intf_nets mac_phy_ch1_m_axis_rx] [get_bd_cells system_ila_mac_phy2]
delete_bd_objs [get_bd_intf_ports m_axis_rx_0]
delete_bd_objs [get_bd_intf_ports rx_statistics_ch0]
delete_bd_objs [get_bd_intf_ports tx_statistics_ch0]
delete_bd_objs [get_bd_ports core_status_ch1]
delete_bd_objs [get_bd_ports rx_resetdone_ch1]
delete_bd_objs [get_bd_ports tx_resetdone_ch1]
delete_bd_objs [get_bd_ports tx_disable_ch1]
delete_bd_objs [get_bd_ports txclk322_ch1]
delete_bd_objs [get_bd_ports txn_ch1]
delete_bd_objs [get_bd_ports txp_ch1]
delete_bd_objs [get_bd_intf_ports s_axis_pause_ch1]
delete_bd_objs [get_bd_intf_ports s_axis_tx_1]
delete_bd_objs [get_bd_ports prtad_ch1]
delete_bd_objs [get_bd_ports rxn_ch1]
delete_bd_objs [get_bd_ports rxp_ch1]
delete_bd_objs [get_bd_ports sim_speedup_control_ch1]
set_property name m_axis_rx_0 [get_bd_intf_ports m_axis_rx_1]
set_property name rx_statistics_ch0 [get_bd_intf_ports rx_statistics_ch1]
set_property name tx_statistics_ch0 [get_bd_intf_ports tx_statistics_ch1]
save_bd_design
Wrote  : </home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd> 
Wrote  : </home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ui/bd_92af4fd1.ui> 
validate_bd_design
reset_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
INFO: [BD 41-1662] The design 'mac_phy.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd> 
Wrote  : </home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/ui/bd_92af4fd1.ui> 
VHDL Output written to : /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v
VHDL Output written to : /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/sim/mac_phy.v
VHDL Output written to : /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hdl/mac_phy_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1b0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1b1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3b101 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_8b0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mac_phy_ch0/ten_gig_eth_mac_ch0 .
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [BD 41-1029] Generation completed for the IP Integrator block mac_phy_ch0/ten_gig_eth_pcs_pma_ch0 .
Exporting to file /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hw_handoff/mac_phy.hwh
Generated Block Design Tcl file /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hw_handoff/mac_phy_bd.tcl
Generated Hardware Definition File /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 8644.863 ; gain = 0.000 ; free physical = 49752 ; free virtual = 58354
catch { config_ip_cache -export [get_ips -all mac_phy_ten_gig_eth_mac_ch0_0] }
catch { config_ip_cache -export [get_ips -all mac_phy_ten_gig_eth_pcs_pma_ch0_0] }
export_ip_user_files -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
launch_runs -jobs 16 {mac_phy_ten_gig_eth_mac_ch0_0_synth_1 mac_phy_ten_gig_eth_pcs_pma_ch0_0_synth_1}
[Mon Nov  9 00:09:32 2020] Launched mac_phy_ten_gig_eth_mac_ch0_0_synth_1, mac_phy_ten_gig_eth_pcs_pma_ch0_0_synth_1...
Run output will be captured here:
mac_phy_ten_gig_eth_mac_ch0_0_synth_1: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/mac_phy_ten_gig_eth_mac_ch0_0_synth_1/runme.log
mac_phy_ten_gig_eth_pcs_pma_ch0_0_synth_1: /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.runs/mac_phy_ten_gig_eth_pcs_pma_ch0_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -directory /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files -ipstatic_source_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
export_ip_user_files -of_objects  [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
generate_target all [get_files  /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
INFO: [BD 41-1662] The design 'mac_phy.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd> 
VHDL Output written to : /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.v
VHDL Output written to : /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/sim/mac_phy.v
VHDL Output written to : /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hdl/mac_phy_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1b0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1b1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3b101 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_8b0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mac_phy_ch0/ten_gig_eth_mac_ch0 .
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2015.04' is enabled with a Design_Linking license.
INFO: [BD 41-1029] Generation completed for the IP Integrator block mac_phy_ch0/ten_gig_eth_pcs_pma_ch0 .
Exporting to file /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hw_handoff/mac_phy.hwh
Generated Block Design Tcl file /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hw_handoff/mac_phy_bd.tcl
Generated Hardware Definition File /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/synth/mac_phy.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 8725.309 ; gain = 0.000 ; free physical = 49759 ; free virtual = 58343
catch { config_ip_cache -export [get_ips -all mac_phy_ten_gig_eth_mac_ch0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mac_phy_ten_gig_eth_mac_ch0_0, cache-ID = c3fda892455a46ce; cache size = 12.959 MB.
catch { config_ip_cache -export [get_ips -all mac_phy_ten_gig_eth_pcs_pma_ch0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP mac_phy_ten_gig_eth_pcs_pma_ch0_0, cache-ID = 2eee05148ca5d3d7; cache size = 12.959 MB.
export_ip_user_files -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd]
export_simulation -of_objects [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -directory /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/sim_scripts -ip_user_files_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files -ipstatic_source_dir /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/modelsim} {questa=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/questa} {ies=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/ies} {xcelium=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/xcelium} {vcs=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/vcs} {riviera=/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/mac_phy.bd] -top
add_files -norecurse /home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy/hdl/mac_phy_wrapper.v
update_compile_order -fileset sources_1
relaunch_sim
suspend_sim: Time (s): cpu = 00:13:17 ; elapsed = 00:00:06 . Memory (MB): peak = 8874.281 ; gain = 0.000 ; free physical = 49995 ; free virtual = 58430
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_3b101_0/sim/mac_phy_xlconstant_3b101_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_3b101_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/sim/mac_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy
INFO: [VRFC 10-311] analyzing module mac_phy_ch0_imp_15CV18U
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_lb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_lb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:174]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_aclk0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:260]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tdata0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:261]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tkeep0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:262]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tvalid0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:263]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tlast0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:264]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tuser0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:265]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tready0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:266]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'bb_rx_axis_tdata' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'bb_rx_axis_tkeep' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:262]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_loopback' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:209]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.axi_stream_lb(AXIS_TKEEP_WIDTH=8...
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_3b101_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 8874.281 ; gain = 0.000 ; free physical = 50002 ; free virtual = 58430
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 8874.281 ; gain = 0.000 ; free physical = 50002 ; free virtual = 58430
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0423.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0423.protoinst for the following reason(s):
There are no instances of module "bd_0423" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/m_axis_rx" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/s_axis_pause" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/s_axis_tx" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axi" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_pause" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

Time resolution is 1 ps
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_440  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:14:02 ; elapsed = 00:00:31 . Memory (MB): peak = 8874.281 ; gain = 0.000 ; free physical = 50017 ; free virtual = 58374
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_3b101_0/sim/mac_phy_xlconstant_3b101_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_3b101_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/sim/mac_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy
INFO: [VRFC 10-311] analyzing module mac_phy_ch0_imp_15CV18U
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_lb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_lb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_gen_mon_0
INFO: [VRFC 10-2458] undeclared symbol tx_axis_tready_g, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:174]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/debounce_reset.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kcu105_10gbaser
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_aclk0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:260]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tdata0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:261]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tkeep0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:262]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tvalid0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:263]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tlast0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:264]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tuser0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:265]
INFO: [VRFC 10-2458] undeclared symbol bb_rx_axis_tready0, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:266]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/tpu_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sim_1/new/th.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'bb_rx_axis_tdata' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'bb_rx_axis_tkeep' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:262]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_loopback' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:209]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.axi_stream_lb(AXIS_TKEEP_WIDTH=8...
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_3b101_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 8874.281 ; gain = 0.000 ; free physical = 50078 ; free virtual = 58435
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 8874.281 ; gain = 0.000 ; free physical = 50078 ; free virtual = 58435
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0423.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0423.protoinst for the following reason(s):
There are no instances of module "bd_0423" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/m_axis_rx" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/s_axis_pause" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/s_axis_tx" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axi" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_pause" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

Time resolution is 1 ps
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_440  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 8874.281 ; gain = 0.000 ; free physical = 50017 ; free virtual = 58374
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_440  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
[             3196800] : System Reset De-asserted...
[             3516800] : Speed Up Asserted...
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 8874.281 ; gain = 0.000 ; free physical = 49996 ; free virtual = 58366
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b0_0/sim/mac_phy_xlconstant_1b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_1b1_0/sim/mac_phy_xlconstant_1b1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_1b1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_3b101_0/sim/mac_phy_xlconstant_3b101_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_3b101_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_xlconstant_8b0_0/sim/mac_phy_xlconstant_8b0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_xlconstant_8b0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/ten_gig_eth_mac_v15_1_1/hdl/mac_phy_ten_gig_eth_mac_ch0_0_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_sync_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_mac_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_7_gthe3_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL0PD, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:117]
INFO: [VRFC 10-2458] undeclared symbol GTHE3_COMMON_QPLL1PD, assumed default net type wire [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_ten_gig_eth_pcs_pma_ch0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.ip_user_files/bd/mac_phy/sim/mac_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy
INFO: [VRFC 10-311] analyzing module mac_phy_ch0_imp_15CV18U
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/bb_interface_fifo/sim/bb_interface_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bb_interface_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/ip/tpu_transmit_clock/tpu_transmit_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_transmit_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_lb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_stream_lb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/mac_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_phy_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.sim/sim_1/behav/xsim'
xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 1df77b122ba5468d9ff674a0cb595e5a --incr --debug typical --relax --mt 8 -L xlconstant_v1_1_6 -L xil_defaultlib -L ten_gig_eth_mac_v15_1_7 -L gtwizard_ultrascale_v1_7_7 -L ten_gig_eth_pcs_pma_v6_0_16 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'bb_rx_axis_tdata' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:261]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'bb_rx_axis_tkeep' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/kcu105_10gbaser.sv:262]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_loopback' [/home/caohy/work/tpu_total/tpu_double/tpu_transmit/tpu_transmit.srcs/sources_1/new/axi_stream_gen_mon_0.sv:209]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.tpu_transmit_clock_clk_wiz
Compiling module xil_defaultlib.tpu_transmit_clock
Compiling module xil_defaultlib.debouncer(SHIFT_REG_LEN=4)
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=3,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,CDC_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=11)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=5,INIT...
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=12)
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,WRI...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=3,IN...
Compiling module xpm.xpm_fifo_axis(CLOCKING_MODE="ind...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.bb_interface_fifo
Compiling module xil_defaultlib.axi_stream_interface_default
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_2.axis_data_fifo_v2_0_2_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.axi_stream_lb(AXIS_TKEEP_WIDTH=8...
Compiling module xil_defaultlib.axi_stream_gen(AXIS_TKEEP_WIDTH=...
Compiling module xil_defaultlib.axi_stream_gen_mon_0_default
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0_bl...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_mac_ch0_0
Compiling module unisims_ver.GTHE3_COMMON(QPLL0_CFG0=16'b0110...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.gtwizard_ultrascale_v1_7_7_gthe3...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_bit_s...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_reset...
Compiling module gtwizard_ultrascale_v1_7_7.gtwizard_ultrascale_v1_7_7_gtwiz...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ten_gig_eth_pcs_pma_ch0_...
Compiling module xil_defaultlib.mac_phy_ch0_imp_15CV18U
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant
Compiling module xil_defaultlib.mac_phy_xlconstant_1b0_0
Compiling module xil_defaultlib.mac_phy_xlconstant_1b1_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_3b101_0
Compiling module xlconstant_v1_1_6.xlconstant_v1_1_6_xlconstant(CON...
Compiling module xil_defaultlib.mac_phy_xlconstant_8b0_0
Compiling module xil_defaultlib.mac_phy
Compiling module xil_defaultlib.mac_phy_wrapper
Compiling module xil_defaultlib.kcu105_10gbaser_default
Compiling module xil_defaultlib.tpu_transmit_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 8874.281 ; gain = 0.000 ; free physical = 50072 ; free virtual = 58431
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
launch_simulation: Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 8874.281 ; gain = 0.000 ; free physical = 50072 ; free virtual = 58431
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_0423.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_0423.protoinst for the following reason(s):
There are no instances of module "bd_0423" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/mac_phy.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/s_axis_tx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_pause
INFO: [Wavedata 42-564]   Found protocol instance at /tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx
WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/m_axis_rx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch0/ten_gig_eth_mac_ch0/s_axis_tx" was created but is non-functional for the following reason(s):
Port "TUSER" must be a logic vector

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/m_axis_rx" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/s_axis_pause" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/s_axis_tx" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/m_axis_rx" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axi" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_pause" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i/mac_phy//mac_phy_ch1/ten_gig_eth_mac_ch1/s_axis_tx" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

Time resolution is 1 ps
[                   0] : System Reset Asserted...
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_rx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_interface.bb_interface_fifo_tx.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_158  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.tpu_transmit.kcu105_10gbaser.axi_stream_gen_mon_0.axi_stream_lb_i.axis_data_fifo_0_inst.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/tpu_transmit/kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_440  File: /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
relaunch_sim: Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 8874.281 ; gain = 0.000 ; free physical = 50017 ; free virtual = 58374
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/tpu_transmit/kcu105_10gbaser/mac_phy_wrapper_i}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 00:34:50 2020...
