
proyectos_cese/ProyectoFinalGG/ProyectoFinalCESEGG/Soft/modPrincipalCIAA/out/modPrincipalCIAA.elf:     file format elf32-littlearm
proyectos_cese/ProyectoFinalGG/ProyectoFinalCESEGG/Soft/modPrincipalCIAA/out/modPrincipalCIAA.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0020c1

Program Header:
0x70000001 off    0x0001729c vaddr 0x1a00729c paddr 0x1a00729c align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x000000b4 memsz 0x00005090 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x000072a4 memsz 0x000072a4 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a0072a4 align 2**16
         filesz 0x00001960 memsz 0x00001960 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007298  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00001960  10000000  1a0072a4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00021960  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00021960  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00021960  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00021960  2**2
                  CONTENTS
  6 .bss          00003730  10001960  10001960  00001960  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00021960  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00021960  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00021960  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00021960  2**2
                  CONTENTS
 11 .init_array   00000004  1a007298  1a007298  00017298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a00729c  1a00729c  0001729c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  00021960  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  00021960  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  00021960  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  00021960  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  00021960  2**2
                  CONTENTS
 18 .noinit       00000000  10005090  10005090  00021960  2**2
                  CONTENTS
 19 .debug_info   000414d9  00000000  00000000  00021960  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 000077f1  00000000  00000000  00062e39  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000d393  00000000  00000000  0006a62a  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 000012d8  00000000  00000000  000779bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00001380  00000000  00000000  00078c95  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0001411a  00000000  00000000  0007a015  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   0001dd20  00000000  00000000  0008e12f  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    000318b1  00000000  00000000  000abe4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      0000007f  00000000  00000000  000dd700  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000037  00000000  00000000  000dd77f  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00003730  00000000  00000000  000dd7b8  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10001960 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a007298 l    d  .init_array	00000000 .init_array
1a00729c l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10005090 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 sapi_uart.c
1a004c88 l     F .text	000000c8 uartProcessIRQ
10004e80 l     O .bss	00000004 rxIsrCallbackUART0
10004e84 l     O .bss	00000004 rxIsrCallbackUART0Params
10004e88 l     O .bss	00000004 rxIsrCallbackUART2
10004e8c l     O .bss	00000004 rxIsrCallbackUART2Params
10004e90 l     O .bss	00000004 rxIsrCallbackUART3
10004e94 l     O .bss	00000004 rxIsrCallbackUART3Params
10004e98 l     O .bss	00000004 txIsrCallbackUART0
10004e9c l     O .bss	00000004 txIsrCallbackUART0Params
10004ea0 l     O .bss	00000004 txIsrCallbackUART2
10004ea4 l     O .bss	00000004 txIsrCallbackUART2Params
10004ea8 l     O .bss	00000004 txIsrCallbackUART3
10004eac l     O .bss	00000004 txIsrCallbackUART3Params
1a0070c4 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 Esp8266FreeRTOS.c
1a000300 l     F .text	0000000c SetEsp8622Status
1a00030c l     F .text	00000074 IsWaitedResponse
1a0006bc l     F .text	0000086c ExcecuteHttpServerFsm
10001960 l     O .bss	00000001 CurrentConnectionId
10001961 l     O .bss	00000001 CurrentReqLength
10001968 l     O .bss	00000018 Esp8266Delay
10001980 l     O .bss	00000004 Esp8266ResponseToWait
10001984 l     O .bss	00000001 Esp8266Status
10001988 l     O .bss	00000004 HTTPVersion.14645
1000198c l     O .bss	00000004 PointerOfHttpWebPage
10001990 l     O .bss	00000010 UARTEsp
100019a0 l     O .bss	00000014 WifiIp
100019b4 l     O .bss	0000001e WifiName
100019d4 l     O .bss	0000001e WifiPass
100019f2 l     O .bss	00000001 auxIndex.14582
100019f4 l     O .bss	00000004 auxpointer1.14646
100019f8 l     O .bss	00000004 auxpointer2.14647
100019fc l     O .bss	00000001 byteReceived.14581
100019fe l     O .bss	00000002 i.14580
10001a00 l     O .bss	00000001 index.14621
10001a04 l     O .bss	00000004 methode.14643
10001a08 l     O .bss	00000001 parametersReceived.14570
10001a0c l     O .bss	00000100 rawRequest
10001b0c l     O .bss	00000004 request.14644
1a006bcc l     O .text	0000000f Response_CIFSR
1a006bdc l     O .text	00000002 Response_COMMA
1a006be0 l     O .text	0000000f Response_CWJAP_1
1a006bf0 l     O .text	0000000c Response_CWJAP_2
1a006bfc l     O .text	00000008 Response_CWJAP_OK
1a006c04 l     O .text	00000006 Response_IPD
1a006c0c l     O .text	00000003 Response_OK
1a006c10 l     O .text	00000008 Response_SEND_OK
00000000 l    df *ABS*	00000000 UARTEspDriver.c
00000000 l    df *ABS*	00000000 pruebas.c
10001b10 l     O .bss	000000c0 parametersROM
10001bd0 l     O .bss	00000054 ports.14519
00000000 l    df *ABS*	00000000 portsDriver.c
10001c24 l     O .bss	00000001 byteIndex.14479
10001c25 l     O .bss	00000001 byteNumber.14456
10001c28 l     O .bss	00000012 dataToSend.14477
10001c3a l     O .bss	00000001 portIndex.14478
10001c3c l     O .bss	00000004 receivedData.14455
10001c40 l     O .bss	00000001 transmitEmpty.14482
00000000 l    df *ABS*	00000000 interpreter.c
00000000 l    df *ABS*	00000000 userTasks.c
00000000 l    df *ABS*	00000000 modPrincipalCIAA.c
00000000 l    df *ABS*	00000000 system.c
10001c44 l     O .bss	00000004 heap_end.5778
00000000 l    df *ABS*	00000000 heap_1.c
10001c4c l     O .bss	00002800 ucHeap
10001c48 l     O .bss	00000004 pucAlignedHeap.11438
1000444c l     O .bss	00000004 xNextFreeByte
00000000 l    df *ABS*	00000000 queue.c
1a00229a l     F .text	0000001e prvIsQueueFull
1a0022b8 l     F .text	0000001a prvIsQueueEmpty
1a0022d2 l     F .text	00000076 prvCopyDataToQueue
1a002348 l     F .text	00000024 prvCopyDataFromQueue
1a00236c l     F .text	0000006e prvUnlockQueue
1a002460 l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
10004450 l     O .bss	00000168 uxIdleTaskStack.10728
100045b8 l     O .bss	000005a0 uxTimerTaskStack.10735
10004b58 l     O .bss	00000060 xIdleTaskTCB.10727
10004bb8 l     O .bss	00000060 xTimerTaskTCB.10734
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a002b70 l     F .text	0000002c prvResetNextTaskUnblockTime
1a002b9c l     F .text	00000092 prvInitialiseNewTask
1a002c30 l     F .text	00000068 prvInitialiseTaskLists
1a002c98 l     F .text	000000ac prvAddNewTaskToReadyList
1a002d44 l     F .text	00000038 prvDeleteTCB
1a002d7c l     F .text	0000004c prvCheckTasksWaitingTermination
1a002dc8 l     F .text	00000028 prvIdleTask
1a002df0 l     F .text	00000098 prvAddCurrentTaskToDelayedList
10004c1c l     O .bss	00000004 pxDelayedTaskList
10004c20 l     O .bss	00000004 pxOverflowDelayedTaskList
10004c24 l     O .bss	0000008c pxReadyTasksLists
10004cb0 l     O .bss	00000004 uxCurrentNumberOfTasks
10004cb4 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
10004cb8 l     O .bss	00000004 uxPendedTicks
10004cbc l     O .bss	00000004 uxSchedulerSuspended
10004cc0 l     O .bss	00000004 uxTaskNumber
10004cc4 l     O .bss	00000004 uxTopReadyPriority
10004cc8 l     O .bss	00000014 xDelayedTaskList1
10004cdc l     O .bss	00000014 xDelayedTaskList2
10004cf0 l     O .bss	00000004 xNextTaskUnblockTime
10004cf4 l     O .bss	00000004 xNumOfOverflows
10004cf8 l     O .bss	00000014 xPendingReadyList
10004d0c l     O .bss	00000004 xSchedulerRunning
10004d10 l     O .bss	00000014 xSuspendedTaskList
10004d24 l     O .bss	00000014 xTasksWaitingTermination
10004d38 l     O .bss	00000004 xTickCount
10004d3c l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a00363c l     F .text	00000020 prvGetNextExpireTime
1a00365c l     F .text	00000048 prvInsertTimerInActiveList
1a0036a4 l     F .text	00000070 prvCheckForValidListAndQueue
1a003714 l     F .text	00000040 prvInitialiseNewTimer
1a003ad0 l     F .text	00000016 prvTimerTask
1a00385c l     F .text	00000078 prvSwitchTimerLists
1a0038d4 l     F .text	0000002c prvSampleTimeNow
1a003900 l     F .text	00000060 prvProcessExpiredTimer
1a003960 l     F .text	00000074 prvProcessTimerOrBlockTask
1a0039d4 l     F .text	000000fc prvProcessReceivedCommands
10004d40 l     O .bss	00000004 pxCurrentTimerList
10004d44 l     O .bss	00000004 pxOverflowTimerList
10004d48 l     O .bss	000000a0 ucStaticTimerQueueStorage.11828
10004de8 l     O .bss	00000014 xActiveTimerList1
10004dfc l     O .bss	00000014 xActiveTimerList2
10004e10 l     O .bss	00000004 xLastTime.11777
10004e14 l     O .bss	00000050 xStaticTimerQueue.11827
10004e64 l     O .bss	00000004 xTimerQueue
10004e68 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a003b0c l     F .text	00000040 prvTaskExitError
1a003b4c l     F .text	00000022 prvPortStartFirstTask
1a003b74 l     F .text	0000000e vPortEnableVFP
1a003be0 l       .text	00000000 pxCurrentTCBConst2
1a003cc0 l       .text	00000000 pxCurrentTCBConst
10004e6c l     O .bss	00000001 ucMaxSysCallPriority
10004e70 l     O .bss	00000004 ulMaxPRIGROUPValue
10001824 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 freertos_cm_support.c
00000000 l    df *ABS*	00000000 board.c
1a003eb4 l     F .text	00000044 Board_LED_Init
1a003ef8 l     F .text	00000040 Board_TEC_Init
1a003f38 l     F .text	00000040 Board_GPIO_Init
1a003f78 l     F .text	00000030 Board_ADC_Init
1a003fa8 l     F .text	00000038 Board_SPI_Init
1a003fe0 l     F .text	00000024 Board_I2C_Init
1a006f50 l     O .text	00000008 GpioButtons
1a006f58 l     O .text	0000000c GpioLeds
1a006f64 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a006f7c l     O .text	00000004 InitClkStates
1a006f80 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10001828 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0041d0 l     F .text	0000002c Chip_UART_GetIndex
1a006ff4 l     O .text	00000008 UART_BClock
1a006ffc l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a004378 l     F .text	00000014 Chip_ADC_GetClockIndex
1a00438c l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a004440 l     F .text	000000a4 pll_calc_divs
1a0044e4 l     F .text	0000010c pll_get_frac
1a0045f0 l     F .text	0000004c Chip_Clock_FindBaseClock
1a004864 l     F .text	00000022 Chip_Clock_GetDivRate
10004e78 l     O .bss	00000008 audio_usb_pll_freq
1a007010 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a00707c l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 eeprom_18xx_43xx.c
1a004b38 l     F .text	0000001c setClkDiv
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a004b80 l     F .text	00000014 Chip_SSP_GetClockIndex
1a004b94 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10001860 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a004fe8 l     F .text	00000002 errorOcurred
1a004fea l     F .text	00000002 doNothing
10001870 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0050f4 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10004eb0 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_stdio.c
1a0054fc l     F .text	00000018 printchar
1a005514 l     F .text	00000080 prints
1a005594 l     F .text	000000a2 printi
1a005638 l     F .text	00000148 print
10004eb4 l     O .bss	00000001 prev.13796
100018b0 l     O .data	00000001 UartPrintf
00000000 l    df *ABS*	00000000 sapi_ultrasonic_hcsr04.c
1a0057bc l     F .text	00000010 clearInterrupt
1a0057cc l     F .text	0000005c serveInterrupt
100018b4 l     O .data	00000048 ultrasonicSensors
1a0071fc l     O .text	00000003 ultrasonicSensorsIrqMap
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a005ca8 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcat.c
00000000 l    df *ABS*	00000000 strchr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 strstr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a006468 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 impure.c
10001900 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 webPage.c
00000000 l    df *ABS*	00000000 
1a00729c l       .init_array	00000000 __init_array_end
1a007298 l       .bss_RAM5	00000000 __preinit_array_end
1a007298 l       .init_array	00000000 __init_array_start
1a007298 l       .bss_RAM5	00000000 __preinit_array_start
1a004688 g     F .text	0000001c Chip_Clock_GetDividerSource
1a002160 g     F .text	00000012 _isatty_r
1a0061c6 g     F .text	00000010 strcpy
1a00602c g     F .text	000000b8 _puts_r
1a00506c g     F .text	00000044 TIMER2_IRQHandler
1a004f0c g     F .text	00000014 uartRxRead
1a002172 g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a001ab4 g     F .text	000000a4 portsdriverInit
1a001114 g     F .text	00000014 getTestsState
1a000114 g       .text	00000000 __section_table_start
1a000f8c g     F .text	0000002c gesp8266WriteHttpServer
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a003c28 g     F .text	0000002c vPortExitCritical
1a0037b8 g     F .text	00000038 xTimerCreate
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a005ffc g     F .text	00000030 printf
1a00409a g     F .text	00000008 __stdio_init
1a00182c g     F .text	00000018 getParameters
1a005464 g     F .text	00000042 delayRead
1a00614e g     F .text	00000024 __sseek
1a005d28 g     F .text	00000060 __sinit
1a00621c g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a0029f8 g     F .text	00000052 vQueueWaitForMessageRestricted
1a005cfc g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a004432 g     F .text	0000000c Chip_ADC_SetResolution
1a006466 g     F .text	00000002 __malloc_unlock
1a0018bc g     F .text	0000008c onRxCallback
1a0003d4 g     F .text	00000032 stringToInt
1a003cc4 g     F .text	0000002c SysTick_Handler
1a004250 g     F .text	00000040 Chip_UART_SetBaud
1a0020bc  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a00403c g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1000503c g     O .bss	00000004 params
1a003c60 g     F .text	00000064 PendSV_Handler
1a0026dc g     F .text	000000cc xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a0072a4 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a001c54 g     F .text	00000170 refreshPageData
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
10004ec0 g     O .bss	00000004 requestAnswer
1a001970 g     F .text	00000104 onTxCallback
1a0016d4 g     F .text	00000072 testsTask
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
1000103c g     O .data	000003e9 panel0
10004c18 g     O .bss	00000004 pxCurrentTCB
1a001468 g     F .text	0000026c FSMPruebaTemporizadores
1a002156 g     F .text	0000000a _fstat_r
53ff57ce g       *ABS*	00000000 __valid_user_code_checksum
1a001790 g     F .text	0000009c pruebasInit
1a000fb8 g     F .text	00000054 EspRxCallback
1a0072a4 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a0034c8 g     F .text	00000018 vTaskInternalSetTimeOutState
1a001bd8 g     F .text	00000054 interpreterInit
1a004e9c g     F .text	00000028 uartCallbackClr
1a0050b0 g     F .text	00000044 TIMER3_IRQHandler
1a004906 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a00579c g     F .text	0000001e stdioSprintf
1a0001bc g     F .text	0000000a UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a003d28 g     F .text	00000110 xPortStartScheduler
1a001f68 g     F .text	000000f0 myTask3
1a005e84 g     F .text	00000016 memcpy
1a0033d4 g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a005cf0 g     F .text	0000000c _cleanup_r
1a003cf0  w    F .text	00000038 vPortSetupTimerInterrupt
1a001dc4 g     F .text	00000170 interpreter
1a005848 g     F .text	00000000 .hidden __aeabi_uldivmod
10005090 g       .noinit	00000000 _noinit
1a0060e4 g     F .text	00000010 puts
1a002284 g     F .text	00000016 vPortFree
1a00175c g     F .text	00000034 loadParameters
1a001b58 g     F .text	00000048 sendDataPort
100005b0 g     O .data	000007c8 HttpWebPage
10005088 g     O .bss	00000004 SystemCoreClock
1a0041fc g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a003e38 g     F .text	0000005c vPortValidateInterruptPriority
1a000180  w    F .text	00000002 UsageFault_Handler
1a004984 g     F .text	0000004c Chip_Clock_GetRate
1a002a66 g     F .text	00000018 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a0010a0 g     F .text	00000074 sendToAllTests
1a0040dc g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
10004ecc g     O .bss	00000168 FSMRegisters
1a005878 g     F .text	000002cc .hidden __udivmoddi4
1a0021f4 g     F .text	00000020 _sbrk_r
1a006f4c g     O .text	00000004 ExtRateIn
1a001948 g     F .text	00000028 onTxTimeOutCallback
1a0001ba  w    F .text	00000002 IntDefaultHandler
10000edc g     O .data	0000015e pageDataB
1a000300 g       .text	00000000 __CRP_WORD_END__
1a00105c g     F .text	00000010 receiveEspByte
10004ec4 g     O .bss	00000004 commandsQueue
1a00217c g     F .text	0000004e _read_r
1a002a60 g     F .text	00000006 vListInitialiseItem
1a001f34 g     F .text	00000034 myTask
1a005832 g     F .text	0000000a GPIO1_IRQHandler
1a0027a8 g     F .text	00000158 xQueueReceive
10005048 g     O .bss	00000040 xQueueRegistry
1a002af4 g     F .text	00000018 vApplicationGetTimerTaskMemory
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a00729c g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a007260 g     O .text	00000004 _global_impure_ptr
1a005e3c g     F .text	00000048 __libc_init_array
10005034 g     O .bss	00000004 actualPanel
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a002214 g     F .text	00000070 pvPortMalloc
1a001c2c g     F .text	00000028 sendCommand
1a004058 g     F .text	00000030 Board_Init
1a00214a  w    F .text	00000002 _init
1a000f74 g     F .text	00000018 gesp8266ReadHttpServer
1a002a4a g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a004b6c g     F .text	00000010 Chip_EEPROM_WaitForIntStatus
1a000388 g     F .text	00000010 gesp8266GetConnectionId
1a001a74 g     F .text	0000003e portsDataInit
1a004b54 g     F .text	00000018 Chip_EEPROM_Init
1a003004 g     F .text	0000000c xTaskGetTickCount
1a002560 g     F .text	0000017c xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10005090 g       .bss	00000000 _ebss
1a0054a8 g     F .text	00000014 _outbyte
1a004fec g     F .text	00000040 TIMER0_IRQHandler
1a0020c0 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a004198 g     F .text	00000038 Chip_I2C_SetClockRate
1a00358c g     F .text	000000b0 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a00463c g     F .text	0000004c Chip_Clock_EnableCrystal
1a000408 g     F .text	000002b4 requestCallback
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00343c g     F .text	0000008c xTaskRemoveFromEventList
1a002b38  w    F .text	0000001c vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
1a001436 g     F .text	00000030 checkTimeout
1a00617a g     F .text	0000001e strcat
1a00502c g     F .text	00000040 TIMER1_IRQHandler
1a007200 g     O .text	00000020 __sf_fake_stderr
1a004174 g     F .text	00000024 Chip_I2C_Init
1a004fca g     F .text	0000000a UART2_IRQHandler
1a0047f8 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a00710c g     O .text	000000e6 gpioPinsInit
1a004d50 g     F .text	00000090 uartInterrupt
1a002b0c  w    F .text	0000002c vAssertCalled
1a004fb0 g     F .text	0000001a uartWriteByte
1a004bac g     F .text	00000012 Chip_SSP_SetClockRate
1a001880 g     F .text	0000003c updateAllParameters
1a0053a6 g     F .text	00000016 gpioToggle
1a006496 g     F .text	00000024 __sfputs_r
1a00583c g     F .text	0000000a GPIO2_IRQHandler
1a001128 g     F .text	0000030e FSMPruebaDrivers
1a006a00 g     F .text	00000000 memchr
1a0034e0 g     F .text	00000080 xTaskCheckForTimeOut
1a005eac g     F .text	0000009c _free_r
1a0048e0 g     F .text	00000026 Chip_Clock_GetBaseClock
1a001844 g     F .text	0000003c saveParameters
10001960 g       .bss	00000000 _bss
1a004400 g     F .text	00000032 Chip_ADC_SetSampleRate
10004e74 g     O .bss	00000004 freeRtosInterruptCallback
1a002ff4 g     F .text	00000010 vTaskSuspendAll
1a0061e6 g     F .text	00000034 strstr
1a005444 g     F .text	00000020 delayInit
1a004ec4 g     F .text	00000030 uartSetPendingInterrupt
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a004bbe g     F .text	0000003e Chip_SSP_SetBitRate
1a002ab2 g     F .text	00000028 uxListRemove
1a004b7c g     F .text	00000002 Chip_GPIO_Init
1a006f78 g     O .text	00000004 OscRateIn
1a000f28 g     F .text	0000004c gesp8266InitHttpServer
1a004f34 g     F .text	0000007c uartInit
1a002e88 g     F .text	00000072 xTaskCreateStatic
10005040 g     O .bss	00000008 panels
10005090 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00330c g     F .text	000000c8 vTaskSwitchContext
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a002482 g     F .text	00000090 xQueueGenericCreateStatic
1a003404 g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a00214c g     F .text	0000000a _close_r
1a005128 g     F .text	000001ac gpioInit
1a002adc g     F .text	00000018 vApplicationGetIdleTaskMemory
1a0037f0 g     F .text	0000006c xTimerGenericCommand
1a0062c0 g     F .text	000000dc __swsetup_r
1a002b54  w    F .text	0000001c vApplicationStackOverflowHook
1a005b44  w    F .text	00000002 .hidden __aeabi_ldiv0
1a005d88 g     F .text	00000078 __sfp
1a0060f4 g     F .text	00000022 __sread
1a0053bc g     F .text	0000001c USB0_IRQHandler
1a0054bc g     F .text	00000040 outbyte
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a006464 g     F .text	00000002 __malloc_lock
1a004028 g     F .text	00000014 Board_UARTPutChar
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a005c54 g     F .text	00000054 _fflush_r
1a007220 g     O .text	00000020 __sf_fake_stdin
1a0046a4 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a005e9a g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a002058 g     F .text	00000064 main
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a002a7e g     F .text	00000034 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a003bc0 g     F .text	00000024 SVC_Handler
1a006172 g     F .text	00000008 __sclose
1a003754 g     F .text	00000064 xTimerCreateTimerTask
1a005f48 g     F .text	000000b4 _malloc_r
1a004ef4 g     F .text	00000018 uartTxReady
1a00321c g     F .text	000000a4 vTaskDelayUntil
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a004914 g     F .text	0000003c Chip_Clock_EnableOpts
1a004092 g     F .text	00000008 __stdio_getchar
1a002900 g     F .text	000000aa xQueueReceiveFromISR
1a002512 g     F .text	0000004e xQueueGenericCreate
1a0046c0 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000380 g     F .text	00000008 gesp8266GetIpAddress
1a0061b2 g     F .text	00000014 strcmp
1a004778 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a004c34 g     F .text	00000038 SystemInit
1a001ba0 g     F .text	00000036 receiveDataPort
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a0052d4 g     F .text	0000006a gpioWrite
1a002148  w    F .text	00000002 _fini
1a005ffc g     F .text	00000030 iprintf
1a003128 g     F .text	000000f4 xTaskResumeAll
10000d7c g     O .data	0000015e pageDataA
1a002f60 g     F .text	00000094 vTaskStartScheduler
1a0043c0 g     F .text	00000040 Chip_ADC_Init
1000508c g     O .bss	00000004 g_pUsbApi
1a0040a4 g     F .text	00000038 Board_SetupMuxing
1a004290 g     F .text	000000e8 Chip_UART_SetBaudFDR
1a004fde g     F .text	0000000a tickRead
1a0021ca g     F .text	00000028 _write_r
10001868 g     O .data	00000008 tickRateMS
1a003ae6 g     F .text	00000026 pvTimerGetTimerID
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a0066e8 g     F .text	000000ea _printf_common
100018fc g     O .data	00000004 _impure_ptr
10001428 g     O .data	000003e9 panel1
1a005b48 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
10000d78 g     O .data	00000003 ok
1a004f20 g     F .text	00000014 uartTxWrite
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a003560 g     F .text	0000000c vTaskMissedYield
10005090 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a004bfc g     F .text	00000038 Chip_SSP_Init
1a0029aa g     F .text	00000026 uxQueueMessagesWaiting
1a0029d0 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a003010 g     F .text	00000118 xTaskIncrementTick
1a00639c g     F .text	00000048 __swhatbuf_r
1a003e94 g     F .text	00000020 DAC_IRQHandler
1a004004 g     F .text	00000024 Board_Debug_Init
10001814 g     O .data	00000010 requestError
1a004088 g     F .text	0000000a __stdio_putchar
1a0023dc g     F .text	00000084 xQueueGenericReset
10001960 g       .data	00000000 _edata
10005038 g     O .bss	00000004 actualPageData
1a004154 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a00106c g     F .text	00000034 setTestOrder
1a002efa g     F .text	00000066 xTaskCreate
1a0049e4 g     F .text	00000154 Chip_SetupCoreClock
1a006116 g     F .text	00000038 __swrite
1a005828 g     F .text	0000000a GPIO0_IRQHandler
1a0064bc g     F .text	0000022c _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a005e00 g     F .text	0000003c _fwalk_reent
1a0049d0 g     F .text	00000014 SystemCoreClockUpdate
1a00100c g     F .text	00000050 UARTEspInit
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0032c0 g     F .text	0000004c vTaskDelay
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a001748 g     F .text	00000014 initEeprom
1a007240 g     O .text	00000020 __sf_fake_stdout
1a00356c g     F .text	00000020 xTaskGetSchedulerState
1a005b44  w    F .text	00000002 .hidden __aeabi_idiv0
10004ec8 g     O .bss	00000001 actualPanelNumber
10000000 g     O .data	000005ae HttpBody
1a004de0 g     F .text	000000bc uartCallbackSet
1a00017e  w    F .text	00000002 BusFault_Handler
1a0063e4 g     F .text	00000080 __smakebuf_r
1a0061d6 g     F .text	00000010 strlen
1a003b88 g     F .text	0000002c pxPortInitialiseStack
1a0067d4 g     F .text	00000224 _printf_i
1a004950 g     F .text	00000034 Chip_Clock_Enable
1a004fd4 g     F .text	0000000a UART3_IRQHandler
10004ebc g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a006198 g     F .text	0000001a strchr
1a00533e g     F .text	00000068 gpioRead
1a005780 g     F .text	0000001c stdioPrintf
1a0053d8 g     F .text	0000006c boardInit
1a003be4 g     F .text	00000044 vPortEnterCritical
10004eb8 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0064bc g     F .text	0000022c _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a000398 g     F .text	0000003c requestSeparate
1a004888 g     F .text	00000058 Chip_Clock_SetBaseClock
1a004c6c g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a004148 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 c1 20 00 1a 79 01 00 1a 7b 01 00 1a     ..... ..y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a ce 57 ff 53     }............W.S
	...
1a00002c:	c1 3b 00 1a 85 01 00 1a 00 00 00 00 61 3c 00 1a     .;..........a<..
1a00003c:	c5 3c 00 1a                                         .<..

1a000040 <g_pfnVendorVectors>:
1a000040:	95 3e 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     .>..............
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	bd 53 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     .S..............
1a000070:	ed 4f 00 1a 2d 50 00 1a 6d 50 00 1a b1 50 00 1a     .O..-P..mP...P..
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bd 01 00 1a bb 01 00 1a cb 4f 00 1a d5 4f 00 1a     .........O...O..
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	29 58 00 1a 33 58 00 1a 3d 58 00 1a bb 01 00 1a     )X..3X..=X......
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a0072a4 	.word	0x1a0072a4
1a000118:	10000000 	.word	0x10000000
1a00011c:	00001960 	.word	0x00001960
1a000120:	1a0072a4 	.word	0x1a0072a4
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a0072a4 	.word	0x1a0072a4
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a0072a4 	.word	0x1a0072a4
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a0072a4 	.word	0x1a0072a4
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10001960 	.word	0x10001960
1a000154:	00003730 	.word	0x00003730
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
        __asm__ volatile("wfi");
    }
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000196:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b0:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b2:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    CAN0_IRQHandler,          // 67
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>

1a0001bc <UART0_IRQHandler>:
__attribute__ ((section(".after_vectors")))

// UART0 (GPIO1 y GPIO2 or RS485/Profibus)
// 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24)
void UART0_IRQHandler(void)
{
1a0001bc:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_GPIO );
1a0001be:	2000      	movs	r0, #0
1a0001c0:	f004 fd62 	bl	1a004c88 <uartProcessIRQ>
}
1a0001c4:	bd08      	pop	{r3, pc}
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x000000001a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <SetEsp8622Status>:
 * Setea el estado global del modulo Esp8266.
 * @param status Estado a setear.
 */
static void SetEsp8622Status(Esp8266Status_t status)
{
	Esp8266Status = status;
1a000300:	4b01      	ldr	r3, [pc, #4]	; (1a000308 <SetEsp8622Status+0x8>)
1a000302:	7018      	strb	r0, [r3, #0]
	if (Esp8266DebugBaudRate > 0)
	{
//		stdioPrintf(Esp8266DebugUart, "\n\rESP8266 State = %s\n\r", Esp8266StatusToString[status]);
	}
}
1a000304:	4770      	bx	lr
1a000306:	bf00      	nop
1a000308:	10001984 	.word	0x10001984

1a00030c <IsWaitedResponse>:
{
1a00030c:	b500      	push	{lr}
1a00030e:	b083      	sub	sp, #12
	if ( receiveEspByte(&UARTEsp,&byteReceived,10))
1a000310:	220a      	movs	r2, #10
1a000312:	f10d 0107 	add.w	r1, sp, #7
1a000316:	4815      	ldr	r0, [pc, #84]	; (1a00036c <IsWaitedResponse+0x60>)
1a000318:	f000 fea0 	bl	1a00105c <receiveEspByte>
1a00031c:	4603      	mov	r3, r0
1a00031e:	b188      	cbz	r0, 1a000344 <IsWaitedResponse+0x38>
			stdioPrintf(Esp8266DebugUart, "%c", byteReceived);
1a000320:	f89d 2007 	ldrb.w	r2, [sp, #7]
1a000324:	4912      	ldr	r1, [pc, #72]	; (1a000370 <IsWaitedResponse+0x64>)
1a000326:	2003      	movs	r0, #3
1a000328:	f005 fa2a 	bl	1a005780 <stdioPrintf>
		if (byteReceived == Esp8266ResponseToWait[index])
1a00032c:	4b11      	ldr	r3, [pc, #68]	; (1a000374 <IsWaitedResponse+0x68>)
1a00032e:	6819      	ldr	r1, [r3, #0]
1a000330:	4b11      	ldr	r3, [pc, #68]	; (1a000378 <IsWaitedResponse+0x6c>)
1a000332:	781b      	ldrb	r3, [r3, #0]
1a000334:	5cc8      	ldrb	r0, [r1, r3]
1a000336:	f89d 2007 	ldrb.w	r2, [sp, #7]
1a00033a:	4290      	cmp	r0, r2
1a00033c:	d006      	beq.n	1a00034c <IsWaitedResponse+0x40>
			index = 0;
1a00033e:	2300      	movs	r3, #0
1a000340:	4a0d      	ldr	r2, [pc, #52]	; (1a000378 <IsWaitedResponse+0x6c>)
1a000342:	7013      	strb	r3, [r2, #0]
}
1a000344:	4618      	mov	r0, r3
1a000346:	b003      	add	sp, #12
1a000348:	f85d fb04 	ldr.w	pc, [sp], #4
			index++;
1a00034c:	3301      	adds	r3, #1
1a00034e:	b2db      	uxtb	r3, r3
1a000350:	4809      	ldr	r0, [pc, #36]	; (1a000378 <IsWaitedResponse+0x6c>)
1a000352:	7003      	strb	r3, [r0, #0]
			if (Esp8266ResponseToWait[index] == '\0')
1a000354:	5ccb      	ldrb	r3, [r1, r3]
1a000356:	b93b      	cbnz	r3, 1a000368 <IsWaitedResponse+0x5c>
				index = 0;
1a000358:	2100      	movs	r1, #0
1a00035a:	7001      	strb	r1, [r0, #0]
					stdioPrintf(Esp8266DebugUart, "\n\r", byteReceived);
1a00035c:	4907      	ldr	r1, [pc, #28]	; (1a00037c <IsWaitedResponse+0x70>)
1a00035e:	2003      	movs	r0, #3
1a000360:	f005 fa0e 	bl	1a005780 <stdioPrintf>
				moduleResponse = TRUE;
1a000364:	2301      	movs	r3, #1
1a000366:	e7ed      	b.n	1a000344 <IsWaitedResponse+0x38>
	bool_t moduleResponse = FALSE;
1a000368:	2300      	movs	r3, #0
1a00036a:	e7eb      	b.n	1a000344 <IsWaitedResponse+0x38>
1a00036c:	10001990 	.word	0x10001990
1a000370:	1a006bc4 	.word	0x1a006bc4
1a000374:	10001980 	.word	0x10001980
1a000378:	10001a00 	.word	0x10001a00
1a00037c:	1a006bc8 	.word	0x1a006bc8

1a000380 <gesp8266GetIpAddress>:
}
1a000380:	4800      	ldr	r0, [pc, #0]	; (1a000384 <gesp8266GetIpAddress+0x4>)
1a000382:	4770      	bx	lr
1a000384:	100019a0 	.word	0x100019a0

1a000388 <gesp8266GetConnectionId>:
	return CurrentConnectionId - '0';
1a000388:	4b02      	ldr	r3, [pc, #8]	; (1a000394 <gesp8266GetConnectionId+0xc>)
1a00038a:	7818      	ldrb	r0, [r3, #0]
1a00038c:	3830      	subs	r0, #48	; 0x30
}
1a00038e:	b2c0      	uxtb	r0, r0
1a000390:	4770      	bx	lr
1a000392:	bf00      	nop
1a000394:	10001960 	.word	0x10001960

1a000398 <requestSeparate>:
//**request: apunta a la parte de rawReq que es la solicitud limpia de la HTTP Request
//**version: apunta a la parte de rawReq que la version del HTTP de la HTTP Request
//

void requestSeparate(char *rawReq, char **methode,char **request,char **HTTPVersion)
	{
1a000398:	b570      	push	{r4, r5, r6, lr}
1a00039a:	4604      	mov	r4, r0
1a00039c:	4616      	mov	r6, r2
1a00039e:	461d      	mov	r5, r3
	 //puntero al string de la version HTTP
	char *aux;

	//

	*methode=rawReq;
1a0003a0:	6008      	str	r0, [r1, #0]
	*HTTPVersion = strstr(rawReq, "HTTP/");//busco el inicio del string de la version HTTP
1a0003a2:	490b      	ldr	r1, [pc, #44]	; (1a0003d0 <requestSeparate+0x38>)
1a0003a4:	f005 ff1f 	bl	1a0061e6 <strstr>
1a0003a8:	6028      	str	r0, [r5, #0]
	uint16_t i =0;
1a0003aa:	2300      	movs	r3, #0
	while (rawReq[i]!=' ')
1a0003ac:	e001      	b.n	1a0003b2 <requestSeparate+0x1a>
		i++;
1a0003ae:	3301      	adds	r3, #1
1a0003b0:	b29b      	uxth	r3, r3
	while (rawReq[i]!=' ')
1a0003b2:	4619      	mov	r1, r3
1a0003b4:	18e0      	adds	r0, r4, r3
1a0003b6:	5ce2      	ldrb	r2, [r4, r3]
1a0003b8:	2a20      	cmp	r2, #32
1a0003ba:	d1f8      	bne.n	1a0003ae <requestSeparate+0x16>
	rawReq[i]=0; 	//pongo fin de cadena entre GET y la request propiamente dicha para separar el
1a0003bc:	2300      	movs	r3, #0
1a0003be:	7003      	strb	r3, [r0, #0]
					//string en 3 strings (methode, request y HTTPVersion)
	*request=&rawReq[i+1]; //la request empieza un caracter despues del espacio que viene despues del GE
1a0003c0:	3101      	adds	r1, #1
1a0003c2:	440c      	add	r4, r1
1a0003c4:	6034      	str	r4, [r6, #0]

	aux=*HTTPVersion-sizeof(char);//poner el /0 antes de la posicion apuntada por HTTPVersion
1a0003c6:	682a      	ldr	r2, [r5, #0]
	*aux=0;
1a0003c8:	f802 3c01 	strb.w	r3, [r2, #-1]

	}
1a0003cc:	bd70      	pop	{r4, r5, r6, pc}
1a0003ce:	bf00      	nop
1a0003d0:	1a006d04 	.word	0x1a006d04

1a0003d4 <stringToInt>:
	return;
}


uint32_t stringToInt (char *str)
{
1a0003d4:	b570      	push	{r4, r5, r6, lr}
1a0003d6:	4606      	mov	r6, r0
	uint32_t i;
	uint32_t result;
	result =0;
1a0003d8:	2500      	movs	r5, #0
	for (i=0; i<(strlen(str));i++)
1a0003da:	462c      	mov	r4, r5
1a0003dc:	e000      	b.n	1a0003e0 <stringToInt+0xc>
1a0003de:	3401      	adds	r4, #1
1a0003e0:	4630      	mov	r0, r6
1a0003e2:	f005 fef8 	bl	1a0061d6 <strlen>
1a0003e6:	42a0      	cmp	r0, r4
1a0003e8:	d90b      	bls.n	1a000402 <stringToInt+0x2e>
	{
		if ((str[i]<='9')&&(str[i]>='0'))
1a0003ea:	5d32      	ldrb	r2, [r6, r4]
1a0003ec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
1a0003f0:	b2db      	uxtb	r3, r3
1a0003f2:	2b09      	cmp	r3, #9
1a0003f4:	d8f3      	bhi.n	1a0003de <stringToInt+0xa>
			{
			result=result*10;
1a0003f6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
1a0003fa:	006b      	lsls	r3, r5, #1
			result = result +(str[i]-'0');
1a0003fc:	18d5      	adds	r5, r2, r3
1a0003fe:	3d30      	subs	r5, #48	; 0x30
1a000400:	e7ed      	b.n	1a0003de <stringToInt+0xa>
			}
	}
	return result;
}
1a000402:	4628      	mov	r0, r5
1a000404:	bd70      	pop	{r4, r5, r6, pc}
1a000406:	Address 0x000000001a000406 is out of bounds.


1a000408 <requestCallback>:
void requestCallback(char *rawReq, uint8_t reqLength){
1a000408:	b570      	push	{r4, r5, r6, lr}
1a00040a:	b088      	sub	sp, #32
1a00040c:	4605      	mov	r5, r0
stdioPrintf(UART_USB, "\n La request tiene una longitud de: %d \n",CurrentReqLength);
1a00040e:	4b8f      	ldr	r3, [pc, #572]	; (1a00064c <requestCallback+0x244>)
1a000410:	781a      	ldrb	r2, [r3, #0]
1a000412:	498f      	ldr	r1, [pc, #572]	; (1a000650 <requestCallback+0x248>)
1a000414:	2003      	movs	r0, #3
1a000416:	f005 f9b3 	bl	1a005780 <stdioPrintf>
stdioPrintf(UART_USB, "\n La request completa es: %s \n",rawReq);
1a00041a:	462a      	mov	r2, r5
1a00041c:	498d      	ldr	r1, [pc, #564]	; (1a000654 <requestCallback+0x24c>)
1a00041e:	2003      	movs	r0, #3
1a000420:	f005 f9ae 	bl	1a005780 <stdioPrintf>
requestSeparate(rawReq,&methode,&request,&HTTPVersion);
1a000424:	4c8c      	ldr	r4, [pc, #560]	; (1a000658 <requestCallback+0x250>)
1a000426:	4b8d      	ldr	r3, [pc, #564]	; (1a00065c <requestCallback+0x254>)
1a000428:	4a8d      	ldr	r2, [pc, #564]	; (1a000660 <requestCallback+0x258>)
1a00042a:	4621      	mov	r1, r4
1a00042c:	4628      	mov	r0, r5
1a00042e:	f7ff ffb3 	bl	1a000398 <requestSeparate>
if (!strcmp(methode,"GET"))
1a000432:	6824      	ldr	r4, [r4, #0]
1a000434:	498b      	ldr	r1, [pc, #556]	; (1a000664 <requestCallback+0x25c>)
1a000436:	4620      	mov	r0, r4
1a000438:	f005 febb 	bl	1a0061b2 <strcmp>
1a00043c:	2800      	cmp	r0, #0
1a00043e:	d13e      	bne.n	1a0004be <requestCallback+0xb6>
	if (!strcmp(request, "/"))
1a000440:	4b87      	ldr	r3, [pc, #540]	; (1a000660 <requestCallback+0x258>)
1a000442:	681c      	ldr	r4, [r3, #0]
1a000444:	4988      	ldr	r1, [pc, #544]	; (1a000668 <requestCallback+0x260>)
1a000446:	4620      	mov	r0, r4
1a000448:	f005 feb3 	bl	1a0061b2 <strcmp>
1a00044c:	b148      	cbz	r0, 1a000462 <requestCallback+0x5a>
		if (strstr(request, "/data"))
1a00044e:	4987      	ldr	r1, [pc, #540]	; (1a00066c <requestCallback+0x264>)
1a000450:	4620      	mov	r0, r4
1a000452:	f005 fec8 	bl	1a0061e6 <strstr>
1a000456:	b140      	cbz	r0, 1a00046a <requestCallback+0x62>
			requestAnswer = actualPageData;
1a000458:	4b85      	ldr	r3, [pc, #532]	; (1a000670 <requestCallback+0x268>)
1a00045a:	681a      	ldr	r2, [r3, #0]
1a00045c:	4b85      	ldr	r3, [pc, #532]	; (1a000674 <requestCallback+0x26c>)
1a00045e:	601a      	str	r2, [r3, #0]
1a000460:	e0df      	b.n	1a000622 <requestCallback+0x21a>
			requestAnswer=HttpWebPage;
1a000462:	4b84      	ldr	r3, [pc, #528]	; (1a000674 <requestCallback+0x26c>)
1a000464:	4a84      	ldr	r2, [pc, #528]	; (1a000678 <requestCallback+0x270>)
1a000466:	601a      	str	r2, [r3, #0]
1a000468:	e0db      	b.n	1a000622 <requestCallback+0x21a>
			if (strstr(request, "/button"))
1a00046a:	4984      	ldr	r1, [pc, #528]	; (1a00067c <requestCallback+0x274>)
1a00046c:	4620      	mov	r0, r4
1a00046e:	f005 feba 	bl	1a0061e6 <strstr>
1a000472:	b118      	cbz	r0, 1a00047c <requestCallback+0x74>
						requestAnswer = ok;
1a000474:	4b7f      	ldr	r3, [pc, #508]	; (1a000674 <requestCallback+0x26c>)
1a000476:	4a82      	ldr	r2, [pc, #520]	; (1a000680 <requestCallback+0x278>)
1a000478:	601a      	str	r2, [r3, #0]
1a00047a:	e0d2      	b.n	1a000622 <requestCallback+0x21a>
				if (strstr(request, "/panel"))
1a00047c:	4981      	ldr	r1, [pc, #516]	; (1a000684 <requestCallback+0x27c>)
1a00047e:	4620      	mov	r0, r4
1a000480:	f005 feb1 	bl	1a0061e6 <strstr>
1a000484:	b120      	cbz	r0, 1a000490 <requestCallback+0x88>
						requestAnswer = actualPanel;
1a000486:	4b80      	ldr	r3, [pc, #512]	; (1a000688 <requestCallback+0x280>)
1a000488:	681a      	ldr	r2, [r3, #0]
1a00048a:	4b7a      	ldr	r3, [pc, #488]	; (1a000674 <requestCallback+0x26c>)
1a00048c:	601a      	str	r2, [r3, #0]
1a00048e:	e0c8      	b.n	1a000622 <requestCallback+0x21a>
					if (strstr(request, "/body"))
1a000490:	497e      	ldr	r1, [pc, #504]	; (1a00068c <requestCallback+0x284>)
1a000492:	4620      	mov	r0, r4
1a000494:	f005 fea7 	bl	1a0061e6 <strstr>
1a000498:	b118      	cbz	r0, 1a0004a2 <requestCallback+0x9a>
								requestAnswer = HttpBody;
1a00049a:	4b76      	ldr	r3, [pc, #472]	; (1a000674 <requestCallback+0x26c>)
1a00049c:	4a7c      	ldr	r2, [pc, #496]	; (1a000690 <requestCallback+0x288>)
1a00049e:	601a      	str	r2, [r3, #0]
1a0004a0:	e0bf      	b.n	1a000622 <requestCallback+0x21a>
						if (strstr(request, "/save"))
1a0004a2:	497c      	ldr	r1, [pc, #496]	; (1a000694 <requestCallback+0x28c>)
1a0004a4:	4620      	mov	r0, r4
1a0004a6:	f005 fe9e 	bl	1a0061e6 <strstr>
1a0004aa:	b120      	cbz	r0, 1a0004b6 <requestCallback+0xae>
							requestAnswer = actualPageData;
1a0004ac:	4b70      	ldr	r3, [pc, #448]	; (1a000670 <requestCallback+0x268>)
1a0004ae:	681a      	ldr	r2, [r3, #0]
1a0004b0:	4b70      	ldr	r3, [pc, #448]	; (1a000674 <requestCallback+0x26c>)
1a0004b2:	601a      	str	r2, [r3, #0]
1a0004b4:	e0b5      	b.n	1a000622 <requestCallback+0x21a>
							requestAnswer = requestError;
1a0004b6:	4b6f      	ldr	r3, [pc, #444]	; (1a000674 <requestCallback+0x26c>)
1a0004b8:	4a77      	ldr	r2, [pc, #476]	; (1a000698 <requestCallback+0x290>)
1a0004ba:	601a      	str	r2, [r3, #0]
1a0004bc:	e0b1      	b.n	1a000622 <requestCallback+0x21a>
	if (!strcmp(methode,"POST"))
1a0004be:	4977      	ldr	r1, [pc, #476]	; (1a00069c <requestCallback+0x294>)
1a0004c0:	4620      	mov	r0, r4
1a0004c2:	f005 fe76 	bl	1a0061b2 <strcmp>
1a0004c6:	2800      	cmp	r0, #0
1a0004c8:	f040 80a8 	bne.w	1a00061c <requestCallback+0x214>
		if (strstr(request, "/button$"))
1a0004cc:	4b64      	ldr	r3, [pc, #400]	; (1a000660 <requestCallback+0x258>)
1a0004ce:	681c      	ldr	r4, [r3, #0]
1a0004d0:	4973      	ldr	r1, [pc, #460]	; (1a0006a0 <requestCallback+0x298>)
1a0004d2:	4620      	mov	r0, r4
1a0004d4:	f005 fe87 	bl	1a0061e6 <strstr>
1a0004d8:	2800      	cmp	r0, #0
1a0004da:	d035      	beq.n	1a000548 <requestCallback+0x140>
			auxpointer1= strstr(request, "$"); //llego al primer signo $
1a0004dc:	2124      	movs	r1, #36	; 0x24
1a0004de:	4620      	mov	r0, r4
1a0004e0:	f005 fe5a 	bl	1a006198 <strchr>
1a0004e4:	4604      	mov	r4, r0
1a0004e6:	4b6f      	ldr	r3, [pc, #444]	; (1a0006a4 <requestCallback+0x29c>)
1a0004e8:	6018      	str	r0, [r3, #0]
			auxpointer1[0]=' ';
1a0004ea:	2320      	movs	r3, #32
1a0004ec:	7003      	strb	r3, [r0, #0]
			auxpointer2= strstr(request, "$");
1a0004ee:	2124      	movs	r1, #36	; 0x24
1a0004f0:	4b5b      	ldr	r3, [pc, #364]	; (1a000660 <requestCallback+0x258>)
1a0004f2:	6818      	ldr	r0, [r3, #0]
1a0004f4:	f005 fe50 	bl	1a006198 <strchr>
1a0004f8:	4b6b      	ldr	r3, [pc, #428]	; (1a0006a8 <requestCallback+0x2a0>)
1a0004fa:	6018      	str	r0, [r3, #0]
			auxCommand.panelNum = (uint8_t) (auxpointer1[1]-'0'); //capturo el numero de panel
1a0004fc:	7863      	ldrb	r3, [r4, #1]
1a0004fe:	3b30      	subs	r3, #48	; 0x30
1a000500:	f88d 3008 	strb.w	r3, [sp, #8]
			i=1;
1a000504:	2401      	movs	r4, #1
			while ((i<4)&&(auxpointer2[i]!= 0))//
1a000506:	2c03      	cmp	r4, #3
1a000508:	d811      	bhi.n	1a00052e <requestCallback+0x126>
1a00050a:	4b67      	ldr	r3, [pc, #412]	; (1a0006a8 <requestCallback+0x2a0>)
1a00050c:	681b      	ldr	r3, [r3, #0]
1a00050e:	5d1b      	ldrb	r3, [r3, r4]
1a000510:	b16b      	cbz	r3, 1a00052e <requestCallback+0x126>
					gpioToggle( LED1 );
1a000512:	202b      	movs	r0, #43	; 0x2b
1a000514:	f004 ff47 	bl	1a0053a6 <gpioToggle>
					auxCommand.buttonId[i-1]= auxpointer2[i];
1a000518:	1e63      	subs	r3, r4, #1
1a00051a:	4a63      	ldr	r2, [pc, #396]	; (1a0006a8 <requestCallback+0x2a0>)
1a00051c:	6812      	ldr	r2, [r2, #0]
1a00051e:	5d12      	ldrb	r2, [r2, r4]
1a000520:	a908      	add	r1, sp, #32
1a000522:	440b      	add	r3, r1
1a000524:	f803 2c17 	strb.w	r2, [r3, #-23]
					i++;
1a000528:	3401      	adds	r4, #1
1a00052a:	b2a4      	uxth	r4, r4
1a00052c:	e7eb      	b.n	1a000506 <requestCallback+0xfe>
			sendCommand(auxCommand);
1a00052e:	ab08      	add	r3, sp, #32
1a000530:	e913 0003 	ldmdb	r3, {r0, r1}
1a000534:	e88d 0003 	stmia.w	sp, {r0, r1}
1a000538:	ab02      	add	r3, sp, #8
1a00053a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
1a00053c:	f001 fb76 	bl	1a001c2c <sendCommand>
			requestAnswer=ok;
1a000540:	4b4c      	ldr	r3, [pc, #304]	; (1a000674 <requestCallback+0x26c>)
1a000542:	4a4f      	ldr	r2, [pc, #316]	; (1a000680 <requestCallback+0x278>)
1a000544:	601a      	str	r2, [r3, #0]
1a000546:	e06c      	b.n	1a000622 <requestCallback+0x21a>
			if (strstr(request, "/save$"))
1a000548:	4958      	ldr	r1, [pc, #352]	; (1a0006ac <requestCallback+0x2a4>)
1a00054a:	4620      	mov	r0, r4
1a00054c:	f005 fe4b 	bl	1a0061e6 <strstr>
1a000550:	2800      	cmp	r0, #0
1a000552:	d05f      	beq.n	1a000614 <requestCallback+0x20c>
				auxpointer1= strstr(request, "$"); //llego al primer signo $
1a000554:	2124      	movs	r1, #36	; 0x24
1a000556:	4620      	mov	r0, r4
1a000558:	f005 fe1e 	bl	1a006198 <strchr>
1a00055c:	4605      	mov	r5, r0
1a00055e:	4b51      	ldr	r3, [pc, #324]	; (1a0006a4 <requestCallback+0x29c>)
1a000560:	6018      	str	r0, [r3, #0]
				auxpointer1[0]=' ';
1a000562:	2320      	movs	r3, #32
1a000564:	7003      	strb	r3, [r0, #0]
				auxpointer2= strstr(request, "$");
1a000566:	4b3e      	ldr	r3, [pc, #248]	; (1a000660 <requestCallback+0x258>)
1a000568:	681c      	ldr	r4, [r3, #0]
1a00056a:	2124      	movs	r1, #36	; 0x24
1a00056c:	4620      	mov	r0, r4
1a00056e:	f005 fe13 	bl	1a006198 <strchr>
1a000572:	4b4d      	ldr	r3, [pc, #308]	; (1a0006a8 <requestCallback+0x2a0>)
1a000574:	6018      	str	r0, [r3, #0]
				auxCommand.panelNum = (uint8_t) (auxpointer1[1]-'0'); //capturo el numero de panel
1a000576:	786b      	ldrb	r3, [r5, #1]
1a000578:	3b30      	subs	r3, #48	; 0x30
1a00057a:	f88d 3008 	strb.w	r3, [sp, #8]
				i=1;
1a00057e:	2301      	movs	r3, #1
				while ((i<4)&&(auxpointer2[i]!= 0))//el modulo envia un espacio entre la uri y la version HTML
1a000580:	e006      	b.n	1a000590 <requestCallback+0x188>
						auxCommand.buttonId[i-1]= auxpointer2[i];
1a000582:	1e5a      	subs	r2, r3, #1
1a000584:	ad08      	add	r5, sp, #32
1a000586:	442a      	add	r2, r5
1a000588:	f802 1c17 	strb.w	r1, [r2, #-23]
						i++;
1a00058c:	3301      	adds	r3, #1
1a00058e:	b29b      	uxth	r3, r3
				while ((i<4)&&(auxpointer2[i]!= 0))//el modulo envia un espacio entre la uri y la version HTML
1a000590:	2b03      	cmp	r3, #3
1a000592:	d802      	bhi.n	1a00059a <requestCallback+0x192>
1a000594:	5cc1      	ldrb	r1, [r0, r3]
1a000596:	2900      	cmp	r1, #0
1a000598:	d1f3      	bne.n	1a000582 <requestCallback+0x17a>
				auxpointer1= strstr(request, "[");//busco el primer parametro
1a00059a:	215b      	movs	r1, #91	; 0x5b
1a00059c:	4620      	mov	r0, r4
1a00059e:	f005 fdfb 	bl	1a006198 <strchr>
1a0005a2:	4b40      	ldr	r3, [pc, #256]	; (1a0006a4 <requestCallback+0x29c>)
1a0005a4:	6018      	str	r0, [r3, #0]
				for (i=0;i<4;i++)
1a0005a6:	2400      	movs	r4, #0
1a0005a8:	e01a      	b.n	1a0005e0 <requestCallback+0x1d8>
						auxpointer2= strstr(auxpointer1, "]"); //para el cuarto parametro busco un ]
1a0005aa:	215d      	movs	r1, #93	; 0x5d
1a0005ac:	4b3d      	ldr	r3, [pc, #244]	; (1a0006a4 <requestCallback+0x29c>)
1a0005ae:	6818      	ldr	r0, [r3, #0]
1a0005b0:	f005 fdf2 	bl	1a006198 <strchr>
1a0005b4:	4b3c      	ldr	r3, [pc, #240]	; (1a0006a8 <requestCallback+0x2a0>)
1a0005b6:	6018      	str	r0, [r3, #0]
					auxpointer2[0]=0;
1a0005b8:	4b3b      	ldr	r3, [pc, #236]	; (1a0006a8 <requestCallback+0x2a0>)
1a0005ba:	681d      	ldr	r5, [r3, #0]
1a0005bc:	2300      	movs	r3, #0
1a0005be:	702b      	strb	r3, [r5, #0]
					auxCommand.parameters[i] = stringToInt(&auxpointer1[1]);
1a0005c0:	4e38      	ldr	r6, [pc, #224]	; (1a0006a4 <requestCallback+0x29c>)
1a0005c2:	6830      	ldr	r0, [r6, #0]
1a0005c4:	3001      	adds	r0, #1
1a0005c6:	f7ff ff05 	bl	1a0003d4 <stringToInt>
1a0005ca:	1ca3      	adds	r3, r4, #2
1a0005cc:	aa08      	add	r2, sp, #32
1a0005ce:	eb02 0383 	add.w	r3, r2, r3, lsl #2
1a0005d2:	f843 0c18 	str.w	r0, [r3, #-24]
					auxpointer2[0]=' ';
1a0005d6:	2320      	movs	r3, #32
1a0005d8:	702b      	strb	r3, [r5, #0]
					auxpointer1=auxpointer2;
1a0005da:	6035      	str	r5, [r6, #0]
				for (i=0;i<4;i++)
1a0005dc:	3401      	adds	r4, #1
1a0005de:	b2a4      	uxth	r4, r4
1a0005e0:	2c03      	cmp	r4, #3
1a0005e2:	d809      	bhi.n	1a0005f8 <requestCallback+0x1f0>
					if (i==3)
1a0005e4:	2c03      	cmp	r4, #3
1a0005e6:	d0e0      	beq.n	1a0005aa <requestCallback+0x1a2>
						auxpointer2= strstr(auxpointer1, ","); //busco una coma y la reemplazo por 0
1a0005e8:	212c      	movs	r1, #44	; 0x2c
1a0005ea:	4b2e      	ldr	r3, [pc, #184]	; (1a0006a4 <requestCallback+0x29c>)
1a0005ec:	6818      	ldr	r0, [r3, #0]
1a0005ee:	f005 fdd3 	bl	1a006198 <strchr>
1a0005f2:	4b2d      	ldr	r3, [pc, #180]	; (1a0006a8 <requestCallback+0x2a0>)
1a0005f4:	6018      	str	r0, [r3, #0]
1a0005f6:	e7df      	b.n	1a0005b8 <requestCallback+0x1b0>
				sendCommand(auxCommand);
1a0005f8:	ab08      	add	r3, sp, #32
1a0005fa:	e913 0003 	ldmdb	r3, {r0, r1}
1a0005fe:	e88d 0003 	stmia.w	sp, {r0, r1}
1a000602:	ab02      	add	r3, sp, #8
1a000604:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
1a000606:	f001 fb11 	bl	1a001c2c <sendCommand>
				requestAnswer = actualPageData;
1a00060a:	4b19      	ldr	r3, [pc, #100]	; (1a000670 <requestCallback+0x268>)
1a00060c:	681a      	ldr	r2, [r3, #0]
1a00060e:	4b19      	ldr	r3, [pc, #100]	; (1a000674 <requestCallback+0x26c>)
1a000610:	601a      	str	r2, [r3, #0]
1a000612:	e006      	b.n	1a000622 <requestCallback+0x21a>
				requestAnswer = requestError;
1a000614:	4b17      	ldr	r3, [pc, #92]	; (1a000674 <requestCallback+0x26c>)
1a000616:	4a20      	ldr	r2, [pc, #128]	; (1a000698 <requestCallback+0x290>)
1a000618:	601a      	str	r2, [r3, #0]
1a00061a:	e002      	b.n	1a000622 <requestCallback+0x21a>
		requestAnswer = requestError;
1a00061c:	4b15      	ldr	r3, [pc, #84]	; (1a000674 <requestCallback+0x26c>)
1a00061e:	4a1e      	ldr	r2, [pc, #120]	; (1a000698 <requestCallback+0x290>)
1a000620:	601a      	str	r2, [r3, #0]
stdioPrintf(UART_USB, "\n La request limpia es: %s \n",request);
1a000622:	4b0f      	ldr	r3, [pc, #60]	; (1a000660 <requestCallback+0x258>)
1a000624:	681a      	ldr	r2, [r3, #0]
1a000626:	4922      	ldr	r1, [pc, #136]	; (1a0006b0 <requestCallback+0x2a8>)
1a000628:	2003      	movs	r0, #3
1a00062a:	f005 f8a9 	bl	1a005780 <stdioPrintf>
stdioPrintf(UART_USB, "\n El metodo es: %s \n",methode);
1a00062e:	4b0a      	ldr	r3, [pc, #40]	; (1a000658 <requestCallback+0x250>)
1a000630:	681a      	ldr	r2, [r3, #0]
1a000632:	4920      	ldr	r1, [pc, #128]	; (1a0006b4 <requestCallback+0x2ac>)
1a000634:	2003      	movs	r0, #3
1a000636:	f005 f8a3 	bl	1a005780 <stdioPrintf>
stdioPrintf(UART_USB, "\n La version de HTTP es: %s \n",HTTPVersion);
1a00063a:	4b08      	ldr	r3, [pc, #32]	; (1a00065c <requestCallback+0x254>)
1a00063c:	681a      	ldr	r2, [r3, #0]
1a00063e:	491e      	ldr	r1, [pc, #120]	; (1a0006b8 <requestCallback+0x2b0>)
1a000640:	2003      	movs	r0, #3
1a000642:	f005 f89d 	bl	1a005780 <stdioPrintf>
}
1a000646:	b008      	add	sp, #32
1a000648:	bd70      	pop	{r4, r5, r6, pc}
1a00064a:	bf00      	nop
1a00064c:	10001961 	.word	0x10001961
1a000650:	1a006c18 	.word	0x1a006c18
1a000654:	1a006c44 	.word	0x1a006c44
1a000658:	10001a04 	.word	0x10001a04
1a00065c:	10001988 	.word	0x10001988
1a000660:	10001b0c 	.word	0x10001b0c
1a000664:	1a006c64 	.word	0x1a006c64
1a000668:	1a006d08 	.word	0x1a006d08
1a00066c:	1a006c68 	.word	0x1a006c68
1a000670:	10005038 	.word	0x10005038
1a000674:	10004ec0 	.word	0x10004ec0
1a000678:	100005b0 	.word	0x100005b0
1a00067c:	1a006c70 	.word	0x1a006c70
1a000680:	10000d78 	.word	0x10000d78
1a000684:	1a006c78 	.word	0x1a006c78
1a000688:	10005034 	.word	0x10005034
1a00068c:	1a006c80 	.word	0x1a006c80
1a000690:	10000000 	.word	0x10000000
1a000694:	1a006c88 	.word	0x1a006c88
1a000698:	10001814 	.word	0x10001814
1a00069c:	1a006c90 	.word	0x1a006c90
1a0006a0:	1a006c98 	.word	0x1a006c98
1a0006a4:	100019f4 	.word	0x100019f4
1a0006a8:	100019f8 	.word	0x100019f8
1a0006ac:	1a006ca4 	.word	0x1a006ca4
1a0006b0:	1a006cac 	.word	0x1a006cac
1a0006b4:	1a006ccc 	.word	0x1a006ccc
1a0006b8:	1a006ce4 	.word	0x1a006ce4

1a0006bc <ExcecuteHttpServerFsm>:
{
1a0006bc:	b510      	push	{r4, lr}
	UARTEsp.uartValue=ESP8266_UART;
1a0006be:	4ba9      	ldr	r3, [pc, #676]	; (1a000964 <ExcecuteHttpServerFsm+0x2a8>)
1a0006c0:	2205      	movs	r2, #5
1a0006c2:	701a      	strb	r2, [r3, #0]
	UARTEsp.baudRate=ESP8266_BAUD_RATE;
1a0006c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
1a0006c8:	605a      	str	r2, [r3, #4]
	switch (Esp8266Status)
1a0006ca:	4ba7      	ldr	r3, [pc, #668]	; (1a000968 <ExcecuteHttpServerFsm+0x2ac>)
1a0006cc:	781b      	ldrb	r3, [r3, #0]
1a0006ce:	2b30      	cmp	r3, #48	; 0x30
1a0006d0:	d844      	bhi.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
1a0006d2:	e8df f013 	tbh	[pc, r3, lsl #1]
1a0006d6:	0031      	.short	0x0031
1a0006d8:	005f0049 	.word	0x005f0049
1a0006dc:	00c300ad 	.word	0x00c300ad
1a0006e0:	00fa00dd 	.word	0x00fa00dd
1a0006e4:	012e0111 	.word	0x012e0111
1a0006e8:	017d0163 	.word	0x017d0163
1a0006ec:	00430197 	.word	0x00430197
1a0006f0:	00430043 	.word	0x00430043
1a0006f4:	00430043 	.word	0x00430043
1a0006f8:	00430043 	.word	0x00430043
1a0006fc:	00430043 	.word	0x00430043
1a000700:	01c801ae 	.word	0x01c801ae
1a000704:	02480231 	.word	0x02480231
1a000708:	00430043 	.word	0x00430043
1a00070c:	00430043 	.word	0x00430043
1a000710:	0388035f 	.word	0x0388035f
1a000714:	03b503a8 	.word	0x03b503a8
1a000718:	00430043 	.word	0x00430043
1a00071c:	03e403d2 	.word	0x03e403d2
1a000720:	027c0265 	.word	0x027c0265
1a000724:	007b0296 	.word	0x007b0296
1a000728:	02b50091 	.word	0x02b50091
1a00072c:	02fe02eb 	.word	0x02fe02eb
1a000730:	033b0318 	.word	0x033b0318
1a000734:	020c01f2 	.word	0x020c01f2
			uartConfig(Esp8266DebugUart, Esp8266DebugBaudRate);
1a000738:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00073c:	2003      	movs	r0, #3
1a00073e:	f004 fbf9 	bl	1a004f34 <uartInit>
		if(UARTEspInit(&UARTEsp)==false)
1a000742:	4888      	ldr	r0, [pc, #544]	; (1a000964 <ExcecuteHttpServerFsm+0x2a8>)
1a000744:	f000 fc62 	bl	1a00100c <UARTEspInit>
1a000748:	b148      	cbz	r0, 1a00075e <ExcecuteHttpServerFsm+0xa2>
		delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a00074a:	f241 3288 	movw	r2, #5000	; 0x1388
1a00074e:	2300      	movs	r3, #0
1a000750:	4886      	ldr	r0, [pc, #536]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000752:	f004 fe77 	bl	1a005444 <delayInit>
		SetEsp8622Status(ESP_SEND_AT);
1a000756:	2001      	movs	r0, #1
1a000758:	f7ff fdd2 	bl	1a000300 <SetEsp8622Status>
}
1a00075c:	bd10      	pop	{r4, pc}
			stdioPrintf(Esp8266DebugUart, "Error al incializar UART ESP");
1a00075e:	4984      	ldr	r1, [pc, #528]	; (1a000970 <ExcecuteHttpServerFsm+0x2b4>)
1a000760:	2003      	movs	r0, #3
1a000762:	f005 f80d 	bl	1a005780 <stdioPrintf>
1a000766:	e7f0      	b.n	1a00074a <ExcecuteHttpServerFsm+0x8e>
		if (delayRead(&Esp8266Delay))
1a000768:	4880      	ldr	r0, [pc, #512]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a00076a:	f004 fe7b 	bl	1a005464 <delayRead>
1a00076e:	2800      	cmp	r0, #0
1a000770:	d0f4      	beq.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			stdioPrintf(ESP8266_UART, "AT\r\n");
1a000772:	4980      	ldr	r1, [pc, #512]	; (1a000974 <ExcecuteHttpServerFsm+0x2b8>)
1a000774:	2005      	movs	r0, #5
1a000776:	f005 f803 	bl	1a005780 <stdioPrintf>
			Esp8266ResponseToWait = Response_OK;
1a00077a:	4b7f      	ldr	r3, [pc, #508]	; (1a000978 <ExcecuteHttpServerFsm+0x2bc>)
1a00077c:	4a7f      	ldr	r2, [pc, #508]	; (1a00097c <ExcecuteHttpServerFsm+0x2c0>)
1a00077e:	601a      	str	r2, [r3, #0]
			delayConfig(&Esp8266Delay, ESP8266_TMO);
1a000780:	f241 3288 	movw	r2, #5000	; 0x1388
1a000784:	2300      	movs	r3, #0
1a000786:	4879      	ldr	r0, [pc, #484]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000788:	f004 fe5c 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_WAIT_AT);
1a00078c:	2002      	movs	r0, #2
1a00078e:	f7ff fdb7 	bl	1a000300 <SetEsp8622Status>
1a000792:	e7e3      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
		if (IsWaitedResponse())
1a000794:	f7ff fdba 	bl	1a00030c <IsWaitedResponse>
1a000798:	b970      	cbnz	r0, 1a0007b8 <ExcecuteHttpServerFsm+0xfc>
		if (delayRead(&Esp8266Delay))
1a00079a:	4874      	ldr	r0, [pc, #464]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a00079c:	f004 fe62 	bl	1a005464 <delayRead>
1a0007a0:	2800      	cmp	r0, #0
1a0007a2:	d0db      	beq.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a0007a4:	f241 3288 	movw	r2, #5000	; 0x1388
1a0007a8:	2300      	movs	r3, #0
1a0007aa:	4870      	ldr	r0, [pc, #448]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a0007ac:	f004 fe4a 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_AT);
1a0007b0:	2001      	movs	r0, #1
1a0007b2:	f7ff fda5 	bl	1a000300 <SetEsp8622Status>
1a0007b6:	e7d1      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a0007b8:	f241 3288 	movw	r2, #5000	; 0x1388
1a0007bc:	2300      	movs	r3, #0
1a0007be:	486b      	ldr	r0, [pc, #428]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a0007c0:	f004 fe40 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_CWMODE);
1a0007c4:	2028      	movs	r0, #40	; 0x28
1a0007c6:	f7ff fd9b 	bl	1a000300 <SetEsp8622Status>
1a0007ca:	e7e6      	b.n	1a00079a <ExcecuteHttpServerFsm+0xde>
		if (delayRead(&Esp8266Delay))
1a0007cc:	4867      	ldr	r0, [pc, #412]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a0007ce:	f004 fe49 	bl	1a005464 <delayRead>
1a0007d2:	2800      	cmp	r0, #0
1a0007d4:	d0c2      	beq.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			stdioPrintf(ESP8266_UART, "AT+CWMODE=3\r\n");
1a0007d6:	496a      	ldr	r1, [pc, #424]	; (1a000980 <ExcecuteHttpServerFsm+0x2c4>)
1a0007d8:	2005      	movs	r0, #5
1a0007da:	f004 ffd1 	bl	1a005780 <stdioPrintf>
			Esp8266ResponseToWait = Response_OK;
1a0007de:	4b66      	ldr	r3, [pc, #408]	; (1a000978 <ExcecuteHttpServerFsm+0x2bc>)
1a0007e0:	4a66      	ldr	r2, [pc, #408]	; (1a00097c <ExcecuteHttpServerFsm+0x2c0>)
1a0007e2:	601a      	str	r2, [r3, #0]
			delayConfig(&Esp8266Delay, ESP8266_TMO);
1a0007e4:	f241 3288 	movw	r2, #5000	; 0x1388
1a0007e8:	2300      	movs	r3, #0
1a0007ea:	4860      	ldr	r0, [pc, #384]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a0007ec:	f004 fe2a 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_WAIT_CWMODE);
1a0007f0:	2029      	movs	r0, #41	; 0x29
1a0007f2:	f7ff fd85 	bl	1a000300 <SetEsp8622Status>
1a0007f6:	e7b1      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
		if (IsWaitedResponse())
1a0007f8:	f7ff fd88 	bl	1a00030c <IsWaitedResponse>
1a0007fc:	b970      	cbnz	r0, 1a00081c <ExcecuteHttpServerFsm+0x160>
		if (delayRead(&Esp8266Delay))
1a0007fe:	485b      	ldr	r0, [pc, #364]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000800:	f004 fe30 	bl	1a005464 <delayRead>
1a000804:	2800      	cmp	r0, #0
1a000806:	d0a9      	beq.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000808:	f241 3288 	movw	r2, #5000	; 0x1388
1a00080c:	2300      	movs	r3, #0
1a00080e:	4857      	ldr	r0, [pc, #348]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000810:	f004 fe18 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_CWMODE);
1a000814:	2028      	movs	r0, #40	; 0x28
1a000816:	f7ff fd73 	bl	1a000300 <SetEsp8622Status>
1a00081a:	e79f      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a00081c:	f241 3288 	movw	r2, #5000	; 0x1388
1a000820:	2300      	movs	r3, #0
1a000822:	4852      	ldr	r0, [pc, #328]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000824:	f004 fe0e 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_CWJAP_CONS);
1a000828:	2003      	movs	r0, #3
1a00082a:	f7ff fd69 	bl	1a000300 <SetEsp8622Status>
1a00082e:	e7e6      	b.n	1a0007fe <ExcecuteHttpServerFsm+0x142>
		if (delayRead(&Esp8266Delay))
1a000830:	484e      	ldr	r0, [pc, #312]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000832:	f004 fe17 	bl	1a005464 <delayRead>
1a000836:	2800      	cmp	r0, #0
1a000838:	d090      	beq.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			stdioPrintf(ESP8266_UART, "AT+CWJAP?\r\n");
1a00083a:	4952      	ldr	r1, [pc, #328]	; (1a000984 <ExcecuteHttpServerFsm+0x2c8>)
1a00083c:	2005      	movs	r0, #5
1a00083e:	f004 ff9f 	bl	1a005780 <stdioPrintf>
			Esp8266ResponseToWait = Response_CWJAP_OK;
1a000842:	4b4d      	ldr	r3, [pc, #308]	; (1a000978 <ExcecuteHttpServerFsm+0x2bc>)
1a000844:	4a50      	ldr	r2, [pc, #320]	; (1a000988 <ExcecuteHttpServerFsm+0x2cc>)
1a000846:	601a      	str	r2, [r3, #0]
			delayConfig(&Esp8266Delay, ESP8266_TMO);
1a000848:	f241 3288 	movw	r2, #5000	; 0x1388
1a00084c:	2300      	movs	r3, #0
1a00084e:	4847      	ldr	r0, [pc, #284]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000850:	f004 fdf8 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_WAIT_CWJAP_CONS_1);
1a000854:	2004      	movs	r0, #4
1a000856:	f7ff fd53 	bl	1a000300 <SetEsp8622Status>
1a00085a:	e77f      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
		if (IsWaitedResponse())
1a00085c:	f7ff fd56 	bl	1a00030c <IsWaitedResponse>
1a000860:	b978      	cbnz	r0, 1a000882 <ExcecuteHttpServerFsm+0x1c6>
		if (delayRead(&Esp8266Delay))
1a000862:	4842      	ldr	r0, [pc, #264]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000864:	f004 fdfe 	bl	1a005464 <delayRead>
1a000868:	2800      	cmp	r0, #0
1a00086a:	f43f af77 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a00086e:	f241 3288 	movw	r2, #5000	; 0x1388
1a000872:	2300      	movs	r3, #0
1a000874:	483d      	ldr	r0, [pc, #244]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000876:	f004 fde5 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_CWMODE_SET);
1a00087a:	2006      	movs	r0, #6
1a00087c:	f7ff fd40 	bl	1a000300 <SetEsp8622Status>
1a000880:	e76c      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			Esp8266ResponseToWait = Response_OK;
1a000882:	4b3d      	ldr	r3, [pc, #244]	; (1a000978 <ExcecuteHttpServerFsm+0x2bc>)
1a000884:	4a3d      	ldr	r2, [pc, #244]	; (1a00097c <ExcecuteHttpServerFsm+0x2c0>)
1a000886:	601a      	str	r2, [r3, #0]
			SetEsp8622Status(ESP_WAIT_CWJAP_CONS_2);
1a000888:	2005      	movs	r0, #5
1a00088a:	f7ff fd39 	bl	1a000300 <SetEsp8622Status>
1a00088e:	e7e8      	b.n	1a000862 <ExcecuteHttpServerFsm+0x1a6>
		if (IsWaitedResponse())
1a000890:	f7ff fd3c 	bl	1a00030c <IsWaitedResponse>
1a000894:	b978      	cbnz	r0, 1a0008b6 <ExcecuteHttpServerFsm+0x1fa>
		if (delayRead(&Esp8266Delay))
1a000896:	4835      	ldr	r0, [pc, #212]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000898:	f004 fde4 	bl	1a005464 <delayRead>
1a00089c:	2800      	cmp	r0, #0
1a00089e:	f43f af5d 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a0008a2:	f241 3288 	movw	r2, #5000	; 0x1388
1a0008a6:	2300      	movs	r3, #0
1a0008a8:	4830      	ldr	r0, [pc, #192]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a0008aa:	f004 fdcb 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_AT);
1a0008ae:	2001      	movs	r0, #1
1a0008b0:	f7ff fd26 	bl	1a000300 <SetEsp8622Status>
1a0008b4:	e752      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a0008b6:	f241 3288 	movw	r2, #5000	; 0x1388
1a0008ba:	2300      	movs	r3, #0
1a0008bc:	482b      	ldr	r0, [pc, #172]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a0008be:	f004 fdc1 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_CIPMUX_SEND);
1a0008c2:	2015      	movs	r0, #21
1a0008c4:	f7ff fd1c 	bl	1a000300 <SetEsp8622Status>
1a0008c8:	e7e5      	b.n	1a000896 <ExcecuteHttpServerFsm+0x1da>
		if (delayRead(&Esp8266Delay))
1a0008ca:	4828      	ldr	r0, [pc, #160]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a0008cc:	f004 fdca 	bl	1a005464 <delayRead>
1a0008d0:	2800      	cmp	r0, #0
1a0008d2:	f43f af43 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			stdioPrintf(ESP8266_UART, "AT+CWMODE=3\r\n");
1a0008d6:	492a      	ldr	r1, [pc, #168]	; (1a000980 <ExcecuteHttpServerFsm+0x2c4>)
1a0008d8:	2005      	movs	r0, #5
1a0008da:	f004 ff51 	bl	1a005780 <stdioPrintf>
			Esp8266ResponseToWait = Response_OK;
1a0008de:	4b26      	ldr	r3, [pc, #152]	; (1a000978 <ExcecuteHttpServerFsm+0x2bc>)
1a0008e0:	4a26      	ldr	r2, [pc, #152]	; (1a00097c <ExcecuteHttpServerFsm+0x2c0>)
1a0008e2:	601a      	str	r2, [r3, #0]
			delayConfig(&Esp8266Delay, ESP8266_TMO);
1a0008e4:	f241 3288 	movw	r2, #5000	; 0x1388
1a0008e8:	2300      	movs	r3, #0
1a0008ea:	4820      	ldr	r0, [pc, #128]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a0008ec:	f004 fdaa 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_WAIT_CWMODE_SET);
1a0008f0:	2007      	movs	r0, #7
1a0008f2:	f7ff fd05 	bl	1a000300 <SetEsp8622Status>
1a0008f6:	e731      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
		if (IsWaitedResponse())
1a0008f8:	f7ff fd08 	bl	1a00030c <IsWaitedResponse>
1a0008fc:	b978      	cbnz	r0, 1a00091e <ExcecuteHttpServerFsm+0x262>
		if (delayRead(&Esp8266Delay))
1a0008fe:	481b      	ldr	r0, [pc, #108]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000900:	f004 fdb0 	bl	1a005464 <delayRead>
1a000904:	2800      	cmp	r0, #0
1a000906:	f43f af29 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a00090a:	f241 3288 	movw	r2, #5000	; 0x1388
1a00090e:	2300      	movs	r3, #0
1a000910:	4816      	ldr	r0, [pc, #88]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000912:	f004 fd97 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_AT);
1a000916:	2001      	movs	r0, #1
1a000918:	f7ff fcf2 	bl	1a000300 <SetEsp8622Status>
1a00091c:	e71e      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a00091e:	f241 3288 	movw	r2, #5000	; 0x1388
1a000922:	2300      	movs	r3, #0
1a000924:	4811      	ldr	r0, [pc, #68]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000926:	f004 fd8d 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_CWJAP_SET);
1a00092a:	2008      	movs	r0, #8
1a00092c:	f7ff fce8 	bl	1a000300 <SetEsp8622Status>
1a000930:	e7e5      	b.n	1a0008fe <ExcecuteHttpServerFsm+0x242>
		if (delayRead(&Esp8266Delay))
1a000932:	480e      	ldr	r0, [pc, #56]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000934:	f004 fd96 	bl	1a005464 <delayRead>
1a000938:	2800      	cmp	r0, #0
1a00093a:	f43f af0f 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			stdioPrintf(ESP8266_UART, "AT+CWJAP=\"%s\",\"%s\"", WifiName,
1a00093e:	4b13      	ldr	r3, [pc, #76]	; (1a00098c <ExcecuteHttpServerFsm+0x2d0>)
1a000940:	4a13      	ldr	r2, [pc, #76]	; (1a000990 <ExcecuteHttpServerFsm+0x2d4>)
1a000942:	4914      	ldr	r1, [pc, #80]	; (1a000994 <ExcecuteHttpServerFsm+0x2d8>)
1a000944:	2005      	movs	r0, #5
1a000946:	f004 ff1b 	bl	1a005780 <stdioPrintf>
			Esp8266ResponseToWait = Response_CWJAP_1;
1a00094a:	4b0b      	ldr	r3, [pc, #44]	; (1a000978 <ExcecuteHttpServerFsm+0x2bc>)
1a00094c:	4a12      	ldr	r2, [pc, #72]	; (1a000998 <ExcecuteHttpServerFsm+0x2dc>)
1a00094e:	601a      	str	r2, [r3, #0]
			delayConfig(&Esp8266Delay, ESP8266_TMO);
1a000950:	f241 3288 	movw	r2, #5000	; 0x1388
1a000954:	2300      	movs	r3, #0
1a000956:	4805      	ldr	r0, [pc, #20]	; (1a00096c <ExcecuteHttpServerFsm+0x2b0>)
1a000958:	f004 fd74 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_WAIT_CWJAP_SET_1);
1a00095c:	2009      	movs	r0, #9
1a00095e:	f7ff fccf 	bl	1a000300 <SetEsp8622Status>
1a000962:	e6fb      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
1a000964:	10001990 	.word	0x10001990
1a000968:	10001984 	.word	0x10001984
1a00096c:	10001968 	.word	0x10001968
1a000970:	1a006aa0 	.word	0x1a006aa0
1a000974:	1a006ac0 	.word	0x1a006ac0
1a000978:	10001980 	.word	0x10001980
1a00097c:	1a006c0c 	.word	0x1a006c0c
1a000980:	1a006ac8 	.word	0x1a006ac8
1a000984:	1a006ad8 	.word	0x1a006ad8
1a000988:	1a006bfc 	.word	0x1a006bfc
1a00098c:	100019d4 	.word	0x100019d4
1a000990:	100019b4 	.word	0x100019b4
1a000994:	1a006ae4 	.word	0x1a006ae4
1a000998:	1a006be0 	.word	0x1a006be0
		if (IsWaitedResponse())
1a00099c:	f7ff fcb6 	bl	1a00030c <IsWaitedResponse>
1a0009a0:	b978      	cbnz	r0, 1a0009c2 <ExcecuteHttpServerFsm+0x306>
		if (delayRead(&Esp8266Delay))
1a0009a2:	48b3      	ldr	r0, [pc, #716]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a0009a4:	f004 fd5e 	bl	1a005464 <delayRead>
1a0009a8:	2800      	cmp	r0, #0
1a0009aa:	f43f aed7 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a0009ae:	f241 3288 	movw	r2, #5000	; 0x1388
1a0009b2:	2300      	movs	r3, #0
1a0009b4:	48ae      	ldr	r0, [pc, #696]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a0009b6:	f004 fd45 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_AT);
1a0009ba:	2001      	movs	r0, #1
1a0009bc:	f7ff fca0 	bl	1a000300 <SetEsp8622Status>
1a0009c0:	e6cc      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			Esp8266ResponseToWait = Response_CWJAP_2;
1a0009c2:	4bac      	ldr	r3, [pc, #688]	; (1a000c74 <ExcecuteHttpServerFsm+0x5b8>)
1a0009c4:	4aac      	ldr	r2, [pc, #688]	; (1a000c78 <ExcecuteHttpServerFsm+0x5bc>)
1a0009c6:	601a      	str	r2, [r3, #0]
			SetEsp8622Status(ESP_WAIT_CWJAP_SET_2);
1a0009c8:	200a      	movs	r0, #10
1a0009ca:	f7ff fc99 	bl	1a000300 <SetEsp8622Status>
1a0009ce:	e7e8      	b.n	1a0009a2 <ExcecuteHttpServerFsm+0x2e6>
		if (IsWaitedResponse())
1a0009d0:	f7ff fc9c 	bl	1a00030c <IsWaitedResponse>
1a0009d4:	b978      	cbnz	r0, 1a0009f6 <ExcecuteHttpServerFsm+0x33a>
		if (delayRead(&Esp8266Delay))
1a0009d6:	48a6      	ldr	r0, [pc, #664]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a0009d8:	f004 fd44 	bl	1a005464 <delayRead>
1a0009dc:	2800      	cmp	r0, #0
1a0009de:	f43f aebd 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a0009e2:	f241 3288 	movw	r2, #5000	; 0x1388
1a0009e6:	2300      	movs	r3, #0
1a0009e8:	48a1      	ldr	r0, [pc, #644]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a0009ea:	f004 fd2b 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_AT);
1a0009ee:	2001      	movs	r0, #1
1a0009f0:	f7ff fc86 	bl	1a000300 <SetEsp8622Status>
1a0009f4:	e6b2      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			Esp8266ResponseToWait = Response_OK;
1a0009f6:	4b9f      	ldr	r3, [pc, #636]	; (1a000c74 <ExcecuteHttpServerFsm+0x5b8>)
1a0009f8:	4aa0      	ldr	r2, [pc, #640]	; (1a000c7c <ExcecuteHttpServerFsm+0x5c0>)
1a0009fa:	601a      	str	r2, [r3, #0]
			SetEsp8622Status(ESP_WAIT_CWJAP_SET_3);
1a0009fc:	200b      	movs	r0, #11
1a0009fe:	f7ff fc7f 	bl	1a000300 <SetEsp8622Status>
1a000a02:	e7e8      	b.n	1a0009d6 <ExcecuteHttpServerFsm+0x31a>
		if (IsWaitedResponse())
1a000a04:	f7ff fc82 	bl	1a00030c <IsWaitedResponse>
1a000a08:	b978      	cbnz	r0, 1a000a2a <ExcecuteHttpServerFsm+0x36e>
		if (delayRead(&Esp8266Delay))
1a000a0a:	4899      	ldr	r0, [pc, #612]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000a0c:	f004 fd2a 	bl	1a005464 <delayRead>
1a000a10:	2800      	cmp	r0, #0
1a000a12:	f43f aea3 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000a16:	f241 3288 	movw	r2, #5000	; 0x1388
1a000a1a:	2300      	movs	r3, #0
1a000a1c:	4894      	ldr	r0, [pc, #592]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000a1e:	f004 fd11 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_AT);
1a000a22:	2001      	movs	r0, #1
1a000a24:	f7ff fc6c 	bl	1a000300 <SetEsp8622Status>
1a000a28:	e698      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			SetEsp8622Status(ESP_CIPMUX_SEND);
1a000a2a:	2015      	movs	r0, #21
1a000a2c:	f7ff fc68 	bl	1a000300 <SetEsp8622Status>
1a000a30:	e7eb      	b.n	1a000a0a <ExcecuteHttpServerFsm+0x34e>
		if (delayRead(&Esp8266Delay))
1a000a32:	488f      	ldr	r0, [pc, #572]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000a34:	f004 fd16 	bl	1a005464 <delayRead>
1a000a38:	2800      	cmp	r0, #0
1a000a3a:	f43f ae8f 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			stdioPrintf(ESP8266_UART, "AT+CIPMUX=1\r\n");
1a000a3e:	4990      	ldr	r1, [pc, #576]	; (1a000c80 <ExcecuteHttpServerFsm+0x5c4>)
1a000a40:	2005      	movs	r0, #5
1a000a42:	f004 fe9d 	bl	1a005780 <stdioPrintf>
			Esp8266ResponseToWait = Response_OK;
1a000a46:	4b8b      	ldr	r3, [pc, #556]	; (1a000c74 <ExcecuteHttpServerFsm+0x5b8>)
1a000a48:	4a8c      	ldr	r2, [pc, #560]	; (1a000c7c <ExcecuteHttpServerFsm+0x5c0>)
1a000a4a:	601a      	str	r2, [r3, #0]
			delayConfig(&Esp8266Delay, ESP8266_TMO);
1a000a4c:	f241 3288 	movw	r2, #5000	; 0x1388
1a000a50:	2300      	movs	r3, #0
1a000a52:	4887      	ldr	r0, [pc, #540]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000a54:	f004 fcf6 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_WAIT_CIPMUX);
1a000a58:	2016      	movs	r0, #22
1a000a5a:	f7ff fc51 	bl	1a000300 <SetEsp8622Status>
			auxIndex = 0;
1a000a5e:	4b89      	ldr	r3, [pc, #548]	; (1a000c84 <ExcecuteHttpServerFsm+0x5c8>)
1a000a60:	2200      	movs	r2, #0
1a000a62:	701a      	strb	r2, [r3, #0]
1a000a64:	e67a      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
		if (IsWaitedResponse())
1a000a66:	f7ff fc51 	bl	1a00030c <IsWaitedResponse>
1a000a6a:	b9e0      	cbnz	r0, 1a000aa6 <ExcecuteHttpServerFsm+0x3ea>
		if (delayRead(&Esp8266Delay))
1a000a6c:	4880      	ldr	r0, [pc, #512]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000a6e:	f004 fcf9 	bl	1a005464 <delayRead>
1a000a72:	2800      	cmp	r0, #0
1a000a74:	f43f ae72 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000a78:	f241 3288 	movw	r2, #5000	; 0x1388
1a000a7c:	2300      	movs	r3, #0
1a000a7e:	487c      	ldr	r0, [pc, #496]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000a80:	f004 fce0 	bl	1a005444 <delayInit>
			stdioPrintf(ESP8266_UART, "AT+CIPCLOSE=%d\r\n", auxIndex);
1a000a84:	4c7f      	ldr	r4, [pc, #508]	; (1a000c84 <ExcecuteHttpServerFsm+0x5c8>)
1a000a86:	7822      	ldrb	r2, [r4, #0]
1a000a88:	497f      	ldr	r1, [pc, #508]	; (1a000c88 <ExcecuteHttpServerFsm+0x5cc>)
1a000a8a:	2005      	movs	r0, #5
1a000a8c:	f004 fe78 	bl	1a005780 <stdioPrintf>
			if (++auxIndex >= 4)
1a000a90:	7823      	ldrb	r3, [r4, #0]
1a000a92:	3301      	adds	r3, #1
1a000a94:	b2db      	uxtb	r3, r3
1a000a96:	7023      	strb	r3, [r4, #0]
1a000a98:	2b03      	cmp	r3, #3
1a000a9a:	f67f ae5f 	bls.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
				SetEsp8622Status(ESP_CIPMUX_SEND);
1a000a9e:	2015      	movs	r0, #21
1a000aa0:	f7ff fc2e 	bl	1a000300 <SetEsp8622Status>
1a000aa4:	e65a      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000aa6:	f241 3288 	movw	r2, #5000	; 0x1388
1a000aaa:	2300      	movs	r3, #0
1a000aac:	4870      	ldr	r0, [pc, #448]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000aae:	f004 fcc9 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_CIPSTO_SEND);
1a000ab2:	202f      	movs	r0, #47	; 0x2f
1a000ab4:	f7ff fc24 	bl	1a000300 <SetEsp8622Status>
1a000ab8:	e7d8      	b.n	1a000a6c <ExcecuteHttpServerFsm+0x3b0>
		if (delayRead(&Esp8266Delay))
1a000aba:	486d      	ldr	r0, [pc, #436]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000abc:	f004 fcd2 	bl	1a005464 <delayRead>
1a000ac0:	2800      	cmp	r0, #0
1a000ac2:	f43f ae4b 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			stdioPrintf(ESP8266_UART, "AT+CIPSTO?\r\n");
1a000ac6:	4971      	ldr	r1, [pc, #452]	; (1a000c8c <ExcecuteHttpServerFsm+0x5d0>)
1a000ac8:	2005      	movs	r0, #5
1a000aca:	f004 fe59 	bl	1a005780 <stdioPrintf>
			Esp8266ResponseToWait = Response_OK;
1a000ace:	4b69      	ldr	r3, [pc, #420]	; (1a000c74 <ExcecuteHttpServerFsm+0x5b8>)
1a000ad0:	4a6a      	ldr	r2, [pc, #424]	; (1a000c7c <ExcecuteHttpServerFsm+0x5c0>)
1a000ad2:	601a      	str	r2, [r3, #0]
			delayConfig(&Esp8266Delay, ESP8266_TMO);
1a000ad4:	f241 3288 	movw	r2, #5000	; 0x1388
1a000ad8:	2300      	movs	r3, #0
1a000ada:	4865      	ldr	r0, [pc, #404]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000adc:	f004 fcb2 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_WAIT_CIPSTO);
1a000ae0:	2030      	movs	r0, #48	; 0x30
1a000ae2:	f7ff fc0d 	bl	1a000300 <SetEsp8622Status>
			auxIndex = 0;
1a000ae6:	4b67      	ldr	r3, [pc, #412]	; (1a000c84 <ExcecuteHttpServerFsm+0x5c8>)
1a000ae8:	2200      	movs	r2, #0
1a000aea:	701a      	strb	r2, [r3, #0]
1a000aec:	e636      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
		if (IsWaitedResponse())
1a000aee:	f7ff fc0d 	bl	1a00030c <IsWaitedResponse>
1a000af2:	b9b8      	cbnz	r0, 1a000b24 <ExcecuteHttpServerFsm+0x468>
		if (delayRead(&Esp8266Delay))
1a000af4:	485e      	ldr	r0, [pc, #376]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000af6:	f004 fcb5 	bl	1a005464 <delayRead>
1a000afa:	2800      	cmp	r0, #0
1a000afc:	f43f ae2e 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000b00:	f241 3288 	movw	r2, #5000	; 0x1388
1a000b04:	2300      	movs	r3, #0
1a000b06:	485a      	ldr	r0, [pc, #360]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000b08:	f004 fc9c 	bl	1a005444 <delayInit>
			if (++auxIndex >= 4)
1a000b0c:	4a5d      	ldr	r2, [pc, #372]	; (1a000c84 <ExcecuteHttpServerFsm+0x5c8>)
1a000b0e:	7813      	ldrb	r3, [r2, #0]
1a000b10:	3301      	adds	r3, #1
1a000b12:	b2db      	uxtb	r3, r3
1a000b14:	7013      	strb	r3, [r2, #0]
1a000b16:	2b03      	cmp	r3, #3
1a000b18:	f67f ae20 	bls.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
				SetEsp8622Status(ESP_CIPMUX_SEND);
1a000b1c:	2015      	movs	r0, #21
1a000b1e:	f7ff fbef 	bl	1a000300 <SetEsp8622Status>
1a000b22:	e61b      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000b24:	f241 3288 	movw	r2, #5000	; 0x1388
1a000b28:	2300      	movs	r3, #0
1a000b2a:	4851      	ldr	r0, [pc, #324]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000b2c:	f004 fc8a 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_CIPSERVER);
1a000b30:	2017      	movs	r0, #23
1a000b32:	f7ff fbe5 	bl	1a000300 <SetEsp8622Status>
1a000b36:	e7dd      	b.n	1a000af4 <ExcecuteHttpServerFsm+0x438>
		if (delayRead(&Esp8266Delay))
1a000b38:	484d      	ldr	r0, [pc, #308]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000b3a:	f004 fc93 	bl	1a005464 <delayRead>
1a000b3e:	2800      	cmp	r0, #0
1a000b40:	f43f ae0c 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			stdioPrintf(ESP8266_UART, "AT+CIPSERVER=1,80\r\n");
1a000b44:	4952      	ldr	r1, [pc, #328]	; (1a000c90 <ExcecuteHttpServerFsm+0x5d4>)
1a000b46:	2005      	movs	r0, #5
1a000b48:	f004 fe1a 	bl	1a005780 <stdioPrintf>
			Esp8266ResponseToWait = Response_OK;
1a000b4c:	4b49      	ldr	r3, [pc, #292]	; (1a000c74 <ExcecuteHttpServerFsm+0x5b8>)
1a000b4e:	4a4b      	ldr	r2, [pc, #300]	; (1a000c7c <ExcecuteHttpServerFsm+0x5c0>)
1a000b50:	601a      	str	r2, [r3, #0]
			delayConfig(&Esp8266Delay, ESP8266_TMO);
1a000b52:	f241 3288 	movw	r2, #5000	; 0x1388
1a000b56:	2300      	movs	r3, #0
1a000b58:	4845      	ldr	r0, [pc, #276]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000b5a:	f004 fc73 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_WAIT_CIPSERVER);
1a000b5e:	2018      	movs	r0, #24
1a000b60:	f7ff fbce 	bl	1a000300 <SetEsp8622Status>
1a000b64:	e5fa      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
		if (IsWaitedResponse())
1a000b66:	f7ff fbd1 	bl	1a00030c <IsWaitedResponse>
1a000b6a:	b978      	cbnz	r0, 1a000b8c <ExcecuteHttpServerFsm+0x4d0>
		if (delayRead(&Esp8266Delay))
1a000b6c:	4840      	ldr	r0, [pc, #256]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000b6e:	f004 fc79 	bl	1a005464 <delayRead>
1a000b72:	2800      	cmp	r0, #0
1a000b74:	f43f adf2 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000b78:	f241 3288 	movw	r2, #5000	; 0x1388
1a000b7c:	2300      	movs	r3, #0
1a000b7e:	483c      	ldr	r0, [pc, #240]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000b80:	f004 fc60 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_AT);
1a000b84:	2001      	movs	r0, #1
1a000b86:	f7ff fbbb 	bl	1a000300 <SetEsp8622Status>
1a000b8a:	e5e7      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000b8c:	f241 3288 	movw	r2, #5000	; 0x1388
1a000b90:	2300      	movs	r3, #0
1a000b92:	4837      	ldr	r0, [pc, #220]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000b94:	f004 fc56 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_CIFSR);
1a000b98:	2025      	movs	r0, #37	; 0x25
1a000b9a:	f7ff fbb1 	bl	1a000300 <SetEsp8622Status>
1a000b9e:	e7e5      	b.n	1a000b6c <ExcecuteHttpServerFsm+0x4b0>
		if (delayRead(&Esp8266Delay))
1a000ba0:	4833      	ldr	r0, [pc, #204]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000ba2:	f004 fc5f 	bl	1a005464 <delayRead>
1a000ba6:	2800      	cmp	r0, #0
1a000ba8:	f43f add8 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			stdioPrintf(ESP8266_UART, "AT+CIFSR\r\n");
1a000bac:	4939      	ldr	r1, [pc, #228]	; (1a000c94 <ExcecuteHttpServerFsm+0x5d8>)
1a000bae:	2005      	movs	r0, #5
1a000bb0:	f004 fde6 	bl	1a005780 <stdioPrintf>
			Esp8266ResponseToWait = Response_CIFSR;
1a000bb4:	4b2f      	ldr	r3, [pc, #188]	; (1a000c74 <ExcecuteHttpServerFsm+0x5b8>)
1a000bb6:	4a38      	ldr	r2, [pc, #224]	; (1a000c98 <ExcecuteHttpServerFsm+0x5dc>)
1a000bb8:	601a      	str	r2, [r3, #0]
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000bba:	f241 3288 	movw	r2, #5000	; 0x1388
1a000bbe:	2300      	movs	r3, #0
1a000bc0:	482b      	ldr	r0, [pc, #172]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000bc2:	f004 fc3f 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_WAIT_CIFSR);
1a000bc6:	2026      	movs	r0, #38	; 0x26
1a000bc8:	f7ff fb9a 	bl	1a000300 <SetEsp8622Status>
1a000bcc:	e5c6      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
		if (IsWaitedResponse())
1a000bce:	f7ff fb9d 	bl	1a00030c <IsWaitedResponse>
1a000bd2:	b978      	cbnz	r0, 1a000bf4 <ExcecuteHttpServerFsm+0x538>
		if (delayRead(&Esp8266Delay))
1a000bd4:	4826      	ldr	r0, [pc, #152]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000bd6:	f004 fc45 	bl	1a005464 <delayRead>
1a000bda:	2800      	cmp	r0, #0
1a000bdc:	f43f adbe 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000be0:	f241 3288 	movw	r2, #5000	; 0x1388
1a000be4:	2300      	movs	r3, #0
1a000be6:	4822      	ldr	r0, [pc, #136]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000be8:	f004 fc2c 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_CIFSR);
1a000bec:	2025      	movs	r0, #37	; 0x25
1a000bee:	f7ff fb87 	bl	1a000300 <SetEsp8622Status>
1a000bf2:	e5b3      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			SetEsp8622Status(ESP_LOAD_IP);
1a000bf4:	2027      	movs	r0, #39	; 0x27
1a000bf6:	f7ff fb83 	bl	1a000300 <SetEsp8622Status>
			auxIndex = 0;
1a000bfa:	4b22      	ldr	r3, [pc, #136]	; (1a000c84 <ExcecuteHttpServerFsm+0x5c8>)
1a000bfc:	2200      	movs	r2, #0
1a000bfe:	701a      	strb	r2, [r3, #0]
1a000c00:	e7e8      	b.n	1a000bd4 <ExcecuteHttpServerFsm+0x518>
		if ( receiveEspByte(&UARTEsp,&byteReceived,10))
1a000c02:	220a      	movs	r2, #10
1a000c04:	4925      	ldr	r1, [pc, #148]	; (1a000c9c <ExcecuteHttpServerFsm+0x5e0>)
1a000c06:	4826      	ldr	r0, [pc, #152]	; (1a000ca0 <ExcecuteHttpServerFsm+0x5e4>)
1a000c08:	f000 fa28 	bl	1a00105c <receiveEspByte>
1a000c0c:	2800      	cmp	r0, #0
1a000c0e:	f43f ada5 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			if (byteReceived != '"')
1a000c12:	4b22      	ldr	r3, [pc, #136]	; (1a000c9c <ExcecuteHttpServerFsm+0x5e0>)
1a000c14:	781a      	ldrb	r2, [r3, #0]
1a000c16:	2a22      	cmp	r2, #34	; 0x22
1a000c18:	d006      	beq.n	1a000c28 <ExcecuteHttpServerFsm+0x56c>
				WifiIp[auxIndex] = byteReceived;
1a000c1a:	491a      	ldr	r1, [pc, #104]	; (1a000c84 <ExcecuteHttpServerFsm+0x5c8>)
1a000c1c:	780b      	ldrb	r3, [r1, #0]
1a000c1e:	4821      	ldr	r0, [pc, #132]	; (1a000ca4 <ExcecuteHttpServerFsm+0x5e8>)
1a000c20:	54c2      	strb	r2, [r0, r3]
				auxIndex++;
1a000c22:	3301      	adds	r3, #1
1a000c24:	700b      	strb	r3, [r1, #0]
1a000c26:	e599      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
				WifiIp[auxIndex] = '\0';
1a000c28:	4b16      	ldr	r3, [pc, #88]	; (1a000c84 <ExcecuteHttpServerFsm+0x5c8>)
1a000c2a:	781b      	ldrb	r3, [r3, #0]
1a000c2c:	4a1d      	ldr	r2, [pc, #116]	; (1a000ca4 <ExcecuteHttpServerFsm+0x5e8>)
1a000c2e:	2100      	movs	r1, #0
1a000c30:	54d1      	strb	r1, [r2, r3]
				Esp8266ResponseToWait = Response_IPD;
1a000c32:	4b10      	ldr	r3, [pc, #64]	; (1a000c74 <ExcecuteHttpServerFsm+0x5b8>)
1a000c34:	4a1c      	ldr	r2, [pc, #112]	; (1a000ca8 <ExcecuteHttpServerFsm+0x5ec>)
1a000c36:	601a      	str	r2, [r3, #0]
				SetEsp8622Status(ESP_WAIT_IPD);
1a000c38:	202a      	movs	r0, #42	; 0x2a
1a000c3a:	f7ff fb61 	bl	1a000300 <SetEsp8622Status>
1a000c3e:	e58d      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
		if (IsWaitedResponse())
1a000c40:	f7ff fb64 	bl	1a00030c <IsWaitedResponse>
1a000c44:	b978      	cbnz	r0, 1a000c66 <ExcecuteHttpServerFsm+0x5aa>
		if (delayRead(&Esp8266Delay))
1a000c46:	480a      	ldr	r0, [pc, #40]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000c48:	f004 fc0c 	bl	1a005464 <delayRead>
1a000c4c:	2800      	cmp	r0, #0
1a000c4e:	f43f ad85 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000c52:	f241 3288 	movw	r2, #5000	; 0x1388
1a000c56:	2300      	movs	r3, #0
1a000c58:	4805      	ldr	r0, [pc, #20]	; (1a000c70 <ExcecuteHttpServerFsm+0x5b4>)
1a000c5a:	f004 fbf3 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_WAIT_IPD);
1a000c5e:	202a      	movs	r0, #42	; 0x2a
1a000c60:	f7ff fb4e 	bl	1a000300 <SetEsp8622Status>
1a000c64:	e57a      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			SetEsp8622Status(ESP_GET_REQUEST_ID);
1a000c66:	202b      	movs	r0, #43	; 0x2b
1a000c68:	f7ff fb4a 	bl	1a000300 <SetEsp8622Status>
1a000c6c:	e7eb      	b.n	1a000c46 <ExcecuteHttpServerFsm+0x58a>
1a000c6e:	bf00      	nop
1a000c70:	10001968 	.word	0x10001968
1a000c74:	10001980 	.word	0x10001980
1a000c78:	1a006bf0 	.word	0x1a006bf0
1a000c7c:	1a006c0c 	.word	0x1a006c0c
1a000c80:	1a006af8 	.word	0x1a006af8
1a000c84:	100019f2 	.word	0x100019f2
1a000c88:	1a006b08 	.word	0x1a006b08
1a000c8c:	1a006b1c 	.word	0x1a006b1c
1a000c90:	1a006b2c 	.word	0x1a006b2c
1a000c94:	1a006b40 	.word	0x1a006b40
1a000c98:	1a006bcc 	.word	0x1a006bcc
1a000c9c:	100019fc 	.word	0x100019fc
1a000ca0:	10001990 	.word	0x10001990
1a000ca4:	100019a0 	.word	0x100019a0
1a000ca8:	1a006c04 	.word	0x1a006c04
		if ( receiveEspByte(&UARTEsp,&byteReceived,10))
1a000cac:	220a      	movs	r2, #10
1a000cae:	498d      	ldr	r1, [pc, #564]	; (1a000ee4 <ExcecuteHttpServerFsm+0x828>)
1a000cb0:	488d      	ldr	r0, [pc, #564]	; (1a000ee8 <ExcecuteHttpServerFsm+0x82c>)
1a000cb2:	f000 f9d3 	bl	1a00105c <receiveEspByte>
1a000cb6:	2800      	cmp	r0, #0
1a000cb8:	f43f ad50 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			CurrentConnectionId = byteReceived;
1a000cbc:	4b89      	ldr	r3, [pc, #548]	; (1a000ee4 <ExcecuteHttpServerFsm+0x828>)
1a000cbe:	781a      	ldrb	r2, [r3, #0]
1a000cc0:	4b8a      	ldr	r3, [pc, #552]	; (1a000eec <ExcecuteHttpServerFsm+0x830>)
1a000cc2:	701a      	strb	r2, [r3, #0]
			Esp8266ResponseToWait = Response_COMMA;
1a000cc4:	4b8a      	ldr	r3, [pc, #552]	; (1a000ef0 <ExcecuteHttpServerFsm+0x834>)
1a000cc6:	4a8b      	ldr	r2, [pc, #556]	; (1a000ef4 <ExcecuteHttpServerFsm+0x838>)
1a000cc8:	601a      	str	r2, [r3, #0]
			SetEsp8622Status(ESP_WAIT_COMMA);
1a000cca:	202c      	movs	r0, #44	; 0x2c
1a000ccc:	f7ff fb18 	bl	1a000300 <SetEsp8622Status>
1a000cd0:	e544      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
		if (IsWaitedResponse())
1a000cd2:	f7ff fb1b 	bl	1a00030c <IsWaitedResponse>
1a000cd6:	b990      	cbnz	r0, 1a000cfe <ExcecuteHttpServerFsm+0x642>
		if (delayRead(&Esp8266Delay))
1a000cd8:	4887      	ldr	r0, [pc, #540]	; (1a000ef8 <ExcecuteHttpServerFsm+0x83c>)
1a000cda:	f004 fbc3 	bl	1a005464 <delayRead>
1a000cde:	2800      	cmp	r0, #0
1a000ce0:	f43f ad3c 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			Esp8266ResponseToWait = Response_IPD;
1a000ce4:	4b82      	ldr	r3, [pc, #520]	; (1a000ef0 <ExcecuteHttpServerFsm+0x834>)
1a000ce6:	4a85      	ldr	r2, [pc, #532]	; (1a000efc <ExcecuteHttpServerFsm+0x840>)
1a000ce8:	601a      	str	r2, [r3, #0]
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000cea:	f241 3288 	movw	r2, #5000	; 0x1388
1a000cee:	2300      	movs	r3, #0
1a000cf0:	4881      	ldr	r0, [pc, #516]	; (1a000ef8 <ExcecuteHttpServerFsm+0x83c>)
1a000cf2:	f004 fba7 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_WAIT_IPD);
1a000cf6:	202a      	movs	r0, #42	; 0x2a
1a000cf8:	f7ff fb02 	bl	1a000300 <SetEsp8622Status>
1a000cfc:	e52e      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			SetEsp8622Status(ESP_GET_REQUEST_LENGTH);
1a000cfe:	202d      	movs	r0, #45	; 0x2d
1a000d00:	f7ff fafe 	bl	1a000300 <SetEsp8622Status>
1a000d04:	e7e8      	b.n	1a000cd8 <ExcecuteHttpServerFsm+0x61c>
		if ( receiveEspByte(&UARTEsp,&byteReceived,10))
1a000d06:	220a      	movs	r2, #10
1a000d08:	4976      	ldr	r1, [pc, #472]	; (1a000ee4 <ExcecuteHttpServerFsm+0x828>)
1a000d0a:	4877      	ldr	r0, [pc, #476]	; (1a000ee8 <ExcecuteHttpServerFsm+0x82c>)
1a000d0c:	f000 f9a6 	bl	1a00105c <receiveEspByte>
1a000d10:	2800      	cmp	r0, #0
1a000d12:	f43f ad23 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			if (byteReceived != ':'&& byteReceived >= '0' && byteReceived <= '9')
1a000d16:	4b73      	ldr	r3, [pc, #460]	; (1a000ee4 <ExcecuteHttpServerFsm+0x828>)
1a000d18:	781b      	ldrb	r3, [r3, #0]
1a000d1a:	2b3a      	cmp	r3, #58	; 0x3a
1a000d1c:	d003      	beq.n	1a000d26 <ExcecuteHttpServerFsm+0x66a>
1a000d1e:	2b2f      	cmp	r3, #47	; 0x2f
1a000d20:	d901      	bls.n	1a000d26 <ExcecuteHttpServerFsm+0x66a>
1a000d22:	2b39      	cmp	r3, #57	; 0x39
1a000d24:	d906      	bls.n	1a000d34 <ExcecuteHttpServerFsm+0x678>
				i=0; //reinicio el indice del request
1a000d26:	4b76      	ldr	r3, [pc, #472]	; (1a000f00 <ExcecuteHttpServerFsm+0x844>)
1a000d28:	2200      	movs	r2, #0
1a000d2a:	801a      	strh	r2, [r3, #0]
				SetEsp8622Status(ESP_GET_REQUEST);
1a000d2c:	202e      	movs	r0, #46	; 0x2e
1a000d2e:	f7ff fae7 	bl	1a000300 <SetEsp8622Status>
1a000d32:	e513      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
						+ (byteReceived - '0'); //guardo el valor de la longituda de la request.
1a000d34:	4973      	ldr	r1, [pc, #460]	; (1a000f04 <ExcecuteHttpServerFsm+0x848>)
1a000d36:	780a      	ldrb	r2, [r1, #0]
1a000d38:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a000d3c:	0050      	lsls	r0, r2, #1
1a000d3e:	4403      	add	r3, r0
1a000d40:	3b30      	subs	r3, #48	; 0x30
				CurrentReqLength = (CurrentReqLength * 10)
1a000d42:	700b      	strb	r3, [r1, #0]
				SetEsp8622Status(ESP_GET_REQUEST_LENGTH);
1a000d44:	202d      	movs	r0, #45	; 0x2d
1a000d46:	f7ff fadb 	bl	1a000300 <SetEsp8622Status>
1a000d4a:	e507      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			if ( receiveEspByte(&UARTEsp,&byteReceived,10))
1a000d4c:	220a      	movs	r2, #10
1a000d4e:	4965      	ldr	r1, [pc, #404]	; (1a000ee4 <ExcecuteHttpServerFsm+0x828>)
1a000d50:	4865      	ldr	r0, [pc, #404]	; (1a000ee8 <ExcecuteHttpServerFsm+0x82c>)
1a000d52:	f000 f983 	bl	1a00105c <receiveEspByte>
1a000d56:	2800      	cmp	r0, #0
1a000d58:	f43f ad00 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
				if (byteReceived != 0x0D && byteReceived != 0x0A ) //si es distinto de CR o LF (enter)
1a000d5c:	4b61      	ldr	r3, [pc, #388]	; (1a000ee4 <ExcecuteHttpServerFsm+0x828>)
1a000d5e:	781b      	ldrb	r3, [r3, #0]
1a000d60:	2b0d      	cmp	r3, #13
1a000d62:	d001      	beq.n	1a000d68 <ExcecuteHttpServerFsm+0x6ac>
1a000d64:	2b0a      	cmp	r3, #10
1a000d66:	d10b      	bne.n	1a000d80 <ExcecuteHttpServerFsm+0x6c4>
					rawRequest[i]=0;
1a000d68:	4b65      	ldr	r3, [pc, #404]	; (1a000f00 <ExcecuteHttpServerFsm+0x844>)
1a000d6a:	8819      	ldrh	r1, [r3, #0]
1a000d6c:	4866      	ldr	r0, [pc, #408]	; (1a000f08 <ExcecuteHttpServerFsm+0x84c>)
1a000d6e:	2300      	movs	r3, #0
1a000d70:	5443      	strb	r3, [r0, r1]
					requestCallback(rawRequest, i); //envio al callback del request la request completa (GET + algo) y el tamao de la request
1a000d72:	b2c9      	uxtb	r1, r1
1a000d74:	f7ff fb48 	bl	1a000408 <requestCallback>
					SetEsp8622Status(ESP_SEND_CIPSEND);
1a000d78:	201d      	movs	r0, #29
1a000d7a:	f7ff fac1 	bl	1a000300 <SetEsp8622Status>
1a000d7e:	e4ed      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
					rawRequest[i]=byteReceived;
1a000d80:	495f      	ldr	r1, [pc, #380]	; (1a000f00 <ExcecuteHttpServerFsm+0x844>)
1a000d82:	880a      	ldrh	r2, [r1, #0]
1a000d84:	4860      	ldr	r0, [pc, #384]	; (1a000f08 <ExcecuteHttpServerFsm+0x84c>)
1a000d86:	5483      	strb	r3, [r0, r2]
					i++;
1a000d88:	3201      	adds	r2, #1
1a000d8a:	800a      	strh	r2, [r1, #0]
					SetEsp8622Status(ESP_GET_REQUEST);
1a000d8c:	202e      	movs	r0, #46	; 0x2e
1a000d8e:	f7ff fab7 	bl	1a000300 <SetEsp8622Status>
1a000d92:	e4e3      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
		lenghtOfHttpLines = (strlen(PointerOfHttpWebPage));
1a000d94:	4b5d      	ldr	r3, [pc, #372]	; (1a000f0c <ExcecuteHttpServerFsm+0x850>)
1a000d96:	681c      	ldr	r4, [r3, #0]
1a000d98:	4620      	mov	r0, r4
1a000d9a:	f005 fa1c 	bl	1a0061d6 <strlen>
1a000d9e:	b283      	uxth	r3, r0
		if (lenghtOfHttpLines >= MAX_HTTP_WEB_LENGHT)
1a000da0:	f240 72fe 	movw	r2, #2046	; 0x7fe
1a000da4:	4293      	cmp	r3, r2
1a000da6:	d812      	bhi.n	1a000dce <ExcecuteHttpServerFsm+0x712>
		stdioPrintf(ESP8266_UART, "AT+CIPSEND=%c,%d\r\n", CurrentConnectionId,
1a000da8:	4a50      	ldr	r2, [pc, #320]	; (1a000eec <ExcecuteHttpServerFsm+0x830>)
1a000daa:	7812      	ldrb	r2, [r2, #0]
1a000dac:	4958      	ldr	r1, [pc, #352]	; (1a000f10 <ExcecuteHttpServerFsm+0x854>)
1a000dae:	2005      	movs	r0, #5
1a000db0:	f004 fce6 	bl	1a005780 <stdioPrintf>
		delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000db4:	f241 3288 	movw	r2, #5000	; 0x1388
1a000db8:	2300      	movs	r3, #0
1a000dba:	484f      	ldr	r0, [pc, #316]	; (1a000ef8 <ExcecuteHttpServerFsm+0x83c>)
1a000dbc:	f004 fb42 	bl	1a005444 <delayInit>
		SetEsp8622Status(ESP_WAIT_CIPSEND);
1a000dc0:	201e      	movs	r0, #30
1a000dc2:	f7ff fa9d 	bl	1a000300 <SetEsp8622Status>
		Esp8266ResponseToWait = Response_OK;
1a000dc6:	4b4a      	ldr	r3, [pc, #296]	; (1a000ef0 <ExcecuteHttpServerFsm+0x834>)
1a000dc8:	4a52      	ldr	r2, [pc, #328]	; (1a000f14 <ExcecuteHttpServerFsm+0x858>)
1a000dca:	601a      	str	r2, [r3, #0]
		break;
1a000dcc:	e4c6      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			stdioSprintf(PointerOfHttpWebPage,
1a000dce:	f240 72ff 	movw	r2, #2047	; 0x7ff
1a000dd2:	4951      	ldr	r1, [pc, #324]	; (1a000f18 <ExcecuteHttpServerFsm+0x85c>)
1a000dd4:	4620      	mov	r0, r4
1a000dd6:	f004 fce1 	bl	1a00579c <stdioSprintf>
			lenghtOfHttpLines = (strlen(PointerOfHttpWebPage));
1a000dda:	4b4c      	ldr	r3, [pc, #304]	; (1a000f0c <ExcecuteHttpServerFsm+0x850>)
1a000ddc:	6818      	ldr	r0, [r3, #0]
1a000dde:	f005 f9fa 	bl	1a0061d6 <strlen>
1a000de2:	b283      	uxth	r3, r0
1a000de4:	e7e0      	b.n	1a000da8 <ExcecuteHttpServerFsm+0x6ec>
		if (IsWaitedResponse())
1a000de6:	f7ff fa91 	bl	1a00030c <IsWaitedResponse>
1a000dea:	b990      	cbnz	r0, 1a000e12 <ExcecuteHttpServerFsm+0x756>
		if (delayRead(&Esp8266Delay))
1a000dec:	4842      	ldr	r0, [pc, #264]	; (1a000ef8 <ExcecuteHttpServerFsm+0x83c>)
1a000dee:	f004 fb39 	bl	1a005464 <delayRead>
1a000df2:	2800      	cmp	r0, #0
1a000df4:	f43f acb2 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000df8:	f241 3288 	movw	r2, #5000	; 0x1388
1a000dfc:	2300      	movs	r3, #0
1a000dfe:	483e      	ldr	r0, [pc, #248]	; (1a000ef8 <ExcecuteHttpServerFsm+0x83c>)
1a000e00:	f004 fb20 	bl	1a005444 <delayInit>
			Esp8266ResponseToWait = Response_IPD;
1a000e04:	4b3a      	ldr	r3, [pc, #232]	; (1a000ef0 <ExcecuteHttpServerFsm+0x834>)
1a000e06:	4a3d      	ldr	r2, [pc, #244]	; (1a000efc <ExcecuteHttpServerFsm+0x840>)
1a000e08:	601a      	str	r2, [r3, #0]
			SetEsp8622Status(ESP_WAIT_IPD);
1a000e0a:	202a      	movs	r0, #42	; 0x2a
1a000e0c:	f7ff fa78 	bl	1a000300 <SetEsp8622Status>
1a000e10:	e4a4      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000e12:	f241 3288 	movw	r2, #5000	; 0x1388
1a000e16:	2300      	movs	r3, #0
1a000e18:	4837      	ldr	r0, [pc, #220]	; (1a000ef8 <ExcecuteHttpServerFsm+0x83c>)
1a000e1a:	f004 fb13 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_HTTP);
1a000e1e:	201f      	movs	r0, #31
1a000e20:	f7ff fa6e 	bl	1a000300 <SetEsp8622Status>
1a000e24:	e7e2      	b.n	1a000dec <ExcecuteHttpServerFsm+0x730>
		stdioPrintf(ESP8266_UART, "%s",PointerOfHttpWebPage);
1a000e26:	4b39      	ldr	r3, [pc, #228]	; (1a000f0c <ExcecuteHttpServerFsm+0x850>)
1a000e28:	681a      	ldr	r2, [r3, #0]
1a000e2a:	493c      	ldr	r1, [pc, #240]	; (1a000f1c <ExcecuteHttpServerFsm+0x860>)
1a000e2c:	2005      	movs	r0, #5
1a000e2e:	f004 fca7 	bl	1a005780 <stdioPrintf>
		SetEsp8622Status(ESP_WAIT_HTTP);
1a000e32:	2020      	movs	r0, #32
1a000e34:	f7ff fa64 	bl	1a000300 <SetEsp8622Status>
		Esp8266ResponseToWait = Response_SEND_OK;
1a000e38:	4b2d      	ldr	r3, [pc, #180]	; (1a000ef0 <ExcecuteHttpServerFsm+0x834>)
1a000e3a:	4a39      	ldr	r2, [pc, #228]	; (1a000f20 <ExcecuteHttpServerFsm+0x864>)
1a000e3c:	601a      	str	r2, [r3, #0]
		break;
1a000e3e:	e48d      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
		if (IsWaitedResponse())
1a000e40:	f7ff fa64 	bl	1a00030c <IsWaitedResponse>
1a000e44:	b978      	cbnz	r0, 1a000e66 <ExcecuteHttpServerFsm+0x7aa>
		if (delayRead(&Esp8266Delay))
1a000e46:	482c      	ldr	r0, [pc, #176]	; (1a000ef8 <ExcecuteHttpServerFsm+0x83c>)
1a000e48:	f004 fb0c 	bl	1a005464 <delayRead>
1a000e4c:	2800      	cmp	r0, #0
1a000e4e:	f43f ac85 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000e52:	f241 3288 	movw	r2, #5000	; 0x1388
1a000e56:	2300      	movs	r3, #0
1a000e58:	4827      	ldr	r0, [pc, #156]	; (1a000ef8 <ExcecuteHttpServerFsm+0x83c>)
1a000e5a:	f004 faf3 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_CIPSEND);
1a000e5e:	201d      	movs	r0, #29
1a000e60:	f7ff fa4e 	bl	1a000300 <SetEsp8622Status>
1a000e64:	e47a      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000e66:	f241 3288 	movw	r2, #5000	; 0x1388
1a000e6a:	2300      	movs	r3, #0
1a000e6c:	4822      	ldr	r0, [pc, #136]	; (1a000ef8 <ExcecuteHttpServerFsm+0x83c>)
1a000e6e:	f004 fae9 	bl	1a005444 <delayInit>
			SetEsp8622Status(ESP_SEND_CIPCLOSE);
1a000e72:	2023      	movs	r0, #35	; 0x23
1a000e74:	f7ff fa44 	bl	1a000300 <SetEsp8622Status>
1a000e78:	e7e5      	b.n	1a000e46 <ExcecuteHttpServerFsm+0x78a>
			stdioPrintf(ESP8266_UART, "AT+CIPCLOSE=%c\r\n",
1a000e7a:	4b1c      	ldr	r3, [pc, #112]	; (1a000eec <ExcecuteHttpServerFsm+0x830>)
1a000e7c:	781a      	ldrb	r2, [r3, #0]
1a000e7e:	4929      	ldr	r1, [pc, #164]	; (1a000f24 <ExcecuteHttpServerFsm+0x868>)
1a000e80:	2005      	movs	r0, #5
1a000e82:	f004 fc7d 	bl	1a005780 <stdioPrintf>
			delayConfig(&Esp8266Delay, 100);
1a000e86:	2264      	movs	r2, #100	; 0x64
1a000e88:	2300      	movs	r3, #0
1a000e8a:	481b      	ldr	r0, [pc, #108]	; (1a000ef8 <ExcecuteHttpServerFsm+0x83c>)
1a000e8c:	f004 fada 	bl	1a005444 <delayInit>
			Esp8266ResponseToWait = Response_IPD;
1a000e90:	4b17      	ldr	r3, [pc, #92]	; (1a000ef0 <ExcecuteHttpServerFsm+0x834>)
1a000e92:	4a1a      	ldr	r2, [pc, #104]	; (1a000efc <ExcecuteHttpServerFsm+0x840>)
1a000e94:	601a      	str	r2, [r3, #0]
			SetEsp8622Status(ESP_WAIT_IPD);
1a000e96:	202a      	movs	r0, #42	; 0x2a
1a000e98:	f7ff fa32 	bl	1a000300 <SetEsp8622Status>
		break;
1a000e9c:	e45e      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
		if (IsWaitedResponse())
1a000e9e:	f7ff fa35 	bl	1a00030c <IsWaitedResponse>
1a000ea2:	b990      	cbnz	r0, 1a000eca <ExcecuteHttpServerFsm+0x80e>
		if (delayRead(&Esp8266Delay))
1a000ea4:	4814      	ldr	r0, [pc, #80]	; (1a000ef8 <ExcecuteHttpServerFsm+0x83c>)
1a000ea6:	f004 fadd 	bl	1a005464 <delayRead>
1a000eaa:	2800      	cmp	r0, #0
1a000eac:	f43f ac56 	beq.w	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, ESP8266_PAUSE);
1a000eb0:	f241 3288 	movw	r2, #5000	; 0x1388
1a000eb4:	2300      	movs	r3, #0
1a000eb6:	4810      	ldr	r0, [pc, #64]	; (1a000ef8 <ExcecuteHttpServerFsm+0x83c>)
1a000eb8:	f004 fac4 	bl	1a005444 <delayInit>
			Esp8266ResponseToWait = Response_IPD;
1a000ebc:	4b0c      	ldr	r3, [pc, #48]	; (1a000ef0 <ExcecuteHttpServerFsm+0x834>)
1a000ebe:	4a0f      	ldr	r2, [pc, #60]	; (1a000efc <ExcecuteHttpServerFsm+0x840>)
1a000ec0:	601a      	str	r2, [r3, #0]
			SetEsp8622Status(ESP_WAIT_IPD);
1a000ec2:	202a      	movs	r0, #42	; 0x2a
1a000ec4:	f7ff fa1c 	bl	1a000300 <SetEsp8622Status>
}
1a000ec8:	e448      	b.n	1a00075c <ExcecuteHttpServerFsm+0xa0>
			delayConfig(&Esp8266Delay, 1);
1a000eca:	2201      	movs	r2, #1
1a000ecc:	2300      	movs	r3, #0
1a000ece:	480a      	ldr	r0, [pc, #40]	; (1a000ef8 <ExcecuteHttpServerFsm+0x83c>)
1a000ed0:	f004 fab8 	bl	1a005444 <delayInit>
			Esp8266ResponseToWait = Response_IPD;
1a000ed4:	4b06      	ldr	r3, [pc, #24]	; (1a000ef0 <ExcecuteHttpServerFsm+0x834>)
1a000ed6:	4a09      	ldr	r2, [pc, #36]	; (1a000efc <ExcecuteHttpServerFsm+0x840>)
1a000ed8:	601a      	str	r2, [r3, #0]
			SetEsp8622Status(ESP_WAIT_IPD);
1a000eda:	202a      	movs	r0, #42	; 0x2a
1a000edc:	f7ff fa10 	bl	1a000300 <SetEsp8622Status>
1a000ee0:	e7e0      	b.n	1a000ea4 <ExcecuteHttpServerFsm+0x7e8>
1a000ee2:	bf00      	nop
1a000ee4:	100019fc 	.word	0x100019fc
1a000ee8:	10001990 	.word	0x10001990
1a000eec:	10001960 	.word	0x10001960
1a000ef0:	10001980 	.word	0x10001980
1a000ef4:	1a006bdc 	.word	0x1a006bdc
1a000ef8:	10001968 	.word	0x10001968
1a000efc:	1a006c04 	.word	0x1a006c04
1a000f00:	100019fe 	.word	0x100019fe
1a000f04:	10001961 	.word	0x10001961
1a000f08:	10001a0c 	.word	0x10001a0c
1a000f0c:	1000198c 	.word	0x1000198c
1a000f10:	1a006b98 	.word	0x1a006b98
1a000f14:	1a006c0c 	.word	0x1a006c0c
1a000f18:	1a006b4c 	.word	0x1a006b4c
1a000f1c:	1a006bac 	.word	0x1a006bac
1a000f20:	1a006c10 	.word	0x1a006c10
1a000f24:	1a006bb0 	.word	0x1a006bb0

1a000f28 <gesp8266InitHttpServer>:
{
1a000f28:	b510      	push	{r4, lr}
	if (!parametersReceived)
1a000f2a:	4b0e      	ldr	r3, [pc, #56]	; (1a000f64 <gesp8266InitHttpServer+0x3c>)
1a000f2c:	781b      	ldrb	r3, [r3, #0]
1a000f2e:	b143      	cbz	r3, 1a000f42 <gesp8266InitHttpServer+0x1a>
	ExcecuteHttpServerFsm();
1a000f30:	f7ff fbc4 	bl	1a0006bc <ExcecuteHttpServerFsm>
	return (Esp8266Status == ESP_WAIT_IPD); //si llego al estado ESP_WAIT_IPD es porque el modulo ya esta configurado.
1a000f34:	4b0c      	ldr	r3, [pc, #48]	; (1a000f68 <gesp8266InitHttpServer+0x40>)
1a000f36:	7818      	ldrb	r0, [r3, #0]
}
1a000f38:	282a      	cmp	r0, #42	; 0x2a
1a000f3a:	bf14      	ite	ne
1a000f3c:	2000      	movne	r0, #0
1a000f3e:	2001      	moveq	r0, #1
1a000f40:	bd10      	pop	{r4, pc}
1a000f42:	460c      	mov	r4, r1
		strcpy(WifiName, wifiName);
1a000f44:	4601      	mov	r1, r0
1a000f46:	4809      	ldr	r0, [pc, #36]	; (1a000f6c <gesp8266InitHttpServer+0x44>)
1a000f48:	f005 f93d 	bl	1a0061c6 <strcpy>
		strcpy(WifiPass, wifiPass);
1a000f4c:	4621      	mov	r1, r4
1a000f4e:	4808      	ldr	r0, [pc, #32]	; (1a000f70 <gesp8266InitHttpServer+0x48>)
1a000f50:	f005 f939 	bl	1a0061c6 <strcpy>
		SetEsp8622Status(ESP_INIT);
1a000f54:	2000      	movs	r0, #0
1a000f56:	f7ff f9d3 	bl	1a000300 <SetEsp8622Status>
		parametersReceived = TRUE;
1a000f5a:	4b02      	ldr	r3, [pc, #8]	; (1a000f64 <gesp8266InitHttpServer+0x3c>)
1a000f5c:	2201      	movs	r2, #1
1a000f5e:	701a      	strb	r2, [r3, #0]
1a000f60:	e7e6      	b.n	1a000f30 <gesp8266InitHttpServer+0x8>
1a000f62:	bf00      	nop
1a000f64:	10001a08 	.word	0x10001a08
1a000f68:	10001984 	.word	0x10001984
1a000f6c:	100019b4 	.word	0x100019b4
1a000f70:	100019d4 	.word	0x100019d4

1a000f74 <gesp8266ReadHttpServer>:
{
1a000f74:	b508      	push	{r3, lr}
	ExcecuteHttpServerFsm();
1a000f76:	f7ff fba1 	bl	1a0006bc <ExcecuteHttpServerFsm>
	return (Esp8266Status == ESP_SEND_CIPSEND); //si la FSM llego al estado ESP_SEND_CIPSEND significa que ya llego una peticion
1a000f7a:	4b03      	ldr	r3, [pc, #12]	; (1a000f88 <gesp8266ReadHttpServer+0x14>)
1a000f7c:	7818      	ldrb	r0, [r3, #0]
}
1a000f7e:	281d      	cmp	r0, #29
1a000f80:	bf14      	ite	ne
1a000f82:	2000      	movne	r0, #0
1a000f84:	2001      	moveq	r0, #1
1a000f86:	bd08      	pop	{r3, pc}
1a000f88:	10001984 	.word	0x10001984

1a000f8c <gesp8266WriteHttpServer>:
{
1a000f8c:	b508      	push	{r3, lr}
	if (Esp8266Status == ESP_SEND_CIPSEND)
1a000f8e:	4b08      	ldr	r3, [pc, #32]	; (1a000fb0 <gesp8266WriteHttpServer+0x24>)
1a000f90:	781b      	ldrb	r3, [r3, #0]
1a000f92:	2b1d      	cmp	r3, #29
1a000f94:	d008      	beq.n	1a000fa8 <gesp8266WriteHttpServer+0x1c>
	ExcecuteHttpServerFsm();
1a000f96:	f7ff fb91 	bl	1a0006bc <ExcecuteHttpServerFsm>
	return (Esp8266Status == ESP_SEND_CIPCLOSE);
1a000f9a:	4b05      	ldr	r3, [pc, #20]	; (1a000fb0 <gesp8266WriteHttpServer+0x24>)
1a000f9c:	7818      	ldrb	r0, [r3, #0]
}
1a000f9e:	2823      	cmp	r0, #35	; 0x23
1a000fa0:	bf14      	ite	ne
1a000fa2:	2000      	movne	r0, #0
1a000fa4:	2001      	moveq	r0, #1
1a000fa6:	bd08      	pop	{r3, pc}
		PointerOfHttpWebPage = answer;
1a000fa8:	4b02      	ldr	r3, [pc, #8]	; (1a000fb4 <gesp8266WriteHttpServer+0x28>)
1a000faa:	6018      	str	r0, [r3, #0]
1a000fac:	e7f3      	b.n	1a000f96 <gesp8266WriteHttpServer+0xa>
1a000fae:	bf00      	nop
1a000fb0:	10001984 	.word	0x10001984
1a000fb4:	1000198c 	.word	0x1000198c

1a000fb8 <EspRxCallback>:
}


// Callback para la recepcin serie
void EspRxCallback(void *param)
{
1a000fb8:	b530      	push	{r4, r5, lr}
1a000fba:	b083      	sub	sp, #12
1a000fbc:	4604      	mov	r4, r0

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a000fbe:	f3ef 8511 	mrs	r5, BASEPRI
1a000fc2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000fc6:	f383 8811 	msr	BASEPRI, r3
1a000fca:	f3bf 8f6f 	isb	sy
1a000fce:	f3bf 8f4f 	dsb	sy
	UARTData_t* UARTData = (UARTData_t*) param;

	//Inicio seccion critica
	uxSavedInterruptStatus = taskENTER_CRITICAL_FROM_ISR();	//

	receivedData = uartRxRead(UARTData->uartValue);
1a000fd2:	7800      	ldrb	r0, [r0, #0]
1a000fd4:	f003 ff9a 	bl	1a004f0c <uartRxRead>
1a000fd8:	f88d 0003 	strb.w	r0, [sp, #3]

	xQueueSendFromISR( UARTData->onRxQueue, ( void * ) &receivedData, &xHigherPriorityTaskWoken );//Pongo en cola los datos recividos en la cola correspondiente
1a000fdc:	2300      	movs	r3, #0
1a000fde:	aa01      	add	r2, sp, #4
1a000fe0:	f10d 0103 	add.w	r1, sp, #3
1a000fe4:	68e0      	ldr	r0, [r4, #12]
1a000fe6:	f001 fb79 	bl	1a0026dc <xQueueGenericSendFromISR>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a000fea:	f385 8811 	msr	BASEPRI, r5


	taskEXIT_CRITICAL_FROM_ISR(uxSavedInterruptStatus);

	//Chequeo de cambio de contexto
	if (xHigherPriorityTaskWoken)
1a000fee:	9b01      	ldr	r3, [sp, #4]
1a000ff0:	b13b      	cbz	r3, 1a001002 <EspRxCallback+0x4a>
	{
		/* Actual macro used here is port specific. */
		taskYIELD();
1a000ff2:	4b05      	ldr	r3, [pc, #20]	; (1a001008 <EspRxCallback+0x50>)
1a000ff4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000ff8:	601a      	str	r2, [r3, #0]
1a000ffa:	f3bf 8f4f 	dsb	sy
1a000ffe:	f3bf 8f6f 	isb	sy
	}

}
1a001002:	b003      	add	sp, #12
1a001004:	bd30      	pop	{r4, r5, pc}
1a001006:	bf00      	nop
1a001008:	e000ed04 	.word	0xe000ed04

1a00100c <UARTEspInit>:
{
1a00100c:	b510      	push	{r4, lr}
1a00100e:	4604      	mov	r4, r0
		UARTData->onRxQueue = xQueueCreate(ESP_IN_QUEUE_LEN, sizeof(uint8_t));
1a001010:	2200      	movs	r2, #0
1a001012:	2101      	movs	r1, #1
1a001014:	f44f 7096 	mov.w	r0, #300	; 0x12c
1a001018:	f001 fa7b 	bl	1a002512 <xQueueGenericCreate>
1a00101c:	60e0      	str	r0, [r4, #12]
		UARTData->onTxQueue = xQueueCreate(ESP_OUT_QUEUE_LEN, sizeof(uint8_t));
1a00101e:	2200      	movs	r2, #0
1a001020:	2101      	movs	r1, #1
1a001022:	201e      	movs	r0, #30
1a001024:	f001 fa75 	bl	1a002512 <xQueueGenericCreate>
1a001028:	60a0      	str	r0, [r4, #8]
		if((UARTData->onRxQueue == NULL)||(UARTData->onTxQueue == NULL))
1a00102a:	68e3      	ldr	r3, [r4, #12]
1a00102c:	b183      	cbz	r3, 1a001050 <UARTEspInit+0x44>
1a00102e:	b188      	cbz	r0, 1a001054 <UARTEspInit+0x48>
	uartConfig(UARTData->uartValue, UARTData->baudRate);
1a001030:	6861      	ldr	r1, [r4, #4]
1a001032:	7820      	ldrb	r0, [r4, #0]
1a001034:	f003 ff7e 	bl	1a004f34 <uartInit>
	uartCallbackSet(UARTData->uartValue, UART_RECEIVE, EspRxCallback,(void*) UARTData);
1a001038:	4623      	mov	r3, r4
1a00103a:	4a07      	ldr	r2, [pc, #28]	; (1a001058 <UARTEspInit+0x4c>)
1a00103c:	2100      	movs	r1, #0
1a00103e:	7820      	ldrb	r0, [r4, #0]
1a001040:	f003 fece 	bl	1a004de0 <uartCallbackSet>
	uartInterrupt(UARTData->uartValue, true);
1a001044:	2101      	movs	r1, #1
1a001046:	7820      	ldrb	r0, [r4, #0]
1a001048:	f003 fe82 	bl	1a004d50 <uartInterrupt>
	return(true);
1a00104c:	2001      	movs	r0, #1
}
1a00104e:	bd10      	pop	{r4, pc}
			return (false);
1a001050:	2000      	movs	r0, #0
1a001052:	e7fc      	b.n	1a00104e <UARTEspInit+0x42>
1a001054:	2000      	movs	r0, #0
1a001056:	e7fa      	b.n	1a00104e <UARTEspInit+0x42>
1a001058:	1a000fb9 	.word	0x1a000fb9

1a00105c <receiveEspByte>:
	}

}

bool_t receiveEspByte(UARTData_t* UARTData,uint8_t *receivedByte,TickType_t timeout)
{
1a00105c:	b508      	push	{r3, lr}


	if (pdTRUE==xQueueReceive( UARTData->onRxQueue, ( void * ) receivedByte, timeout )) //Leo de la cola el dato recibido
1a00105e:	68c0      	ldr	r0, [r0, #12]
1a001060:	f001 fba2 	bl	1a0027a8 <xQueueReceive>
1a001064:	2801      	cmp	r0, #1
1a001066:	d000      	beq.n	1a00106a <receiveEspByte+0xe>
	{
		return true;
	}
	else
		return false;
1a001068:	2000      	movs	r0, #0

}
1a00106a:	bd08      	pop	{r3, pc}

1a00106c <setTestOrder>:
   }
}


bool_t setTestOrder (uint8_t portNum, uint8_t testNum, uint8_t testState )
{
1a00106c:	b510      	push	{r4, lr}
1a00106e:	b082      	sub	sp, #8
	testOrder_t order;
	order.state = testState;
1a001070:	f88d 2005 	strb.w	r2, [sp, #5]
	order.test = testNum;
1a001074:	ac02      	add	r4, sp, #8
1a001076:	f804 1d04 	strb.w	r1, [r4, #-4]!

	if (pdTRUE == xQueueSend(FSMRegisters[portNum].testControlQueue, &order,0))
1a00107a:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
1a00107e:	0083      	lsls	r3, r0, #2
1a001080:	4806      	ldr	r0, [pc, #24]	; (1a00109c <setTestOrder+0x30>)
1a001082:	4418      	add	r0, r3
1a001084:	2300      	movs	r3, #0
1a001086:	461a      	mov	r2, r3
1a001088:	4621      	mov	r1, r4
1a00108a:	69c0      	ldr	r0, [r0, #28]
1a00108c:	f001 fa68 	bl	1a002560 <xQueueGenericSend>
1a001090:	2801      	cmp	r0, #1
1a001092:	d000      	beq.n	1a001096 <setTestOrder+0x2a>
		return true;
	else
		return false;
1a001094:	2000      	movs	r0, #0

}
1a001096:	b002      	add	sp, #8
1a001098:	bd10      	pop	{r4, pc}
1a00109a:	bf00      	nop
1a00109c:	10004ecc 	.word	0x10004ecc

1a0010a0 <sendToAllTests>:

bool_t sendToAllTests ( uint8_t testNum, uint8_t testState )
{
1a0010a0:	b530      	push	{r4, r5, lr}
1a0010a2:	b083      	sub	sp, #12
	bool_t ret;
	testOrder_t order;
	uint8_t portNum;
	order.state = testState;
1a0010a4:	f88d 1005 	strb.w	r1, [sp, #5]
	order.test = testNum;
1a0010a8:	f88d 0004 	strb.w	r0, [sp, #4]
	ret= true;
	for (portNum = 0;portNum<PORTS_NUMBER;portNum++)
1a0010ac:	2400      	movs	r4, #0
	ret= true;
1a0010ae:	2501      	movs	r5, #1
	for (portNum = 0;portNum<PORTS_NUMBER;portNum++)
1a0010b0:	e001      	b.n	1a0010b6 <sendToAllTests+0x16>
1a0010b2:	3401      	adds	r4, #1
1a0010b4:	b2e4      	uxtb	r4, r4
1a0010b6:	2c05      	cmp	r4, #5
1a0010b8:	d80e      	bhi.n	1a0010d8 <sendToAllTests+0x38>
	{
		if (pdTRUE != xQueueSend(FSMRegisters[portNum].testControlQueue, &order,0))
1a0010ba:	ebc4 1204 	rsb	r2, r4, r4, lsl #4
1a0010be:	0093      	lsls	r3, r2, #2
1a0010c0:	4812      	ldr	r0, [pc, #72]	; (1a00110c <sendToAllTests+0x6c>)
1a0010c2:	4418      	add	r0, r3
1a0010c4:	2300      	movs	r3, #0
1a0010c6:	461a      	mov	r2, r3
1a0010c8:	a901      	add	r1, sp, #4
1a0010ca:	69c0      	ldr	r0, [r0, #28]
1a0010cc:	f001 fa48 	bl	1a002560 <xQueueGenericSend>
1a0010d0:	2801      	cmp	r0, #1
1a0010d2:	d0ee      	beq.n	1a0010b2 <sendToAllTests+0x12>
			ret =false;
1a0010d4:	2500      	movs	r5, #0
1a0010d6:	e7ec      	b.n	1a0010b2 <sendToAllTests+0x12>
	}
	portNum = 0;
1a0010d8:	2300      	movs	r3, #0
1a0010da:	e001      	b.n	1a0010e0 <sendToAllTests+0x40>
	while (portNum <(PORTS_NUMBER-1))
	{
		if (FSMRegisters[portNum].state==STOP)
			portNum++;
1a0010dc:	3301      	adds	r3, #1
1a0010de:	b2db      	uxtb	r3, r3
	while (portNum <(PORTS_NUMBER-1))
1a0010e0:	2b04      	cmp	r3, #4
1a0010e2:	d810      	bhi.n	1a001106 <sendToAllTests+0x66>
		if (FSMRegisters[portNum].state==STOP)
1a0010e4:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
1a0010e8:	0091      	lsls	r1, r2, #2
1a0010ea:	4a08      	ldr	r2, [pc, #32]	; (1a00110c <sendToAllTests+0x6c>)
1a0010ec:	440a      	add	r2, r1
1a0010ee:	7852      	ldrb	r2, [r2, #1]
1a0010f0:	2a21      	cmp	r2, #33	; 0x21
1a0010f2:	d0f3      	beq.n	1a0010dc <sendToAllTests+0x3c>
		else
			taskYIELD();
1a0010f4:	4a06      	ldr	r2, [pc, #24]	; (1a001110 <sendToAllTests+0x70>)
1a0010f6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
1a0010fa:	6011      	str	r1, [r2, #0]
1a0010fc:	f3bf 8f4f 	dsb	sy
1a001100:	f3bf 8f6f 	isb	sy
1a001104:	e7ec      	b.n	1a0010e0 <sendToAllTests+0x40>
	}

return ret;
}
1a001106:	4628      	mov	r0, r5
1a001108:	b003      	add	sp, #12
1a00110a:	bd30      	pop	{r4, r5, pc}
1a00110c:	10004ecc 	.word	0x10004ecc
1a001110:	e000ed04 	.word	0xe000ed04

1a001114 <getTestsState>:

uint8_t getTestsState (uint8_t portNum)
{
	return FSMRegisters[portNum].state;
1a001114:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
1a001118:	0082      	lsls	r2, r0, #2
1a00111a:	4b02      	ldr	r3, [pc, #8]	; (1a001124 <getTestsState+0x10>)
1a00111c:	4413      	add	r3, r2
}
1a00111e:	7858      	ldrb	r0, [r3, #1]
1a001120:	4770      	bx	lr
1a001122:	bf00      	nop
1a001124:	10004ecc 	.word	0x10004ecc

1a001128 <FSMPruebaDrivers>:
//Entradas analogicas
//0 = Corriente * 1.25
//1 = Tension /160

void FSMPruebaDrivers(testState_t *FSMReg)
{
1a001128:	b570      	push	{r4, r5, r6, lr}
1a00112a:	b086      	sub	sp, #24
1a00112c:	4604      	mov	r4, r0
	static uint8_t ADC_I[10];


	/*------Maquina de estados------*/

	switch (FSMReg->state)
1a00112e:	7843      	ldrb	r3, [r0, #1]
1a001130:	2b21      	cmp	r3, #33	; 0x21
1a001132:	f200 8172 	bhi.w	1a00141a <FSMPruebaDrivers+0x2f2>
1a001136:	e8df f013 	tbh	[pc, r3, lsl #1]
1a00113a:	0022      	.short	0x0022
1a00113c:	01700170 	.word	0x01700170
1a001140:	005c0033 	.word	0x005c0033
1a001144:	009d0078 	.word	0x009d0078
1a001148:	017000be 	.word	0x017000be
1a00114c:	01700170 	.word	0x01700170
1a001150:	01700170 	.word	0x01700170
1a001154:	01700170 	.word	0x01700170
1a001158:	01700170 	.word	0x01700170
1a00115c:	01700170 	.word	0x01700170
1a001160:	01700170 	.word	0x01700170
1a001164:	01700170 	.word	0x01700170
1a001168:	01700170 	.word	0x01700170
1a00116c:	01700170 	.word	0x01700170
1a001170:	01700170 	.word	0x01700170
1a001174:	01700170 	.word	0x01700170
1a001178:	01700170 	.word	0x01700170
1a00117c:	0162      	.short	0x0162
	{
	case INIT:
	{	//inicializacin
		//Le quito la alimentacin al driver.
		digitalOuts = 0;
1a00117e:	2100      	movs	r1, #0
1a001180:	6041      	str	r1, [r0, #4]
		digitalIn = 0;
1a001182:	6081      	str	r1, [r0, #8]
		Vout = 0;
1a001184:	60c1      	str	r1, [r0, #12]
		Vin = 0;
1a001186:	6101      	str	r1, [r0, #16]
		Iin = 0;
1a001188:	6141      	str	r1, [r0, #20]
		FSMReg->i=0;
1a00118a:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c
		FSMReg->pasa=3;
1a00118e:	2303      	movs	r3, #3
1a001190:	7503      	strb	r3, [r0, #20]
		if(false == sendDataPort(&testPort,(uint16_t) Vout, (uint8_t) digitalOuts, 0))
1a001192:	460b      	mov	r3, r1
1a001194:	460a      	mov	r2, r1
1a001196:	3020      	adds	r0, #32
1a001198:	f000 fcde 	bl	1a001b58 <sendDataPort>

		break;
	}
	}
	return;
}
1a00119c:	b006      	add	sp, #24
1a00119e:	bd70      	pop	{r4, r5, r6, pc}
			switch(FSMReg->i){
1a0011a0:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
1a0011a4:	2b01      	cmp	r3, #1
1a0011a6:	d018      	beq.n	1a0011da <FSMPruebaDrivers+0xb2>
1a0011a8:	b193      	cbz	r3, 1a0011d0 <FSMPruebaDrivers+0xa8>
1a0011aa:	2b02      	cmp	r3, #2
1a0011ac:	d01b      	beq.n	1a0011e6 <FSMPruebaDrivers+0xbe>
		FSMReg->adcSamples=0;
1a0011ae:	2300      	movs	r3, #0
1a0011b0:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
		FSMReg->ADC_1=0;
1a0011b4:	86a3      	strh	r3, [r4, #52]	; 0x34
		FSMReg->ADC_2=0;
1a0011b6:	86e3      	strh	r3, [r4, #54]	; 0x36
		sendDataPort(&testPort,(uint16_t) Vout, (uint8_t) digitalOuts, 0);
1a0011b8:	7922      	ldrb	r2, [r4, #4]
1a0011ba:	89a1      	ldrh	r1, [r4, #12]
1a0011bc:	f104 0020 	add.w	r0, r4, #32
1a0011c0:	f000 fcca 	bl	1a001b58 <sendDataPort>
		FSMReg->tickRegister=xTaskGetTickCount();//guardo el tick para la demora
1a0011c4:	f001 ff1e 	bl	1a003004 <xTaskGetTickCount>
1a0011c8:	6320      	str	r0, [r4, #48]	; 0x30
		FSMReg->state= WAIT_5S;
1a0011ca:	2304      	movs	r3, #4
1a0011cc:	7063      	strb	r3, [r4, #1]
		break;
1a0011ce:	e7e5      	b.n	1a00119c <FSMPruebaDrivers+0x74>
				digitalOuts = 0x06; //0110 Poweroff, loadOn, 10%
1a0011d0:	2306      	movs	r3, #6
1a0011d2:	6043      	str	r3, [r0, #4]
				Vout =102; //10%
1a0011d4:	2366      	movs	r3, #102	; 0x66
1a0011d6:	60c3      	str	r3, [r0, #12]
				break;
1a0011d8:	e7e9      	b.n	1a0011ae <FSMPruebaDrivers+0x86>
				digitalOuts = 0x04; //0100 Poweroff, loadOn, 50%
1a0011da:	2304      	movs	r3, #4
1a0011dc:	6043      	str	r3, [r0, #4]
				Vout =510; //50%
1a0011de:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
1a0011e2:	60c3      	str	r3, [r0, #12]
				break;
1a0011e4:	e7e3      	b.n	1a0011ae <FSMPruebaDrivers+0x86>
				digitalOuts = 0x05; //0101 Poweroff, loadOn, 100%
1a0011e6:	2305      	movs	r3, #5
1a0011e8:	6043      	str	r3, [r0, #4]
				Vout =1023; //100%
1a0011ea:	f240 33ff 	movw	r3, #1023	; 0x3ff
1a0011ee:	60c3      	str	r3, [r0, #12]
				break;
1a0011f0:	e7dd      	b.n	1a0011ae <FSMPruebaDrivers+0x86>
		tempTick = xTaskGetTickCount(); //Tomo el estado actual del tick y luego comparo con el valor al inicio
1a0011f2:	f001 ff07 	bl	1a003004 <xTaskGetTickCount>
1a0011f6:	9003      	str	r0, [sp, #12]
		if (tempTick >= FSMReg->tickRegister) //chequeo que el Tick counter no se haya reiniciado
1a0011f8:	6b22      	ldr	r2, [r4, #48]	; 0x30
1a0011fa:	9b03      	ldr	r3, [sp, #12]
1a0011fc:	429a      	cmp	r2, r3
1a0011fe:	d808      	bhi.n	1a001212 <FSMPruebaDrivers+0xea>
			if ((tempTick - FSMReg->tickRegister)
1a001200:	9b03      	ldr	r3, [sp, #12]
1a001202:	1a9b      	subs	r3, r3, r2
1a001204:	f241 3288 	movw	r2, #5000	; 0x1388
1a001208:	4293      	cmp	r3, r2
1a00120a:	d9c7      	bls.n	1a00119c <FSMPruebaDrivers+0x74>
				FSMReg->state= POWER_ON;
1a00120c:	2305      	movs	r3, #5
1a00120e:	7063      	strb	r3, [r4, #1]
1a001210:	e7c4      	b.n	1a00119c <FSMPruebaDrivers+0x74>
			if ((tempTick + (0xFFFF - FSMReg->tickRegister))
1a001212:	9b03      	ldr	r3, [sp, #12]
1a001214:	1a9b      	subs	r3, r3, r2
1a001216:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
1a00121a:	33ff      	adds	r3, #255	; 0xff
1a00121c:	f241 3288 	movw	r2, #5000	; 0x1388
1a001220:	4293      	cmp	r3, r2
1a001222:	d9bb      	bls.n	1a00119c <FSMPruebaDrivers+0x74>
				FSMReg->state= POWER_ON;
1a001224:	2305      	movs	r3, #5
1a001226:	7063      	strb	r3, [r4, #1]
1a001228:	e7b8      	b.n	1a00119c <FSMPruebaDrivers+0x74>
			switch(FSMReg->i){
1a00122a:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
1a00122e:	2b01      	cmp	r3, #1
1a001230:	d014      	beq.n	1a00125c <FSMPruebaDrivers+0x134>
1a001232:	b173      	cbz	r3, 1a001252 <FSMPruebaDrivers+0x12a>
1a001234:	2b02      	cmp	r3, #2
1a001236:	d017      	beq.n	1a001268 <FSMPruebaDrivers+0x140>
		sendDataPort(&testPort,(uint16_t) Vout, (uint8_t) digitalOuts, 0);
1a001238:	2300      	movs	r3, #0
1a00123a:	7922      	ldrb	r2, [r4, #4]
1a00123c:	89a1      	ldrh	r1, [r4, #12]
1a00123e:	f104 0020 	add.w	r0, r4, #32
1a001242:	f000 fc89 	bl	1a001b58 <sendDataPort>
		FSMReg->tickRegister=xTaskGetTickCount();//guardo el tick para la demora
1a001246:	f001 fedd 	bl	1a003004 <xTaskGetTickCount>
1a00124a:	6320      	str	r0, [r4, #48]	; 0x30
		FSMReg->state= WAIT_5S2;
1a00124c:	2306      	movs	r3, #6
1a00124e:	7063      	strb	r3, [r4, #1]
		break;
1a001250:	e7a4      	b.n	1a00119c <FSMPruebaDrivers+0x74>
				digitalOuts = 0x0E; //1110 Poweron, loadOn, 10%
1a001252:	230e      	movs	r3, #14
1a001254:	6043      	str	r3, [r0, #4]
				Vout =102; //10%
1a001256:	2366      	movs	r3, #102	; 0x66
1a001258:	60c3      	str	r3, [r0, #12]
				break;
1a00125a:	e7ed      	b.n	1a001238 <FSMPruebaDrivers+0x110>
				digitalOuts = 0x0A; //1100 Poweron, loadOn, 50%
1a00125c:	230a      	movs	r3, #10
1a00125e:	6043      	str	r3, [r0, #4]
				Vout =510; //50%
1a001260:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
1a001264:	60c3      	str	r3, [r0, #12]
				break;
1a001266:	e7e7      	b.n	1a001238 <FSMPruebaDrivers+0x110>
				digitalOuts = 0x0B; //1101 Poweron, loadOn, 100%
1a001268:	230b      	movs	r3, #11
1a00126a:	6043      	str	r3, [r0, #4]
				Vout =1023; //100%
1a00126c:	f240 33ff 	movw	r3, #1023	; 0x3ff
1a001270:	60c3      	str	r3, [r0, #12]
				break;
1a001272:	e7e1      	b.n	1a001238 <FSMPruebaDrivers+0x110>
		tempTick = xTaskGetTickCount(); //Tomo el estado actual del tick y luego comparo con el valor al inicio
1a001274:	f001 fec6 	bl	1a003004 <xTaskGetTickCount>
1a001278:	9003      	str	r0, [sp, #12]
		if (tempTick >= FSMReg->tickRegister) //chequeo que el Tick counter no se haya reiniciado
1a00127a:	6b22      	ldr	r2, [r4, #48]	; 0x30
1a00127c:	9b03      	ldr	r3, [sp, #12]
1a00127e:	429a      	cmp	r2, r3
1a001280:	d808      	bhi.n	1a001294 <FSMPruebaDrivers+0x16c>
			if ((tempTick - FSMReg->tickRegister)
1a001282:	9b03      	ldr	r3, [sp, #12]
1a001284:	1a9b      	subs	r3, r3, r2
1a001286:	f241 3288 	movw	r2, #5000	; 0x1388
1a00128a:	4293      	cmp	r3, r2
1a00128c:	d986      	bls.n	1a00119c <FSMPruebaDrivers+0x74>
				FSMReg->state= MEASURE;
1a00128e:	2307      	movs	r3, #7
1a001290:	7063      	strb	r3, [r4, #1]
1a001292:	e783      	b.n	1a00119c <FSMPruebaDrivers+0x74>
			if ((tempTick + (0xFFFF - FSMReg->tickRegister))
1a001294:	9b03      	ldr	r3, [sp, #12]
1a001296:	1a9b      	subs	r3, r3, r2
1a001298:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
1a00129c:	33ff      	adds	r3, #255	; 0xff
1a00129e:	f241 3288 	movw	r2, #5000	; 0x1388
1a0012a2:	4293      	cmp	r3, r2
1a0012a4:	f67f af7a 	bls.w	1a00119c <FSMPruebaDrivers+0x74>
				FSMReg->state= MEASURE;
1a0012a8:	2307      	movs	r3, #7
1a0012aa:	7063      	strb	r3, [r4, #1]
				xQueueReset( FSMReg->port.onRxQueue ); //Reinicio la cola para no leer datos viejos
1a0012ac:	2100      	movs	r1, #0
1a0012ae:	6aa0      	ldr	r0, [r4, #40]	; 0x28
1a0012b0:	f001 f894 	bl	1a0023dc <xQueueGenericReset>
1a0012b4:	e772      	b.n	1a00119c <FSMPruebaDrivers+0x74>
		receiveDataPort(&testPort,&ADC1DataTemp,&ADC2DataTemp, &digInTemp,0);
1a0012b6:	2300      	movs	r3, #0
1a0012b8:	9300      	str	r3, [sp, #0]
1a0012ba:	f10d 0313 	add.w	r3, sp, #19
1a0012be:	aa05      	add	r2, sp, #20
1a0012c0:	f10d 0116 	add.w	r1, sp, #22
1a0012c4:	3020      	adds	r0, #32
1a0012c6:	f000 fc6b 	bl	1a001ba0 <receiveDataPort>
		FSMReg->adcSamples++;
1a0012ca:	f894 102d 	ldrb.w	r1, [r4, #45]	; 0x2d
1a0012ce:	3101      	adds	r1, #1
1a0012d0:	b2c9      	uxtb	r1, r1
1a0012d2:	f884 102d 	strb.w	r1, [r4, #45]	; 0x2d
		FSMReg->ADC_1+=ADC1DataTemp;
1a0012d6:	8ea2      	ldrh	r2, [r4, #52]	; 0x34
1a0012d8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
1a0012dc:	441a      	add	r2, r3
1a0012de:	b292      	uxth	r2, r2
1a0012e0:	86a2      	strh	r2, [r4, #52]	; 0x34
		FSMReg->ADC_2+=ADC2DataTemp;
1a0012e2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
1a0012e4:	f8bd 0014 	ldrh.w	r0, [sp, #20]
1a0012e8:	4403      	add	r3, r0
1a0012ea:	b29b      	uxth	r3, r3
1a0012ec:	86e3      	strh	r3, [r4, #54]	; 0x36
		Iin= ADC1Gain*FSMReg->ADC_1/FSMReg->adcSamples;
1a0012ee:	69a0      	ldr	r0, [r4, #24]
1a0012f0:	6805      	ldr	r5, [r0, #0]
1a0012f2:	fb02 f205 	mul.w	r2, r2, r5
1a0012f6:	fbb2 f2f1 	udiv	r2, r2, r1
1a0012fa:	6162      	str	r2, [r4, #20]
		Vin= ADC2Gain*FSMReg->ADC_2/FSMReg->adcSamples;
1a0012fc:	6845      	ldr	r5, [r0, #4]
1a0012fe:	fb03 f305 	mul.w	r3, r3, r5
1a001302:	fbb3 f3f1 	udiv	r3, r3, r1
1a001306:	6123      	str	r3, [r4, #16]
		if (FSMReg->adcSamples==20)		//una vez tomadas las 20 muestras evaluo el resultado
1a001308:	2914      	cmp	r1, #20
1a00130a:	d007      	beq.n	1a00131c <FSMPruebaDrivers+0x1f4>
		if(FSMReg->i==3)
1a00130c:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a001310:	2b03      	cmp	r3, #3
1a001312:	f47f af43 	bne.w	1a00119c <FSMPruebaDrivers+0x74>
			FSMReg->state= STOP;
1a001316:	2321      	movs	r3, #33	; 0x21
1a001318:	7063      	strb	r3, [r4, #1]
1a00131a:	e73f      	b.n	1a00119c <FSMPruebaDrivers+0x74>
			switch(FSMReg->i){
1a00131c:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
1a001320:	2901      	cmp	r1, #1
1a001322:	d042      	beq.n	1a0013aa <FSMPruebaDrivers+0x282>
1a001324:	b1f9      	cbz	r1, 1a001366 <FSMPruebaDrivers+0x23e>
1a001326:	2902      	cmp	r1, #2
1a001328:	d1f0      	bne.n	1a00130c <FSMPruebaDrivers+0x1e4>
				if ((Iin < 1100 *testCurrent)&&(Iin > 900 *testCurrent)&&
1a00132a:	68c6      	ldr	r6, [r0, #12]
1a00132c:	f240 454c 	movw	r5, #1100	; 0x44c
1a001330:	fb05 f506 	mul.w	r5, r5, r6
1a001334:	42aa      	cmp	r2, r5
1a001336:	d25c      	bcs.n	1a0013f2 <FSMPruebaDrivers+0x2ca>
1a001338:	f44f 7561 	mov.w	r5, #900	; 0x384
1a00133c:	fb05 f606 	mul.w	r6, r5, r6
1a001340:	42b2      	cmp	r2, r6
1a001342:	d956      	bls.n	1a0013f2 <FSMPruebaDrivers+0x2ca>
					(Vin < 1100 *testVoltage)&&(Vin > 900 *testVoltage))
1a001344:	6880      	ldr	r0, [r0, #8]
1a001346:	f240 424c 	movw	r2, #1100	; 0x44c
1a00134a:	fb02 f200 	mul.w	r2, r2, r0
				if ((Iin < 1100 *testCurrent)&&(Iin > 900 *testCurrent)&&
1a00134e:	4293      	cmp	r3, r2
1a001350:	d24f      	bcs.n	1a0013f2 <FSMPruebaDrivers+0x2ca>
					(Vin < 1100 *testVoltage)&&(Vin > 900 *testVoltage))
1a001352:	fb05 f000 	mul.w	r0, r5, r0
1a001356:	4283      	cmp	r3, r0
1a001358:	d94b      	bls.n	1a0013f2 <FSMPruebaDrivers+0x2ca>
					FSMReg->i++;
1a00135a:	3101      	adds	r1, #1
1a00135c:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
					FSMReg->pasa=1; //Cuando paso todas las pruebas marco como PASA
1a001360:	2301      	movs	r3, #1
1a001362:	7523      	strb	r3, [r4, #20]
1a001364:	e7d2      	b.n	1a00130c <FSMPruebaDrivers+0x1e4>
				if ((Iin < 150 *testCurrent)&&(Iin > 80 *testCurrent)&&			//multiplico los porcentajes por 1000 para no usar flotante
1a001366:	68c5      	ldr	r5, [r0, #12]
1a001368:	2696      	movs	r6, #150	; 0x96
1a00136a:	fb06 f605 	mul.w	r6, r6, r5
1a00136e:	42b2      	cmp	r2, r6
1a001370:	d215      	bcs.n	1a00139e <FSMPruebaDrivers+0x276>
1a001372:	eb05 0585 	add.w	r5, r5, r5, lsl #2
1a001376:	012e      	lsls	r6, r5, #4
1a001378:	42b2      	cmp	r2, r6
1a00137a:	d910      	bls.n	1a00139e <FSMPruebaDrivers+0x276>
					(Vin < 1100 *testVoltage)&&(Vin > 900 *testVoltage))
1a00137c:	6880      	ldr	r0, [r0, #8]
1a00137e:	f240 424c 	movw	r2, #1100	; 0x44c
1a001382:	fb02 f200 	mul.w	r2, r2, r0
				if ((Iin < 150 *testCurrent)&&(Iin > 80 *testCurrent)&&			//multiplico los porcentajes por 1000 para no usar flotante
1a001386:	4293      	cmp	r3, r2
1a001388:	d209      	bcs.n	1a00139e <FSMPruebaDrivers+0x276>
					(Vin < 1100 *testVoltage)&&(Vin > 900 *testVoltage))
1a00138a:	f44f 7261 	mov.w	r2, #900	; 0x384
1a00138e:	fb02 f000 	mul.w	r0, r2, r0
1a001392:	4283      	cmp	r3, r0
1a001394:	d903      	bls.n	1a00139e <FSMPruebaDrivers+0x276>
					FSMReg->i++;
1a001396:	3101      	adds	r1, #1
1a001398:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
1a00139c:	e7b6      	b.n	1a00130c <FSMPruebaDrivers+0x1e4>
					FSMReg->i=3;
1a00139e:	2303      	movs	r3, #3
1a0013a0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
					FSMReg->pasa=0;
1a0013a4:	2300      	movs	r3, #0
1a0013a6:	7523      	strb	r3, [r4, #20]
1a0013a8:	e7b0      	b.n	1a00130c <FSMPruebaDrivers+0x1e4>
				if ((Iin < 550 *testCurrent)&&(Iin > 450 *testCurrent)&&
1a0013aa:	68c6      	ldr	r6, [r0, #12]
1a0013ac:	f240 2526 	movw	r5, #550	; 0x226
1a0013b0:	fb05 f506 	mul.w	r5, r5, r6
1a0013b4:	42aa      	cmp	r2, r5
1a0013b6:	d216      	bcs.n	1a0013e6 <FSMPruebaDrivers+0x2be>
1a0013b8:	f44f 75e1 	mov.w	r5, #450	; 0x1c2
1a0013bc:	fb05 f606 	mul.w	r6, r5, r6
1a0013c0:	42b2      	cmp	r2, r6
1a0013c2:	d910      	bls.n	1a0013e6 <FSMPruebaDrivers+0x2be>
					(Vin < 1100 *testVoltage)&&(Vin > 900 *testVoltage))
1a0013c4:	6880      	ldr	r0, [r0, #8]
1a0013c6:	f240 424c 	movw	r2, #1100	; 0x44c
1a0013ca:	fb02 f200 	mul.w	r2, r2, r0
				if ((Iin < 550 *testCurrent)&&(Iin > 450 *testCurrent)&&
1a0013ce:	4293      	cmp	r3, r2
1a0013d0:	d209      	bcs.n	1a0013e6 <FSMPruebaDrivers+0x2be>
					(Vin < 1100 *testVoltage)&&(Vin > 900 *testVoltage))
1a0013d2:	f44f 7261 	mov.w	r2, #900	; 0x384
1a0013d6:	fb02 f000 	mul.w	r0, r2, r0
1a0013da:	4283      	cmp	r3, r0
1a0013dc:	d903      	bls.n	1a0013e6 <FSMPruebaDrivers+0x2be>
					FSMReg->i++;
1a0013de:	3101      	adds	r1, #1
1a0013e0:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
1a0013e4:	e792      	b.n	1a00130c <FSMPruebaDrivers+0x1e4>
					FSMReg->i=3;
1a0013e6:	2303      	movs	r3, #3
1a0013e8:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
					FSMReg->pasa=0;
1a0013ec:	2300      	movs	r3, #0
1a0013ee:	7523      	strb	r3, [r4, #20]
1a0013f0:	e78c      	b.n	1a00130c <FSMPruebaDrivers+0x1e4>
					FSMReg->i=3;
1a0013f2:	2303      	movs	r3, #3
1a0013f4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
					FSMReg->pasa=0;
1a0013f8:	2300      	movs	r3, #0
1a0013fa:	7523      	strb	r3, [r4, #20]
1a0013fc:	e786      	b.n	1a00130c <FSMPruebaDrivers+0x1e4>
		digitalOuts = 0;
1a0013fe:	2100      	movs	r1, #0
1a001400:	6041      	str	r1, [r0, #4]
		digitalIn = 0;
1a001402:	6081      	str	r1, [r0, #8]
		Vout = 0;
1a001404:	60c1      	str	r1, [r0, #12]
		Vin = 0;
1a001406:	6101      	str	r1, [r0, #16]
		Iin = 0;
1a001408:	6141      	str	r1, [r0, #20]
		FSMReg->i=0;
1a00140a:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c
		if(false == sendDataPort(&testPort,(uint16_t) Vout, (uint8_t) digitalOuts, 0))
1a00140e:	460b      	mov	r3, r1
1a001410:	460a      	mov	r2, r1
1a001412:	3020      	adds	r0, #32
1a001414:	f000 fba0 	bl	1a001b58 <sendDataPort>
	return;
1a001418:	e6c0      	b.n	1a00119c <FSMPruebaDrivers+0x74>
		digitalOuts = 0;
1a00141a:	2100      	movs	r1, #0
1a00141c:	6041      	str	r1, [r0, #4]
		digitalIn = 0;
1a00141e:	6081      	str	r1, [r0, #8]
		Vout = 0;
1a001420:	60c1      	str	r1, [r0, #12]
		Vin = 0;
1a001422:	6101      	str	r1, [r0, #16]
		Iin = 0;
1a001424:	6141      	str	r1, [r0, #20]
		FSMReg->i=0;
1a001426:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c
		if(false == sendDataPort(&testPort,(uint16_t) Vout, (uint8_t) digitalOuts, 0))
1a00142a:	460b      	mov	r3, r1
1a00142c:	460a      	mov	r2, r1
1a00142e:	3020      	adds	r0, #32
1a001430:	f000 fb92 	bl	1a001b58 <sendDataPort>
	return;
1a001434:	e6b2      	b.n	1a00119c <FSMPruebaDrivers+0x74>

1a001436 <checkTimeout>:


//Esta funcion devuelve true si ya paso el tiempo inciado por timeoutMS desde
// el instante indicado por initialTick, que debe ser una captura del tick del sistema opertivo
bool_t checkTimeout (uint32_t initialTick, uint32_t timeoutMS)
{
1a001436:	b538      	push	{r3, r4, r5, lr}
1a001438:	4604      	mov	r4, r0
1a00143a:	460d      	mov	r5, r1
	uint32_t actualTick;
	bool_t ret;
	actualTick = xTaskGetTickCount();
1a00143c:	f001 fde2 	bl	1a003004 <xTaskGetTickCount>
	ret= false;
	if (actualTick >= initialTick) //chequeo que el Tick counter no se haya reiniciado
1a001440:	42a0      	cmp	r0, r4
1a001442:	d304      	bcc.n	1a00144e <checkTimeout+0x18>
	{
		if ((actualTick - initialTick)> (timeoutMS * ((uint32_t) portTICK_PERIOD_MS)))
1a001444:	1b00      	subs	r0, r0, r4
1a001446:	42a8      	cmp	r0, r5
1a001448:	d80b      	bhi.n	1a001462 <checkTimeout+0x2c>
	ret= false;
1a00144a:	2000      	movs	r0, #0
1a00144c:	e006      	b.n	1a00145c <checkTimeout+0x26>
				ret=true;
	}
	else //el Tick counter se reinicio
	{
		if ((actualTick + (0xFFFF - initialTick))> (timeoutMS * ((uint32_t) portTICK_PERIOD_MS)))
1a00144e:	1b00      	subs	r0, r0, r4
1a001450:	f500 407f 	add.w	r0, r0, #65280	; 0xff00
1a001454:	30ff      	adds	r0, #255	; 0xff
1a001456:	42a8      	cmp	r0, r5
1a001458:	d901      	bls.n	1a00145e <checkTimeout+0x28>
			ret=true;
1a00145a:	2001      	movs	r0, #1
	}
	return ret;
}
1a00145c:	bd38      	pop	{r3, r4, r5, pc}
	ret= false;
1a00145e:	2000      	movs	r0, #0
1a001460:	e7fc      	b.n	1a00145c <checkTimeout+0x26>
				ret=true;
1a001462:	2001      	movs	r0, #1
1a001464:	e7fa      	b.n	1a00145c <checkTimeout+0x26>
1a001466:	Address 0x000000001a001466 is out of bounds.


1a001468 <FSMPruebaTemporizadores>:
void FSMPruebaTemporizadores(testState_t *FSMReg){
1a001468:	b530      	push	{r4, r5, lr}
1a00146a:	b087      	sub	sp, #28
1a00146c:	4604      	mov	r4, r0
	switch (FSMReg->state)
1a00146e:	7843      	ldrb	r3, [r0, #1]
1a001470:	2b23      	cmp	r3, #35	; 0x23
1a001472:	f200 811e 	bhi.w	1a0016b2 <FSMPruebaTemporizadores+0x24a>
1a001476:	e8df f013 	tbh	[pc, r3, lsl #1]
1a00147a:	0024      	.short	0x0024
1a00147c:	011c011c 	.word	0x011c011c
1a001480:	011c0035 	.word	0x011c0035
1a001484:	011c011c 	.word	0x011c011c
1a001488:	0042011c 	.word	0x0042011c
1a00148c:	004c0059 	.word	0x004c0059
1a001490:	00c0009f 	.word	0x00c0009f
1a001494:	011c011c 	.word	0x011c011c
1a001498:	011c011c 	.word	0x011c011c
1a00149c:	011c011c 	.word	0x011c011c
1a0014a0:	011c011c 	.word	0x011c011c
1a0014a4:	011c011c 	.word	0x011c011c
1a0014a8:	011c011c 	.word	0x011c011c
1a0014ac:	011c011c 	.word	0x011c011c
1a0014b0:	011c011c 	.word	0x011c011c
1a0014b4:	011c011c 	.word	0x011c011c
1a0014b8:	011c011c 	.word	0x011c011c
1a0014bc:	011c010e 	.word	0x011c010e
1a0014c0:	0071      	.short	0x0071
		digitalOuts = 0;
1a0014c2:	2100      	movs	r1, #0
1a0014c4:	6041      	str	r1, [r0, #4]
		digitalIn = 0;
1a0014c6:	6081      	str	r1, [r0, #8]
		Vout = 0;
1a0014c8:	60c1      	str	r1, [r0, #12]
		Vin = 0;
1a0014ca:	6101      	str	r1, [r0, #16]
		Iin = 0;
1a0014cc:	6141      	str	r1, [r0, #20]
		FSMReg->i=0;
1a0014ce:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c
		FSMReg->pasa=3;
1a0014d2:	2303      	movs	r3, #3
1a0014d4:	7503      	strb	r3, [r0, #20]
		if(false == sendDataPort(&testPort,(uint16_t) Vout, (uint8_t) digitalOuts, 0))
1a0014d6:	460b      	mov	r3, r1
1a0014d8:	460a      	mov	r2, r1
1a0014da:	3020      	adds	r0, #32
1a0014dc:	f000 fb3c 	bl	1a001b58 <sendDataPort>
}
1a0014e0:	b007      	add	sp, #28
1a0014e2:	bd30      	pop	{r4, r5, pc}
		digitalOuts = 0x08;
1a0014e4:	2508      	movs	r5, #8
1a0014e6:	6045      	str	r5, [r0, #4]
		sendDataPort(&testPort,(uint16_t) Vout, (uint8_t) digitalOuts, 0);
1a0014e8:	2300      	movs	r3, #0
1a0014ea:	462a      	mov	r2, r5
1a0014ec:	8981      	ldrh	r1, [r0, #12]
1a0014ee:	3020      	adds	r0, #32
1a0014f0:	f000 fb32 	bl	1a001b58 <sendDataPort>
		FSMReg->tickRegister=xTaskGetTickCount();//guardo el tick para la demora
1a0014f4:	f001 fd86 	bl	1a003004 <xTaskGetTickCount>
1a0014f8:	6320      	str	r0, [r4, #48]	; 0x30
		FSMReg->state= WAIT_2S;
1a0014fa:	7065      	strb	r5, [r4, #1]
		break;
1a0014fc:	e7f0      	b.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
		if (checkTimeout (FSMReg->tickRegister, 2000))
1a0014fe:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
1a001502:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a001504:	f7ff ff97 	bl	1a001436 <checkTimeout>
1a001508:	2800      	cmp	r0, #0
1a00150a:	d0e9      	beq.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
			FSMReg->state= TRIGGER;
1a00150c:	230a      	movs	r3, #10
1a00150e:	7063      	strb	r3, [r4, #1]
1a001510:	e7e6      	b.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
		digitalOuts = 0x09;
1a001512:	2509      	movs	r5, #9
1a001514:	6045      	str	r5, [r0, #4]
		sendDataPort(&testPort,(uint16_t) Vout, (uint8_t) digitalOuts, 0);
1a001516:	2300      	movs	r3, #0
1a001518:	462a      	mov	r2, r5
1a00151a:	8981      	ldrh	r1, [r0, #12]
1a00151c:	3020      	adds	r0, #32
1a00151e:	f000 fb1b 	bl	1a001b58 <sendDataPort>
		FSMReg->tickRegister=xTaskGetTickCount();//guardo el tick para la demora
1a001522:	f001 fd6f 	bl	1a003004 <xTaskGetTickCount>
1a001526:	6320      	str	r0, [r4, #48]	; 0x30
		FSMReg->state= WAIT_2S2;
1a001528:	7065      	strb	r5, [r4, #1]
		break;
1a00152a:	e7d9      	b.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
		if (checkTimeout (FSMReg->tickRegister, 2000))
1a00152c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
1a001530:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a001532:	f7ff ff80 	bl	1a001436 <checkTimeout>
1a001536:	2800      	cmp	r0, #0
1a001538:	d0d2      	beq.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
			digitalOuts = 0x08; //Termino el pulso de disparo
1a00153a:	2208      	movs	r2, #8
1a00153c:	6062      	str	r2, [r4, #4]
			sendDataPort(&testPort,(uint16_t) Vout, (uint8_t) digitalOuts, 0);
1a00153e:	2300      	movs	r3, #0
1a001540:	89a1      	ldrh	r1, [r4, #12]
1a001542:	f104 0020 	add.w	r0, r4, #32
1a001546:	f000 fb07 	bl	1a001b58 <sendDataPort>
			sumIn0=0;
1a00154a:	2300      	movs	r3, #0
1a00154c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
			FSMReg->tickRegister = xTaskGetTickCount(); //Leo el tick para hacer un timeout si no se enciende el temporizador
1a001550:	f001 fd58 	bl	1a003004 <xTaskGetTickCount>
1a001554:	6320      	str	r0, [r4, #48]	; 0x30
			FSMReg->state= WAIT_ON;
1a001556:	2323      	movs	r3, #35	; 0x23
1a001558:	7063      	strb	r3, [r4, #1]
1a00155a:	e7c1      	b.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
		receiveDataPort(&testPort,&ADC1DataTemp,&ADC2DataTemp, &digInTemp,0);
1a00155c:	2300      	movs	r3, #0
1a00155e:	9300      	str	r3, [sp, #0]
1a001560:	f10d 030f 	add.w	r3, sp, #15
1a001564:	aa04      	add	r2, sp, #16
1a001566:	f10d 0112 	add.w	r1, sp, #18
1a00156a:	3020      	adds	r0, #32
1a00156c:	f000 fb18 	bl	1a001ba0 <receiveDataPort>
		if (checkTimeout (FSMReg->tickRegister, 30000))
1a001570:	f247 5130 	movw	r1, #30000	; 0x7530
1a001574:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a001576:	f7ff ff5e 	bl	1a001436 <checkTimeout>
1a00157a:	b950      	cbnz	r0, 1a001592 <FSMPruebaTemporizadores+0x12a>
		if (digInTemp&0x01)
1a00157c:	f89d 300f 	ldrb.w	r3, [sp, #15]
1a001580:	f013 0f01 	tst.w	r3, #1
1a001584:	d00d      	beq.n	1a0015a2 <FSMPruebaTemporizadores+0x13a>
				sumIn0++;
1a001586:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
1a00158a:	3301      	adds	r3, #1
1a00158c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
1a001590:	e7a6      	b.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
			FSMReg->i=2;
1a001592:	2302      	movs	r3, #2
1a001594:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
			FSMReg->pasa=0;
1a001598:	2300      	movs	r3, #0
1a00159a:	7523      	strb	r3, [r4, #20]
			FSMReg->state= STOP;
1a00159c:	2321      	movs	r3, #33	; 0x21
1a00159e:	7063      	strb	r3, [r4, #1]
			break;
1a0015a0:	e79e      	b.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
			tempTick = xTaskGetTickCount();
1a0015a2:	f001 fd2f 	bl	1a003004 <xTaskGetTickCount>
1a0015a6:	9005      	str	r0, [sp, #20]
			if (sumIn0>0)
1a0015a8:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
1a0015ac:	2b00      	cmp	r3, #0
1a0015ae:	d097      	beq.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
				sumIn0--;
1a0015b0:	3b01      	subs	r3, #1
1a0015b2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
1a0015b6:	e793      	b.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
		receiveDataPort(&testPort,&ADC1DataTemp,&ADC2DataTemp, &digInTemp,0);
1a0015b8:	2300      	movs	r3, #0
1a0015ba:	9300      	str	r3, [sp, #0]
1a0015bc:	f10d 030f 	add.w	r3, sp, #15
1a0015c0:	aa04      	add	r2, sp, #16
1a0015c2:	f10d 0112 	add.w	r1, sp, #18
1a0015c6:	3020      	adds	r0, #32
1a0015c8:	f000 faea 	bl	1a001ba0 <receiveDataPort>
		if (digInTemp&0x01)
1a0015cc:	f89d 300f 	ldrb.w	r3, [sp, #15]
1a0015d0:	f013 0f01 	tst.w	r3, #1
1a0015d4:	d106      	bne.n	1a0015e4 <FSMPruebaTemporizadores+0x17c>
			if (sumIn0>0)
1a0015d6:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
1a0015da:	b14b      	cbz	r3, 1a0015f0 <FSMPruebaTemporizadores+0x188>
				sumIn0--;
1a0015dc:	3b01      	subs	r3, #1
1a0015de:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
1a0015e2:	e77d      	b.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
				sumIn0++;
1a0015e4:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
1a0015e8:	3301      	adds	r3, #1
1a0015ea:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
1a0015ee:	e777      	b.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
				FSMReg->state= CHECK_TIME;
1a0015f0:	230c      	movs	r3, #12
1a0015f2:	7063      	strb	r3, [r4, #1]
				digitalIn=0x00;
1a0015f4:	2300      	movs	r3, #0
1a0015f6:	60a3      	str	r3, [r4, #8]
1a0015f8:	e772      	b.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
		tempTick = xTaskGetTickCount();
1a0015fa:	f001 fd03 	bl	1a003004 <xTaskGetTickCount>
1a0015fe:	9005      	str	r0, [sp, #20]
		if (tempTick >FSMReg->tickRegister)
1a001600:	6b22      	ldr	r2, [r4, #48]	; 0x30
1a001602:	9b05      	ldr	r3, [sp, #20]
1a001604:	429a      	cmp	r2, r3
1a001606:	d213      	bcs.n	1a001630 <FSMPruebaTemporizadores+0x1c8>
			tempTick = (tempTick-FSMReg->tickRegister)/ (1000* portTICK_PERIOD_MS);
1a001608:	9b05      	ldr	r3, [sp, #20]
1a00160a:	1a9b      	subs	r3, r3, r2
1a00160c:	4a30      	ldr	r2, [pc, #192]	; (1a0016d0 <FSMPruebaTemporizadores+0x268>)
1a00160e:	fba2 2303 	umull	r2, r3, r2, r3
1a001612:	099b      	lsrs	r3, r3, #6
1a001614:	9305      	str	r3, [sp, #20]
		switch(FSMReg->i){
1a001616:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a00161a:	b1a3      	cbz	r3, 1a001646 <FSMPruebaTemporizadores+0x1de>
1a00161c:	2b01      	cmp	r3, #1
1a00161e:	d025      	beq.n	1a00166c <FSMPruebaTemporizadores+0x204>
		if(FSMReg->i==2)
1a001620:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a001624:	2b02      	cmp	r3, #2
1a001626:	f47f af5b 	bne.w	1a0014e0 <FSMPruebaTemporizadores+0x78>
			FSMReg->state= STOP;
1a00162a:	2321      	movs	r3, #33	; 0x21
1a00162c:	7063      	strb	r3, [r4, #1]
1a00162e:	e757      	b.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
			tempTick = (tempTick + (0xFFFF - FSMReg->tickRegister))/ (1000* portTICK_PERIOD_MS);
1a001630:	9b05      	ldr	r3, [sp, #20]
1a001632:	1a9b      	subs	r3, r3, r2
1a001634:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
1a001638:	33ff      	adds	r3, #255	; 0xff
1a00163a:	4a25      	ldr	r2, [pc, #148]	; (1a0016d0 <FSMPruebaTemporizadores+0x268>)
1a00163c:	fba2 2303 	umull	r2, r3, r2, r3
1a001640:	099b      	lsrs	r3, r3, #6
1a001642:	9305      	str	r3, [sp, #20]
1a001644:	e7e7      	b.n	1a001616 <FSMPruebaTemporizadores+0x1ae>
				if ((minShort < tempTick)&&(maxShort < tempTick))//Comparo el tiempo medido
1a001646:	69a2      	ldr	r2, [r4, #24]
1a001648:	6810      	ldr	r0, [r2, #0]
1a00164a:	9905      	ldr	r1, [sp, #20]
1a00164c:	4288      	cmp	r0, r1
1a00164e:	d207      	bcs.n	1a001660 <FSMPruebaTemporizadores+0x1f8>
1a001650:	6851      	ldr	r1, [r2, #4]
1a001652:	9a05      	ldr	r2, [sp, #20]
1a001654:	4291      	cmp	r1, r2
1a001656:	d203      	bcs.n	1a001660 <FSMPruebaTemporizadores+0x1f8>
					FSMReg->i++;
1a001658:	3301      	adds	r3, #1
1a00165a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
1a00165e:	e7df      	b.n	1a001620 <FSMPruebaTemporizadores+0x1b8>
					FSMReg->i=2;
1a001660:	2302      	movs	r3, #2
1a001662:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
					FSMReg->pasa=0;
1a001666:	2300      	movs	r3, #0
1a001668:	7523      	strb	r3, [r4, #20]
1a00166a:	e7d9      	b.n	1a001620 <FSMPruebaTemporizadores+0x1b8>
				if ((minLong < tempTick)&&(maxLong < tempTick))//Comparo el tiempo medido
1a00166c:	69a2      	ldr	r2, [r4, #24]
1a00166e:	6890      	ldr	r0, [r2, #8]
1a001670:	9905      	ldr	r1, [sp, #20]
1a001672:	4288      	cmp	r0, r1
1a001674:	d209      	bcs.n	1a00168a <FSMPruebaTemporizadores+0x222>
1a001676:	68d1      	ldr	r1, [r2, #12]
1a001678:	9a05      	ldr	r2, [sp, #20]
1a00167a:	4291      	cmp	r1, r2
1a00167c:	d205      	bcs.n	1a00168a <FSMPruebaTemporizadores+0x222>
					FSMReg->i++;
1a00167e:	3301      	adds	r3, #1
1a001680:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
					FSMReg->pasa=1; //Cuando paso todas las pruebas marco como PASA
1a001684:	2301      	movs	r3, #1
1a001686:	7523      	strb	r3, [r4, #20]
1a001688:	e7ca      	b.n	1a001620 <FSMPruebaTemporizadores+0x1b8>
					FSMReg->i=2;
1a00168a:	2302      	movs	r3, #2
1a00168c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
					FSMReg->pasa=0;
1a001690:	2300      	movs	r3, #0
1a001692:	7523      	strb	r3, [r4, #20]
1a001694:	e7c4      	b.n	1a001620 <FSMPruebaTemporizadores+0x1b8>
		digitalOuts = 0;
1a001696:	2100      	movs	r1, #0
1a001698:	6041      	str	r1, [r0, #4]
		digitalIn = 0;
1a00169a:	6081      	str	r1, [r0, #8]
		Vout = 0;
1a00169c:	60c1      	str	r1, [r0, #12]
		Vin = 0;
1a00169e:	6101      	str	r1, [r0, #16]
		Iin = 0;
1a0016a0:	6141      	str	r1, [r0, #20]
		FSMReg->i=0;
1a0016a2:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c
		if(false == sendDataPort(&testPort,(uint16_t) Vout, (uint8_t) digitalOuts, 0))
1a0016a6:	460b      	mov	r3, r1
1a0016a8:	460a      	mov	r2, r1
1a0016aa:	3020      	adds	r0, #32
1a0016ac:	f000 fa54 	bl	1a001b58 <sendDataPort>
	return;
1a0016b0:	e716      	b.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
		digitalOuts = 0;
1a0016b2:	2100      	movs	r1, #0
1a0016b4:	6041      	str	r1, [r0, #4]
		digitalIn = 0;
1a0016b6:	6081      	str	r1, [r0, #8]
		Vout = 0;
1a0016b8:	60c1      	str	r1, [r0, #12]
		Vin = 0;
1a0016ba:	6101      	str	r1, [r0, #16]
		Iin = 0;
1a0016bc:	6141      	str	r1, [r0, #20]
		FSMReg->i=0;
1a0016be:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c
		if(false == sendDataPort(&testPort,(uint16_t) Vout, (uint8_t) digitalOuts, 0))
1a0016c2:	460b      	mov	r3, r1
1a0016c4:	460a      	mov	r2, r1
1a0016c6:	3020      	adds	r0, #32
1a0016c8:	f000 fa46 	bl	1a001b58 <sendDataPort>
	return;
1a0016cc:	e708      	b.n	1a0014e0 <FSMPruebaTemporizadores+0x78>
1a0016ce:	bf00      	nop
1a0016d0:	10624dd3 	.word	0x10624dd3

1a0016d4 <testsTask>:
{
1a0016d4:	b510      	push	{r4, lr}
1a0016d6:	b082      	sub	sp, #8
1a0016d8:	4604      	mov	r4, r0
   vTaskDelay( 1000 / portTICK_RATE_MS );
1a0016da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a0016de:	f001 fdef 	bl	1a0032c0 <vTaskDelay>
   test->state= INIT;
1a0016e2:	2300      	movs	r3, #0
1a0016e4:	7063      	strb	r3, [r4, #1]
1a0016e6:	e009      	b.n	1a0016fc <testsTask+0x28>
		   test->test=order.test;
1a0016e8:	f89d 3004 	ldrb.w	r3, [sp, #4]
1a0016ec:	7023      	strb	r3, [r4, #0]
	   	   test->state= order.state;
1a0016ee:	f89d 3005 	ldrb.w	r3, [sp, #5]
1a0016f2:	7063      	strb	r3, [r4, #1]
1a0016f4:	e019      	b.n	1a00172a <testsTask+0x56>
				 FSMPruebaDrivers(test);
1a0016f6:	4620      	mov	r0, r4
1a0016f8:	f7ff fd16 	bl	1a001128 <FSMPruebaDrivers>
	   if (gpioRead(TEC1)==0)
1a0016fc:	2024      	movs	r0, #36	; 0x24
1a0016fe:	f003 fe1e 	bl	1a00533e <gpioRead>
1a001702:	b918      	cbnz	r0, 1a00170c <testsTask+0x38>
		   test->test=1;
1a001704:	2301      	movs	r3, #1
1a001706:	7023      	strb	r3, [r4, #0]
	   	   test->state= START;
1a001708:	2303      	movs	r3, #3
1a00170a:	7063      	strb	r3, [r4, #1]
	   if (gpioRead(TEC2)==0)
1a00170c:	2025      	movs	r0, #37	; 0x25
1a00170e:	f003 fe16 	bl	1a00533e <gpioRead>
1a001712:	b918      	cbnz	r0, 1a00171c <testsTask+0x48>
		   test->test=2;
1a001714:	2302      	movs	r3, #2
1a001716:	7023      	strb	r3, [r4, #0]
	   	   test->state= START;
1a001718:	2303      	movs	r3, #3
1a00171a:	7063      	strb	r3, [r4, #1]
	   if (pdTRUE == xQueueReceive(test->testControlQueue, &order,0))
1a00171c:	2200      	movs	r2, #0
1a00171e:	a901      	add	r1, sp, #4
1a001720:	69e0      	ldr	r0, [r4, #28]
1a001722:	f001 f841 	bl	1a0027a8 <xQueueReceive>
1a001726:	2801      	cmp	r0, #1
1a001728:	d0de      	beq.n	1a0016e8 <testsTask+0x14>
	   if (uxQueueMessagesWaiting(test->port.onRxQueue))
1a00172a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
1a00172c:	f001 f93d 	bl	1a0029aa <uxQueueMessagesWaiting>
1a001730:	2800      	cmp	r0, #0
1a001732:	d0e3      	beq.n	1a0016fc <testsTask+0x28>
		 switch(test->test){
1a001734:	7823      	ldrb	r3, [r4, #0]
1a001736:	2b01      	cmp	r3, #1
1a001738:	d0dd      	beq.n	1a0016f6 <testsTask+0x22>
1a00173a:	2b02      	cmp	r3, #2
1a00173c:	d1de      	bne.n	1a0016fc <testsTask+0x28>
				 FSMPruebaTemporizadores(test);
1a00173e:	4620      	mov	r0, r4
1a001740:	f7ff fe92 	bl	1a001468 <FSMPruebaTemporizadores>
				 break;
1a001744:	e7da      	b.n	1a0016fc <testsTask+0x28>
1a001746:	Address 0x000000001a001746 is out of bounds.


1a001748 <initEeprom>:


void initEeprom(void)
{
1a001748:	b510      	push	{r4, lr}
	Chip_EEPROM_Init(LPC_EEPROM); //inicializar la eeprom
1a00174a:	4c03      	ldr	r4, [pc, #12]	; (1a001758 <initEeprom+0x10>)
1a00174c:	4620      	mov	r0, r4
1a00174e:	f003 fa01 	bl	1a004b54 <Chip_EEPROM_Init>
 * @param	mode	: Auto Program Mode (One of EEPROM_AUTOPROG_* value)
 * @return	Nothing
 */
STATIC INLINE void Chip_EEPROM_SetAutoProg(LPC_EEPROM_T *pEEPROM, uint32_t mode)
{
	pEEPROM->AUTOPROG = mode;
1a001752:	2301      	movs	r3, #1
1a001754:	60e3      	str	r3, [r4, #12]
	Chip_EEPROM_SetAutoProg(LPC_EEPROM,EEPROM_AUTOPROG_AFT_1WORDWRITTEN); //Habilito autoprogramacion
}
1a001756:	bd10      	pop	{r4, pc}
1a001758:	4000e000 	.word	0x4000e000

1a00175c <loadParameters>:

//Cargar parametros desde EEPROM
void loadParameters (uint32_t testNumber)
{
1a00175c:	b410      	push	{r4}
	uint32_t* ptr = &parametersROM[testNumber][0];
1a00175e:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a001762:	0153      	lsls	r3, r2, #5
1a001764:	4c09      	ldr	r4, [pc, #36]	; (1a00178c <loadParameters+0x30>)
1a001766:	441c      	add	r4, r3
	uint32_t i = 0;
	uint32_t *pEepromMem = (uint32_t*)EEPROM_ADDRESS(testNumber,0);
1a001768:	f500 0180 	add.w	r1, r0, #4194304	; 0x400000
1a00176c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a001770:	01c9      	lsls	r1, r1, #7
	for(i = 0; i < PARAM_NUM * PORTS_NUMBER; i++) {
1a001772:	2300      	movs	r3, #0
1a001774:	e004      	b.n	1a001780 <loadParameters+0x24>
		ptr[i] = pEepromMem[i];
1a001776:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
1a00177a:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
	for(i = 0; i < PARAM_NUM * PORTS_NUMBER; i++) {
1a00177e:	3301      	adds	r3, #1
1a001780:	2b17      	cmp	r3, #23
1a001782:	d9f8      	bls.n	1a001776 <loadParameters+0x1a>
	}
}
1a001784:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001788:	4770      	bx	lr
1a00178a:	bf00      	nop
1a00178c:	10001b10 	.word	0x10001b10

1a001790 <pruebasInit>:
{
1a001790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001794:	b082      	sub	sp, #8
	initEeprom();
1a001796:	f7ff ffd7 	bl	1a001748 <initEeprom>
	ports.uartValue = UART_GPIO;
1a00179a:	4820      	ldr	r0, [pc, #128]	; (1a00181c <pruebasInit+0x8c>)
1a00179c:	2400      	movs	r4, #0
1a00179e:	7004      	strb	r4, [r0, #0]
	ports.baudRate = 460800;
1a0017a0:	f44f 23e1 	mov.w	r3, #460800	; 0x70800
1a0017a4:	6043      	str	r3, [r0, #4]
	portsdriverInit(&ports);
1a0017a6:	f000 f985 	bl	1a001ab4 <portsdriverInit>
	for (i=0;i<TESTS_QTY;i++)
1a0017aa:	e004      	b.n	1a0017b6 <pruebasInit+0x26>
			loadParameters ((uint32_t) i); 	//Cargo los parametros desde la EEPROM
1a0017ac:	4620      	mov	r0, r4
1a0017ae:	f7ff ffd5 	bl	1a00175c <loadParameters>
	for (i=0;i<TESTS_QTY;i++)
1a0017b2:	3401      	adds	r4, #1
1a0017b4:	b2e4      	uxtb	r4, r4
1a0017b6:	2c01      	cmp	r4, #1
1a0017b8:	d9f8      	bls.n	1a0017ac <pruebasInit+0x1c>
	for (i=0;i<PORTS_NUMBER;i++)
1a0017ba:	2400      	movs	r4, #0
1a0017bc:	e029      	b.n	1a001812 <pruebasInit+0x82>
		FSMRegisters[i].port = ports.port[i]; //Asigno las colas del puerto de pruebas
1a0017be:	4f18      	ldr	r7, [pc, #96]	; (1a001820 <pruebasInit+0x90>)
1a0017c0:	0125      	lsls	r5, r4, #4
1a0017c2:	1b2b      	subs	r3, r5, r4
1a0017c4:	ea4f 0c83 	mov.w	ip, r3, lsl #2
1a0017c8:	eb07 080c 	add.w	r8, r7, ip
1a0017cc:	f108 0620 	add.w	r6, r8, #32
1a0017d0:	eb04 0344 	add.w	r3, r4, r4, lsl #1
1a0017d4:	009a      	lsls	r2, r3, #2
1a0017d6:	4b11      	ldr	r3, [pc, #68]	; (1a00181c <pruebasInit+0x8c>)
1a0017d8:	4413      	add	r3, r2
1a0017da:	330c      	adds	r3, #12
1a0017dc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
1a0017e0:	e886 0007 	stmia.w	r6, {r0, r1, r2}
		FSMRegisters[i].test = 0;
1a0017e4:	2600      	movs	r6, #0
1a0017e6:	f807 600c 	strb.w	r6, [r7, ip]
		FSMRegisters[i].state = INIT;
1a0017ea:	f888 6001 	strb.w	r6, [r8, #1]
		FSMRegisters[i].testControlQueue = xQueueCreate(CONTROL_QUEUE_LEN,sizeof(testOrder_t)); //Creo la cola por donde llegan las ordenes para la tarea de pruebas
1a0017ee:	4632      	mov	r2, r6
1a0017f0:	2102      	movs	r1, #2
1a0017f2:	200a      	movs	r0, #10
1a0017f4:	f000 fe8d 	bl	1a002512 <xQueueGenericCreate>
1a0017f8:	f8c8 001c 	str.w	r0, [r8, #28]
		xTaskCreate(
1a0017fc:	9601      	str	r6, [sp, #4]
1a0017fe:	2201      	movs	r2, #1
1a001800:	9200      	str	r2, [sp, #0]
1a001802:	4643      	mov	r3, r8
1a001804:	225a      	movs	r2, #90	; 0x5a
1a001806:	4907      	ldr	r1, [pc, #28]	; (1a001824 <pruebasInit+0x94>)
1a001808:	4807      	ldr	r0, [pc, #28]	; (1a001828 <pruebasInit+0x98>)
1a00180a:	f001 fb76 	bl	1a002efa <xTaskCreate>
	for (i=0;i<PORTS_NUMBER;i++)
1a00180e:	3401      	adds	r4, #1
1a001810:	b2e4      	uxtb	r4, r4
1a001812:	2c05      	cmp	r4, #5
1a001814:	d9d3      	bls.n	1a0017be <pruebasInit+0x2e>
}
1a001816:	b002      	add	sp, #8
1a001818:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00181c:	10001bd0 	.word	0x10001bd0
1a001820:	10004ecc 	.word	0x10004ecc
1a001824:	1a006d0c 	.word	0x1a006d0c
1a001828:	1a0016d5 	.word	0x1a0016d5

1a00182c <getParameters>:

//Obtener el puntero a los paramtros del test en RAM
uint32_t * getParameters (uint32_t testNumber,uint8_t port)
{
	return (&parametersROM[testNumber][port*PARAM_NUM]);
1a00182c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a001830:	00c3      	lsls	r3, r0, #3
1a001832:	eb03 0181 	add.w	r1, r3, r1, lsl #2
}
1a001836:	4802      	ldr	r0, [pc, #8]	; (1a001840 <getParameters+0x14>)
1a001838:	eb00 0081 	add.w	r0, r0, r1, lsl #2
1a00183c:	4770      	bx	lr
1a00183e:	bf00      	nop
1a001840:	10001b10 	.word	0x10001b10

1a001844 <saveParameters>:

//Guardar los parametros del test en EEPROM
void saveParameters (uint32_t testNumber)
{
1a001844:	b570      	push	{r4, r5, r6, lr}
	//uint32_t* ptr = &parametersROM[testNumber-1][0];
	uint32_t* ptr = &parametersROM[testNumber][0];
1a001846:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a00184a:	0153      	lsls	r3, r2, #5
1a00184c:	4e0a      	ldr	r6, [pc, #40]	; (1a001878 <saveParameters+0x34>)
1a00184e:	441e      	add	r6, r3
	uint8_t i = 0;
	uint32_t *pEepromMem = (uint32_t*)EEPROM_ADDRESS(testNumber,0);
1a001850:	f500 0580 	add.w	r5, r0, #4194304	; 0x400000
1a001854:	f505 6500 	add.w	r5, r5, #2048	; 0x800
1a001858:	01ed      	lsls	r5, r5, #7
	uint32_t size =PARAM_NUM * PORTS_NUMBER;
	if(size > EEPROM_PAGE_SIZE )
	   size = EEPROM_PAGE_SIZE;

	  //for(i = 0; i < size/4; i++) {
	for(i = 0; i < size; i++) {
1a00185a:	2400      	movs	r4, #0
1a00185c:	e009      	b.n	1a001872 <saveParameters+0x2e>
	   pEepromMem[i] = ptr[i];
1a00185e:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
1a001862:	f845 3024 	str.w	r3, [r5, r4, lsl #2]

	   Chip_EEPROM_WaitForIntStatus(LPC_EEPROM, EEPROM_INT_ENDOFPROG);
1a001866:	2104      	movs	r1, #4
1a001868:	4804      	ldr	r0, [pc, #16]	; (1a00187c <saveParameters+0x38>)
1a00186a:	f003 f97f 	bl	1a004b6c <Chip_EEPROM_WaitForIntStatus>
	for(i = 0; i < size; i++) {
1a00186e:	3401      	adds	r4, #1
1a001870:	b2e4      	uxtb	r4, r4
1a001872:	2c17      	cmp	r4, #23
1a001874:	d9f3      	bls.n	1a00185e <saveParameters+0x1a>
	  }
}
1a001876:	bd70      	pop	{r4, r5, r6, pc}
1a001878:	10001b10 	.word	0x10001b10
1a00187c:	4000e000 	.word	0x4000e000

1a001880 <updateAllParameters>:

//Actualizar los parametros en los registros de las FSM
void updateAllParameters (uint8_t testNum){
	uint8_t i;

	for (i=0;i<PORTS_NUMBER;i++)
1a001880:	2300      	movs	r3, #0
1a001882:	2b05      	cmp	r3, #5
1a001884:	d815      	bhi.n	1a0018b2 <updateAllParameters+0x32>
void updateAllParameters (uint8_t testNum){
1a001886:	b410      	push	{r4}
		FSMRegisters[i].param = &parametersROM[testNum][i*PARAM_NUM]; //busco el punto donde estan los parametros del test actual en este puerto
1a001888:	eb00 0140 	add.w	r1, r0, r0, lsl #1
1a00188c:	00ca      	lsls	r2, r1, #3
1a00188e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
1a001892:	4908      	ldr	r1, [pc, #32]	; (1a0018b4 <updateAllParameters+0x34>)
1a001894:	eb01 0282 	add.w	r2, r1, r2, lsl #2
1a001898:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
1a00189c:	008c      	lsls	r4, r1, #2
1a00189e:	4906      	ldr	r1, [pc, #24]	; (1a0018b8 <updateAllParameters+0x38>)
1a0018a0:	4421      	add	r1, r4
1a0018a2:	618a      	str	r2, [r1, #24]
	for (i=0;i<PORTS_NUMBER;i++)
1a0018a4:	3301      	adds	r3, #1
1a0018a6:	b2db      	uxtb	r3, r3
1a0018a8:	2b05      	cmp	r3, #5
1a0018aa:	d9ed      	bls.n	1a001888 <updateAllParameters+0x8>
}
1a0018ac:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0018b0:	4770      	bx	lr
1a0018b2:	4770      	bx	lr
1a0018b4:	10001b10 	.word	0x10001b10
1a0018b8:	10004ecc 	.word	0x10004ecc

1a0018bc <onRxCallback>:
}


// Callback para la recepcin serie a travs de la UART USB.
void onRxCallback(void *param)
{
1a0018bc:	b530      	push	{r4, r5, lr}
1a0018be:	b083      	sub	sp, #12
1a0018c0:	4604      	mov	r4, r0
	__asm volatile
1a0018c2:	f3ef 8511 	mrs	r5, BASEPRI
1a0018c6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0018ca:	f383 8811 	msr	BASEPRI, r3
1a0018ce:	f3bf 8f6f 	isb	sy
1a0018d2:	f3bf 8f4f 	dsb	sy
	portsConfig_t* ports = (portsConfig_t*) param;

	//Inicio seccion critica
	uxSavedInterruptStatus = taskENTER_CRITICAL_FROM_ISR();	//

	aux = uartRxRead(ports->uartValue);
1a0018d6:	7800      	ldrb	r0, [r0, #0]
1a0018d8:	f003 fb18 	bl	1a004f0c <uartRxRead>

	if(aux & 0x80) //Si el primer bit es 1 significa que estoy recibiendo el primer byte
1a0018dc:	f010 0f80 	tst.w	r0, #128	; 0x80
1a0018e0:	d109      	bne.n	1a0018f6 <onRxCallback+0x3a>
		byteNumber=1;
		receivedData.rxData [0]=aux;
		}
	else
	{
		if(byteNumber==1)
1a0018e2:	4b16      	ldr	r3, [pc, #88]	; (1a00193c <onRxCallback+0x80>)
1a0018e4:	781b      	ldrb	r3, [r3, #0]
1a0018e6:	2b01      	cmp	r3, #1
1a0018e8:	d118      	bne.n	1a00191c <onRxCallback+0x60>
		{
			byteNumber=2;
1a0018ea:	4b14      	ldr	r3, [pc, #80]	; (1a00193c <onRxCallback+0x80>)
1a0018ec:	2202      	movs	r2, #2
1a0018ee:	701a      	strb	r2, [r3, #0]
			receivedData.rxData [1]= aux;
1a0018f0:	4b13      	ldr	r3, [pc, #76]	; (1a001940 <onRxCallback+0x84>)
1a0018f2:	7058      	strb	r0, [r3, #1]
1a0018f4:	e004      	b.n	1a001900 <onRxCallback+0x44>
		byteNumber=1;
1a0018f6:	4b11      	ldr	r3, [pc, #68]	; (1a00193c <onRxCallback+0x80>)
1a0018f8:	2201      	movs	r2, #1
1a0018fa:	701a      	strb	r2, [r3, #0]
		receivedData.rxData [0]=aux;
1a0018fc:	4b10      	ldr	r3, [pc, #64]	; (1a001940 <onRxCallback+0x84>)
1a0018fe:	7018      	strb	r0, [r3, #0]
	__asm volatile
1a001900:	f385 8811 	msr	BASEPRI, r5


	taskEXIT_CRITICAL_FROM_ISR(uxSavedInterruptStatus);

	//Chequeo de cambio de contexto
	if (xHigherPriorityTaskWoken)
1a001904:	9b01      	ldr	r3, [sp, #4]
1a001906:	b13b      	cbz	r3, 1a001918 <onRxCallback+0x5c>
	{
		/* Actual macro used here is port specific. */
		taskYIELD();
1a001908:	4b0e      	ldr	r3, [pc, #56]	; (1a001944 <onRxCallback+0x88>)
1a00190a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00190e:	601a      	str	r2, [r3, #0]
1a001910:	f3bf 8f4f 	dsb	sy
1a001914:	f3bf 8f6f 	isb	sy
	}

}
1a001918:	b003      	add	sp, #12
1a00191a:	bd30      	pop	{r4, r5, pc}
			receivedData.rxData [2] = aux;
1a00191c:	4908      	ldr	r1, [pc, #32]	; (1a001940 <onRxCallback+0x84>)
1a00191e:	7088      	strb	r0, [r1, #2]
			aux=(receivedData.rxData[0]>>4)&0x07; //Obtengo el address del puerto que envio el dato
1a001920:	780b      	ldrb	r3, [r1, #0]
1a001922:	f3c3 1302 	ubfx	r3, r3, #4, #3
			xQueueSendFromISR( ports->port[aux].onRxQueue, ( void * ) &receivedData, &xHigherPriorityTaskWoken );//Pongo en cola los datos recividos en la cola correspondiente
1a001926:	eb03 0343 	add.w	r3, r3, r3, lsl #1
1a00192a:	009a      	lsls	r2, r3, #2
1a00192c:	4414      	add	r4, r2
1a00192e:	2300      	movs	r3, #0
1a001930:	aa01      	add	r2, sp, #4
1a001932:	6960      	ldr	r0, [r4, #20]
1a001934:	f000 fed2 	bl	1a0026dc <xQueueGenericSendFromISR>
1a001938:	e7e2      	b.n	1a001900 <onRxCallback+0x44>
1a00193a:	bf00      	nop
1a00193c:	10001c25 	.word	0x10001c25
1a001940:	10001c3c 	.word	0x10001c3c
1a001944:	e000ed04 	.word	0xe000ed04

1a001948 <onTxTimeOutCallback>:

//Callback del timer de transmision
void onTxTimeOutCallback(TimerHandle_t xTimer)
{
1a001948:	b510      	push	{r4, lr}
	// Obtenemos los datos de la UART seleccionada, aprovechando el campo reservado
	// para el Timer ID.
	portsConfig_t *ports= (portsConfig_t *) pvTimerGetTimerID(xTimer);
1a00194a:	f002 f8cc 	bl	1a003ae6 <pvTimerGetTimerID>
1a00194e:	4604      	mov	r4, r0
	gpioToggle( GPIO0 );
1a001950:	2020      	movs	r0, #32
1a001952:	f003 fd28 	bl	1a0053a6 <gpioToggle>

	//Configuro el callback de la transmision de UART
	uartCallbackSet(ports->uartValue, UART_TRANSMITER_FREE,onTxCallback, (void*) ports);
1a001956:	4623      	mov	r3, r4
1a001958:	4a04      	ldr	r2, [pc, #16]	; (1a00196c <onTxTimeOutCallback+0x24>)
1a00195a:	2101      	movs	r1, #1
1a00195c:	7820      	ldrb	r0, [r4, #0]
1a00195e:	f003 fa3f 	bl	1a004de0 <uartCallbackSet>
	uartSetPendingInterrupt(ports->uartValue);
1a001962:	7820      	ldrb	r0, [r4, #0]
1a001964:	f003 faae 	bl	1a004ec4 <uartSetPendingInterrupt>
}
1a001968:	bd10      	pop	{r4, pc}
1a00196a:	bf00      	nop
1a00196c:	1a001971 	.word	0x1a001971

1a001970 <onTxCallback>:
}



void onTxCallback(void*param)
{
1a001970:	b530      	push	{r4, r5, lr}
1a001972:	b083      	sub	sp, #12
1a001974:	4605      	mov	r5, r0
	portsConfig_t *ports = (portsConfig_t *) param;
	BaseType_t xTaskWokenByReceive = pdFALSE; //Variable para evaluar el cambio de contexto al finaliza la interrupcion
1a001976:	2300      	movs	r3, #0
1a001978:	9301      	str	r3, [sp, #4]
	uint8_t emptyData = 0xff; //Byte que se envia dos veces para darle tiempo al esclavo para responder
	static uint8_t transmitEmpty = 0;



	if (portIndex==0 && byteIndex==0)
1a00197a:	4b38      	ldr	r3, [pc, #224]	; (1a001a5c <onTxCallback+0xec>)
1a00197c:	781b      	ldrb	r3, [r3, #0]
1a00197e:	b91b      	cbnz	r3, 1a001988 <onTxCallback+0x18>
1a001980:	4b37      	ldr	r3, [pc, #220]	; (1a001a60 <onTxCallback+0xf0>)
1a001982:	781c      	ldrb	r4, [r3, #0]
1a001984:	2c00      	cmp	r4, #0
1a001986:	d035      	beq.n	1a0019f4 <onTxCallback+0x84>
			xQueueReceiveFromISR(ports->port[i].onTxQueue,(void*)&dataToSend[i],&xTaskWokenByReceive);

	}

	//Si llegu a la interrupcion es porque hay que enviar datos
	if(transmitEmpty==0)
1a001988:	4b36      	ldr	r3, [pc, #216]	; (1a001a64 <onTxCallback+0xf4>)
1a00198a:	781b      	ldrb	r3, [r3, #0]
1a00198c:	2b00      	cmp	r3, #0
1a00198e:	d14a      	bne.n	1a001a26 <onTxCallback+0xb6>
	{
		uartTxWrite(ports->uartValue,dataToSend[portIndex].txData[byteIndex]);
1a001990:	4b32      	ldr	r3, [pc, #200]	; (1a001a5c <onTxCallback+0xec>)
1a001992:	781b      	ldrb	r3, [r3, #0]
1a001994:	4c32      	ldr	r4, [pc, #200]	; (1a001a60 <onTxCallback+0xf0>)
1a001996:	7821      	ldrb	r1, [r4, #0]
1a001998:	eb03 0343 	add.w	r3, r3, r3, lsl #1
1a00199c:	4a32      	ldr	r2, [pc, #200]	; (1a001a68 <onTxCallback+0xf8>)
1a00199e:	4413      	add	r3, r2
1a0019a0:	5c59      	ldrb	r1, [r3, r1]
1a0019a2:	7828      	ldrb	r0, [r5, #0]
1a0019a4:	f003 fabc 	bl	1a004f20 <uartTxWrite>
		//Luego verifico si termine de enviar el frame completo y deshabilito la interrupcion
		if (byteIndex<2)
1a0019a8:	7823      	ldrb	r3, [r4, #0]
1a0019aa:	2b01      	cmp	r3, #1
1a0019ac:	d925      	bls.n	1a0019fa <onTxCallback+0x8a>
			uartCallbackSet(ports->uartValue, UART_TRANSMITER_FREE,onTxCallback, (void*) ports);
			uartSetPendingInterrupt(ports->uartValue); //Disparo el envio del siguiente byte
		}
		else
		{
			transmitEmpty=1;//
1a0019ae:	4b2d      	ldr	r3, [pc, #180]	; (1a001a64 <onTxCallback+0xf4>)
1a0019b0:	2201      	movs	r2, #1
1a0019b2:	701a      	strb	r2, [r3, #0]
			if (portIndex<(PORTS_NUMBER-1))
1a0019b4:	4b29      	ldr	r3, [pc, #164]	; (1a001a5c <onTxCallback+0xec>)
1a0019b6:	781b      	ldrb	r3, [r3, #0]
1a0019b8:	2b04      	cmp	r3, #4
1a0019ba:	d82a      	bhi.n	1a001a12 <onTxCallback+0xa2>
			{
				portIndex++;
1a0019bc:	4413      	add	r3, r2
1a0019be:	4a27      	ldr	r2, [pc, #156]	; (1a001a5c <onTxCallback+0xec>)
1a0019c0:	7013      	strb	r3, [r2, #0]
				byteIndex=0;
1a0019c2:	4b27      	ldr	r3, [pc, #156]	; (1a001a60 <onTxCallback+0xf0>)
1a0019c4:	2200      	movs	r2, #0
1a0019c6:	701a      	strb	r2, [r3, #0]
				uartCallbackSet(ports->uartValue, UART_TRANSMITER_FREE,onTxCallback, (void*) ports);
1a0019c8:	462b      	mov	r3, r5
1a0019ca:	4a28      	ldr	r2, [pc, #160]	; (1a001a6c <onTxCallback+0xfc>)
1a0019cc:	2101      	movs	r1, #1
1a0019ce:	7828      	ldrb	r0, [r5, #0]
1a0019d0:	f003 fa06 	bl	1a004de0 <uartCallbackSet>
				uartSetPendingInterrupt(ports->uartValue);//Disparo el envio del siguiente byte
1a0019d4:	7828      	ldrb	r0, [r5, #0]
1a0019d6:	f003 fa75 	bl	1a004ec4 <uartSetPendingInterrupt>
1a0019da:	e02f      	b.n	1a001a3c <onTxCallback+0xcc>
			xQueueReceiveFromISR(ports->port[i].onTxQueue,(void*)&dataToSend[i],&xTaskWokenByReceive);
1a0019dc:	eb04 0344 	add.w	r3, r4, r4, lsl #1
1a0019e0:	eb05 0083 	add.w	r0, r5, r3, lsl #2
1a0019e4:	aa01      	add	r2, sp, #4
1a0019e6:	4920      	ldr	r1, [pc, #128]	; (1a001a68 <onTxCallback+0xf8>)
1a0019e8:	4419      	add	r1, r3
1a0019ea:	6900      	ldr	r0, [r0, #16]
1a0019ec:	f000 ff88 	bl	1a002900 <xQueueReceiveFromISR>
		for (i=0;i<PORTS_NUMBER;i++)
1a0019f0:	3401      	adds	r4, #1
1a0019f2:	b2e4      	uxtb	r4, r4
1a0019f4:	2c05      	cmp	r4, #5
1a0019f6:	d9f1      	bls.n	1a0019dc <onTxCallback+0x6c>
1a0019f8:	e7c6      	b.n	1a001988 <onTxCallback+0x18>
			byteIndex++;
1a0019fa:	3301      	adds	r3, #1
1a0019fc:	7023      	strb	r3, [r4, #0]
			uartCallbackSet(ports->uartValue, UART_TRANSMITER_FREE,onTxCallback, (void*) ports);
1a0019fe:	462b      	mov	r3, r5
1a001a00:	4a1a      	ldr	r2, [pc, #104]	; (1a001a6c <onTxCallback+0xfc>)
1a001a02:	2101      	movs	r1, #1
1a001a04:	7828      	ldrb	r0, [r5, #0]
1a001a06:	f003 f9eb 	bl	1a004de0 <uartCallbackSet>
			uartSetPendingInterrupt(ports->uartValue); //Disparo el envio del siguiente byte
1a001a0a:	7828      	ldrb	r0, [r5, #0]
1a001a0c:	f003 fa5a 	bl	1a004ec4 <uartSetPendingInterrupt>
1a001a10:	e014      	b.n	1a001a3c <onTxCallback+0xcc>
			}
			else
			{
				portIndex=0;
1a001a12:	2300      	movs	r3, #0
1a001a14:	4a11      	ldr	r2, [pc, #68]	; (1a001a5c <onTxCallback+0xec>)
1a001a16:	7013      	strb	r3, [r2, #0]
				byteIndex=0;
1a001a18:	4a11      	ldr	r2, [pc, #68]	; (1a001a60 <onTxCallback+0xf0>)
1a001a1a:	7013      	strb	r3, [r2, #0]
				uartCallbackClr(ports->uartValue, UART_TRANSMITER_FREE); //Deshabilito la interrupcion de TX
1a001a1c:	2101      	movs	r1, #1
1a001a1e:	7828      	ldrb	r0, [r5, #0]
1a001a20:	f003 fa3c 	bl	1a004e9c <uartCallbackClr>
1a001a24:	e00a      	b.n	1a001a3c <onTxCallback+0xcc>
			}
		}
	}
	else
	{
		uartTxWrite(ports->uartValue,emptyData);
1a001a26:	21ff      	movs	r1, #255	; 0xff
1a001a28:	7828      	ldrb	r0, [r5, #0]
1a001a2a:	f003 fa79 	bl	1a004f20 <uartTxWrite>
		if (transmitEmpty==2)
1a001a2e:	4b0d      	ldr	r3, [pc, #52]	; (1a001a64 <onTxCallback+0xf4>)
1a001a30:	781b      	ldrb	r3, [r3, #0]
1a001a32:	2b02      	cmp	r3, #2
1a001a34:	d00e      	beq.n	1a001a54 <onTxCallback+0xe4>
			transmitEmpty=0;
		else
			transmitEmpty++;
1a001a36:	3301      	adds	r3, #1
1a001a38:	4a0a      	ldr	r2, [pc, #40]	; (1a001a64 <onTxCallback+0xf4>)
1a001a3a:	7013      	strb	r3, [r2, #0]

	}


	//Hago la evaluacion de cambio de cambio de contexto necesario.
	if (xTaskWokenByReceive != pdFALSE)
1a001a3c:	9b01      	ldr	r3, [sp, #4]
1a001a3e:	b13b      	cbz	r3, 1a001a50 <onTxCallback+0xe0>
	{
		taskYIELD ();
1a001a40:	4b0b      	ldr	r3, [pc, #44]	; (1a001a70 <onTxCallback+0x100>)
1a001a42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001a46:	601a      	str	r2, [r3, #0]
1a001a48:	f3bf 8f4f 	dsb	sy
1a001a4c:	f3bf 8f6f 	isb	sy
	}
}
1a001a50:	b003      	add	sp, #12
1a001a52:	bd30      	pop	{r4, r5, pc}
			transmitEmpty=0;
1a001a54:	4b03      	ldr	r3, [pc, #12]	; (1a001a64 <onTxCallback+0xf4>)
1a001a56:	2200      	movs	r2, #0
1a001a58:	701a      	strb	r2, [r3, #0]
1a001a5a:	e7ef      	b.n	1a001a3c <onTxCallback+0xcc>
1a001a5c:	10001c3a 	.word	0x10001c3a
1a001a60:	10001c24 	.word	0x10001c24
1a001a64:	10001c40 	.word	0x10001c40
1a001a68:	10001c28 	.word	0x10001c28
1a001a6c:	1a001971 	.word	0x1a001971
1a001a70:	e000ed04 	.word	0xe000ed04

1a001a74 <portsDataInit>:
{
1a001a74:	b530      	push	{r4, r5, lr}
1a001a76:	b083      	sub	sp, #12
1a001a78:	4605      	mov	r5, r0
	for (i=0; i< PORTS_NUMBER; i++)
1a001a7a:	2400      	movs	r4, #0
1a001a7c:	e015      	b.n	1a001aaa <portsDataInit+0x36>
		portData.txData[0]=(i<<4)|0x80; //Armo el primer byte con el primer bit en uno y el address
1a001a7e:	0123      	lsls	r3, r4, #4
1a001a80:	f063 037f 	orn	r3, r3, #127	; 0x7f
1a001a84:	f88d 3004 	strb.w	r3, [sp, #4]
		portData.txData[1]=0x00;
1a001a88:	2300      	movs	r3, #0
1a001a8a:	f88d 3005 	strb.w	r3, [sp, #5]
		portData.txData[2]=0x00;
1a001a8e:	f88d 3006 	strb.w	r3, [sp, #6]
		xQueueSend( port[i].onTxQueue, ( void * ) &portData, ( TickType_t ) portMAX_DELAY ); //Pongo en cola el primer dato a enviar
1a001a92:	eb04 0144 	add.w	r1, r4, r4, lsl #1
1a001a96:	008a      	lsls	r2, r1, #2
1a001a98:	18a8      	adds	r0, r5, r2
1a001a9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a001a9e:	a901      	add	r1, sp, #4
1a001aa0:	6840      	ldr	r0, [r0, #4]
1a001aa2:	f000 fd5d 	bl	1a002560 <xQueueGenericSend>
	for (i=0; i< PORTS_NUMBER; i++)
1a001aa6:	3401      	adds	r4, #1
1a001aa8:	b2e4      	uxtb	r4, r4
1a001aaa:	2c05      	cmp	r4, #5
1a001aac:	d9e7      	bls.n	1a001a7e <portsDataInit+0xa>
}
1a001aae:	b003      	add	sp, #12
1a001ab0:	bd30      	pop	{r4, r5, pc}
1a001ab2:	Address 0x000000001a001ab2 is out of bounds.


1a001ab4 <portsdriverInit>:
{
1a001ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001ab6:	b083      	sub	sp, #12
1a001ab8:	4607      	mov	r7, r0
	for (i=0; i< PORTS_NUMBER; i++)
1a001aba:	2400      	movs	r4, #0
1a001abc:	2c05      	cmp	r4, #5
1a001abe:	d816      	bhi.n	1a001aee <portsdriverInit+0x3a>
		ports->port[i].portAddr = i;
1a001ac0:	0066      	lsls	r6, r4, #1
1a001ac2:	1933      	adds	r3, r6, r4
1a001ac4:	009d      	lsls	r5, r3, #2
1a001ac6:	443d      	add	r5, r7
1a001ac8:	732c      	strb	r4, [r5, #12]
		ports->port[i].onRxQueue  = xQueueCreate(IN_QUEUE_LEN, sizeof(rxData_t));
1a001aca:	2200      	movs	r2, #0
1a001acc:	2104      	movs	r1, #4
1a001ace:	201e      	movs	r0, #30
1a001ad0:	f000 fd1f 	bl	1a002512 <xQueueGenericCreate>
1a001ad4:	6168      	str	r0, [r5, #20]
		ports->port[i].onTxQueue = xQueueCreate(OUT_QUEUE_LEN, sizeof(txData_t));
1a001ad6:	2200      	movs	r2, #0
1a001ad8:	2103      	movs	r1, #3
1a001ada:	201e      	movs	r0, #30
1a001adc:	f000 fd19 	bl	1a002512 <xQueueGenericCreate>
1a001ae0:	6128      	str	r0, [r5, #16]
		if((ports->port[i].onRxQueue == NULL)||(ports->port[i].onTxQueue == NULL))
1a001ae2:	696b      	ldr	r3, [r5, #20]
1a001ae4:	b363      	cbz	r3, 1a001b40 <portsdriverInit+0x8c>
1a001ae6:	b368      	cbz	r0, 1a001b44 <portsdriverInit+0x90>
	for (i=0; i< PORTS_NUMBER; i++)
1a001ae8:	3401      	adds	r4, #1
1a001aea:	b2e4      	uxtb	r4, r4
1a001aec:	e7e6      	b.n	1a001abc <portsdriverInit+0x8>
	ports->onTxTimeOut = xTimerCreate("Transmit", pdMS_TO_TICKS(1),pdTRUE, (void*) ports, onTxTimeOutCallback);
1a001aee:	4b17      	ldr	r3, [pc, #92]	; (1a001b4c <portsdriverInit+0x98>)
1a001af0:	9300      	str	r3, [sp, #0]
1a001af2:	463b      	mov	r3, r7
1a001af4:	2201      	movs	r2, #1
1a001af6:	4611      	mov	r1, r2
1a001af8:	4815      	ldr	r0, [pc, #84]	; (1a001b50 <portsdriverInit+0x9c>)
1a001afa:	f001 fe5d 	bl	1a0037b8 <xTimerCreate>
1a001afe:	60b8      	str	r0, [r7, #8]
	if (ports->onTxTimeOut==NULL)
1a001b00:	b310      	cbz	r0, 1a001b48 <portsdriverInit+0x94>
	uartConfig(ports->uartValue, ports->baudRate);
1a001b02:	6879      	ldr	r1, [r7, #4]
1a001b04:	7838      	ldrb	r0, [r7, #0]
1a001b06:	f003 fa15 	bl	1a004f34 <uartInit>
	uartCallbackSet(ports->uartValue, UART_RECEIVE, onRxCallback,(void*) ports);
1a001b0a:	463b      	mov	r3, r7
1a001b0c:	4a11      	ldr	r2, [pc, #68]	; (1a001b54 <portsdriverInit+0xa0>)
1a001b0e:	2100      	movs	r1, #0
1a001b10:	7838      	ldrb	r0, [r7, #0]
1a001b12:	f003 f965 	bl	1a004de0 <uartCallbackSet>
	portsDataInit (ports->port);
1a001b16:	f107 000c 	add.w	r0, r7, #12
1a001b1a:	f7ff ffab 	bl	1a001a74 <portsDataInit>
	uartInterrupt(ports->uartValue, true);
1a001b1e:	2101      	movs	r1, #1
1a001b20:	7838      	ldrb	r0, [r7, #0]
1a001b22:	f003 f915 	bl	1a004d50 <uartInterrupt>
	xTimerStart( ports->onTxTimeOut, 0 );
1a001b26:	68bc      	ldr	r4, [r7, #8]
1a001b28:	f001 fa6c 	bl	1a003004 <xTaskGetTickCount>
1a001b2c:	2300      	movs	r3, #0
1a001b2e:	9300      	str	r3, [sp, #0]
1a001b30:	4602      	mov	r2, r0
1a001b32:	2101      	movs	r1, #1
1a001b34:	4620      	mov	r0, r4
1a001b36:	f001 fe5b 	bl	1a0037f0 <xTimerGenericCommand>
	return(true);
1a001b3a:	2001      	movs	r0, #1
}
1a001b3c:	b003      	add	sp, #12
1a001b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return (false);
1a001b40:	2000      	movs	r0, #0
1a001b42:	e7fb      	b.n	1a001b3c <portsdriverInit+0x88>
1a001b44:	2000      	movs	r0, #0
1a001b46:	e7f9      	b.n	1a001b3c <portsdriverInit+0x88>
		return (false);
1a001b48:	2000      	movs	r0, #0
1a001b4a:	e7f7      	b.n	1a001b3c <portsdriverInit+0x88>
1a001b4c:	1a001949 	.word	0x1a001949
1a001b50:	1a006d14 	.word	0x1a006d14
1a001b54:	1a0018bd 	.word	0x1a0018bd

1a001b58 <sendDataPort>:


bool_t sendDataPort(portsData_t * port,uint16_t DAC, uint8_t digitalOuts,TickType_t timeout)
{
1a001b58:	b530      	push	{r4, r5, lr}
1a001b5a:	b083      	sub	sp, #12
1a001b5c:	461c      	mov	r4, r3
	txData_t portData;
	uint8_t aux;
	if(DAC>1023)
1a001b5e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
1a001b62:	d301      	bcc.n	1a001b68 <sendDataPort+0x10>
		DAC=1023;
1a001b64:	f240 31ff 	movw	r1, #1023	; 0x3ff
	aux= (uint8_t)(DAC>>7);
1a001b68:	f3c1 13c7 	ubfx	r3, r1, #7, #8
	portData.txData[0]=(port->portAddr<<4)|0x80|aux; //Armo el primer byte con el primer bit en uno, el address y la parte alta del dac
1a001b6c:	7805      	ldrb	r5, [r0, #0]
1a001b6e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
1a001b72:	f063 037f 	orn	r3, r3, #127	; 0x7f
1a001b76:	f88d 3004 	strb.w	r3, [sp, #4]
	portData.txData[1]=(uint8_t)(DAC & 0x007F); //Armo el segundo byte (parte baja del DAC)
1a001b7a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
1a001b7e:	f88d 1005 	strb.w	r1, [sp, #5]
	portData.txData[2]=digitalOuts & 0x0F;
1a001b82:	f002 030f 	and.w	r3, r2, #15
1a001b86:	f88d 3006 	strb.w	r3, [sp, #6]
	if (pdTRUE==xQueueSend( port->onTxQueue, ( void * ) &portData, timeout )) //Pongo en cola los datos a enviar
1a001b8a:	2300      	movs	r3, #0
1a001b8c:	4622      	mov	r2, r4
1a001b8e:	a901      	add	r1, sp, #4
1a001b90:	6840      	ldr	r0, [r0, #4]
1a001b92:	f000 fce5 	bl	1a002560 <xQueueGenericSend>
1a001b96:	2801      	cmp	r0, #1
1a001b98:	d000      	beq.n	1a001b9c <sendDataPort+0x44>
		return true;
	else
		return false;
1a001b9a:	2000      	movs	r0, #0

}
1a001b9c:	b003      	add	sp, #12
1a001b9e:	bd30      	pop	{r4, r5, pc}

1a001ba0 <receiveDataPort>:


bool_t receiveDataPort(portsData_t * port,uint16_t *ADC1,uint16_t *ADC2, uint8_t *digitalIn,TickType_t timeout)
{
1a001ba0:	b530      	push	{r4, r5, lr}
1a001ba2:	b083      	sub	sp, #12
1a001ba4:	460d      	mov	r5, r1
1a001ba6:	461c      	mov	r4, r3
	rxData_t portData;
	uint8_t aux;
	aux= (uint8_t)(DAC>>7);

	if (pdTRUE==xQueueReceive( port->onRxQueue, ( void * ) &portData, timeout )) //Leo de la cola el dato recibido
1a001ba8:	9a06      	ldr	r2, [sp, #24]
1a001baa:	a901      	add	r1, sp, #4
1a001bac:	6880      	ldr	r0, [r0, #8]
1a001bae:	f000 fdfb 	bl	1a0027a8 <xQueueReceive>
1a001bb2:	2801      	cmp	r0, #1
1a001bb4:	d002      	beq.n	1a001bbc <receiveDataPort+0x1c>
		*ADC1 = (((uint16_t)portData.rxData[2] & 0x0F)<<7) | (uint16_t)portData.rxData[3];
		*digitalIn= (portData.rxData[2]>>4) & 0x07;
		return true;
	}
	else
		return false;
1a001bb6:	2000      	movs	r0, #0

}
1a001bb8:	b003      	add	sp, #12
1a001bba:	bd30      	pop	{r4, r5, pc}
		*ADC1 = (((uint16_t)portData.rxData[2] & 0x0F)<<7) | (uint16_t)portData.rxData[3];
1a001bbc:	f89d 2006 	ldrb.w	r2, [sp, #6]
1a001bc0:	01d3      	lsls	r3, r2, #7
1a001bc2:	f403 63f0 	and.w	r3, r3, #1920	; 0x780
1a001bc6:	f89d 1007 	ldrb.w	r1, [sp, #7]
1a001bca:	430b      	orrs	r3, r1
1a001bcc:	802b      	strh	r3, [r5, #0]
		*digitalIn= (portData.rxData[2]>>4) & 0x07;
1a001bce:	f3c2 1202 	ubfx	r2, r2, #4, #3
1a001bd2:	7022      	strb	r2, [r4, #0]
		return true;
1a001bd4:	e7f0      	b.n	1a001bb8 <receiveDataPort+0x18>
1a001bd6:	Address 0x000000001a001bd6 is out of bounds.


1a001bd8 <interpreterInit>:
char *panels [TESTS_QTY];
uint32_t *params;


bool_t interpreterInit()
{
1a001bd8:	b510      	push	{r4, lr}
1a001bda:	b082      	sub	sp, #8

	panels [0] = panel0;
1a001bdc:	4b0c      	ldr	r3, [pc, #48]	; (1a001c10 <interpreterInit+0x38>)
1a001bde:	4a0d      	ldr	r2, [pc, #52]	; (1a001c14 <interpreterInit+0x3c>)
1a001be0:	601a      	str	r2, [r3, #0]
	panels [1] = panel1;
1a001be2:	4a0d      	ldr	r2, [pc, #52]	; (1a001c18 <interpreterInit+0x40>)
1a001be4:	605a      	str	r2, [r3, #4]
	commandsQueue = xQueueCreate(INTERPRETER_QUEUE_LEN,sizeof(command_t));
1a001be6:	2200      	movs	r2, #0
1a001be8:	2118      	movs	r1, #24
1a001bea:	2005      	movs	r0, #5
1a001bec:	f000 fc91 	bl	1a002512 <xQueueGenericCreate>
1a001bf0:	4b0a      	ldr	r3, [pc, #40]	; (1a001c1c <interpreterInit+0x44>)
1a001bf2:	6018      	str	r0, [r3, #0]
	xTaskCreate(
1a001bf4:	2300      	movs	r3, #0
1a001bf6:	9301      	str	r3, [sp, #4]
1a001bf8:	2401      	movs	r4, #1
1a001bfa:	9400      	str	r4, [sp, #0]
1a001bfc:	225a      	movs	r2, #90	; 0x5a
1a001bfe:	4908      	ldr	r1, [pc, #32]	; (1a001c20 <interpreterInit+0x48>)
1a001c00:	4808      	ldr	r0, [pc, #32]	; (1a001c24 <interpreterInit+0x4c>)
1a001c02:	f001 f97a 	bl	1a002efa <xTaskCreate>
	      configMINIMAL_STACK_SIZE, // Stack size in words, not bytes.
	      (void*)NULL,                          // Parameter passed into the task.
	      tskIDLE_PRIORITY+1,         // Priority at which the task is created.
	      0                           // Pointer to the task created in the system
	   );
	actualPanelNumber=1;
1a001c06:	4b08      	ldr	r3, [pc, #32]	; (1a001c28 <interpreterInit+0x50>)
1a001c08:	701c      	strb	r4, [r3, #0]


}
1a001c0a:	b002      	add	sp, #8
1a001c0c:	bd10      	pop	{r4, pc}
1a001c0e:	bf00      	nop
1a001c10:	10005040 	.word	0x10005040
1a001c14:	1000103c 	.word	0x1000103c
1a001c18:	10001428 	.word	0x10001428
1a001c1c:	10004ec4 	.word	0x10004ec4
1a001c20:	1a006d20 	.word	0x1a006d20
1a001c24:	1a001dc5 	.word	0x1a001dc5
1a001c28:	10004ec8 	.word	0x10004ec8

1a001c2c <sendCommand>:
	refreshPageData();
}
}

void sendCommand(command_t command)
{
1a001c2c:	b084      	sub	sp, #16
1a001c2e:	b508      	push	{r3, lr}
1a001c30:	f10d 0c08 	add.w	ip, sp, #8
1a001c34:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	xQueueSend(commandsQueue,&command,0);
1a001c38:	2300      	movs	r3, #0
1a001c3a:	461a      	mov	r2, r3
1a001c3c:	4661      	mov	r1, ip
1a001c3e:	4804      	ldr	r0, [pc, #16]	; (1a001c50 <sendCommand+0x24>)
1a001c40:	6800      	ldr	r0, [r0, #0]
1a001c42:	f000 fc8d 	bl	1a002560 <xQueueGenericSend>

}
1a001c46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
1a001c4a:	b004      	add	sp, #16
1a001c4c:	4770      	bx	lr
1a001c4e:	bf00      	nop
1a001c50:	10004ec4 	.word	0x10004ec4

1a001c54 <refreshPageData>:

void refreshPageData(){
1a001c54:	b570      	push	{r4, r5, r6, lr}
1a001c56:	b090      	sub	sp, #64	; 0x40
	char*pageData;
	if (actualPageData == pageDataA)
1a001c58:	4b52      	ldr	r3, [pc, #328]	; (1a001da4 <refreshPageData+0x150>)
1a001c5a:	681a      	ldr	r2, [r3, #0]
1a001c5c:	4b52      	ldr	r3, [pc, #328]	; (1a001da8 <refreshPageData+0x154>)
1a001c5e:	429a      	cmp	r2, r3
1a001c60:	d008      	beq.n	1a001c74 <refreshPageData+0x20>
	{
		pageData = pageDataB;
	}
	else
		{
		pageData = pageDataA;
1a001c62:	4e51      	ldr	r6, [pc, #324]	; (1a001da8 <refreshPageData+0x154>)
		}
	uint8_t i,j;
	uint8_t aux;
	uint8_t * auxPointer;
	char auxStrig[60];
	stdioSprintf(pageData, "{\"panel\":%d,\"data\":[",actualPanelNumber);
1a001c64:	4b51      	ldr	r3, [pc, #324]	; (1a001dac <refreshPageData+0x158>)
1a001c66:	781a      	ldrb	r2, [r3, #0]
1a001c68:	4951      	ldr	r1, [pc, #324]	; (1a001db0 <refreshPageData+0x15c>)
1a001c6a:	4630      	mov	r0, r6
1a001c6c:	f003 fd96 	bl	1a00579c <stdioSprintf>
	for (j=0;j<8;j++)
1a001c70:	2500      	movs	r5, #0
1a001c72:	e07f      	b.n	1a001d74 <refreshPageData+0x120>
		pageData = pageDataB;
1a001c74:	4e4f      	ldr	r6, [pc, #316]	; (1a001db4 <refreshPageData+0x160>)
1a001c76:	e7f5      	b.n	1a001c64 <refreshPageData+0x10>
		//strcpy(auxStrig,"");
		for (i=0;i<PORTS_NUMBER;i++)
		{
			switch (j){
				case 0:{
					stdioSprintf(auxStrig,"%d,",FSMRegisters[i].state);
1a001c78:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
1a001c7c:	009a      	lsls	r2, r3, #2
1a001c7e:	4b4e      	ldr	r3, [pc, #312]	; (1a001db8 <refreshPageData+0x164>)
1a001c80:	4413      	add	r3, r2
1a001c82:	785a      	ldrb	r2, [r3, #1]
1a001c84:	494d      	ldr	r1, [pc, #308]	; (1a001dbc <refreshPageData+0x168>)
1a001c86:	a801      	add	r0, sp, #4
1a001c88:	f003 fd88 	bl	1a00579c <stdioSprintf>
					aux = GUARDAR;
					stdioSprintf(auxStrig,"%d,",aux);
				break;
				}
			}
			strcat (pageData,auxStrig);
1a001c8c:	a901      	add	r1, sp, #4
1a001c8e:	4630      	mov	r0, r6
1a001c90:	f004 fa73 	bl	1a00617a <strcat>
		for (i=0;i<PORTS_NUMBER;i++)
1a001c94:	3401      	adds	r4, #1
1a001c96:	b2e4      	uxtb	r4, r4
1a001c98:	2c05      	cmp	r4, #5
1a001c9a:	d869      	bhi.n	1a001d70 <refreshPageData+0x11c>
			switch (j){
1a001c9c:	2d07      	cmp	r5, #7
1a001c9e:	d8f5      	bhi.n	1a001c8c <refreshPageData+0x38>
1a001ca0:	a301      	add	r3, pc, #4	; (adr r3, 1a001ca8 <refreshPageData+0x54>)
1a001ca2:	f853 f025 	ldr.w	pc, [r3, r5, lsl #2]
1a001ca6:	bf00      	nop
1a001ca8:	1a001c79 	.word	0x1a001c79
1a001cac:	1a001cc9 	.word	0x1a001cc9
1a001cb0:	1a001cef 	.word	0x1a001cef
1a001cb4:	1a001d05 	.word	0x1a001d05
1a001cb8:	1a001d1d 	.word	0x1a001d1d
1a001cbc:	1a001d35 	.word	0x1a001d35
1a001cc0:	1a001d4d 	.word	0x1a001d4d
1a001cc4:	1a001d65 	.word	0x1a001d65
					if ((FSMRegisters[i].state==STOP)||(FSMRegisters[i].state==INIT))
1a001cc8:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
1a001ccc:	009a      	lsls	r2, r3, #2
1a001cce:	4b3a      	ldr	r3, [pc, #232]	; (1a001db8 <refreshPageData+0x164>)
1a001cd0:	4413      	add	r3, r2
1a001cd2:	785b      	ldrb	r3, [r3, #1]
1a001cd4:	2b21      	cmp	r3, #33	; 0x21
1a001cd6:	d002      	beq.n	1a001cde <refreshPageData+0x8a>
1a001cd8:	b93b      	cbnz	r3, 1a001cea <refreshPageData+0x96>
						aux = MARCHA;
1a001cda:	2215      	movs	r2, #21
1a001cdc:	e000      	b.n	1a001ce0 <refreshPageData+0x8c>
1a001cde:	2215      	movs	r2, #21
					stdioSprintf(auxStrig,"%d,",aux);
1a001ce0:	4936      	ldr	r1, [pc, #216]	; (1a001dbc <refreshPageData+0x168>)
1a001ce2:	a801      	add	r0, sp, #4
1a001ce4:	f003 fd5a 	bl	1a00579c <stdioSprintf>
				break;
1a001ce8:	e7d0      	b.n	1a001c8c <refreshPageData+0x38>
						aux = PARADA;
1a001cea:	221f      	movs	r2, #31
1a001cec:	e7f8      	b.n	1a001ce0 <refreshPageData+0x8c>
					stdioSprintf(auxStrig,"%d,",FSMRegisters[i].pasa);
1a001cee:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
1a001cf2:	009a      	lsls	r2, r3, #2
1a001cf4:	4b30      	ldr	r3, [pc, #192]	; (1a001db8 <refreshPageData+0x164>)
1a001cf6:	4413      	add	r3, r2
1a001cf8:	7d1a      	ldrb	r2, [r3, #20]
1a001cfa:	4930      	ldr	r1, [pc, #192]	; (1a001dbc <refreshPageData+0x168>)
1a001cfc:	a801      	add	r0, sp, #4
1a001cfe:	f003 fd4d 	bl	1a00579c <stdioSprintf>
					break;
1a001d02:	e7c3      	b.n	1a001c8c <refreshPageData+0x38>
					stdioSprintf(auxStrig,"%d,",FSMRegisters[i].param[0]);
1a001d04:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
1a001d08:	009a      	lsls	r2, r3, #2
1a001d0a:	4b2b      	ldr	r3, [pc, #172]	; (1a001db8 <refreshPageData+0x164>)
1a001d0c:	4413      	add	r3, r2
1a001d0e:	699b      	ldr	r3, [r3, #24]
1a001d10:	681a      	ldr	r2, [r3, #0]
1a001d12:	492a      	ldr	r1, [pc, #168]	; (1a001dbc <refreshPageData+0x168>)
1a001d14:	a801      	add	r0, sp, #4
1a001d16:	f003 fd41 	bl	1a00579c <stdioSprintf>
					break;
1a001d1a:	e7b7      	b.n	1a001c8c <refreshPageData+0x38>
					stdioSprintf(auxStrig,"%d,",FSMRegisters[i].param[1]);
1a001d1c:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
1a001d20:	009a      	lsls	r2, r3, #2
1a001d22:	4b25      	ldr	r3, [pc, #148]	; (1a001db8 <refreshPageData+0x164>)
1a001d24:	4413      	add	r3, r2
1a001d26:	699b      	ldr	r3, [r3, #24]
1a001d28:	685a      	ldr	r2, [r3, #4]
1a001d2a:	4924      	ldr	r1, [pc, #144]	; (1a001dbc <refreshPageData+0x168>)
1a001d2c:	a801      	add	r0, sp, #4
1a001d2e:	f003 fd35 	bl	1a00579c <stdioSprintf>
					break;
1a001d32:	e7ab      	b.n	1a001c8c <refreshPageData+0x38>
					stdioSprintf(auxStrig,"%d,",FSMRegisters[i].param[2]);
1a001d34:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
1a001d38:	009a      	lsls	r2, r3, #2
1a001d3a:	4b1f      	ldr	r3, [pc, #124]	; (1a001db8 <refreshPageData+0x164>)
1a001d3c:	4413      	add	r3, r2
1a001d3e:	699b      	ldr	r3, [r3, #24]
1a001d40:	689a      	ldr	r2, [r3, #8]
1a001d42:	491e      	ldr	r1, [pc, #120]	; (1a001dbc <refreshPageData+0x168>)
1a001d44:	a801      	add	r0, sp, #4
1a001d46:	f003 fd29 	bl	1a00579c <stdioSprintf>
					break;
1a001d4a:	e79f      	b.n	1a001c8c <refreshPageData+0x38>
					stdioSprintf(auxStrig,"%d,",FSMRegisters[i].param[3]);
1a001d4c:	ebc4 1304 	rsb	r3, r4, r4, lsl #4
1a001d50:	009a      	lsls	r2, r3, #2
1a001d52:	4b19      	ldr	r3, [pc, #100]	; (1a001db8 <refreshPageData+0x164>)
1a001d54:	4413      	add	r3, r2
1a001d56:	699b      	ldr	r3, [r3, #24]
1a001d58:	68da      	ldr	r2, [r3, #12]
1a001d5a:	4918      	ldr	r1, [pc, #96]	; (1a001dbc <refreshPageData+0x168>)
1a001d5c:	a801      	add	r0, sp, #4
1a001d5e:	f003 fd1d 	bl	1a00579c <stdioSprintf>
					break;
1a001d62:	e793      	b.n	1a001c8c <refreshPageData+0x38>
					stdioSprintf(auxStrig,"%d,",aux);
1a001d64:	2216      	movs	r2, #22
1a001d66:	4915      	ldr	r1, [pc, #84]	; (1a001dbc <refreshPageData+0x168>)
1a001d68:	a801      	add	r0, sp, #4
1a001d6a:	f003 fd17 	bl	1a00579c <stdioSprintf>
				break;
1a001d6e:	e78d      	b.n	1a001c8c <refreshPageData+0x38>
	for (j=0;j<8;j++)
1a001d70:	3501      	adds	r5, #1
1a001d72:	b2ed      	uxtb	r5, r5
1a001d74:	2d07      	cmp	r5, #7
1a001d76:	d801      	bhi.n	1a001d7c <refreshPageData+0x128>
		for (i=0;i<PORTS_NUMBER;i++)
1a001d78:	2400      	movs	r4, #0
1a001d7a:	e78d      	b.n	1a001c98 <refreshPageData+0x44>
		}
	}
	pageData[strlen(pageData)-1]=0; //borro la ultima coma
1a001d7c:	4630      	mov	r0, r6
1a001d7e:	f004 fa2a 	bl	1a0061d6 <strlen>
1a001d82:	3801      	subs	r0, #1
1a001d84:	2300      	movs	r3, #0
1a001d86:	5433      	strb	r3, [r6, r0]
	strcat (pageData,"]}");
1a001d88:	4630      	mov	r0, r6
1a001d8a:	f004 fa24 	bl	1a0061d6 <strlen>
1a001d8e:	1832      	adds	r2, r6, r0
1a001d90:	4b0b      	ldr	r3, [pc, #44]	; (1a001dc0 <refreshPageData+0x16c>)
1a001d92:	8819      	ldrh	r1, [r3, #0]
1a001d94:	789b      	ldrb	r3, [r3, #2]
1a001d96:	5231      	strh	r1, [r6, r0]
1a001d98:	7093      	strb	r3, [r2, #2]

	actualPageData = pageData; //Unicamente cambio el puntero a los datos que se van a mandar cuando ya esta completa la informacion
1a001d9a:	4b02      	ldr	r3, [pc, #8]	; (1a001da4 <refreshPageData+0x150>)
1a001d9c:	601e      	str	r6, [r3, #0]

}
1a001d9e:	b010      	add	sp, #64	; 0x40
1a001da0:	bd70      	pop	{r4, r5, r6, pc}
1a001da2:	bf00      	nop
1a001da4:	10005038 	.word	0x10005038
1a001da8:	10000d7c 	.word	0x10000d7c
1a001dac:	10004ec8 	.word	0x10004ec8
1a001db0:	1a006d2c 	.word	0x1a006d2c
1a001db4:	10000edc 	.word	0x10000edc
1a001db8:	10004ecc 	.word	0x10004ecc
1a001dbc:	1a006d44 	.word	0x1a006d44
1a001dc0:	1a006d48 	.word	0x1a006d48

1a001dc4 <interpreter>:
{
1a001dc4:	b510      	push	{r4, lr}
1a001dc6:	b086      	sub	sp, #24
	updateAllParameters (actualPanelNumber-1); 		//Cargo los parametros en los registros
1a001dc8:	4b52      	ldr	r3, [pc, #328]	; (1a001f14 <interpreter+0x150>)
1a001dca:	7818      	ldrb	r0, [r3, #0]
1a001dcc:	3801      	subs	r0, #1
1a001dce:	b2c0      	uxtb	r0, r0
1a001dd0:	f7ff fd56 	bl	1a001880 <updateAllParameters>
	actualPageData = pageDataA;
1a001dd4:	4b50      	ldr	r3, [pc, #320]	; (1a001f18 <interpreter+0x154>)
1a001dd6:	4a51      	ldr	r2, [pc, #324]	; (1a001f1c <interpreter+0x158>)
1a001dd8:	601a      	str	r2, [r3, #0]
	actualPanel=panel0;
1a001dda:	4b51      	ldr	r3, [pc, #324]	; (1a001f20 <interpreter+0x15c>)
1a001ddc:	4a51      	ldr	r2, [pc, #324]	; (1a001f24 <interpreter+0x160>)
1a001dde:	601a      	str	r2, [r3, #0]
1a001de0:	e009      	b.n	1a001df6 <interpreter+0x32>
							switch (command.buttonId[1]){
1a001de2:	f89d 3002 	ldrb.w	r3, [sp, #2]
1a001de6:	2b32      	cmp	r3, #50	; 0x32
1a001de8:	d049      	beq.n	1a001e7e <interpreter+0xba>
1a001dea:	2b34      	cmp	r3, #52	; 0x34
1a001dec:	d061      	beq.n	1a001eb2 <interpreter+0xee>
1a001dee:	2b30      	cmp	r3, #48	; 0x30
1a001df0:	d02b      	beq.n	1a001e4a <interpreter+0x86>
	refreshPageData();
1a001df2:	f7ff ff2f 	bl	1a001c54 <refreshPageData>
	if(pdTRUE == xQueueReceive(commandsQueue,&command,250*portTICK_RATE_MS))
1a001df6:	22fa      	movs	r2, #250	; 0xfa
1a001df8:	4669      	mov	r1, sp
1a001dfa:	4b4b      	ldr	r3, [pc, #300]	; (1a001f28 <interpreter+0x164>)
1a001dfc:	6818      	ldr	r0, [r3, #0]
1a001dfe:	f000 fcd3 	bl	1a0027a8 <xQueueReceive>
1a001e02:	2801      	cmp	r0, #1
1a001e04:	d1f5      	bne.n	1a001df2 <interpreter+0x2e>
		if (actualPanelNumber == command.panelNum)
1a001e06:	f89d 3000 	ldrb.w	r3, [sp]
1a001e0a:	4a42      	ldr	r2, [pc, #264]	; (1a001f14 <interpreter+0x150>)
1a001e0c:	7810      	ldrb	r0, [r2, #0]
1a001e0e:	4283      	cmp	r3, r0
1a001e10:	d1ef      	bne.n	1a001df2 <interpreter+0x2e>
			switch (command.buttonId[0]){
1a001e12:	f89d 3001 	ldrb.w	r3, [sp, #1]
1a001e16:	2b62      	cmp	r3, #98	; 0x62
1a001e18:	d0e3      	beq.n	1a001de2 <interpreter+0x1e>
1a001e1a:	2b70      	cmp	r3, #112	; 0x70
1a001e1c:	d1e9      	bne.n	1a001df2 <interpreter+0x2e>
							switch (command.buttonId[1]){
1a001e1e:	f89d 3002 	ldrb.w	r3, [sp, #2]
1a001e22:	2b31      	cmp	r3, #49	; 0x31
1a001e24:	d049      	beq.n	1a001eba <interpreter+0xf6>
1a001e26:	2b37      	cmp	r3, #55	; 0x37
1a001e28:	d1e3      	bne.n	1a001df2 <interpreter+0x2e>
											sendToAllTests (actualPanelNumber , STOP); //envio la orden de detener todas las tareas y no continuo hasta que se detuvieron
1a001e2a:	2121      	movs	r1, #33	; 0x21
1a001e2c:	f7ff f938 	bl	1a0010a0 <sendToAllTests>
											params = getParameters ((uint32_t) actualPanelNumber-1,command.buttonId[2]-'0'); //Pido los parametros del panel actual para el puerto correspondiente al boton
1a001e30:	4b38      	ldr	r3, [pc, #224]	; (1a001f14 <interpreter+0x150>)
1a001e32:	7818      	ldrb	r0, [r3, #0]
1a001e34:	f89d 1003 	ldrb.w	r1, [sp, #3]
1a001e38:	3930      	subs	r1, #48	; 0x30
1a001e3a:	b2c9      	uxtb	r1, r1
1a001e3c:	3801      	subs	r0, #1
1a001e3e:	f7ff fcf5 	bl	1a00182c <getParameters>
1a001e42:	4b3a      	ldr	r3, [pc, #232]	; (1a001f2c <interpreter+0x168>)
1a001e44:	6018      	str	r0, [r3, #0]
											for (i=0;i<4;i++)
1a001e46:	2300      	movs	r3, #0
1a001e48:	e05b      	b.n	1a001f02 <interpreter+0x13e>
											sendToAllTests (actualPanelNumber , STOP); //envio la orden de detener todas las tareas y no continuo hasta que se detuvieron
1a001e4a:	2121      	movs	r1, #33	; 0x21
1a001e4c:	f7ff f928 	bl	1a0010a0 <sendToAllTests>
											if (actualPanelNumber > 1)
1a001e50:	4b30      	ldr	r3, [pc, #192]	; (1a001f14 <interpreter+0x150>)
1a001e52:	781b      	ldrb	r3, [r3, #0]
1a001e54:	2b01      	cmp	r3, #1
1a001e56:	d90e      	bls.n	1a001e76 <interpreter+0xb2>
												actualPanelNumber--;
1a001e58:	3b01      	subs	r3, #1
1a001e5a:	4a2e      	ldr	r2, [pc, #184]	; (1a001f14 <interpreter+0x150>)
1a001e5c:	7013      	strb	r3, [r2, #0]
											actualPanel = panels[actualPanelNumber-1];
1a001e5e:	4b2d      	ldr	r3, [pc, #180]	; (1a001f14 <interpreter+0x150>)
1a001e60:	7818      	ldrb	r0, [r3, #0]
1a001e62:	3801      	subs	r0, #1
1a001e64:	4b32      	ldr	r3, [pc, #200]	; (1a001f30 <interpreter+0x16c>)
1a001e66:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
1a001e6a:	4b2d      	ldr	r3, [pc, #180]	; (1a001f20 <interpreter+0x15c>)
1a001e6c:	601a      	str	r2, [r3, #0]
											updateAllParameters (actualPanelNumber-1);
1a001e6e:	b2c0      	uxtb	r0, r0
1a001e70:	f7ff fd06 	bl	1a001880 <updateAllParameters>
											break;
1a001e74:	e7bd      	b.n	1a001df2 <interpreter+0x2e>
												actualPanelNumber = 1;
1a001e76:	4b27      	ldr	r3, [pc, #156]	; (1a001f14 <interpreter+0x150>)
1a001e78:	2201      	movs	r2, #1
1a001e7a:	701a      	strb	r2, [r3, #0]
1a001e7c:	e7ef      	b.n	1a001e5e <interpreter+0x9a>
											sendToAllTests (actualPanelNumber , STOP); //envio la orden de detener todas las tareas y no continuo hasta que se detuvieron
1a001e7e:	2121      	movs	r1, #33	; 0x21
1a001e80:	f7ff f90e 	bl	1a0010a0 <sendToAllTests>
											if (actualPanelNumber < TESTS_QTY)
1a001e84:	4b23      	ldr	r3, [pc, #140]	; (1a001f14 <interpreter+0x150>)
1a001e86:	781b      	ldrb	r3, [r3, #0]
1a001e88:	2b01      	cmp	r3, #1
1a001e8a:	d90e      	bls.n	1a001eaa <interpreter+0xe6>
												actualPanelNumber = TESTS_QTY;
1a001e8c:	4b21      	ldr	r3, [pc, #132]	; (1a001f14 <interpreter+0x150>)
1a001e8e:	2202      	movs	r2, #2
1a001e90:	701a      	strb	r2, [r3, #0]
											actualPanel = panels[actualPanelNumber-1];
1a001e92:	4b20      	ldr	r3, [pc, #128]	; (1a001f14 <interpreter+0x150>)
1a001e94:	7818      	ldrb	r0, [r3, #0]
1a001e96:	3801      	subs	r0, #1
1a001e98:	4b25      	ldr	r3, [pc, #148]	; (1a001f30 <interpreter+0x16c>)
1a001e9a:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
1a001e9e:	4b20      	ldr	r3, [pc, #128]	; (1a001f20 <interpreter+0x15c>)
1a001ea0:	601a      	str	r2, [r3, #0]
											updateAllParameters (actualPanelNumber-1);
1a001ea2:	b2c0      	uxtb	r0, r0
1a001ea4:	f7ff fcec 	bl	1a001880 <updateAllParameters>
											break;
1a001ea8:	e7a3      	b.n	1a001df2 <interpreter+0x2e>
												actualPanelNumber++;
1a001eaa:	3301      	adds	r3, #1
1a001eac:	4a19      	ldr	r2, [pc, #100]	; (1a001f14 <interpreter+0x150>)
1a001eae:	7013      	strb	r3, [r2, #0]
1a001eb0:	e7ef      	b.n	1a001e92 <interpreter+0xce>
											sendToAllTests (actualPanelNumber , STOP); //envio la orden de detener todas las tareas y no continuo hasta que se detuvieron
1a001eb2:	2121      	movs	r1, #33	; 0x21
1a001eb4:	f7ff f8f4 	bl	1a0010a0 <sendToAllTests>
											break;
1a001eb8:	e79b      	b.n	1a001df2 <interpreter+0x2e>
											portNum = command.buttonId[2]-'0';
1a001eba:	f89d 4003 	ldrb.w	r4, [sp, #3]
1a001ebe:	3c30      	subs	r4, #48	; 0x30
1a001ec0:	b2e4      	uxtb	r4, r4
											testState = getTestsState (portNum);
1a001ec2:	4620      	mov	r0, r4
1a001ec4:	f7ff f926 	bl	1a001114 <getTestsState>
											if((testState == INIT)||(testState == STOP))
1a001ec8:	b108      	cbz	r0, 1a001ece <interpreter+0x10a>
1a001eca:	2821      	cmp	r0, #33	; 0x21
1a001ecc:	d106      	bne.n	1a001edc <interpreter+0x118>
												setTestOrder (portNum, actualPanelNumber, START);
1a001ece:	2203      	movs	r2, #3
1a001ed0:	4b10      	ldr	r3, [pc, #64]	; (1a001f14 <interpreter+0x150>)
1a001ed2:	7819      	ldrb	r1, [r3, #0]
1a001ed4:	4620      	mov	r0, r4
1a001ed6:	f7ff f8c9 	bl	1a00106c <setTestOrder>
1a001eda:	e78a      	b.n	1a001df2 <interpreter+0x2e>
												setTestOrder (portNum, actualPanelNumber, STOP);
1a001edc:	2221      	movs	r2, #33	; 0x21
1a001ede:	4b0d      	ldr	r3, [pc, #52]	; (1a001f14 <interpreter+0x150>)
1a001ee0:	7819      	ldrb	r1, [r3, #0]
1a001ee2:	4620      	mov	r0, r4
1a001ee4:	f7ff f8c2 	bl	1a00106c <setTestOrder>
1a001ee8:	e783      	b.n	1a001df2 <interpreter+0x2e>
												params[i]= command.parameters[i];
1a001eea:	4a10      	ldr	r2, [pc, #64]	; (1a001f2c <interpreter+0x168>)
1a001eec:	6811      	ldr	r1, [r2, #0]
1a001eee:	1c9a      	adds	r2, r3, #2
1a001ef0:	a806      	add	r0, sp, #24
1a001ef2:	eb00 0282 	add.w	r2, r0, r2, lsl #2
1a001ef6:	f852 2c18 	ldr.w	r2, [r2, #-24]
1a001efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
											for (i=0;i<4;i++)
1a001efe:	3301      	adds	r3, #1
1a001f00:	b2db      	uxtb	r3, r3
1a001f02:	2b03      	cmp	r3, #3
1a001f04:	d9f1      	bls.n	1a001eea <interpreter+0x126>
											saveParameters ((uint32_t) actualPanelNumber-1);
1a001f06:	4b03      	ldr	r3, [pc, #12]	; (1a001f14 <interpreter+0x150>)
1a001f08:	7818      	ldrb	r0, [r3, #0]
1a001f0a:	3801      	subs	r0, #1
1a001f0c:	f7ff fc9a 	bl	1a001844 <saveParameters>
											break;
1a001f10:	e76f      	b.n	1a001df2 <interpreter+0x2e>
1a001f12:	bf00      	nop
1a001f14:	10004ec8 	.word	0x10004ec8
1a001f18:	10005038 	.word	0x10005038
1a001f1c:	10000d7c 	.word	0x10000d7c
1a001f20:	10005034 	.word	0x10005034
1a001f24:	1000103c 	.word	0x1000103c
1a001f28:	10004ec4 	.word	0x10004ec4
1a001f2c:	1000503c 	.word	0x1000503c
1a001f30:	10005040 	.word	0x10005040

1a001f34 <myTask>:

/*=====[Implementations of public functions]=================================*/

// Task implementation
void myTask( void* taskParmPtr )
{
1a001f34:	b500      	push	{lr}
1a001f36:	b083      	sub	sp, #12
	// ----- Task setup -----------------------------------

   gpioWrite( LED, ON );
1a001f38:	2101      	movs	r1, #1
1a001f3a:	202a      	movs	r0, #42	; 0x2a
1a001f3c:	f003 f9ca 	bl	1a0052d4 <gpioWrite>

   // Send the task to the locked state for 1 s (delay)
   vTaskDelay( 1000 / portTICK_RATE_MS );
1a001f40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a001f44:	f001 f9bc 	bl	1a0032c0 <vTaskDelay>

   gpioWrite( LED, OFF ); 
1a001f48:	2100      	movs	r1, #0
1a001f4a:	202a      	movs	r0, #42	; 0x2a
1a001f4c:	f003 f9c2 	bl	1a0052d4 <gpioWrite>

   // Periodic task every 500 ms
   portTickType xPeriodicity =  500 / portTICK_RATE_MS;
   portTickType xLastWakeTime = xTaskGetTickCount();
1a001f50:	f001 f858 	bl	1a003004 <xTaskGetTickCount>
1a001f54:	9001      	str	r0, [sp, #4]

   // ----- Task repeat for ever -------------------------
   while(TRUE) {
      gpioToggle( LED );
1a001f56:	202a      	movs	r0, #42	; 0x2a
1a001f58:	f003 fa25 	bl	1a0053a6 <gpioToggle>
    	//  digitalOuts=0x0F;
      //else
    	//  digitalOuts=0x00;
      // Send the task to the locked state during xPeriodicity
      // (periodical delay)
      vTaskDelayUntil( &xLastWakeTime, xPeriodicity );
1a001f5c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
1a001f60:	a801      	add	r0, sp, #4
1a001f62:	f001 f95b 	bl	1a00321c <vTaskDelayUntil>
1a001f66:	e7f6      	b.n	1a001f56 <myTask+0x22>

1a001f68 <myTask3>:




void myTask3( void* taskParmPtr )
{
1a001f68:	b510      	push	{r4, lr}
1a001f6a:	b086      	sub	sp, #24
	uint8_t counter = 0;
	delay_t wifiDelay;
	uint8_t i=0;

   // Send the task to the locked state for 1 s (delay)
   vTaskDelay( 1000 / portTICK_RATE_MS );
1a001f6c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a001f70:	f001 f9a6 	bl	1a0032c0 <vTaskDelay>

   // Envia un mensaje de bienvenida.
   stdioPrintf(UART_USB, "\n\rBienvenido al servidor HTTP Esp8266 con EDU CIAA");
1a001f74:	492f      	ldr	r1, [pc, #188]	; (1a002034 <myTask3+0xcc>)
1a001f76:	2003      	movs	r0, #3
1a001f78:	f003 fc02 	bl	1a005780 <stdioPrintf>
   stdioPrintf(UART_USB, "\n\rLa configuracion puede tardar hasta 1 minuto.");
1a001f7c:	492e      	ldr	r1, [pc, #184]	; (1a002038 <myTask3+0xd0>)
1a001f7e:	2003      	movs	r0, #3
1a001f80:	f003 fbfe 	bl	1a005780 <stdioPrintf>

   error = FALSE;
   // Configura un delay para salir de la configuracion en caso de error.
   delayConfig(&wifiDelay, WIFI_MAX_DELAY);
1a001f84:	f64e 2260 	movw	r2, #60000	; 0xea60
1a001f88:	2300      	movs	r3, #0
1a001f8a:	4668      	mov	r0, sp
1a001f8c:	f003 fa5a 	bl	1a005444 <delayInit>
   error = FALSE;
1a001f90:	2400      	movs	r4, #0

   // Mientras no termine la configuracion o mientras no pase el tiempo maximo, ejecuta la configuracion.
   // A la configuracion se le pasa nombre y contrasenia de RED
   while (!gesp8266ConfigHttpServer(WIFI_NAME, WIFI_PASS) && !error) {
1a001f92:	e004      	b.n	1a001f9e <myTask3+0x36>
      if (delayRead(&wifiDelay)) {
1a001f94:	4668      	mov	r0, sp
1a001f96:	f003 fa65 	bl	1a005464 <delayRead>
1a001f9a:	b100      	cbz	r0, 1a001f9e <myTask3+0x36>
         error = TRUE;
1a001f9c:	2401      	movs	r4, #1
   while (!gesp8266ConfigHttpServer(WIFI_NAME, WIFI_PASS) && !error) {
1a001f9e:	4927      	ldr	r1, [pc, #156]	; (1a00203c <myTask3+0xd4>)
1a001fa0:	4827      	ldr	r0, [pc, #156]	; (1a002040 <myTask3+0xd8>)
1a001fa2:	f7fe ffc1 	bl	1a000f28 <gesp8266InitHttpServer>
1a001fa6:	b908      	cbnz	r0, 1a001fac <myTask3+0x44>
1a001fa8:	2c00      	cmp	r4, #0
1a001faa:	d0f3      	beq.n	1a001f94 <myTask3+0x2c>
      }
   }

   // Avisa al usuario como salio la configuracion
   if (!error) {
1a001fac:	b95c      	cbnz	r4, 1a001fc6 <myTask3+0x5e>
      stdioPrintf(UART_USB, "\n\rServidor HTTP configurado. IP: %s", gesp8266GetIpAddress());
1a001fae:	f7fe f9e7 	bl	1a000380 <gesp8266GetIpAddress>
1a001fb2:	4602      	mov	r2, r0
1a001fb4:	4923      	ldr	r1, [pc, #140]	; (1a002044 <myTask3+0xdc>)
1a001fb6:	2003      	movs	r0, #3
1a001fb8:	f003 fbe2 	bl	1a005780 <stdioPrintf>
      // Enciende LEDG indicando que el modulo esta configurado.
      gpioWrite(LEDG, TRUE);
1a001fbc:	2101      	movs	r1, #1
1a001fbe:	2029      	movs	r0, #41	; 0x29
1a001fc0:	f003 f988 	bl	1a0052d4 <gpioWrite>
1a001fc4:	e013      	b.n	1a001fee <myTask3+0x86>
   } else {
      stdioPrintf(UART_USB, "\n\rError al configurar servidor HTTP.");
1a001fc6:	4920      	ldr	r1, [pc, #128]	; (1a002048 <myTask3+0xe0>)
1a001fc8:	2003      	movs	r0, #3
1a001fca:	f003 fbd9 	bl	1a005780 <stdioPrintf>
      // Enciende LEDR indicando que el modulo esta en error.
      gpioWrite(LEDR, TRUE);
1a001fce:	2101      	movs	r1, #1
1a001fd0:	2028      	movs	r0, #40	; 0x28
1a001fd2:	f003 f97f 	bl	1a0052d4 <gpioWrite>
1a001fd6:	e00a      	b.n	1a001fee <myTask3+0x86>
               error = TRUE;
            }

         }
		 // Avisa al usuario como fue el envio
		 if (!error) {
1a001fd8:	bb0c      	cbnz	r4, 1a00201e <myTask3+0xb6>
			stdioPrintf(UART_USB, "\n\rPeticion respondida al cliente HTTP %d.", gesp8266GetConnectionId());
1a001fda:	f7fe f9d5 	bl	1a000388 <gesp8266GetConnectionId>
1a001fde:	4602      	mov	r2, r0
1a001fe0:	491a      	ldr	r1, [pc, #104]	; (1a00204c <myTask3+0xe4>)
1a001fe2:	2003      	movs	r0, #3
1a001fe4:	f003 fbcc 	bl	1a005780 <stdioPrintf>
			gpioToggle(LEDG);
1a001fe8:	2029      	movs	r0, #41	; 0x29
1a001fea:	f003 f9dc 	bl	1a0053a6 <gpioToggle>
      if (gesp8266ReadHttpServer()) {
1a001fee:	f7fe ffc1 	bl	1a000f74 <gesp8266ReadHttpServer>
1a001ff2:	2800      	cmp	r0, #0
1a001ff4:	d0fb      	beq.n	1a001fee <myTask3+0x86>
         delayConfig(&wifiDelay, WIFI_MAX_DELAY);
1a001ff6:	f64e 2260 	movw	r2, #60000	; 0xea60
1a001ffa:	2300      	movs	r3, #0
1a001ffc:	4668      	mov	r0, sp
1a001ffe:	f003 fa21 	bl	1a005444 <delayInit>
         error = FALSE;
1a002002:	2400      	movs	r4, #0
       while (!gesp8266WriteHttpServer(requestAnswer) )
1a002004:	4b12      	ldr	r3, [pc, #72]	; (1a002050 <myTask3+0xe8>)
1a002006:	6818      	ldr	r0, [r3, #0]
1a002008:	f7fe ffc0 	bl	1a000f8c <gesp8266WriteHttpServer>
1a00200c:	2800      	cmp	r0, #0
1a00200e:	d1e3      	bne.n	1a001fd8 <myTask3+0x70>
            if (delayRead(&wifiDelay))
1a002010:	4668      	mov	r0, sp
1a002012:	f003 fa27 	bl	1a005464 <delayRead>
1a002016:	2800      	cmp	r0, #0
1a002018:	d0f4      	beq.n	1a002004 <myTask3+0x9c>
               error = TRUE;
1a00201a:	2401      	movs	r4, #1
1a00201c:	e7f2      	b.n	1a002004 <myTask3+0x9c>
		 }
		 else {
			stdioPrintf(UART_USB, "\n\rPeticion no respondida al cliente HTTP %d.", gesp8266GetConnectionId());
1a00201e:	f7fe f9b3 	bl	1a000388 <gesp8266GetConnectionId>
1a002022:	4602      	mov	r2, r0
1a002024:	490b      	ldr	r1, [pc, #44]	; (1a002054 <myTask3+0xec>)
1a002026:	2003      	movs	r0, #3
1a002028:	f003 fbaa 	bl	1a005780 <stdioPrintf>
			gpioToggle(LEDR);
1a00202c:	2028      	movs	r0, #40	; 0x28
1a00202e:	f003 f9ba 	bl	1a0053a6 <gpioToggle>
1a002032:	e7dc      	b.n	1a001fee <myTask3+0x86>
1a002034:	1a006d4c 	.word	0x1a006d4c
1a002038:	1a006d80 	.word	0x1a006d80
1a00203c:	1a006db0 	.word	0x1a006db0
1a002040:	1a006dbc 	.word	0x1a006dbc
1a002044:	1a006dc8 	.word	0x1a006dc8
1a002048:	1a006dec 	.word	0x1a006dec
1a00204c:	1a006e14 	.word	0x1a006e14
1a002050:	10004ec0 	.word	0x10004ec0
1a002054:	1a006e40 	.word	0x1a006e40

1a002058 <main>:
/*=====[Definitions of private global variables]=============================*/

/*=====[Main function, program entry point after power on or reset]==========*/

int main( void )
{
1a002058:	b500      	push	{lr}
1a00205a:	b083      	sub	sp, #12
	UARTData.uartValue = UART_USB;
	UARTData.baudRate = 115200;
*/


   boardInit();
1a00205c:	f003 f9bc 	bl	1a0053d8 <boardInit>

   gpioInit( GPIO0, GPIO_OUTPUT );
1a002060:	2101      	movs	r1, #1
1a002062:	2020      	movs	r0, #32
1a002064:	f003 f860 	bl	1a005128 <gpioInit>
   gpioInit( T_COL1, GPIO_OUTPUT );
1a002068:	2101      	movs	r1, #1
1a00206a:	2006      	movs	r0, #6
1a00206c:	f003 f85c 	bl	1a005128 <gpioInit>
   gpioWrite( T_COL1, ON ); //Habilito el modulo wifi
1a002070:	2101      	movs	r1, #1
1a002072:	2006      	movs	r0, #6
1a002074:	f003 f92e 	bl	1a0052d4 <gpioWrite>

   //UARTEspInit(&UARTData);


   //Creo las tareas de test y al mismo tiempo inicializo los puertos de pruebas
   interpreterInit();
1a002078:	f7ff fdae 	bl	1a001bd8 <interpreterInit>
   pruebasInit ();
1a00207c:	f7ff fb88 	bl	1a001790 <pruebasInit>



   xTaskCreate(
1a002080:	2400      	movs	r4, #0
1a002082:	9401      	str	r4, [sp, #4]
1a002084:	2301      	movs	r3, #1
1a002086:	9300      	str	r3, [sp, #0]
1a002088:	4623      	mov	r3, r4
1a00208a:	22b4      	movs	r2, #180	; 0xb4
1a00208c:	4907      	ldr	r1, [pc, #28]	; (1a0020ac <main+0x54>)
1a00208e:	4808      	ldr	r0, [pc, #32]	; (1a0020b0 <main+0x58>)
1a002090:	f000 ff33 	bl	1a002efa <xTaskCreate>
      tskIDLE_PRIORITY+1,         // Priority at which the task is created.
      0                           // Pointer to the task created in the system
   );


   xTaskCreate(
1a002094:	9401      	str	r4, [sp, #4]
1a002096:	2302      	movs	r3, #2
1a002098:	9300      	str	r3, [sp, #0]
1a00209a:	4623      	mov	r3, r4
1a00209c:	22b4      	movs	r2, #180	; 0xb4
1a00209e:	4905      	ldr	r1, [pc, #20]	; (1a0020b4 <main+0x5c>)
1a0020a0:	4805      	ldr	r0, [pc, #20]	; (1a0020b8 <main+0x60>)
1a0020a2:	f000 ff2a 	bl	1a002efa <xTaskCreate>
         configMINIMAL_STACK_SIZE*2, // Stack size in words, not bytes.
         (void*)&test,                          // Parameter passed into the task.
         tskIDLE_PRIORITY+1,         // Priority at which the task is created.
         0                           // Pointer to the task created in the system
      );*/
   vTaskStartScheduler(); // Initialize scheduler
1a0020a6:	f000 ff5b 	bl	1a002f60 <vTaskStartScheduler>
1a0020aa:	e7fe      	b.n	1a0020aa <main+0x52>
1a0020ac:	1a006e70 	.word	0x1a006e70
1a0020b0:	1a001f35 	.word	0x1a001f35
1a0020b4:	1a006e78 	.word	0x1a006e78
1a0020b8:	1a001f69 	.word	0x1a001f69

1a0020bc <initialise_monitor_handles>:
}
1a0020bc:	4770      	bx	lr
1a0020be:	Address 0x000000001a0020be is out of bounds.


1a0020c0 <Reset_Handler>:
void Reset_Handler(void) {
1a0020c0:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0020c2:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0020c4:	4b19      	ldr	r3, [pc, #100]	; (1a00212c <Reset_Handler+0x6c>)
1a0020c6:	4a1a      	ldr	r2, [pc, #104]	; (1a002130 <Reset_Handler+0x70>)
1a0020c8:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0020ca:	3304      	adds	r3, #4
1a0020cc:	4a19      	ldr	r2, [pc, #100]	; (1a002134 <Reset_Handler+0x74>)
1a0020ce:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0020d0:	2300      	movs	r3, #0
1a0020d2:	e005      	b.n	1a0020e0 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0020d4:	4a18      	ldr	r2, [pc, #96]	; (1a002138 <Reset_Handler+0x78>)
1a0020d6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a0020da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0020de:	3301      	adds	r3, #1
1a0020e0:	2b07      	cmp	r3, #7
1a0020e2:	d9f7      	bls.n	1a0020d4 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0020e4:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0020e6:	4b15      	ldr	r3, [pc, #84]	; (1a00213c <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0020e8:	e007      	b.n	1a0020fa <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a0020ea:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0020ee:	689a      	ldr	r2, [r3, #8]
1a0020f0:	6859      	ldr	r1, [r3, #4]
1a0020f2:	6818      	ldr	r0, [r3, #0]
1a0020f4:	f7fe f849 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a0020f8:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0020fa:	4a11      	ldr	r2, [pc, #68]	; (1a002140 <Reset_Handler+0x80>)
1a0020fc:	4293      	cmp	r3, r2
1a0020fe:	d3f4      	bcc.n	1a0020ea <Reset_Handler+0x2a>
1a002100:	e006      	b.n	1a002110 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a002102:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a002104:	6859      	ldr	r1, [r3, #4]
1a002106:	f854 0b08 	ldr.w	r0, [r4], #8
1a00210a:	f7fe f84d 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a00210e:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a002110:	4a0c      	ldr	r2, [pc, #48]	; (1a002144 <Reset_Handler+0x84>)
1a002112:	4293      	cmp	r3, r2
1a002114:	d3f5      	bcc.n	1a002102 <Reset_Handler+0x42>
    SystemInit();
1a002116:	f002 fd8d 	bl	1a004c34 <SystemInit>
    __libc_init_array();
1a00211a:	f003 fe8f 	bl	1a005e3c <__libc_init_array>
    initialise_monitor_handles();
1a00211e:	f7ff ffcd 	bl	1a0020bc <initialise_monitor_handles>
    main();
1a002122:	f7ff ff99 	bl	1a002058 <main>
        __asm__ volatile("wfi");
1a002126:	bf30      	wfi
1a002128:	e7fd      	b.n	1a002126 <Reset_Handler+0x66>
1a00212a:	bf00      	nop
1a00212c:	40053100 	.word	0x40053100
1a002130:	10df1000 	.word	0x10df1000
1a002134:	01dff7ff 	.word	0x01dff7ff
1a002138:	e000e280 	.word	0xe000e280
1a00213c:	1a000114 	.word	0x1a000114
1a002140:	1a000150 	.word	0x1a000150
1a002144:	1a000178 	.word	0x1a000178

1a002148 <_fini>:
void _fini(void) {}
1a002148:	4770      	bx	lr

1a00214a <_init>:
void _init(void) {}
1a00214a:	4770      	bx	lr

1a00214c <_close_r>:
   (void) __params__;
}

int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a00214c:	2309      	movs	r3, #9
1a00214e:	6003      	str	r3, [r0, #0]
   return -1;
}
1a002150:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002154:	4770      	bx	lr

1a002156 <_fstat_r>:
}

int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a002156:	2358      	movs	r3, #88	; 0x58
1a002158:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00215a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00215e:	4770      	bx	lr

1a002160 <_isatty_r>:
   UNUSED(r);
   return 1;
}

int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a002160:	2902      	cmp	r1, #2
1a002162:	d801      	bhi.n	1a002168 <_isatty_r+0x8>
   case 0:
   case 1:
   case 2:
       return 1;
1a002164:	2001      	movs	r0, #1
   default:
       SET_ERR(EBADF);
       return -1;
   }
}
1a002166:	4770      	bx	lr
       SET_ERR(EBADF);
1a002168:	2309      	movs	r3, #9
1a00216a:	6003      	str	r3, [r0, #0]
       return -1;
1a00216c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002170:	4770      	bx	lr

1a002172 <_lseek_r>:

_off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a002172:	2358      	movs	r3, #88	; 0x58
1a002174:	6003      	str	r3, [r0, #0]
   return -1;
}
1a002176:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00217a:	4770      	bx	lr

1a00217c <_read_r>:
   }
}
*/
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a00217c:	2902      	cmp	r1, #2
1a00217e:	d81f      	bhi.n	1a0021c0 <_read_r+0x44>
_ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a002180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002184:	461d      	mov	r5, r3
1a002186:	4617      	mov	r7, r2
1a002188:	4606      	mov	r6, r0
  size_t i = 0;
1a00218a:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a00218c:	42ac      	cmp	r4, r5
1a00218e:	d211      	bcs.n	1a0021b4 <_read_r+0x38>
         int c = __stdio_getchar();
1a002190:	f001 ff7f 	bl	1a004092 <__stdio_getchar>
         if( c != -1 ){
1a002194:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a002198:	d0f8      	beq.n	1a00218c <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a00219a:	f104 0801 	add.w	r8, r4, #1
1a00219e:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a0021a0:	280d      	cmp	r0, #13
1a0021a2:	d003      	beq.n	1a0021ac <_read_r+0x30>
1a0021a4:	280a      	cmp	r0, #10
1a0021a6:	d001      	beq.n	1a0021ac <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a0021a8:	4644      	mov	r4, r8
1a0021aa:	e7ef      	b.n	1a00218c <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a0021ac:	f001 ff71 	bl	1a004092 <__stdio_getchar>
               return i;
1a0021b0:	4640      	mov	r0, r8
1a0021b2:	e003      	b.n	1a0021bc <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a0021b4:	2313      	movs	r3, #19
1a0021b6:	6033      	str	r3, [r6, #0]
      return -1;
1a0021b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a0021bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a0021c0:	2313      	movs	r3, #19
1a0021c2:	6003      	str	r3, [r0, #0]
      return -1;
1a0021c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a0021c8:	4770      	bx	lr

1a0021ca <_write_r>:
   return -1;
}

_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a0021ca:	2902      	cmp	r1, #2
1a0021cc:	d80c      	bhi.n	1a0021e8 <_write_r+0x1e>
_ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a0021ce:	b570      	push	{r4, r5, r6, lr}
1a0021d0:	461d      	mov	r5, r3
1a0021d2:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a0021d4:	2400      	movs	r4, #0
1a0021d6:	e003      	b.n	1a0021e0 <_write_r+0x16>
           __stdio_putchar(((char*) b)[i]);
1a0021d8:	5d30      	ldrb	r0, [r6, r4]
1a0021da:	f001 ff55 	bl	1a004088 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a0021de:	3401      	adds	r4, #1
1a0021e0:	42ac      	cmp	r4, r5
1a0021e2:	d3f9      	bcc.n	1a0021d8 <_write_r+0xe>
       return n;
1a0021e4:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a0021e6:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a0021e8:	2313      	movs	r3, #19
1a0021ea:	6003      	str	r3, [r0, #0]
       return -1;
1a0021ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a0021f0:	4770      	bx	lr
1a0021f2:	Address 0x000000001a0021f2 is out of bounds.


1a0021f4 <_sbrk_r>:

void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a0021f4:	4b05      	ldr	r3, [pc, #20]	; (1a00220c <_sbrk_r+0x18>)
1a0021f6:	681b      	ldr	r3, [r3, #0]
1a0021f8:	b123      	cbz	r3, 1a002204 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a0021fa:	4b04      	ldr	r3, [pc, #16]	; (1a00220c <_sbrk_r+0x18>)
1a0021fc:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a0021fe:	4401      	add	r1, r0
1a002200:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a002202:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a002204:	4b01      	ldr	r3, [pc, #4]	; (1a00220c <_sbrk_r+0x18>)
1a002206:	4a02      	ldr	r2, [pc, #8]	; (1a002210 <_sbrk_r+0x1c>)
1a002208:	601a      	str	r2, [r3, #0]
1a00220a:	e7f6      	b.n	1a0021fa <_sbrk_r+0x6>
1a00220c:	10001c44 	.word	0x10001c44
1a002210:	10005090 	.word	0x10005090

1a002214 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
1a002214:	b538      	push	{r3, r4, r5, lr}
1a002216:	4604      	mov	r4, r0
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
1a002218:	f010 0f07 	tst.w	r0, #7
1a00221c:	d002      	beq.n	1a002224 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a00221e:	f020 0407 	bic.w	r4, r0, #7
1a002222:	3408      	adds	r4, #8
		}
	}
	#endif

	vTaskSuspendAll();
1a002224:	f000 fee6 	bl	1a002ff4 <vTaskSuspendAll>
	{
		if( pucAlignedHeap == NULL )
1a002228:	4b13      	ldr	r3, [pc, #76]	; (1a002278 <pvPortMalloc+0x64>)
1a00222a:	681b      	ldr	r3, [r3, #0]
1a00222c:	b17b      	cbz	r3, 1a00224e <pvPortMalloc+0x3a>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
1a00222e:	4b13      	ldr	r3, [pc, #76]	; (1a00227c <pvPortMalloc+0x68>)
1a002230:	681b      	ldr	r3, [r3, #0]
1a002232:	441c      	add	r4, r3
1a002234:	f242 72f7 	movw	r2, #10231	; 0x27f7
1a002238:	4294      	cmp	r4, r2
1a00223a:	d80e      	bhi.n	1a00225a <pvPortMalloc+0x46>
1a00223c:	42a3      	cmp	r3, r4
1a00223e:	d310      	bcc.n	1a002262 <pvPortMalloc+0x4e>
			xNextFreeByte += xWantedSize;
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
1a002240:	f000 ff72 	bl	1a003128 <xTaskResumeAll>
void *pvReturn = NULL;
1a002244:	2500      	movs	r5, #0
	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
1a002246:	f000 fc77 	bl	1a002b38 <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
}
1a00224a:	4628      	mov	r0, r5
1a00224c:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
1a00224e:	4b0c      	ldr	r3, [pc, #48]	; (1a002280 <pvPortMalloc+0x6c>)
1a002250:	f023 0307 	bic.w	r3, r3, #7
1a002254:	4a08      	ldr	r2, [pc, #32]	; (1a002278 <pvPortMalloc+0x64>)
1a002256:	6013      	str	r3, [r2, #0]
1a002258:	e7e9      	b.n	1a00222e <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
1a00225a:	f000 ff65 	bl	1a003128 <xTaskResumeAll>
void *pvReturn = NULL;
1a00225e:	2500      	movs	r5, #0
1a002260:	e7f1      	b.n	1a002246 <pvPortMalloc+0x32>
			pvReturn = pucAlignedHeap + xNextFreeByte;
1a002262:	4a05      	ldr	r2, [pc, #20]	; (1a002278 <pvPortMalloc+0x64>)
1a002264:	6815      	ldr	r5, [r2, #0]
1a002266:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
1a002268:	4b04      	ldr	r3, [pc, #16]	; (1a00227c <pvPortMalloc+0x68>)
1a00226a:	601c      	str	r4, [r3, #0]
	( void ) xTaskResumeAll();
1a00226c:	f000 ff5c 	bl	1a003128 <xTaskResumeAll>
		if( pvReturn == NULL )
1a002270:	2d00      	cmp	r5, #0
1a002272:	d1ea      	bne.n	1a00224a <pvPortMalloc+0x36>
1a002274:	e7e7      	b.n	1a002246 <pvPortMalloc+0x32>
1a002276:	bf00      	nop
1a002278:	10001c48 	.word	0x10001c48
1a00227c:	1000444c 	.word	0x1000444c
1a002280:	10001c54 	.word	0x10001c54

1a002284 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
1a002284:	b140      	cbz	r0, 1a002298 <vPortFree+0x14>
	__asm volatile
1a002286:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00228a:	f383 8811 	msr	BASEPRI, r3
1a00228e:	f3bf 8f6f 	isb	sy
1a002292:	f3bf 8f4f 	dsb	sy
1a002296:	e7fe      	b.n	1a002296 <vPortFree+0x12>
}
1a002298:	4770      	bx	lr

1a00229a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a00229a:	b510      	push	{r4, lr}
1a00229c:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a00229e:	f001 fca1 	bl	1a003be4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a0022a2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a0022a4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a0022a6:	429a      	cmp	r2, r3
1a0022a8:	d004      	beq.n	1a0022b4 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a0022aa:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a0022ac:	f001 fcbc 	bl	1a003c28 <vPortExitCritical>

	return xReturn;
}
1a0022b0:	4620      	mov	r0, r4
1a0022b2:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a0022b4:	2401      	movs	r4, #1
1a0022b6:	e7f9      	b.n	1a0022ac <prvIsQueueFull+0x12>

1a0022b8 <prvIsQueueEmpty>:
{
1a0022b8:	b510      	push	{r4, lr}
1a0022ba:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a0022bc:	f001 fc92 	bl	1a003be4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a0022c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a0022c2:	b123      	cbz	r3, 1a0022ce <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
1a0022c4:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a0022c6:	f001 fcaf 	bl	1a003c28 <vPortExitCritical>
}
1a0022ca:	4620      	mov	r0, r4
1a0022cc:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a0022ce:	2401      	movs	r4, #1
1a0022d0:	e7f9      	b.n	1a0022c6 <prvIsQueueEmpty+0xe>

1a0022d2 <prvCopyDataToQueue>:
{
1a0022d2:	b570      	push	{r4, r5, r6, lr}
1a0022d4:	4604      	mov	r4, r0
1a0022d6:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a0022d8:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a0022da:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0022dc:	b95a      	cbnz	r2, 1a0022f6 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a0022de:	6803      	ldr	r3, [r0, #0]
1a0022e0:	b11b      	cbz	r3, 1a0022ea <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a0022e2:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a0022e4:	3501      	adds	r5, #1
1a0022e6:	63a5      	str	r5, [r4, #56]	; 0x38
}
1a0022e8:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a0022ea:	6840      	ldr	r0, [r0, #4]
1a0022ec:	f001 f94e 	bl	1a00358c <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a0022f0:	2300      	movs	r3, #0
1a0022f2:	6063      	str	r3, [r4, #4]
1a0022f4:	e7f6      	b.n	1a0022e4 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a0022f6:	b96e      	cbnz	r6, 1a002314 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a0022f8:	6880      	ldr	r0, [r0, #8]
1a0022fa:	f003 fdc3 	bl	1a005e84 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a0022fe:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a002300:	68a3      	ldr	r3, [r4, #8]
1a002302:	4413      	add	r3, r2
1a002304:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a002306:	6862      	ldr	r2, [r4, #4]
1a002308:	4293      	cmp	r3, r2
1a00230a:	d319      	bcc.n	1a002340 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a00230c:	6823      	ldr	r3, [r4, #0]
1a00230e:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a002310:	2000      	movs	r0, #0
1a002312:	e7e7      	b.n	1a0022e4 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a002314:	68c0      	ldr	r0, [r0, #12]
1a002316:	f003 fdb5 	bl	1a005e84 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a00231a:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a00231c:	4252      	negs	r2, r2
1a00231e:	68e3      	ldr	r3, [r4, #12]
1a002320:	4413      	add	r3, r2
1a002322:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a002324:	6821      	ldr	r1, [r4, #0]
1a002326:	428b      	cmp	r3, r1
1a002328:	d202      	bcs.n	1a002330 <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a00232a:	6863      	ldr	r3, [r4, #4]
1a00232c:	441a      	add	r2, r3
1a00232e:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a002330:	2e02      	cmp	r6, #2
1a002332:	d001      	beq.n	1a002338 <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a002334:	2000      	movs	r0, #0
1a002336:	e7d5      	b.n	1a0022e4 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a002338:	b125      	cbz	r5, 1a002344 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a00233a:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
1a00233c:	2000      	movs	r0, #0
1a00233e:	e7d1      	b.n	1a0022e4 <prvCopyDataToQueue+0x12>
1a002340:	2000      	movs	r0, #0
1a002342:	e7cf      	b.n	1a0022e4 <prvCopyDataToQueue+0x12>
1a002344:	2000      	movs	r0, #0
1a002346:	e7cd      	b.n	1a0022e4 <prvCopyDataToQueue+0x12>

1a002348 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a002348:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a00234a:	b172      	cbz	r2, 1a00236a <prvCopyDataFromQueue+0x22>
{
1a00234c:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a00234e:	68c3      	ldr	r3, [r0, #12]
1a002350:	4413      	add	r3, r2
1a002352:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a002354:	6844      	ldr	r4, [r0, #4]
1a002356:	42a3      	cmp	r3, r4
1a002358:	d301      	bcc.n	1a00235e <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a00235a:	6803      	ldr	r3, [r0, #0]
1a00235c:	60c3      	str	r3, [r0, #12]
1a00235e:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a002360:	68c1      	ldr	r1, [r0, #12]
1a002362:	4620      	mov	r0, r4
1a002364:	f003 fd8e 	bl	1a005e84 <memcpy>
}
1a002368:	bd10      	pop	{r4, pc}
1a00236a:	4770      	bx	lr

1a00236c <prvUnlockQueue>:
{
1a00236c:	b538      	push	{r3, r4, r5, lr}
1a00236e:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a002370:	f001 fc38 	bl	1a003be4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a002374:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a002378:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a00237a:	e003      	b.n	1a002384 <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a00237c:	f001 f8f0 	bl	1a003560 <vTaskMissedYield>
			--cTxLock;
1a002380:	3c01      	subs	r4, #1
1a002382:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a002384:	2c00      	cmp	r4, #0
1a002386:	dd08      	ble.n	1a00239a <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a002388:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a00238a:	b133      	cbz	r3, 1a00239a <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a00238c:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a002390:	f001 f854 	bl	1a00343c <xTaskRemoveFromEventList>
1a002394:	2800      	cmp	r0, #0
1a002396:	d0f3      	beq.n	1a002380 <prvUnlockQueue+0x14>
1a002398:	e7f0      	b.n	1a00237c <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a00239a:	23ff      	movs	r3, #255	; 0xff
1a00239c:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a0023a0:	f001 fc42 	bl	1a003c28 <vPortExitCritical>
	taskENTER_CRITICAL();
1a0023a4:	f001 fc1e 	bl	1a003be4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a0023a8:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a0023ac:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a0023ae:	e003      	b.n	1a0023b8 <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a0023b0:	f001 f8d6 	bl	1a003560 <vTaskMissedYield>
				--cRxLock;
1a0023b4:	3c01      	subs	r4, #1
1a0023b6:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a0023b8:	2c00      	cmp	r4, #0
1a0023ba:	dd08      	ble.n	1a0023ce <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a0023bc:	692b      	ldr	r3, [r5, #16]
1a0023be:	b133      	cbz	r3, 1a0023ce <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a0023c0:	f105 0010 	add.w	r0, r5, #16
1a0023c4:	f001 f83a 	bl	1a00343c <xTaskRemoveFromEventList>
1a0023c8:	2800      	cmp	r0, #0
1a0023ca:	d0f3      	beq.n	1a0023b4 <prvUnlockQueue+0x48>
1a0023cc:	e7f0      	b.n	1a0023b0 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a0023ce:	23ff      	movs	r3, #255	; 0xff
1a0023d0:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a0023d4:	f001 fc28 	bl	1a003c28 <vPortExitCritical>
}
1a0023d8:	bd38      	pop	{r3, r4, r5, pc}
1a0023da:	Address 0x000000001a0023da is out of bounds.


1a0023dc <xQueueGenericReset>:
{
1a0023dc:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a0023de:	b940      	cbnz	r0, 1a0023f2 <xQueueGenericReset+0x16>
1a0023e0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0023e4:	f383 8811 	msr	BASEPRI, r3
1a0023e8:	f3bf 8f6f 	isb	sy
1a0023ec:	f3bf 8f4f 	dsb	sy
1a0023f0:	e7fe      	b.n	1a0023f0 <xQueueGenericReset+0x14>
1a0023f2:	4604      	mov	r4, r0
1a0023f4:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
1a0023f6:	f001 fbf5 	bl	1a003be4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a0023fa:	6821      	ldr	r1, [r4, #0]
1a0023fc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a0023fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a002400:	fb03 1002 	mla	r0, r3, r2, r1
1a002404:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a002406:	2000      	movs	r0, #0
1a002408:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a00240a:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a00240c:	3a01      	subs	r2, #1
1a00240e:	fb02 1303 	mla	r3, r2, r3, r1
1a002412:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a002414:	23ff      	movs	r3, #255	; 0xff
1a002416:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a00241a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a00241e:	b9a5      	cbnz	r5, 1a00244a <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a002420:	6923      	ldr	r3, [r4, #16]
1a002422:	b91b      	cbnz	r3, 1a00242c <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a002424:	f001 fc00 	bl	1a003c28 <vPortExitCritical>
}
1a002428:	2001      	movs	r0, #1
1a00242a:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a00242c:	f104 0010 	add.w	r0, r4, #16
1a002430:	f001 f804 	bl	1a00343c <xTaskRemoveFromEventList>
1a002434:	2800      	cmp	r0, #0
1a002436:	d0f5      	beq.n	1a002424 <xQueueGenericReset+0x48>
					queueYIELD_IF_USING_PREEMPTION();
1a002438:	4b08      	ldr	r3, [pc, #32]	; (1a00245c <xQueueGenericReset+0x80>)
1a00243a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00243e:	601a      	str	r2, [r3, #0]
1a002440:	f3bf 8f4f 	dsb	sy
1a002444:	f3bf 8f6f 	isb	sy
1a002448:	e7ec      	b.n	1a002424 <xQueueGenericReset+0x48>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a00244a:	f104 0010 	add.w	r0, r4, #16
1a00244e:	f000 fafc 	bl	1a002a4a <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a002452:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a002456:	f000 faf8 	bl	1a002a4a <vListInitialise>
1a00245a:	e7e3      	b.n	1a002424 <xQueueGenericReset+0x48>
1a00245c:	e000ed04 	.word	0xe000ed04

1a002460 <prvInitialiseNewQueue>:
{
1a002460:	b538      	push	{r3, r4, r5, lr}
1a002462:	461d      	mov	r5, r3
1a002464:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a002466:	460b      	mov	r3, r1
1a002468:	b149      	cbz	r1, 1a00247e <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a00246a:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a00246c:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a00246e:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a002470:	2101      	movs	r1, #1
1a002472:	4620      	mov	r0, r4
1a002474:	f7ff ffb2 	bl	1a0023dc <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a002478:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a00247c:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a00247e:	6024      	str	r4, [r4, #0]
1a002480:	e7f4      	b.n	1a00246c <prvInitialiseNewQueue+0xc>

1a002482 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a002482:	b940      	cbnz	r0, 1a002496 <xQueueGenericCreateStatic+0x14>
1a002484:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002488:	f383 8811 	msr	BASEPRI, r3
1a00248c:	f3bf 8f6f 	isb	sy
1a002490:	f3bf 8f4f 	dsb	sy
1a002494:	e7fe      	b.n	1a002494 <xQueueGenericCreateStatic+0x12>
	{
1a002496:	b510      	push	{r4, lr}
1a002498:	b084      	sub	sp, #16
1a00249a:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
1a00249c:	b153      	cbz	r3, 1a0024b4 <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a00249e:	b192      	cbz	r2, 1a0024c6 <xQueueGenericCreateStatic+0x44>
1a0024a0:	b989      	cbnz	r1, 1a0024c6 <xQueueGenericCreateStatic+0x44>
1a0024a2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0024a6:	f383 8811 	msr	BASEPRI, r3
1a0024aa:	f3bf 8f6f 	isb	sy
1a0024ae:	f3bf 8f4f 	dsb	sy
1a0024b2:	e7fe      	b.n	1a0024b2 <xQueueGenericCreateStatic+0x30>
1a0024b4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0024b8:	f383 8811 	msr	BASEPRI, r3
1a0024bc:	f3bf 8f6f 	isb	sy
1a0024c0:	f3bf 8f4f 	dsb	sy
1a0024c4:	e7fe      	b.n	1a0024c4 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a0024c6:	b94a      	cbnz	r2, 1a0024dc <xQueueGenericCreateStatic+0x5a>
1a0024c8:	b141      	cbz	r1, 1a0024dc <xQueueGenericCreateStatic+0x5a>
1a0024ca:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0024ce:	f383 8811 	msr	BASEPRI, r3
1a0024d2:	f3bf 8f6f 	isb	sy
1a0024d6:	f3bf 8f4f 	dsb	sy
1a0024da:	e7fe      	b.n	1a0024da <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
1a0024dc:	2050      	movs	r0, #80	; 0x50
1a0024de:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a0024e0:	9803      	ldr	r0, [sp, #12]
1a0024e2:	2850      	cmp	r0, #80	; 0x50
1a0024e4:	d008      	beq.n	1a0024f8 <xQueueGenericCreateStatic+0x76>
1a0024e6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0024ea:	f383 8811 	msr	BASEPRI, r3
1a0024ee:	f3bf 8f6f 	isb	sy
1a0024f2:	f3bf 8f4f 	dsb	sy
1a0024f6:	e7fe      	b.n	1a0024f6 <xQueueGenericCreateStatic+0x74>
1a0024f8:	4620      	mov	r0, r4
1a0024fa:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a0024fc:	2301      	movs	r3, #1
1a0024fe:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a002502:	9400      	str	r4, [sp, #0]
1a002504:	f89d 3018 	ldrb.w	r3, [sp, #24]
1a002508:	f7ff ffaa 	bl	1a002460 <prvInitialiseNewQueue>
	}
1a00250c:	4620      	mov	r0, r4
1a00250e:	b004      	add	sp, #16
1a002510:	bd10      	pop	{r4, pc}

1a002512 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a002512:	b940      	cbnz	r0, 1a002526 <xQueueGenericCreate+0x14>
1a002514:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002518:	f383 8811 	msr	BASEPRI, r3
1a00251c:	f3bf 8f6f 	isb	sy
1a002520:	f3bf 8f4f 	dsb	sy
1a002524:	e7fe      	b.n	1a002524 <xQueueGenericCreate+0x12>
	{
1a002526:	b5f0      	push	{r4, r5, r6, r7, lr}
1a002528:	b083      	sub	sp, #12
1a00252a:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
1a00252c:	b111      	cbz	r1, 1a002534 <xQueueGenericCreate+0x22>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00252e:	fb01 f000 	mul.w	r0, r1, r0
1a002532:	e000      	b.n	1a002536 <xQueueGenericCreate+0x24>
			xQueueSizeInBytes = ( size_t ) 0;
1a002534:	2000      	movs	r0, #0
1a002536:	4617      	mov	r7, r2
1a002538:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
1a00253a:	3050      	adds	r0, #80	; 0x50
1a00253c:	f7ff fe6a 	bl	1a002214 <pvPortMalloc>
		if( pxNewQueue != NULL )
1a002540:	4605      	mov	r5, r0
1a002542:	b150      	cbz	r0, 1a00255a <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
1a002544:	2300      	movs	r3, #0
1a002546:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a00254a:	9000      	str	r0, [sp, #0]
1a00254c:	463b      	mov	r3, r7
1a00254e:	f100 0250 	add.w	r2, r0, #80	; 0x50
1a002552:	4621      	mov	r1, r4
1a002554:	4630      	mov	r0, r6
1a002556:	f7ff ff83 	bl	1a002460 <prvInitialiseNewQueue>
	}
1a00255a:	4628      	mov	r0, r5
1a00255c:	b003      	add	sp, #12
1a00255e:	bdf0      	pop	{r4, r5, r6, r7, pc}

1a002560 <xQueueGenericSend>:
{
1a002560:	b5f0      	push	{r4, r5, r6, r7, lr}
1a002562:	b085      	sub	sp, #20
1a002564:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a002566:	b160      	cbz	r0, 1a002582 <xQueueGenericSend+0x22>
1a002568:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a00256a:	b999      	cbnz	r1, 1a002594 <xQueueGenericSend+0x34>
1a00256c:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a00256e:	b18a      	cbz	r2, 1a002594 <xQueueGenericSend+0x34>
1a002570:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002574:	f383 8811 	msr	BASEPRI, r3
1a002578:	f3bf 8f6f 	isb	sy
1a00257c:	f3bf 8f4f 	dsb	sy
1a002580:	e7fe      	b.n	1a002580 <xQueueGenericSend+0x20>
1a002582:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002586:	f383 8811 	msr	BASEPRI, r3
1a00258a:	f3bf 8f6f 	isb	sy
1a00258e:	f3bf 8f4f 	dsb	sy
1a002592:	e7fe      	b.n	1a002592 <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a002594:	2b02      	cmp	r3, #2
1a002596:	d10b      	bne.n	1a0025b0 <xQueueGenericSend+0x50>
1a002598:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a00259a:	2a01      	cmp	r2, #1
1a00259c:	d008      	beq.n	1a0025b0 <xQueueGenericSend+0x50>
1a00259e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0025a2:	f383 8811 	msr	BASEPRI, r3
1a0025a6:	f3bf 8f6f 	isb	sy
1a0025aa:	f3bf 8f4f 	dsb	sy
1a0025ae:	e7fe      	b.n	1a0025ae <xQueueGenericSend+0x4e>
1a0025b0:	461e      	mov	r6, r3
1a0025b2:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0025b4:	f000 ffda 	bl	1a00356c <xTaskGetSchedulerState>
1a0025b8:	b950      	cbnz	r0, 1a0025d0 <xQueueGenericSend+0x70>
1a0025ba:	9b01      	ldr	r3, [sp, #4]
1a0025bc:	b153      	cbz	r3, 1a0025d4 <xQueueGenericSend+0x74>
1a0025be:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0025c2:	f383 8811 	msr	BASEPRI, r3
1a0025c6:	f3bf 8f6f 	isb	sy
1a0025ca:	f3bf 8f4f 	dsb	sy
1a0025ce:	e7fe      	b.n	1a0025ce <xQueueGenericSend+0x6e>
1a0025d0:	2500      	movs	r5, #0
1a0025d2:	e03a      	b.n	1a00264a <xQueueGenericSend+0xea>
1a0025d4:	2500      	movs	r5, #0
1a0025d6:	e038      	b.n	1a00264a <xQueueGenericSend+0xea>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a0025d8:	4632      	mov	r2, r6
1a0025da:	4639      	mov	r1, r7
1a0025dc:	4620      	mov	r0, r4
1a0025de:	f7ff fe78 	bl	1a0022d2 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a0025e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a0025e4:	b94b      	cbnz	r3, 1a0025fa <xQueueGenericSend+0x9a>
					else if( xYieldRequired != pdFALSE )
1a0025e6:	b1a8      	cbz	r0, 1a002614 <xQueueGenericSend+0xb4>
						queueYIELD_IF_USING_PREEMPTION();
1a0025e8:	4b3b      	ldr	r3, [pc, #236]	; (1a0026d8 <xQueueGenericSend+0x178>)
1a0025ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0025ee:	601a      	str	r2, [r3, #0]
1a0025f0:	f3bf 8f4f 	dsb	sy
1a0025f4:	f3bf 8f6f 	isb	sy
1a0025f8:	e00c      	b.n	1a002614 <xQueueGenericSend+0xb4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a0025fa:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0025fe:	f000 ff1d 	bl	1a00343c <xTaskRemoveFromEventList>
1a002602:	b138      	cbz	r0, 1a002614 <xQueueGenericSend+0xb4>
							queueYIELD_IF_USING_PREEMPTION();
1a002604:	4b34      	ldr	r3, [pc, #208]	; (1a0026d8 <xQueueGenericSend+0x178>)
1a002606:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00260a:	601a      	str	r2, [r3, #0]
1a00260c:	f3bf 8f4f 	dsb	sy
1a002610:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a002614:	f001 fb08 	bl	1a003c28 <vPortExitCritical>
				return pdPASS;
1a002618:	2001      	movs	r0, #1
}
1a00261a:	b005      	add	sp, #20
1a00261c:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
1a00261e:	f001 fb03 	bl	1a003c28 <vPortExitCritical>
					return errQUEUE_FULL;
1a002622:	2000      	movs	r0, #0
1a002624:	e7f9      	b.n	1a00261a <xQueueGenericSend+0xba>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a002626:	a802      	add	r0, sp, #8
1a002628:	f000 ff4e 	bl	1a0034c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a00262c:	2501      	movs	r5, #1
1a00262e:	e019      	b.n	1a002664 <xQueueGenericSend+0x104>
		prvLockQueue( pxQueue );
1a002630:	2300      	movs	r3, #0
1a002632:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a002636:	e021      	b.n	1a00267c <xQueueGenericSend+0x11c>
1a002638:	2300      	movs	r3, #0
1a00263a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00263e:	e023      	b.n	1a002688 <xQueueGenericSend+0x128>
				prvUnlockQueue( pxQueue );
1a002640:	4620      	mov	r0, r4
1a002642:	f7ff fe93 	bl	1a00236c <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a002646:	f000 fd6f 	bl	1a003128 <xTaskResumeAll>
		taskENTER_CRITICAL();
1a00264a:	f001 facb 	bl	1a003be4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a00264e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a002650:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a002652:	429a      	cmp	r2, r3
1a002654:	d3c0      	bcc.n	1a0025d8 <xQueueGenericSend+0x78>
1a002656:	2e02      	cmp	r6, #2
1a002658:	d0be      	beq.n	1a0025d8 <xQueueGenericSend+0x78>
				if( xTicksToWait == ( TickType_t ) 0 )
1a00265a:	9b01      	ldr	r3, [sp, #4]
1a00265c:	2b00      	cmp	r3, #0
1a00265e:	d0de      	beq.n	1a00261e <xQueueGenericSend+0xbe>
				else if( xEntryTimeSet == pdFALSE )
1a002660:	2d00      	cmp	r5, #0
1a002662:	d0e0      	beq.n	1a002626 <xQueueGenericSend+0xc6>
		taskEXIT_CRITICAL();
1a002664:	f001 fae0 	bl	1a003c28 <vPortExitCritical>
		vTaskSuspendAll();
1a002668:	f000 fcc4 	bl	1a002ff4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a00266c:	f001 faba 	bl	1a003be4 <vPortEnterCritical>
1a002670:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a002674:	b25b      	sxtb	r3, r3
1a002676:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00267a:	d0d9      	beq.n	1a002630 <xQueueGenericSend+0xd0>
1a00267c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a002680:	b25b      	sxtb	r3, r3
1a002682:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a002686:	d0d7      	beq.n	1a002638 <xQueueGenericSend+0xd8>
1a002688:	f001 face 	bl	1a003c28 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a00268c:	a901      	add	r1, sp, #4
1a00268e:	a802      	add	r0, sp, #8
1a002690:	f000 ff26 	bl	1a0034e0 <xTaskCheckForTimeOut>
1a002694:	b9c8      	cbnz	r0, 1a0026ca <xQueueGenericSend+0x16a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a002696:	4620      	mov	r0, r4
1a002698:	f7ff fdff 	bl	1a00229a <prvIsQueueFull>
1a00269c:	2800      	cmp	r0, #0
1a00269e:	d0cf      	beq.n	1a002640 <xQueueGenericSend+0xe0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a0026a0:	9901      	ldr	r1, [sp, #4]
1a0026a2:	f104 0010 	add.w	r0, r4, #16
1a0026a6:	f000 fe95 	bl	1a0033d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a0026aa:	4620      	mov	r0, r4
1a0026ac:	f7ff fe5e 	bl	1a00236c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a0026b0:	f000 fd3a 	bl	1a003128 <xTaskResumeAll>
1a0026b4:	2800      	cmp	r0, #0
1a0026b6:	d1c8      	bne.n	1a00264a <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
1a0026b8:	4b07      	ldr	r3, [pc, #28]	; (1a0026d8 <xQueueGenericSend+0x178>)
1a0026ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0026be:	601a      	str	r2, [r3, #0]
1a0026c0:	f3bf 8f4f 	dsb	sy
1a0026c4:	f3bf 8f6f 	isb	sy
1a0026c8:	e7bf      	b.n	1a00264a <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
1a0026ca:	4620      	mov	r0, r4
1a0026cc:	f7ff fe4e 	bl	1a00236c <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a0026d0:	f000 fd2a 	bl	1a003128 <xTaskResumeAll>
			return errQUEUE_FULL;
1a0026d4:	2000      	movs	r0, #0
1a0026d6:	e7a0      	b.n	1a00261a <xQueueGenericSend+0xba>
1a0026d8:	e000ed04 	.word	0xe000ed04

1a0026dc <xQueueGenericSendFromISR>:
{
1a0026dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a0026e0:	b160      	cbz	r0, 1a0026fc <xQueueGenericSendFromISR+0x20>
1a0026e2:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0026e4:	b999      	cbnz	r1, 1a00270e <xQueueGenericSendFromISR+0x32>
1a0026e6:	6c00      	ldr	r0, [r0, #64]	; 0x40
1a0026e8:	b188      	cbz	r0, 1a00270e <xQueueGenericSendFromISR+0x32>
1a0026ea:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0026ee:	f383 8811 	msr	BASEPRI, r3
1a0026f2:	f3bf 8f6f 	isb	sy
1a0026f6:	f3bf 8f4f 	dsb	sy
1a0026fa:	e7fe      	b.n	1a0026fa <xQueueGenericSendFromISR+0x1e>
1a0026fc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002700:	f383 8811 	msr	BASEPRI, r3
1a002704:	f3bf 8f6f 	isb	sy
1a002708:	f3bf 8f4f 	dsb	sy
1a00270c:	e7fe      	b.n	1a00270c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a00270e:	2b02      	cmp	r3, #2
1a002710:	d10b      	bne.n	1a00272a <xQueueGenericSendFromISR+0x4e>
1a002712:	6be0      	ldr	r0, [r4, #60]	; 0x3c
1a002714:	2801      	cmp	r0, #1
1a002716:	d008      	beq.n	1a00272a <xQueueGenericSendFromISR+0x4e>
1a002718:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00271c:	f383 8811 	msr	BASEPRI, r3
1a002720:	f3bf 8f6f 	isb	sy
1a002724:	f3bf 8f4f 	dsb	sy
1a002728:	e7fe      	b.n	1a002728 <xQueueGenericSendFromISR+0x4c>
1a00272a:	461f      	mov	r7, r3
1a00272c:	4690      	mov	r8, r2
1a00272e:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a002730:	f001 fb82 	bl	1a003e38 <vPortValidateInterruptPriority>
	__asm volatile
1a002734:	f3ef 8611 	mrs	r6, BASEPRI
1a002738:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00273c:	f383 8811 	msr	BASEPRI, r3
1a002740:	f3bf 8f6f 	isb	sy
1a002744:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a002748:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a00274a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a00274c:	429a      	cmp	r2, r3
1a00274e:	d303      	bcc.n	1a002758 <xQueueGenericSendFromISR+0x7c>
1a002750:	2f02      	cmp	r7, #2
1a002752:	d001      	beq.n	1a002758 <xQueueGenericSendFromISR+0x7c>
			xReturn = errQUEUE_FULL;
1a002754:	2000      	movs	r0, #0
1a002756:	e00f      	b.n	1a002778 <xQueueGenericSendFromISR+0x9c>
			const int8_t cTxLock = pxQueue->cTxLock;
1a002758:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a00275c:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a00275e:	463a      	mov	r2, r7
1a002760:	4649      	mov	r1, r9
1a002762:	4620      	mov	r0, r4
1a002764:	f7ff fdb5 	bl	1a0022d2 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a002768:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a00276c:	d008      	beq.n	1a002780 <xQueueGenericSendFromISR+0xa4>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a00276e:	1c6b      	adds	r3, r5, #1
1a002770:	b25b      	sxtb	r3, r3
1a002772:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a002776:	2001      	movs	r0, #1
	__asm volatile
1a002778:	f386 8811 	msr	BASEPRI, r6
}
1a00277c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a002780:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a002782:	b15b      	cbz	r3, 1a00279c <xQueueGenericSendFromISR+0xc0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a002784:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a002788:	f000 fe58 	bl	1a00343c <xTaskRemoveFromEventList>
1a00278c:	b140      	cbz	r0, 1a0027a0 <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
1a00278e:	f1b8 0f00 	cmp.w	r8, #0
1a002792:	d007      	beq.n	1a0027a4 <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a002794:	2001      	movs	r0, #1
1a002796:	f8c8 0000 	str.w	r0, [r8]
1a00279a:	e7ed      	b.n	1a002778 <xQueueGenericSendFromISR+0x9c>
			xReturn = pdPASS;
1a00279c:	2001      	movs	r0, #1
1a00279e:	e7eb      	b.n	1a002778 <xQueueGenericSendFromISR+0x9c>
1a0027a0:	2001      	movs	r0, #1
1a0027a2:	e7e9      	b.n	1a002778 <xQueueGenericSendFromISR+0x9c>
1a0027a4:	2001      	movs	r0, #1
1a0027a6:	e7e7      	b.n	1a002778 <xQueueGenericSendFromISR+0x9c>

1a0027a8 <xQueueReceive>:
{
1a0027a8:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0027aa:	b085      	sub	sp, #20
1a0027ac:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a0027ae:	b160      	cbz	r0, 1a0027ca <xQueueReceive+0x22>
1a0027b0:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0027b2:	b999      	cbnz	r1, 1a0027dc <xQueueReceive+0x34>
1a0027b4:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a0027b6:	b18b      	cbz	r3, 1a0027dc <xQueueReceive+0x34>
	__asm volatile
1a0027b8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0027bc:	f383 8811 	msr	BASEPRI, r3
1a0027c0:	f3bf 8f6f 	isb	sy
1a0027c4:	f3bf 8f4f 	dsb	sy
1a0027c8:	e7fe      	b.n	1a0027c8 <xQueueReceive+0x20>
1a0027ca:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0027ce:	f383 8811 	msr	BASEPRI, r3
1a0027d2:	f3bf 8f6f 	isb	sy
1a0027d6:	f3bf 8f4f 	dsb	sy
1a0027da:	e7fe      	b.n	1a0027da <xQueueReceive+0x32>
1a0027dc:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0027de:	f000 fec5 	bl	1a00356c <xTaskGetSchedulerState>
1a0027e2:	b950      	cbnz	r0, 1a0027fa <xQueueReceive+0x52>
1a0027e4:	9b01      	ldr	r3, [sp, #4]
1a0027e6:	b153      	cbz	r3, 1a0027fe <xQueueReceive+0x56>
1a0027e8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0027ec:	f383 8811 	msr	BASEPRI, r3
1a0027f0:	f3bf 8f6f 	isb	sy
1a0027f4:	f3bf 8f4f 	dsb	sy
1a0027f8:	e7fe      	b.n	1a0027f8 <xQueueReceive+0x50>
1a0027fa:	2600      	movs	r6, #0
1a0027fc:	e03e      	b.n	1a00287c <xQueueReceive+0xd4>
1a0027fe:	2600      	movs	r6, #0
1a002800:	e03c      	b.n	1a00287c <xQueueReceive+0xd4>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a002802:	4639      	mov	r1, r7
1a002804:	4620      	mov	r0, r4
1a002806:	f7ff fd9f 	bl	1a002348 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a00280a:	3d01      	subs	r5, #1
1a00280c:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a00280e:	6923      	ldr	r3, [r4, #16]
1a002810:	b923      	cbnz	r3, 1a00281c <xQueueReceive+0x74>
				taskEXIT_CRITICAL();
1a002812:	f001 fa09 	bl	1a003c28 <vPortExitCritical>
				return pdPASS;
1a002816:	2001      	movs	r0, #1
}
1a002818:	b005      	add	sp, #20
1a00281a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a00281c:	f104 0010 	add.w	r0, r4, #16
1a002820:	f000 fe0c 	bl	1a00343c <xTaskRemoveFromEventList>
1a002824:	2800      	cmp	r0, #0
1a002826:	d0f4      	beq.n	1a002812 <xQueueReceive+0x6a>
						queueYIELD_IF_USING_PREEMPTION();
1a002828:	4b34      	ldr	r3, [pc, #208]	; (1a0028fc <xQueueReceive+0x154>)
1a00282a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00282e:	601a      	str	r2, [r3, #0]
1a002830:	f3bf 8f4f 	dsb	sy
1a002834:	f3bf 8f6f 	isb	sy
1a002838:	e7eb      	b.n	1a002812 <xQueueReceive+0x6a>
					taskEXIT_CRITICAL();
1a00283a:	f001 f9f5 	bl	1a003c28 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a00283e:	2000      	movs	r0, #0
1a002840:	e7ea      	b.n	1a002818 <xQueueReceive+0x70>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a002842:	a802      	add	r0, sp, #8
1a002844:	f000 fe40 	bl	1a0034c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a002848:	2601      	movs	r6, #1
1a00284a:	e021      	b.n	1a002890 <xQueueReceive+0xe8>
		prvLockQueue( pxQueue );
1a00284c:	2300      	movs	r3, #0
1a00284e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a002852:	e029      	b.n	1a0028a8 <xQueueReceive+0x100>
1a002854:	2300      	movs	r3, #0
1a002856:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a00285a:	e02b      	b.n	1a0028b4 <xQueueReceive+0x10c>
				prvUnlockQueue( pxQueue );
1a00285c:	4620      	mov	r0, r4
1a00285e:	f7ff fd85 	bl	1a00236c <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a002862:	f000 fc61 	bl	1a003128 <xTaskResumeAll>
1a002866:	e009      	b.n	1a00287c <xQueueReceive+0xd4>
			prvUnlockQueue( pxQueue );
1a002868:	4620      	mov	r0, r4
1a00286a:	f7ff fd7f 	bl	1a00236c <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a00286e:	f000 fc5b 	bl	1a003128 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a002872:	4620      	mov	r0, r4
1a002874:	f7ff fd20 	bl	1a0022b8 <prvIsQueueEmpty>
1a002878:	2800      	cmp	r0, #0
1a00287a:	d13d      	bne.n	1a0028f8 <xQueueReceive+0x150>
		taskENTER_CRITICAL();
1a00287c:	f001 f9b2 	bl	1a003be4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a002880:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a002882:	2d00      	cmp	r5, #0
1a002884:	d1bd      	bne.n	1a002802 <xQueueReceive+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a002886:	9b01      	ldr	r3, [sp, #4]
1a002888:	2b00      	cmp	r3, #0
1a00288a:	d0d6      	beq.n	1a00283a <xQueueReceive+0x92>
				else if( xEntryTimeSet == pdFALSE )
1a00288c:	2e00      	cmp	r6, #0
1a00288e:	d0d8      	beq.n	1a002842 <xQueueReceive+0x9a>
		taskEXIT_CRITICAL();
1a002890:	f001 f9ca 	bl	1a003c28 <vPortExitCritical>
		vTaskSuspendAll();
1a002894:	f000 fbae 	bl	1a002ff4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a002898:	f001 f9a4 	bl	1a003be4 <vPortEnterCritical>
1a00289c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a0028a0:	b25b      	sxtb	r3, r3
1a0028a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0028a6:	d0d1      	beq.n	1a00284c <xQueueReceive+0xa4>
1a0028a8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a0028ac:	b25b      	sxtb	r3, r3
1a0028ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a0028b2:	d0cf      	beq.n	1a002854 <xQueueReceive+0xac>
1a0028b4:	f001 f9b8 	bl	1a003c28 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a0028b8:	a901      	add	r1, sp, #4
1a0028ba:	a802      	add	r0, sp, #8
1a0028bc:	f000 fe10 	bl	1a0034e0 <xTaskCheckForTimeOut>
1a0028c0:	2800      	cmp	r0, #0
1a0028c2:	d1d1      	bne.n	1a002868 <xQueueReceive+0xc0>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a0028c4:	4620      	mov	r0, r4
1a0028c6:	f7ff fcf7 	bl	1a0022b8 <prvIsQueueEmpty>
1a0028ca:	2800      	cmp	r0, #0
1a0028cc:	d0c6      	beq.n	1a00285c <xQueueReceive+0xb4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a0028ce:	9901      	ldr	r1, [sp, #4]
1a0028d0:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0028d4:	f000 fd7e 	bl	1a0033d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a0028d8:	4620      	mov	r0, r4
1a0028da:	f7ff fd47 	bl	1a00236c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a0028de:	f000 fc23 	bl	1a003128 <xTaskResumeAll>
1a0028e2:	2800      	cmp	r0, #0
1a0028e4:	d1ca      	bne.n	1a00287c <xQueueReceive+0xd4>
					portYIELD_WITHIN_API();
1a0028e6:	4b05      	ldr	r3, [pc, #20]	; (1a0028fc <xQueueReceive+0x154>)
1a0028e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0028ec:	601a      	str	r2, [r3, #0]
1a0028ee:	f3bf 8f4f 	dsb	sy
1a0028f2:	f3bf 8f6f 	isb	sy
1a0028f6:	e7c1      	b.n	1a00287c <xQueueReceive+0xd4>
				return errQUEUE_EMPTY;
1a0028f8:	2000      	movs	r0, #0
1a0028fa:	e78d      	b.n	1a002818 <xQueueReceive+0x70>
1a0028fc:	e000ed04 	.word	0xe000ed04

1a002900 <xQueueReceiveFromISR>:
{
1a002900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a002904:	b160      	cbz	r0, 1a002920 <xQueueReceiveFromISR+0x20>
1a002906:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a002908:	b999      	cbnz	r1, 1a002932 <xQueueReceiveFromISR+0x32>
1a00290a:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a00290c:	b18b      	cbz	r3, 1a002932 <xQueueReceiveFromISR+0x32>
1a00290e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002912:	f383 8811 	msr	BASEPRI, r3
1a002916:	f3bf 8f6f 	isb	sy
1a00291a:	f3bf 8f4f 	dsb	sy
1a00291e:	e7fe      	b.n	1a00291e <xQueueReceiveFromISR+0x1e>
1a002920:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002924:	f383 8811 	msr	BASEPRI, r3
1a002928:	f3bf 8f6f 	isb	sy
1a00292c:	f3bf 8f4f 	dsb	sy
1a002930:	e7fe      	b.n	1a002930 <xQueueReceiveFromISR+0x30>
1a002932:	4617      	mov	r7, r2
1a002934:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a002936:	f001 fa7f 	bl	1a003e38 <vPortValidateInterruptPriority>
	__asm volatile
1a00293a:	f3ef 8611 	mrs	r6, BASEPRI
1a00293e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002942:	f383 8811 	msr	BASEPRI, r3
1a002946:	f3bf 8f6f 	isb	sy
1a00294a:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a00294e:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a002952:	f1b8 0f00 	cmp.w	r8, #0
1a002956:	d01d      	beq.n	1a002994 <xQueueReceiveFromISR+0x94>
			const int8_t cRxLock = pxQueue->cRxLock;
1a002958:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
1a00295c:	b26d      	sxtb	r5, r5
			prvCopyDataFromQueue( pxQueue, pvBuffer );
1a00295e:	4649      	mov	r1, r9
1a002960:	4620      	mov	r0, r4
1a002962:	f7ff fcf1 	bl	1a002348 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a002966:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
1a00296a:	63a3      	str	r3, [r4, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
1a00296c:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a002970:	d005      	beq.n	1a00297e <xQueueReceiveFromISR+0x7e>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
1a002972:	1c6b      	adds	r3, r5, #1
1a002974:	b25b      	sxtb	r3, r3
1a002976:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
			xReturn = pdPASS;
1a00297a:	2001      	movs	r0, #1
1a00297c:	e00b      	b.n	1a002996 <xQueueReceiveFromISR+0x96>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a00297e:	6923      	ldr	r3, [r4, #16]
1a002980:	b16b      	cbz	r3, 1a00299e <xQueueReceiveFromISR+0x9e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a002982:	f104 0010 	add.w	r0, r4, #16
1a002986:	f000 fd59 	bl	1a00343c <xTaskRemoveFromEventList>
1a00298a:	b150      	cbz	r0, 1a0029a2 <xQueueReceiveFromISR+0xa2>
						if( pxHigherPriorityTaskWoken != NULL )
1a00298c:	b15f      	cbz	r7, 1a0029a6 <xQueueReceiveFromISR+0xa6>
							*pxHigherPriorityTaskWoken = pdTRUE;
1a00298e:	2001      	movs	r0, #1
1a002990:	6038      	str	r0, [r7, #0]
1a002992:	e000      	b.n	1a002996 <xQueueReceiveFromISR+0x96>
			xReturn = pdFAIL;
1a002994:	2000      	movs	r0, #0
	__asm volatile
1a002996:	f386 8811 	msr	BASEPRI, r6
}
1a00299a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			xReturn = pdPASS;
1a00299e:	2001      	movs	r0, #1
1a0029a0:	e7f9      	b.n	1a002996 <xQueueReceiveFromISR+0x96>
1a0029a2:	2001      	movs	r0, #1
1a0029a4:	e7f7      	b.n	1a002996 <xQueueReceiveFromISR+0x96>
1a0029a6:	2001      	movs	r0, #1
1a0029a8:	e7f5      	b.n	1a002996 <xQueueReceiveFromISR+0x96>

1a0029aa <uxQueueMessagesWaiting>:
	configASSERT( xQueue );
1a0029aa:	b940      	cbnz	r0, 1a0029be <uxQueueMessagesWaiting+0x14>
	__asm volatile
1a0029ac:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0029b0:	f383 8811 	msr	BASEPRI, r3
1a0029b4:	f3bf 8f6f 	isb	sy
1a0029b8:	f3bf 8f4f 	dsb	sy
1a0029bc:	e7fe      	b.n	1a0029bc <uxQueueMessagesWaiting+0x12>
{
1a0029be:	b510      	push	{r4, lr}
1a0029c0:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a0029c2:	f001 f90f 	bl	1a003be4 <vPortEnterCritical>
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
1a0029c6:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
1a0029c8:	f001 f92e 	bl	1a003c28 <vPortExitCritical>
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
1a0029cc:	4620      	mov	r0, r4
1a0029ce:	bd10      	pop	{r4, pc}

1a0029d0 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a0029d0:	2300      	movs	r3, #0
1a0029d2:	2b07      	cmp	r3, #7
1a0029d4:	d80c      	bhi.n	1a0029f0 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a0029d6:	4a07      	ldr	r2, [pc, #28]	; (1a0029f4 <vQueueAddToRegistry+0x24>)
1a0029d8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a0029dc:	b10a      	cbz	r2, 1a0029e2 <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a0029de:	3301      	adds	r3, #1
1a0029e0:	e7f7      	b.n	1a0029d2 <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a0029e2:	4a04      	ldr	r2, [pc, #16]	; (1a0029f4 <vQueueAddToRegistry+0x24>)
1a0029e4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a0029e8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a0029ec:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a0029ee:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a0029f0:	4770      	bx	lr
1a0029f2:	bf00      	nop
1a0029f4:	10005048 	.word	0x10005048

1a0029f8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a0029f8:	b570      	push	{r4, r5, r6, lr}
1a0029fa:	4604      	mov	r4, r0
1a0029fc:	460d      	mov	r5, r1
1a0029fe:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a002a00:	f001 f8f0 	bl	1a003be4 <vPortEnterCritical>
1a002a04:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a002a08:	b25b      	sxtb	r3, r3
1a002a0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a002a0e:	d00d      	beq.n	1a002a2c <vQueueWaitForMessageRestricted+0x34>
1a002a10:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a002a14:	b25b      	sxtb	r3, r3
1a002a16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a002a1a:	d00b      	beq.n	1a002a34 <vQueueWaitForMessageRestricted+0x3c>
1a002a1c:	f001 f904 	bl	1a003c28 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a002a20:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a002a22:	b15b      	cbz	r3, 1a002a3c <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a002a24:	4620      	mov	r0, r4
1a002a26:	f7ff fca1 	bl	1a00236c <prvUnlockQueue>
	}
1a002a2a:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a002a2c:	2300      	movs	r3, #0
1a002a2e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a002a32:	e7ed      	b.n	1a002a10 <vQueueWaitForMessageRestricted+0x18>
1a002a34:	2300      	movs	r3, #0
1a002a36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a002a3a:	e7ef      	b.n	1a002a1c <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a002a3c:	4632      	mov	r2, r6
1a002a3e:	4629      	mov	r1, r5
1a002a40:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a002a44:	f000 fcde 	bl	1a003404 <vTaskPlaceOnEventListRestricted>
1a002a48:	e7ec      	b.n	1a002a24 <vQueueWaitForMessageRestricted+0x2c>

1a002a4a <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a002a4a:	f100 0308 	add.w	r3, r0, #8
1a002a4e:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a002a50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a002a54:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a002a56:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a002a58:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a002a5a:	2300      	movs	r3, #0
1a002a5c:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a002a5e:	4770      	bx	lr

1a002a60 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a002a60:	2300      	movs	r3, #0
1a002a62:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a002a64:	4770      	bx	lr

1a002a66 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a002a66:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a002a68:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a002a6a:	689a      	ldr	r2, [r3, #8]
1a002a6c:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a002a6e:	689a      	ldr	r2, [r3, #8]
1a002a70:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a002a72:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a002a74:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a002a76:	6803      	ldr	r3, [r0, #0]
1a002a78:	3301      	adds	r3, #1
1a002a7a:	6003      	str	r3, [r0, #0]
}
1a002a7c:	4770      	bx	lr

1a002a7e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a002a7e:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a002a80:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a002a82:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a002a86:	d002      	beq.n	1a002a8e <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a002a88:	f100 0208 	add.w	r2, r0, #8
1a002a8c:	e002      	b.n	1a002a94 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
1a002a8e:	6902      	ldr	r2, [r0, #16]
1a002a90:	e004      	b.n	1a002a9c <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a002a92:	461a      	mov	r2, r3
1a002a94:	6853      	ldr	r3, [r2, #4]
1a002a96:	681c      	ldr	r4, [r3, #0]
1a002a98:	42ac      	cmp	r4, r5
1a002a9a:	d9fa      	bls.n	1a002a92 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a002a9c:	6853      	ldr	r3, [r2, #4]
1a002a9e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a002aa0:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a002aa2:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a002aa4:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a002aa6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a002aa8:	6803      	ldr	r3, [r0, #0]
1a002aaa:	3301      	adds	r3, #1
1a002aac:	6003      	str	r3, [r0, #0]
}
1a002aae:	bc30      	pop	{r4, r5}
1a002ab0:	4770      	bx	lr

1a002ab2 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a002ab2:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a002ab4:	6842      	ldr	r2, [r0, #4]
1a002ab6:	6881      	ldr	r1, [r0, #8]
1a002ab8:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a002aba:	6882      	ldr	r2, [r0, #8]
1a002abc:	6841      	ldr	r1, [r0, #4]
1a002abe:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a002ac0:	685a      	ldr	r2, [r3, #4]
1a002ac2:	4282      	cmp	r2, r0
1a002ac4:	d006      	beq.n	1a002ad4 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a002ac6:	2200      	movs	r2, #0
1a002ac8:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a002aca:	681a      	ldr	r2, [r3, #0]
1a002acc:	3a01      	subs	r2, #1
1a002ace:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a002ad0:	6818      	ldr	r0, [r3, #0]
}
1a002ad2:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a002ad4:	6882      	ldr	r2, [r0, #8]
1a002ad6:	605a      	str	r2, [r3, #4]
1a002ad8:	e7f5      	b.n	1a002ac6 <uxListRemove+0x14>
1a002ada:	Address 0x000000001a002ada is out of bounds.


1a002adc <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a002adc:	4b03      	ldr	r3, [pc, #12]	; (1a002aec <vApplicationGetIdleTaskMemory+0x10>)
1a002ade:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a002ae0:	4b03      	ldr	r3, [pc, #12]	; (1a002af0 <vApplicationGetIdleTaskMemory+0x14>)
1a002ae2:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a002ae4:	235a      	movs	r3, #90	; 0x5a
1a002ae6:	6013      	str	r3, [r2, #0]
}
1a002ae8:	4770      	bx	lr
1a002aea:	bf00      	nop
1a002aec:	10004b58 	.word	0x10004b58
1a002af0:	10004450 	.word	0x10004450

1a002af4 <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a002af4:	4b03      	ldr	r3, [pc, #12]	; (1a002b04 <vApplicationGetTimerTaskMemory+0x10>)
1a002af6:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a002af8:	4b03      	ldr	r3, [pc, #12]	; (1a002b08 <vApplicationGetTimerTaskMemory+0x14>)
1a002afa:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a002afc:	f44f 73b4 	mov.w	r3, #360	; 0x168
1a002b00:	6013      	str	r3, [r2, #0]
1a002b02:	4770      	bx	lr
1a002b04:	10004bb8 	.word	0x10004bb8
1a002b08:	100045b8 	.word	0x100045b8

1a002b0c <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a002b0c:	b510      	push	{r4, lr}
1a002b0e:	b082      	sub	sp, #8
1a002b10:	460c      	mov	r4, r1
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a002b12:	9001      	str	r0, [sp, #4]
1a002b14:	2300      	movs	r3, #0
1a002b16:	9300      	str	r3, [sp, #0]
   volatile const char * const pcFileName = pcFile;

   taskENTER_CRITICAL();
1a002b18:	f001 f864 	bl	1a003be4 <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a002b1c:	9901      	ldr	r1, [sp, #4]
1a002b1e:	4622      	mov	r2, r4
1a002b20:	4804      	ldr	r0, [pc, #16]	; (1a002b34 <vAssertCalled+0x28>)
1a002b22:	f003 fa6b 	bl	1a005ffc <iprintf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a002b26:	9b00      	ldr	r3, [sp, #0]
1a002b28:	2b00      	cmp	r3, #0
1a002b2a:	d0fc      	beq.n	1a002b26 <vAssertCalled+0x1a>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a002b2c:	f001 f87c 	bl	1a003c28 <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a002b30:	b002      	add	sp, #8
1a002b32:	bd10      	pop	{r4, pc}
1a002b34:	1a006ef4 	.word	0x1a006ef4

1a002b38 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a002b38:	b508      	push	{r3, lr}
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a002b3a:	4804      	ldr	r0, [pc, #16]	; (1a002b4c <vApplicationMallocFailedHook+0x14>)
1a002b3c:	f003 fad2 	bl	1a0060e4 <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a002b40:	4903      	ldr	r1, [pc, #12]	; (1a002b50 <vApplicationMallocFailedHook+0x18>)
1a002b42:	202c      	movs	r0, #44	; 0x2c
1a002b44:	f7ff ffe2 	bl	1a002b0c <vAssertCalled>
}
1a002b48:	bd08      	pop	{r3, pc}
1a002b4a:	bf00      	nop
1a002b4c:	1a006e80 	.word	0x1a006e80
1a002b50:	1a006ea4 	.word	0x1a006ea4

1a002b54 <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a002b54:	b508      	push	{r3, lr}

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a002b56:	4804      	ldr	r0, [pc, #16]	; (1a002b68 <vApplicationStackOverflowHook+0x14>)
1a002b58:	f003 fa50 	bl	1a005ffc <iprintf>
   vAssertCalled( __LINE__, __FILE__ );
1a002b5c:	4903      	ldr	r1, [pc, #12]	; (1a002b6c <vApplicationStackOverflowHook+0x18>)
1a002b5e:	2050      	movs	r0, #80	; 0x50
1a002b60:	f7ff ffd4 	bl	1a002b0c <vAssertCalled>
}
1a002b64:	bd08      	pop	{r3, pc}
1a002b66:	bf00      	nop
1a002b68:	1a006ec4 	.word	0x1a006ec4
1a002b6c:	1a006ea4 	.word	0x1a006ea4

1a002b70 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a002b70:	4b08      	ldr	r3, [pc, #32]	; (1a002b94 <prvResetNextTaskUnblockTime+0x24>)
1a002b72:	681b      	ldr	r3, [r3, #0]
1a002b74:	681b      	ldr	r3, [r3, #0]
1a002b76:	b13b      	cbz	r3, 1a002b88 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a002b78:	4b06      	ldr	r3, [pc, #24]	; (1a002b94 <prvResetNextTaskUnblockTime+0x24>)
1a002b7a:	681b      	ldr	r3, [r3, #0]
1a002b7c:	68db      	ldr	r3, [r3, #12]
1a002b7e:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a002b80:	685a      	ldr	r2, [r3, #4]
1a002b82:	4b05      	ldr	r3, [pc, #20]	; (1a002b98 <prvResetNextTaskUnblockTime+0x28>)
1a002b84:	601a      	str	r2, [r3, #0]
	}
}
1a002b86:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
1a002b88:	4b03      	ldr	r3, [pc, #12]	; (1a002b98 <prvResetNextTaskUnblockTime+0x28>)
1a002b8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a002b8e:	601a      	str	r2, [r3, #0]
1a002b90:	4770      	bx	lr
1a002b92:	bf00      	nop
1a002b94:	10004c1c 	.word	0x10004c1c
1a002b98:	10004cf0 	.word	0x10004cf0

1a002b9c <prvInitialiseNewTask>:
{
1a002b9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a002ba0:	4681      	mov	r9, r0
1a002ba2:	460d      	mov	r5, r1
1a002ba4:	4617      	mov	r7, r2
1a002ba6:	469a      	mov	sl, r3
1a002ba8:	9e08      	ldr	r6, [sp, #32]
1a002baa:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
1a002bae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a002bb0:	0092      	lsls	r2, r2, #2
1a002bb2:	21a5      	movs	r1, #165	; 0xa5
1a002bb4:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a002bb6:	f003 f970 	bl	1a005e9a <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a002bba:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a002bbc:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a002bc0:	3a01      	subs	r2, #1
1a002bc2:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a002bc6:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a002bca:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a002bcc:	2300      	movs	r3, #0
1a002bce:	2b0f      	cmp	r3, #15
1a002bd0:	d807      	bhi.n	1a002be2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a002bd2:	5ce9      	ldrb	r1, [r5, r3]
1a002bd4:	18e2      	adds	r2, r4, r3
1a002bd6:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a002bda:	5cea      	ldrb	r2, [r5, r3]
1a002bdc:	b10a      	cbz	r2, 1a002be2 <prvInitialiseNewTask+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a002bde:	3301      	adds	r3, #1
1a002be0:	e7f5      	b.n	1a002bce <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a002be2:	2300      	movs	r3, #0
1a002be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a002be8:	2e06      	cmp	r6, #6
1a002bea:	d900      	bls.n	1a002bee <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a002bec:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a002bee:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a002bf0:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a002bf2:	2500      	movs	r5, #0
1a002bf4:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a002bf6:	1d20      	adds	r0, r4, #4
1a002bf8:	f7ff ff32 	bl	1a002a60 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a002bfc:	f104 0018 	add.w	r0, r4, #24
1a002c00:	f7ff ff2e 	bl	1a002a60 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a002c04:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a002c06:	f1c6 0607 	rsb	r6, r6, #7
1a002c0a:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a002c0c:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a002c0e:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a002c10:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a002c14:	4652      	mov	r2, sl
1a002c16:	4649      	mov	r1, r9
1a002c18:	4638      	mov	r0, r7
1a002c1a:	f000 ffb5 	bl	1a003b88 <pxPortInitialiseStack>
1a002c1e:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a002c20:	f1b8 0f00 	cmp.w	r8, #0
1a002c24:	d001      	beq.n	1a002c2a <prvInitialiseNewTask+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a002c26:	f8c8 4000 	str.w	r4, [r8]
}
1a002c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a002c2e:	Address 0x000000001a002c2e is out of bounds.


1a002c30 <prvInitialiseTaskLists>:
{
1a002c30:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a002c32:	2400      	movs	r4, #0
1a002c34:	e007      	b.n	1a002c46 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a002c36:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a002c3a:	0093      	lsls	r3, r2, #2
1a002c3c:	480e      	ldr	r0, [pc, #56]	; (1a002c78 <prvInitialiseTaskLists+0x48>)
1a002c3e:	4418      	add	r0, r3
1a002c40:	f7ff ff03 	bl	1a002a4a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a002c44:	3401      	adds	r4, #1
1a002c46:	2c06      	cmp	r4, #6
1a002c48:	d9f5      	bls.n	1a002c36 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
1a002c4a:	4d0c      	ldr	r5, [pc, #48]	; (1a002c7c <prvInitialiseTaskLists+0x4c>)
1a002c4c:	4628      	mov	r0, r5
1a002c4e:	f7ff fefc 	bl	1a002a4a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a002c52:	4c0b      	ldr	r4, [pc, #44]	; (1a002c80 <prvInitialiseTaskLists+0x50>)
1a002c54:	4620      	mov	r0, r4
1a002c56:	f7ff fef8 	bl	1a002a4a <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a002c5a:	480a      	ldr	r0, [pc, #40]	; (1a002c84 <prvInitialiseTaskLists+0x54>)
1a002c5c:	f7ff fef5 	bl	1a002a4a <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a002c60:	4809      	ldr	r0, [pc, #36]	; (1a002c88 <prvInitialiseTaskLists+0x58>)
1a002c62:	f7ff fef2 	bl	1a002a4a <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a002c66:	4809      	ldr	r0, [pc, #36]	; (1a002c8c <prvInitialiseTaskLists+0x5c>)
1a002c68:	f7ff feef 	bl	1a002a4a <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a002c6c:	4b08      	ldr	r3, [pc, #32]	; (1a002c90 <prvInitialiseTaskLists+0x60>)
1a002c6e:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a002c70:	4b08      	ldr	r3, [pc, #32]	; (1a002c94 <prvInitialiseTaskLists+0x64>)
1a002c72:	601c      	str	r4, [r3, #0]
}
1a002c74:	bd38      	pop	{r3, r4, r5, pc}
1a002c76:	bf00      	nop
1a002c78:	10004c24 	.word	0x10004c24
1a002c7c:	10004cc8 	.word	0x10004cc8
1a002c80:	10004cdc 	.word	0x10004cdc
1a002c84:	10004cf8 	.word	0x10004cf8
1a002c88:	10004d24 	.word	0x10004d24
1a002c8c:	10004d10 	.word	0x10004d10
1a002c90:	10004c1c 	.word	0x10004c1c
1a002c94:	10004c20 	.word	0x10004c20

1a002c98 <prvAddNewTaskToReadyList>:
{
1a002c98:	b510      	push	{r4, lr}
1a002c9a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a002c9c:	f000 ffa2 	bl	1a003be4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a002ca0:	4a21      	ldr	r2, [pc, #132]	; (1a002d28 <prvAddNewTaskToReadyList+0x90>)
1a002ca2:	6813      	ldr	r3, [r2, #0]
1a002ca4:	3301      	adds	r3, #1
1a002ca6:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a002ca8:	4b20      	ldr	r3, [pc, #128]	; (1a002d2c <prvAddNewTaskToReadyList+0x94>)
1a002caa:	681b      	ldr	r3, [r3, #0]
1a002cac:	b15b      	cbz	r3, 1a002cc6 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a002cae:	4b20      	ldr	r3, [pc, #128]	; (1a002d30 <prvAddNewTaskToReadyList+0x98>)
1a002cb0:	681b      	ldr	r3, [r3, #0]
1a002cb2:	b96b      	cbnz	r3, 1a002cd0 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a002cb4:	4b1d      	ldr	r3, [pc, #116]	; (1a002d2c <prvAddNewTaskToReadyList+0x94>)
1a002cb6:	681b      	ldr	r3, [r3, #0]
1a002cb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002cba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a002cbc:	429a      	cmp	r2, r3
1a002cbe:	d807      	bhi.n	1a002cd0 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a002cc0:	4b1a      	ldr	r3, [pc, #104]	; (1a002d2c <prvAddNewTaskToReadyList+0x94>)
1a002cc2:	601c      	str	r4, [r3, #0]
1a002cc4:	e004      	b.n	1a002cd0 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a002cc6:	4b19      	ldr	r3, [pc, #100]	; (1a002d2c <prvAddNewTaskToReadyList+0x94>)
1a002cc8:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a002cca:	6813      	ldr	r3, [r2, #0]
1a002ccc:	2b01      	cmp	r3, #1
1a002cce:	d027      	beq.n	1a002d20 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a002cd0:	4a18      	ldr	r2, [pc, #96]	; (1a002d34 <prvAddNewTaskToReadyList+0x9c>)
1a002cd2:	6813      	ldr	r3, [r2, #0]
1a002cd4:	3301      	adds	r3, #1
1a002cd6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a002cd8:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a002cda:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a002cdc:	2201      	movs	r2, #1
1a002cde:	409a      	lsls	r2, r3
1a002ce0:	4915      	ldr	r1, [pc, #84]	; (1a002d38 <prvAddNewTaskToReadyList+0xa0>)
1a002ce2:	6808      	ldr	r0, [r1, #0]
1a002ce4:	4302      	orrs	r2, r0
1a002ce6:	600a      	str	r2, [r1, #0]
1a002ce8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a002cec:	009a      	lsls	r2, r3, #2
1a002cee:	1d21      	adds	r1, r4, #4
1a002cf0:	4812      	ldr	r0, [pc, #72]	; (1a002d3c <prvAddNewTaskToReadyList+0xa4>)
1a002cf2:	4410      	add	r0, r2
1a002cf4:	f7ff feb7 	bl	1a002a66 <vListInsertEnd>
	taskEXIT_CRITICAL();
1a002cf8:	f000 ff96 	bl	1a003c28 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a002cfc:	4b0c      	ldr	r3, [pc, #48]	; (1a002d30 <prvAddNewTaskToReadyList+0x98>)
1a002cfe:	681b      	ldr	r3, [r3, #0]
1a002d00:	b16b      	cbz	r3, 1a002d1e <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a002d02:	4b0a      	ldr	r3, [pc, #40]	; (1a002d2c <prvAddNewTaskToReadyList+0x94>)
1a002d04:	681b      	ldr	r3, [r3, #0]
1a002d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002d08:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a002d0a:	429a      	cmp	r2, r3
1a002d0c:	d207      	bcs.n	1a002d1e <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a002d0e:	4b0c      	ldr	r3, [pc, #48]	; (1a002d40 <prvAddNewTaskToReadyList+0xa8>)
1a002d10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002d14:	601a      	str	r2, [r3, #0]
1a002d16:	f3bf 8f4f 	dsb	sy
1a002d1a:	f3bf 8f6f 	isb	sy
}
1a002d1e:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a002d20:	f7ff ff86 	bl	1a002c30 <prvInitialiseTaskLists>
1a002d24:	e7d4      	b.n	1a002cd0 <prvAddNewTaskToReadyList+0x38>
1a002d26:	bf00      	nop
1a002d28:	10004cb0 	.word	0x10004cb0
1a002d2c:	10004c18 	.word	0x10004c18
1a002d30:	10004d0c 	.word	0x10004d0c
1a002d34:	10004cc0 	.word	0x10004cc0
1a002d38:	10004cc4 	.word	0x10004cc4
1a002d3c:	10004c24 	.word	0x10004c24
1a002d40:	e000ed04 	.word	0xe000ed04

1a002d44 <prvDeleteTCB>:
	{
1a002d44:	b510      	push	{r4, lr}
1a002d46:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a002d48:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a002d4c:	b933      	cbnz	r3, 1a002d5c <prvDeleteTCB+0x18>
				vPortFree( pxTCB->pxStack );
1a002d4e:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a002d50:	f7ff fa98 	bl	1a002284 <vPortFree>
				vPortFree( pxTCB );
1a002d54:	4620      	mov	r0, r4
1a002d56:	f7ff fa95 	bl	1a002284 <vPortFree>
	}
1a002d5a:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a002d5c:	2b01      	cmp	r3, #1
1a002d5e:	d00a      	beq.n	1a002d76 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a002d60:	2b02      	cmp	r3, #2
1a002d62:	d0fa      	beq.n	1a002d5a <prvDeleteTCB+0x16>
1a002d64:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002d68:	f383 8811 	msr	BASEPRI, r3
1a002d6c:	f3bf 8f6f 	isb	sy
1a002d70:	f3bf 8f4f 	dsb	sy
1a002d74:	e7fe      	b.n	1a002d74 <prvDeleteTCB+0x30>
				vPortFree( pxTCB );
1a002d76:	f7ff fa85 	bl	1a002284 <vPortFree>
1a002d7a:	e7ee      	b.n	1a002d5a <prvDeleteTCB+0x16>

1a002d7c <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a002d7c:	4b0f      	ldr	r3, [pc, #60]	; (1a002dbc <prvCheckTasksWaitingTermination+0x40>)
1a002d7e:	681b      	ldr	r3, [r3, #0]
1a002d80:	b1d3      	cbz	r3, 1a002db8 <prvCheckTasksWaitingTermination+0x3c>
{
1a002d82:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a002d84:	f000 ff2e 	bl	1a003be4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a002d88:	4b0d      	ldr	r3, [pc, #52]	; (1a002dc0 <prvCheckTasksWaitingTermination+0x44>)
1a002d8a:	68db      	ldr	r3, [r3, #12]
1a002d8c:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a002d8e:	1d20      	adds	r0, r4, #4
1a002d90:	f7ff fe8f 	bl	1a002ab2 <uxListRemove>
				--uxCurrentNumberOfTasks;
1a002d94:	4a0b      	ldr	r2, [pc, #44]	; (1a002dc4 <prvCheckTasksWaitingTermination+0x48>)
1a002d96:	6813      	ldr	r3, [r2, #0]
1a002d98:	3b01      	subs	r3, #1
1a002d9a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a002d9c:	4a07      	ldr	r2, [pc, #28]	; (1a002dbc <prvCheckTasksWaitingTermination+0x40>)
1a002d9e:	6813      	ldr	r3, [r2, #0]
1a002da0:	3b01      	subs	r3, #1
1a002da2:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a002da4:	f000 ff40 	bl	1a003c28 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a002da8:	4620      	mov	r0, r4
1a002daa:	f7ff ffcb 	bl	1a002d44 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a002dae:	4b03      	ldr	r3, [pc, #12]	; (1a002dbc <prvCheckTasksWaitingTermination+0x40>)
1a002db0:	681b      	ldr	r3, [r3, #0]
1a002db2:	2b00      	cmp	r3, #0
1a002db4:	d1e6      	bne.n	1a002d84 <prvCheckTasksWaitingTermination+0x8>
}
1a002db6:	bd10      	pop	{r4, pc}
1a002db8:	4770      	bx	lr
1a002dba:	bf00      	nop
1a002dbc:	10004cb4 	.word	0x10004cb4
1a002dc0:	10004d24 	.word	0x10004d24
1a002dc4:	10004cb0 	.word	0x10004cb0

1a002dc8 <prvIdleTask>:
{
1a002dc8:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a002dca:	f7ff ffd7 	bl	1a002d7c <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a002dce:	4b06      	ldr	r3, [pc, #24]	; (1a002de8 <prvIdleTask+0x20>)
1a002dd0:	681b      	ldr	r3, [r3, #0]
1a002dd2:	2b01      	cmp	r3, #1
1a002dd4:	d9f9      	bls.n	1a002dca <prvIdleTask+0x2>
				taskYIELD();
1a002dd6:	4b05      	ldr	r3, [pc, #20]	; (1a002dec <prvIdleTask+0x24>)
1a002dd8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a002ddc:	601a      	str	r2, [r3, #0]
1a002dde:	f3bf 8f4f 	dsb	sy
1a002de2:	f3bf 8f6f 	isb	sy
1a002de6:	e7f0      	b.n	1a002dca <prvIdleTask+0x2>
1a002de8:	10004c24 	.word	0x10004c24
1a002dec:	e000ed04 	.word	0xe000ed04

1a002df0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a002df0:	b570      	push	{r4, r5, r6, lr}
1a002df2:	4604      	mov	r4, r0
1a002df4:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a002df6:	4b1d      	ldr	r3, [pc, #116]	; (1a002e6c <prvAddCurrentTaskToDelayedList+0x7c>)
1a002df8:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a002dfa:	4b1d      	ldr	r3, [pc, #116]	; (1a002e70 <prvAddCurrentTaskToDelayedList+0x80>)
1a002dfc:	6818      	ldr	r0, [r3, #0]
1a002dfe:	3004      	adds	r0, #4
1a002e00:	f7ff fe57 	bl	1a002ab2 <uxListRemove>
1a002e04:	b950      	cbnz	r0, 1a002e1c <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a002e06:	4b1a      	ldr	r3, [pc, #104]	; (1a002e70 <prvAddCurrentTaskToDelayedList+0x80>)
1a002e08:	681b      	ldr	r3, [r3, #0]
1a002e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a002e0c:	2301      	movs	r3, #1
1a002e0e:	fa03 f202 	lsl.w	r2, r3, r2
1a002e12:	4918      	ldr	r1, [pc, #96]	; (1a002e74 <prvAddCurrentTaskToDelayedList+0x84>)
1a002e14:	680b      	ldr	r3, [r1, #0]
1a002e16:	ea23 0302 	bic.w	r3, r3, r2
1a002e1a:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a002e1c:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
1a002e20:	d013      	beq.n	1a002e4a <prvAddCurrentTaskToDelayedList+0x5a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a002e22:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a002e24:	4b12      	ldr	r3, [pc, #72]	; (1a002e70 <prvAddCurrentTaskToDelayedList+0x80>)
1a002e26:	681b      	ldr	r3, [r3, #0]
1a002e28:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a002e2a:	42a5      	cmp	r5, r4
1a002e2c:	d816      	bhi.n	1a002e5c <prvAddCurrentTaskToDelayedList+0x6c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a002e2e:	4b12      	ldr	r3, [pc, #72]	; (1a002e78 <prvAddCurrentTaskToDelayedList+0x88>)
1a002e30:	6818      	ldr	r0, [r3, #0]
1a002e32:	4b0f      	ldr	r3, [pc, #60]	; (1a002e70 <prvAddCurrentTaskToDelayedList+0x80>)
1a002e34:	6819      	ldr	r1, [r3, #0]
1a002e36:	3104      	adds	r1, #4
1a002e38:	f7ff fe21 	bl	1a002a7e <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
1a002e3c:	4b0f      	ldr	r3, [pc, #60]	; (1a002e7c <prvAddCurrentTaskToDelayedList+0x8c>)
1a002e3e:	681b      	ldr	r3, [r3, #0]
1a002e40:	42a3      	cmp	r3, r4
1a002e42:	d912      	bls.n	1a002e6a <prvAddCurrentTaskToDelayedList+0x7a>
				{
					xNextTaskUnblockTime = xTimeToWake;
1a002e44:	4b0d      	ldr	r3, [pc, #52]	; (1a002e7c <prvAddCurrentTaskToDelayedList+0x8c>)
1a002e46:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a002e48:	e00f      	b.n	1a002e6a <prvAddCurrentTaskToDelayedList+0x7a>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a002e4a:	2e00      	cmp	r6, #0
1a002e4c:	d0e9      	beq.n	1a002e22 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a002e4e:	4b08      	ldr	r3, [pc, #32]	; (1a002e70 <prvAddCurrentTaskToDelayedList+0x80>)
1a002e50:	6819      	ldr	r1, [r3, #0]
1a002e52:	3104      	adds	r1, #4
1a002e54:	480a      	ldr	r0, [pc, #40]	; (1a002e80 <prvAddCurrentTaskToDelayedList+0x90>)
1a002e56:	f7ff fe06 	bl	1a002a66 <vListInsertEnd>
1a002e5a:	e006      	b.n	1a002e6a <prvAddCurrentTaskToDelayedList+0x7a>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a002e5c:	4b09      	ldr	r3, [pc, #36]	; (1a002e84 <prvAddCurrentTaskToDelayedList+0x94>)
1a002e5e:	6818      	ldr	r0, [r3, #0]
1a002e60:	4b03      	ldr	r3, [pc, #12]	; (1a002e70 <prvAddCurrentTaskToDelayedList+0x80>)
1a002e62:	6819      	ldr	r1, [r3, #0]
1a002e64:	3104      	adds	r1, #4
1a002e66:	f7ff fe0a 	bl	1a002a7e <vListInsert>
}
1a002e6a:	bd70      	pop	{r4, r5, r6, pc}
1a002e6c:	10004d38 	.word	0x10004d38
1a002e70:	10004c18 	.word	0x10004c18
1a002e74:	10004cc4 	.word	0x10004cc4
1a002e78:	10004c1c 	.word	0x10004c1c
1a002e7c:	10004cf0 	.word	0x10004cf0
1a002e80:	10004d10 	.word	0x10004d10
1a002e84:	10004c20 	.word	0x10004c20

1a002e88 <xTaskCreateStatic>:
	{
1a002e88:	b570      	push	{r4, r5, r6, lr}
1a002e8a:	b086      	sub	sp, #24
1a002e8c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a002e8e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
1a002e90:	b945      	cbnz	r5, 1a002ea4 <xTaskCreateStatic+0x1c>
1a002e92:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002e96:	f383 8811 	msr	BASEPRI, r3
1a002e9a:	f3bf 8f6f 	isb	sy
1a002e9e:	f3bf 8f4f 	dsb	sy
1a002ea2:	e7fe      	b.n	1a002ea2 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
1a002ea4:	b944      	cbnz	r4, 1a002eb8 <xTaskCreateStatic+0x30>
1a002ea6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002eaa:	f383 8811 	msr	BASEPRI, r3
1a002eae:	f3bf 8f6f 	isb	sy
1a002eb2:	f3bf 8f4f 	dsb	sy
1a002eb6:	e7fe      	b.n	1a002eb6 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
1a002eb8:	2660      	movs	r6, #96	; 0x60
1a002eba:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a002ebc:	9e04      	ldr	r6, [sp, #16]
1a002ebe:	2e60      	cmp	r6, #96	; 0x60
1a002ec0:	d008      	beq.n	1a002ed4 <xTaskCreateStatic+0x4c>
1a002ec2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002ec6:	f383 8811 	msr	BASEPRI, r3
1a002eca:	f3bf 8f6f 	isb	sy
1a002ece:	f3bf 8f4f 	dsb	sy
1a002ed2:	e7fe      	b.n	1a002ed2 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a002ed4:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a002ed6:	2502      	movs	r5, #2
1a002ed8:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a002edc:	2500      	movs	r5, #0
1a002ede:	9503      	str	r5, [sp, #12]
1a002ee0:	9402      	str	r4, [sp, #8]
1a002ee2:	ad05      	add	r5, sp, #20
1a002ee4:	9501      	str	r5, [sp, #4]
1a002ee6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a002ee8:	9500      	str	r5, [sp, #0]
1a002eea:	f7ff fe57 	bl	1a002b9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a002eee:	4620      	mov	r0, r4
1a002ef0:	f7ff fed2 	bl	1a002c98 <prvAddNewTaskToReadyList>
	}
1a002ef4:	9805      	ldr	r0, [sp, #20]
1a002ef6:	b006      	add	sp, #24
1a002ef8:	bd70      	pop	{r4, r5, r6, pc}

1a002efa <xTaskCreate>:
	{
1a002efa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a002efe:	b085      	sub	sp, #20
1a002f00:	4607      	mov	r7, r0
1a002f02:	4688      	mov	r8, r1
1a002f04:	4615      	mov	r5, r2
1a002f06:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a002f08:	0090      	lsls	r0, r2, #2
1a002f0a:	f7ff f983 	bl	1a002214 <pvPortMalloc>
			if( pxStack != NULL )
1a002f0e:	b308      	cbz	r0, 1a002f54 <xTaskCreate+0x5a>
1a002f10:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a002f12:	2060      	movs	r0, #96	; 0x60
1a002f14:	f7ff f97e 	bl	1a002214 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a002f18:	4604      	mov	r4, r0
1a002f1a:	b1b8      	cbz	r0, 1a002f4c <xTaskCreate+0x52>
					pxNewTCB->pxStack = pxStack;
1a002f1c:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a002f1e:	b1e4      	cbz	r4, 1a002f5a <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a002f20:	2300      	movs	r3, #0
1a002f22:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a002f26:	9303      	str	r3, [sp, #12]
1a002f28:	9402      	str	r4, [sp, #8]
1a002f2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a002f2c:	9301      	str	r3, [sp, #4]
1a002f2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a002f30:	9300      	str	r3, [sp, #0]
1a002f32:	464b      	mov	r3, r9
1a002f34:	462a      	mov	r2, r5
1a002f36:	4641      	mov	r1, r8
1a002f38:	4638      	mov	r0, r7
1a002f3a:	f7ff fe2f 	bl	1a002b9c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a002f3e:	4620      	mov	r0, r4
1a002f40:	f7ff feaa 	bl	1a002c98 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a002f44:	2001      	movs	r0, #1
	}
1a002f46:	b005      	add	sp, #20
1a002f48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
1a002f4c:	4630      	mov	r0, r6
1a002f4e:	f7ff f999 	bl	1a002284 <vPortFree>
1a002f52:	e7e4      	b.n	1a002f1e <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a002f54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002f58:	e7f5      	b.n	1a002f46 <xTaskCreate+0x4c>
1a002f5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
1a002f5e:	e7f2      	b.n	1a002f46 <xTaskCreate+0x4c>

1a002f60 <vTaskStartScheduler>:
{
1a002f60:	b510      	push	{r4, lr}
1a002f62:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a002f64:	2400      	movs	r4, #0
1a002f66:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a002f68:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a002f6a:	aa07      	add	r2, sp, #28
1a002f6c:	a906      	add	r1, sp, #24
1a002f6e:	a805      	add	r0, sp, #20
1a002f70:	f7ff fdb4 	bl	1a002adc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a002f74:	9b05      	ldr	r3, [sp, #20]
1a002f76:	9302      	str	r3, [sp, #8]
1a002f78:	9b06      	ldr	r3, [sp, #24]
1a002f7a:	9301      	str	r3, [sp, #4]
1a002f7c:	9400      	str	r4, [sp, #0]
1a002f7e:	4623      	mov	r3, r4
1a002f80:	9a07      	ldr	r2, [sp, #28]
1a002f82:	4917      	ldr	r1, [pc, #92]	; (1a002fe0 <vTaskStartScheduler+0x80>)
1a002f84:	4817      	ldr	r0, [pc, #92]	; (1a002fe4 <vTaskStartScheduler+0x84>)
1a002f86:	f7ff ff7f 	bl	1a002e88 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
1a002f8a:	b140      	cbz	r0, 1a002f9e <vTaskStartScheduler+0x3e>
			xReturn = xTimerCreateTimerTask();
1a002f8c:	f000 fbe2 	bl	1a003754 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
1a002f90:	2801      	cmp	r0, #1
1a002f92:	d006      	beq.n	1a002fa2 <vTaskStartScheduler+0x42>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a002f94:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a002f98:	d018      	beq.n	1a002fcc <vTaskStartScheduler+0x6c>
}
1a002f9a:	b008      	add	sp, #32
1a002f9c:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
1a002f9e:	2000      	movs	r0, #0
1a002fa0:	e7f6      	b.n	1a002f90 <vTaskStartScheduler+0x30>
1a002fa2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002fa6:	f383 8811 	msr	BASEPRI, r3
1a002faa:	f3bf 8f6f 	isb	sy
1a002fae:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a002fb2:	4b0d      	ldr	r3, [pc, #52]	; (1a002fe8 <vTaskStartScheduler+0x88>)
1a002fb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a002fb8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a002fba:	4b0c      	ldr	r3, [pc, #48]	; (1a002fec <vTaskStartScheduler+0x8c>)
1a002fbc:	2201      	movs	r2, #1
1a002fbe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a002fc0:	4b0b      	ldr	r3, [pc, #44]	; (1a002ff0 <vTaskStartScheduler+0x90>)
1a002fc2:	2200      	movs	r2, #0
1a002fc4:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a002fc6:	f000 feaf 	bl	1a003d28 <xPortStartScheduler>
1a002fca:	e7e6      	b.n	1a002f9a <vTaskStartScheduler+0x3a>
1a002fcc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002fd0:	f383 8811 	msr	BASEPRI, r3
1a002fd4:	f3bf 8f6f 	isb	sy
1a002fd8:	f3bf 8f4f 	dsb	sy
1a002fdc:	e7fe      	b.n	1a002fdc <vTaskStartScheduler+0x7c>
1a002fde:	bf00      	nop
1a002fe0:	1a006f34 	.word	0x1a006f34
1a002fe4:	1a002dc9 	.word	0x1a002dc9
1a002fe8:	10004cf0 	.word	0x10004cf0
1a002fec:	10004d0c 	.word	0x10004d0c
1a002ff0:	10004d38 	.word	0x10004d38

1a002ff4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a002ff4:	4a02      	ldr	r2, [pc, #8]	; (1a003000 <vTaskSuspendAll+0xc>)
1a002ff6:	6813      	ldr	r3, [r2, #0]
1a002ff8:	3301      	adds	r3, #1
1a002ffa:	6013      	str	r3, [r2, #0]
}
1a002ffc:	4770      	bx	lr
1a002ffe:	bf00      	nop
1a003000:	10004cbc 	.word	0x10004cbc

1a003004 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a003004:	4b01      	ldr	r3, [pc, #4]	; (1a00300c <xTaskGetTickCount+0x8>)
1a003006:	6818      	ldr	r0, [r3, #0]
}
1a003008:	4770      	bx	lr
1a00300a:	bf00      	nop
1a00300c:	10004d38 	.word	0x10004d38

1a003010 <xTaskIncrementTick>:
{
1a003010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a003012:	4b3a      	ldr	r3, [pc, #232]	; (1a0030fc <xTaskIncrementTick+0xec>)
1a003014:	681b      	ldr	r3, [r3, #0]
1a003016:	2b00      	cmp	r3, #0
1a003018:	d164      	bne.n	1a0030e4 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a00301a:	4b39      	ldr	r3, [pc, #228]	; (1a003100 <xTaskIncrementTick+0xf0>)
1a00301c:	681d      	ldr	r5, [r3, #0]
1a00301e:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a003020:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a003022:	b9c5      	cbnz	r5, 1a003056 <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a003024:	4b37      	ldr	r3, [pc, #220]	; (1a003104 <xTaskIncrementTick+0xf4>)
1a003026:	681b      	ldr	r3, [r3, #0]
1a003028:	681b      	ldr	r3, [r3, #0]
1a00302a:	b143      	cbz	r3, 1a00303e <xTaskIncrementTick+0x2e>
1a00302c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003030:	f383 8811 	msr	BASEPRI, r3
1a003034:	f3bf 8f6f 	isb	sy
1a003038:	f3bf 8f4f 	dsb	sy
1a00303c:	e7fe      	b.n	1a00303c <xTaskIncrementTick+0x2c>
1a00303e:	4a31      	ldr	r2, [pc, #196]	; (1a003104 <xTaskIncrementTick+0xf4>)
1a003040:	6811      	ldr	r1, [r2, #0]
1a003042:	4b31      	ldr	r3, [pc, #196]	; (1a003108 <xTaskIncrementTick+0xf8>)
1a003044:	6818      	ldr	r0, [r3, #0]
1a003046:	6010      	str	r0, [r2, #0]
1a003048:	6019      	str	r1, [r3, #0]
1a00304a:	4a30      	ldr	r2, [pc, #192]	; (1a00310c <xTaskIncrementTick+0xfc>)
1a00304c:	6813      	ldr	r3, [r2, #0]
1a00304e:	3301      	adds	r3, #1
1a003050:	6013      	str	r3, [r2, #0]
1a003052:	f7ff fd8d 	bl	1a002b70 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a003056:	4b2e      	ldr	r3, [pc, #184]	; (1a003110 <xTaskIncrementTick+0x100>)
1a003058:	681b      	ldr	r3, [r3, #0]
1a00305a:	42ab      	cmp	r3, r5
1a00305c:	d938      	bls.n	1a0030d0 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a00305e:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a003060:	4b2c      	ldr	r3, [pc, #176]	; (1a003114 <xTaskIncrementTick+0x104>)
1a003062:	681b      	ldr	r3, [r3, #0]
1a003064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a003066:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00306a:	009a      	lsls	r2, r3, #2
1a00306c:	4b2a      	ldr	r3, [pc, #168]	; (1a003118 <xTaskIncrementTick+0x108>)
1a00306e:	589b      	ldr	r3, [r3, r2]
1a003070:	2b01      	cmp	r3, #1
1a003072:	d93c      	bls.n	1a0030ee <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a003074:	2401      	movs	r4, #1
1a003076:	e03a      	b.n	1a0030ee <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a003078:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a00307a:	4b22      	ldr	r3, [pc, #136]	; (1a003104 <xTaskIncrementTick+0xf4>)
1a00307c:	681b      	ldr	r3, [r3, #0]
1a00307e:	681b      	ldr	r3, [r3, #0]
1a003080:	b343      	cbz	r3, 1a0030d4 <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a003082:	4b20      	ldr	r3, [pc, #128]	; (1a003104 <xTaskIncrementTick+0xf4>)
1a003084:	681b      	ldr	r3, [r3, #0]
1a003086:	68db      	ldr	r3, [r3, #12]
1a003088:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a00308a:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a00308c:	429d      	cmp	r5, r3
1a00308e:	d326      	bcc.n	1a0030de <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a003090:	1d37      	adds	r7, r6, #4
1a003092:	4638      	mov	r0, r7
1a003094:	f7ff fd0d 	bl	1a002ab2 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a003098:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a00309a:	b11b      	cbz	r3, 1a0030a4 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a00309c:	f106 0018 	add.w	r0, r6, #24
1a0030a0:	f7ff fd07 	bl	1a002ab2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a0030a4:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a0030a6:	2201      	movs	r2, #1
1a0030a8:	409a      	lsls	r2, r3
1a0030aa:	491c      	ldr	r1, [pc, #112]	; (1a00311c <xTaskIncrementTick+0x10c>)
1a0030ac:	6808      	ldr	r0, [r1, #0]
1a0030ae:	4302      	orrs	r2, r0
1a0030b0:	600a      	str	r2, [r1, #0]
1a0030b2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0030b6:	009a      	lsls	r2, r3, #2
1a0030b8:	4639      	mov	r1, r7
1a0030ba:	4817      	ldr	r0, [pc, #92]	; (1a003118 <xTaskIncrementTick+0x108>)
1a0030bc:	4410      	add	r0, r2
1a0030be:	f7ff fcd2 	bl	1a002a66 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a0030c2:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a0030c4:	4b13      	ldr	r3, [pc, #76]	; (1a003114 <xTaskIncrementTick+0x104>)
1a0030c6:	681b      	ldr	r3, [r3, #0]
1a0030c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0030ca:	429a      	cmp	r2, r3
1a0030cc:	d2d4      	bcs.n	1a003078 <xTaskIncrementTick+0x68>
1a0030ce:	e7d4      	b.n	1a00307a <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a0030d0:	2400      	movs	r4, #0
1a0030d2:	e7d2      	b.n	1a00307a <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0030d4:	4b0e      	ldr	r3, [pc, #56]	; (1a003110 <xTaskIncrementTick+0x100>)
1a0030d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a0030da:	601a      	str	r2, [r3, #0]
					break;
1a0030dc:	e7c0      	b.n	1a003060 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a0030de:	4a0c      	ldr	r2, [pc, #48]	; (1a003110 <xTaskIncrementTick+0x100>)
1a0030e0:	6013      	str	r3, [r2, #0]
						break;
1a0030e2:	e7bd      	b.n	1a003060 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a0030e4:	4a0e      	ldr	r2, [pc, #56]	; (1a003120 <xTaskIncrementTick+0x110>)
1a0030e6:	6813      	ldr	r3, [r2, #0]
1a0030e8:	3301      	adds	r3, #1
1a0030ea:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a0030ec:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a0030ee:	4b0d      	ldr	r3, [pc, #52]	; (1a003124 <xTaskIncrementTick+0x114>)
1a0030f0:	681b      	ldr	r3, [r3, #0]
1a0030f2:	b103      	cbz	r3, 1a0030f6 <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a0030f4:	2401      	movs	r4, #1
}
1a0030f6:	4620      	mov	r0, r4
1a0030f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0030fa:	bf00      	nop
1a0030fc:	10004cbc 	.word	0x10004cbc
1a003100:	10004d38 	.word	0x10004d38
1a003104:	10004c1c 	.word	0x10004c1c
1a003108:	10004c20 	.word	0x10004c20
1a00310c:	10004cf4 	.word	0x10004cf4
1a003110:	10004cf0 	.word	0x10004cf0
1a003114:	10004c18 	.word	0x10004c18
1a003118:	10004c24 	.word	0x10004c24
1a00311c:	10004cc4 	.word	0x10004cc4
1a003120:	10004cb8 	.word	0x10004cb8
1a003124:	10004d3c 	.word	0x10004d3c

1a003128 <xTaskResumeAll>:
{
1a003128:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a00312a:	4b33      	ldr	r3, [pc, #204]	; (1a0031f8 <xTaskResumeAll+0xd0>)
1a00312c:	681b      	ldr	r3, [r3, #0]
1a00312e:	b943      	cbnz	r3, 1a003142 <xTaskResumeAll+0x1a>
1a003130:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003134:	f383 8811 	msr	BASEPRI, r3
1a003138:	f3bf 8f6f 	isb	sy
1a00313c:	f3bf 8f4f 	dsb	sy
1a003140:	e7fe      	b.n	1a003140 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a003142:	f000 fd4f 	bl	1a003be4 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a003146:	4b2c      	ldr	r3, [pc, #176]	; (1a0031f8 <xTaskResumeAll+0xd0>)
1a003148:	681a      	ldr	r2, [r3, #0]
1a00314a:	3a01      	subs	r2, #1
1a00314c:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a00314e:	681b      	ldr	r3, [r3, #0]
1a003150:	2b00      	cmp	r3, #0
1a003152:	d14d      	bne.n	1a0031f0 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a003154:	4b29      	ldr	r3, [pc, #164]	; (1a0031fc <xTaskResumeAll+0xd4>)
1a003156:	681b      	ldr	r3, [r3, #0]
1a003158:	b923      	cbnz	r3, 1a003164 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
1a00315a:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a00315c:	f000 fd64 	bl	1a003c28 <vPortExitCritical>
}
1a003160:	4620      	mov	r0, r4
1a003162:	bd38      	pop	{r3, r4, r5, pc}
TCB_t *pxTCB = NULL;
1a003164:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a003166:	4b26      	ldr	r3, [pc, #152]	; (1a003200 <xTaskResumeAll+0xd8>)
1a003168:	681b      	ldr	r3, [r3, #0]
1a00316a:	b31b      	cbz	r3, 1a0031b4 <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a00316c:	4b24      	ldr	r3, [pc, #144]	; (1a003200 <xTaskResumeAll+0xd8>)
1a00316e:	68db      	ldr	r3, [r3, #12]
1a003170:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a003172:	f104 0018 	add.w	r0, r4, #24
1a003176:	f7ff fc9c 	bl	1a002ab2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a00317a:	1d25      	adds	r5, r4, #4
1a00317c:	4628      	mov	r0, r5
1a00317e:	f7ff fc98 	bl	1a002ab2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a003182:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a003184:	2201      	movs	r2, #1
1a003186:	409a      	lsls	r2, r3
1a003188:	491e      	ldr	r1, [pc, #120]	; (1a003204 <xTaskResumeAll+0xdc>)
1a00318a:	6808      	ldr	r0, [r1, #0]
1a00318c:	4302      	orrs	r2, r0
1a00318e:	600a      	str	r2, [r1, #0]
1a003190:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a003194:	009a      	lsls	r2, r3, #2
1a003196:	4629      	mov	r1, r5
1a003198:	481b      	ldr	r0, [pc, #108]	; (1a003208 <xTaskResumeAll+0xe0>)
1a00319a:	4410      	add	r0, r2
1a00319c:	f7ff fc63 	bl	1a002a66 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a0031a0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0031a2:	4b1a      	ldr	r3, [pc, #104]	; (1a00320c <xTaskResumeAll+0xe4>)
1a0031a4:	681b      	ldr	r3, [r3, #0]
1a0031a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0031a8:	429a      	cmp	r2, r3
1a0031aa:	d3dc      	bcc.n	1a003166 <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
1a0031ac:	4b18      	ldr	r3, [pc, #96]	; (1a003210 <xTaskResumeAll+0xe8>)
1a0031ae:	2201      	movs	r2, #1
1a0031b0:	601a      	str	r2, [r3, #0]
1a0031b2:	e7d8      	b.n	1a003166 <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
1a0031b4:	b10c      	cbz	r4, 1a0031ba <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
1a0031b6:	f7ff fcdb 	bl	1a002b70 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a0031ba:	4b16      	ldr	r3, [pc, #88]	; (1a003214 <xTaskResumeAll+0xec>)
1a0031bc:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a0031be:	b154      	cbz	r4, 1a0031d6 <xTaskResumeAll+0xae>
							if( xTaskIncrementTick() != pdFALSE )
1a0031c0:	f7ff ff26 	bl	1a003010 <xTaskIncrementTick>
1a0031c4:	b110      	cbz	r0, 1a0031cc <xTaskResumeAll+0xa4>
								xYieldPending = pdTRUE;
1a0031c6:	4b12      	ldr	r3, [pc, #72]	; (1a003210 <xTaskResumeAll+0xe8>)
1a0031c8:	2201      	movs	r2, #1
1a0031ca:	601a      	str	r2, [r3, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a0031cc:	3c01      	subs	r4, #1
1a0031ce:	d1f7      	bne.n	1a0031c0 <xTaskResumeAll+0x98>
						uxPendedTicks = 0;
1a0031d0:	4b10      	ldr	r3, [pc, #64]	; (1a003214 <xTaskResumeAll+0xec>)
1a0031d2:	2200      	movs	r2, #0
1a0031d4:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
1a0031d6:	4b0e      	ldr	r3, [pc, #56]	; (1a003210 <xTaskResumeAll+0xe8>)
1a0031d8:	681b      	ldr	r3, [r3, #0]
1a0031da:	b15b      	cbz	r3, 1a0031f4 <xTaskResumeAll+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
1a0031dc:	4b0e      	ldr	r3, [pc, #56]	; (1a003218 <xTaskResumeAll+0xf0>)
1a0031de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0031e2:	601a      	str	r2, [r3, #0]
1a0031e4:	f3bf 8f4f 	dsb	sy
1a0031e8:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a0031ec:	2401      	movs	r4, #1
1a0031ee:	e7b5      	b.n	1a00315c <xTaskResumeAll+0x34>
BaseType_t xAlreadyYielded = pdFALSE;
1a0031f0:	2400      	movs	r4, #0
1a0031f2:	e7b3      	b.n	1a00315c <xTaskResumeAll+0x34>
1a0031f4:	2400      	movs	r4, #0
1a0031f6:	e7b1      	b.n	1a00315c <xTaskResumeAll+0x34>
1a0031f8:	10004cbc 	.word	0x10004cbc
1a0031fc:	10004cb0 	.word	0x10004cb0
1a003200:	10004cf8 	.word	0x10004cf8
1a003204:	10004cc4 	.word	0x10004cc4
1a003208:	10004c24 	.word	0x10004c24
1a00320c:	10004c18 	.word	0x10004c18
1a003210:	10004d3c 	.word	0x10004d3c
1a003214:	10004cb8 	.word	0x10004cb8
1a003218:	e000ed04 	.word	0xe000ed04

1a00321c <vTaskDelayUntil>:
	{
1a00321c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxPreviousWakeTime );
1a00321e:	b150      	cbz	r0, 1a003236 <vTaskDelayUntil+0x1a>
1a003220:	4605      	mov	r5, r0
		configASSERT( ( xTimeIncrement > 0U ) );
1a003222:	b989      	cbnz	r1, 1a003248 <vTaskDelayUntil+0x2c>
1a003224:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003228:	f383 8811 	msr	BASEPRI, r3
1a00322c:	f3bf 8f6f 	isb	sy
1a003230:	f3bf 8f4f 	dsb	sy
1a003234:	e7fe      	b.n	1a003234 <vTaskDelayUntil+0x18>
1a003236:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00323a:	f383 8811 	msr	BASEPRI, r3
1a00323e:	f3bf 8f6f 	isb	sy
1a003242:	f3bf 8f4f 	dsb	sy
1a003246:	e7fe      	b.n	1a003246 <vTaskDelayUntil+0x2a>
		configASSERT( uxSchedulerSuspended == 0 );
1a003248:	4b1a      	ldr	r3, [pc, #104]	; (1a0032b4 <vTaskDelayUntil+0x98>)
1a00324a:	681b      	ldr	r3, [r3, #0]
1a00324c:	b143      	cbz	r3, 1a003260 <vTaskDelayUntil+0x44>
1a00324e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003252:	f383 8811 	msr	BASEPRI, r3
1a003256:	f3bf 8f6f 	isb	sy
1a00325a:	f3bf 8f4f 	dsb	sy
1a00325e:	e7fe      	b.n	1a00325e <vTaskDelayUntil+0x42>
1a003260:	460c      	mov	r4, r1
		vTaskSuspendAll();
1a003262:	f7ff fec7 	bl	1a002ff4 <vTaskSuspendAll>
			const TickType_t xConstTickCount = xTickCount;
1a003266:	4b14      	ldr	r3, [pc, #80]	; (1a0032b8 <vTaskDelayUntil+0x9c>)
1a003268:	6818      	ldr	r0, [r3, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
1a00326a:	682a      	ldr	r2, [r5, #0]
1a00326c:	4414      	add	r4, r2
			if( xConstTickCount < *pxPreviousWakeTime )
1a00326e:	4282      	cmp	r2, r0
1a003270:	d918      	bls.n	1a0032a4 <vTaskDelayUntil+0x88>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a003272:	42a2      	cmp	r2, r4
1a003274:	d80c      	bhi.n	1a003290 <vTaskDelayUntil+0x74>
			*pxPreviousWakeTime = xTimeToWake;
1a003276:	602c      	str	r4, [r5, #0]
		xAlreadyYielded = xTaskResumeAll();
1a003278:	f7ff ff56 	bl	1a003128 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a00327c:	b938      	cbnz	r0, 1a00328e <vTaskDelayUntil+0x72>
			portYIELD_WITHIN_API();
1a00327e:	4b0f      	ldr	r3, [pc, #60]	; (1a0032bc <vTaskDelayUntil+0xa0>)
1a003280:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a003284:	601a      	str	r2, [r3, #0]
1a003286:	f3bf 8f4f 	dsb	sy
1a00328a:	f3bf 8f6f 	isb	sy
	}
1a00328e:	bd38      	pop	{r3, r4, r5, pc}
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
1a003290:	42a0      	cmp	r0, r4
1a003292:	d301      	bcc.n	1a003298 <vTaskDelayUntil+0x7c>
			*pxPreviousWakeTime = xTimeToWake;
1a003294:	602c      	str	r4, [r5, #0]
1a003296:	e7ef      	b.n	1a003278 <vTaskDelayUntil+0x5c>
1a003298:	602c      	str	r4, [r5, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
1a00329a:	2100      	movs	r1, #0
1a00329c:	1a20      	subs	r0, r4, r0
1a00329e:	f7ff fda7 	bl	1a002df0 <prvAddCurrentTaskToDelayedList>
1a0032a2:	e7e9      	b.n	1a003278 <vTaskDelayUntil+0x5c>
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
1a0032a4:	42a2      	cmp	r2, r4
1a0032a6:	d801      	bhi.n	1a0032ac <vTaskDelayUntil+0x90>
1a0032a8:	42a0      	cmp	r0, r4
1a0032aa:	d201      	bcs.n	1a0032b0 <vTaskDelayUntil+0x94>
			*pxPreviousWakeTime = xTimeToWake;
1a0032ac:	602c      	str	r4, [r5, #0]
1a0032ae:	e7f4      	b.n	1a00329a <vTaskDelayUntil+0x7e>
1a0032b0:	602c      	str	r4, [r5, #0]
1a0032b2:	e7e1      	b.n	1a003278 <vTaskDelayUntil+0x5c>
1a0032b4:	10004cbc 	.word	0x10004cbc
1a0032b8:	10004d38 	.word	0x10004d38
1a0032bc:	e000ed04 	.word	0xe000ed04

1a0032c0 <vTaskDelay>:
	{
1a0032c0:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
1a0032c2:	b1a8      	cbz	r0, 1a0032f0 <vTaskDelay+0x30>
1a0032c4:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
1a0032c6:	4b0f      	ldr	r3, [pc, #60]	; (1a003304 <vTaskDelay+0x44>)
1a0032c8:	681b      	ldr	r3, [r3, #0]
1a0032ca:	b143      	cbz	r3, 1a0032de <vTaskDelay+0x1e>
1a0032cc:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0032d0:	f383 8811 	msr	BASEPRI, r3
1a0032d4:	f3bf 8f6f 	isb	sy
1a0032d8:	f3bf 8f4f 	dsb	sy
1a0032dc:	e7fe      	b.n	1a0032dc <vTaskDelay+0x1c>
			vTaskSuspendAll();
1a0032de:	f7ff fe89 	bl	1a002ff4 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
1a0032e2:	2100      	movs	r1, #0
1a0032e4:	4620      	mov	r0, r4
1a0032e6:	f7ff fd83 	bl	1a002df0 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
1a0032ea:	f7ff ff1d 	bl	1a003128 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
1a0032ee:	b938      	cbnz	r0, 1a003300 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
1a0032f0:	4b05      	ldr	r3, [pc, #20]	; (1a003308 <vTaskDelay+0x48>)
1a0032f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0032f6:	601a      	str	r2, [r3, #0]
1a0032f8:	f3bf 8f4f 	dsb	sy
1a0032fc:	f3bf 8f6f 	isb	sy
	}
1a003300:	bd10      	pop	{r4, pc}
1a003302:	bf00      	nop
1a003304:	10004cbc 	.word	0x10004cbc
1a003308:	e000ed04 	.word	0xe000ed04

1a00330c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a00330c:	4b2c      	ldr	r3, [pc, #176]	; (1a0033c0 <vTaskSwitchContext+0xb4>)
1a00330e:	681b      	ldr	r3, [r3, #0]
1a003310:	b11b      	cbz	r3, 1a00331a <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a003312:	4b2c      	ldr	r3, [pc, #176]	; (1a0033c4 <vTaskSwitchContext+0xb8>)
1a003314:	2201      	movs	r2, #1
1a003316:	601a      	str	r2, [r3, #0]
1a003318:	4770      	bx	lr
{
1a00331a:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a00331c:	4b29      	ldr	r3, [pc, #164]	; (1a0033c4 <vTaskSwitchContext+0xb8>)
1a00331e:	2200      	movs	r2, #0
1a003320:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a003322:	4b29      	ldr	r3, [pc, #164]	; (1a0033c8 <vTaskSwitchContext+0xbc>)
1a003324:	681b      	ldr	r3, [r3, #0]
1a003326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a003328:	681a      	ldr	r2, [r3, #0]
1a00332a:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a00332e:	d103      	bne.n	1a003338 <vTaskSwitchContext+0x2c>
1a003330:	685a      	ldr	r2, [r3, #4]
1a003332:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a003336:	d01b      	beq.n	1a003370 <vTaskSwitchContext+0x64>
1a003338:	4b23      	ldr	r3, [pc, #140]	; (1a0033c8 <vTaskSwitchContext+0xbc>)
1a00333a:	6818      	ldr	r0, [r3, #0]
1a00333c:	6819      	ldr	r1, [r3, #0]
1a00333e:	3134      	adds	r1, #52	; 0x34
1a003340:	f7ff fc08 	bl	1a002b54 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a003344:	4b21      	ldr	r3, [pc, #132]	; (1a0033cc <vTaskSwitchContext+0xc0>)
1a003346:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a003348:	fab3 f383 	clz	r3, r3
1a00334c:	b2db      	uxtb	r3, r3
1a00334e:	f1c3 031f 	rsb	r3, r3, #31
1a003352:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a003356:	008a      	lsls	r2, r1, #2
1a003358:	491d      	ldr	r1, [pc, #116]	; (1a0033d0 <vTaskSwitchContext+0xc4>)
1a00335a:	588a      	ldr	r2, [r1, r2]
1a00335c:	b98a      	cbnz	r2, 1a003382 <vTaskSwitchContext+0x76>
	__asm volatile
1a00335e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003362:	f383 8811 	msr	BASEPRI, r3
1a003366:	f3bf 8f6f 	isb	sy
1a00336a:	f3bf 8f4f 	dsb	sy
1a00336e:	e7fe      	b.n	1a00336e <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a003370:	689a      	ldr	r2, [r3, #8]
1a003372:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a003376:	d1df      	bne.n	1a003338 <vTaskSwitchContext+0x2c>
1a003378:	68db      	ldr	r3, [r3, #12]
1a00337a:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a00337e:	d1db      	bne.n	1a003338 <vTaskSwitchContext+0x2c>
1a003380:	e7e0      	b.n	1a003344 <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a003382:	4813      	ldr	r0, [pc, #76]	; (1a0033d0 <vTaskSwitchContext+0xc4>)
1a003384:	009a      	lsls	r2, r3, #2
1a003386:	18d4      	adds	r4, r2, r3
1a003388:	00a1      	lsls	r1, r4, #2
1a00338a:	4401      	add	r1, r0
1a00338c:	684c      	ldr	r4, [r1, #4]
1a00338e:	6864      	ldr	r4, [r4, #4]
1a003390:	604c      	str	r4, [r1, #4]
1a003392:	441a      	add	r2, r3
1a003394:	0091      	lsls	r1, r2, #2
1a003396:	3108      	adds	r1, #8
1a003398:	4408      	add	r0, r1
1a00339a:	4284      	cmp	r4, r0
1a00339c:	d009      	beq.n	1a0033b2 <vTaskSwitchContext+0xa6>
1a00339e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0033a2:	009a      	lsls	r2, r3, #2
1a0033a4:	4b0a      	ldr	r3, [pc, #40]	; (1a0033d0 <vTaskSwitchContext+0xc4>)
1a0033a6:	4413      	add	r3, r2
1a0033a8:	685b      	ldr	r3, [r3, #4]
1a0033aa:	68da      	ldr	r2, [r3, #12]
1a0033ac:	4b06      	ldr	r3, [pc, #24]	; (1a0033c8 <vTaskSwitchContext+0xbc>)
1a0033ae:	601a      	str	r2, [r3, #0]
}
1a0033b0:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0033b2:	6861      	ldr	r1, [r4, #4]
1a0033b4:	4806      	ldr	r0, [pc, #24]	; (1a0033d0 <vTaskSwitchContext+0xc4>)
1a0033b6:	2214      	movs	r2, #20
1a0033b8:	fb02 0203 	mla	r2, r2, r3, r0
1a0033bc:	6051      	str	r1, [r2, #4]
1a0033be:	e7ee      	b.n	1a00339e <vTaskSwitchContext+0x92>
1a0033c0:	10004cbc 	.word	0x10004cbc
1a0033c4:	10004d3c 	.word	0x10004d3c
1a0033c8:	10004c18 	.word	0x10004c18
1a0033cc:	10004cc4 	.word	0x10004cc4
1a0033d0:	10004c24 	.word	0x10004c24

1a0033d4 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a0033d4:	b940      	cbnz	r0, 1a0033e8 <vTaskPlaceOnEventList+0x14>
1a0033d6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0033da:	f383 8811 	msr	BASEPRI, r3
1a0033de:	f3bf 8f6f 	isb	sy
1a0033e2:	f3bf 8f4f 	dsb	sy
1a0033e6:	e7fe      	b.n	1a0033e6 <vTaskPlaceOnEventList+0x12>
{
1a0033e8:	b510      	push	{r4, lr}
1a0033ea:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a0033ec:	4b04      	ldr	r3, [pc, #16]	; (1a003400 <vTaskPlaceOnEventList+0x2c>)
1a0033ee:	6819      	ldr	r1, [r3, #0]
1a0033f0:	3118      	adds	r1, #24
1a0033f2:	f7ff fb44 	bl	1a002a7e <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a0033f6:	2101      	movs	r1, #1
1a0033f8:	4620      	mov	r0, r4
1a0033fa:	f7ff fcf9 	bl	1a002df0 <prvAddCurrentTaskToDelayedList>
}
1a0033fe:	bd10      	pop	{r4, pc}
1a003400:	10004c18 	.word	0x10004c18

1a003404 <vTaskPlaceOnEventListRestricted>:
	{
1a003404:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a003406:	b940      	cbnz	r0, 1a00341a <vTaskPlaceOnEventListRestricted+0x16>
1a003408:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00340c:	f383 8811 	msr	BASEPRI, r3
1a003410:	f3bf 8f6f 	isb	sy
1a003414:	f3bf 8f4f 	dsb	sy
1a003418:	e7fe      	b.n	1a003418 <vTaskPlaceOnEventListRestricted+0x14>
1a00341a:	460c      	mov	r4, r1
1a00341c:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a00341e:	4a06      	ldr	r2, [pc, #24]	; (1a003438 <vTaskPlaceOnEventListRestricted+0x34>)
1a003420:	6811      	ldr	r1, [r2, #0]
1a003422:	3118      	adds	r1, #24
1a003424:	f7ff fb1f 	bl	1a002a66 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a003428:	b10d      	cbz	r5, 1a00342e <vTaskPlaceOnEventListRestricted+0x2a>
			xTicksToWait = portMAX_DELAY;
1a00342a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a00342e:	4629      	mov	r1, r5
1a003430:	4620      	mov	r0, r4
1a003432:	f7ff fcdd 	bl	1a002df0 <prvAddCurrentTaskToDelayedList>
	}
1a003436:	bd38      	pop	{r3, r4, r5, pc}
1a003438:	10004c18 	.word	0x10004c18

1a00343c <xTaskRemoveFromEventList>:
{
1a00343c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a00343e:	68c3      	ldr	r3, [r0, #12]
1a003440:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a003442:	b944      	cbnz	r4, 1a003456 <xTaskRemoveFromEventList+0x1a>
1a003444:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003448:	f383 8811 	msr	BASEPRI, r3
1a00344c:	f3bf 8f6f 	isb	sy
1a003450:	f3bf 8f4f 	dsb	sy
1a003454:	e7fe      	b.n	1a003454 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a003456:	f104 0518 	add.w	r5, r4, #24
1a00345a:	4628      	mov	r0, r5
1a00345c:	f7ff fb29 	bl	1a002ab2 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a003460:	4b13      	ldr	r3, [pc, #76]	; (1a0034b0 <xTaskRemoveFromEventList+0x74>)
1a003462:	681b      	ldr	r3, [r3, #0]
1a003464:	b9e3      	cbnz	r3, 1a0034a0 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a003466:	1d25      	adds	r5, r4, #4
1a003468:	4628      	mov	r0, r5
1a00346a:	f7ff fb22 	bl	1a002ab2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a00346e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a003470:	2201      	movs	r2, #1
1a003472:	409a      	lsls	r2, r3
1a003474:	490f      	ldr	r1, [pc, #60]	; (1a0034b4 <xTaskRemoveFromEventList+0x78>)
1a003476:	6808      	ldr	r0, [r1, #0]
1a003478:	4302      	orrs	r2, r0
1a00347a:	600a      	str	r2, [r1, #0]
1a00347c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a003480:	009a      	lsls	r2, r3, #2
1a003482:	4629      	mov	r1, r5
1a003484:	480c      	ldr	r0, [pc, #48]	; (1a0034b8 <xTaskRemoveFromEventList+0x7c>)
1a003486:	4410      	add	r0, r2
1a003488:	f7ff faed 	bl	1a002a66 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a00348c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00348e:	4b0b      	ldr	r3, [pc, #44]	; (1a0034bc <xTaskRemoveFromEventList+0x80>)
1a003490:	681b      	ldr	r3, [r3, #0]
1a003492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a003494:	429a      	cmp	r2, r3
1a003496:	d908      	bls.n	1a0034aa <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a003498:	2001      	movs	r0, #1
1a00349a:	4b09      	ldr	r3, [pc, #36]	; (1a0034c0 <xTaskRemoveFromEventList+0x84>)
1a00349c:	6018      	str	r0, [r3, #0]
}
1a00349e:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a0034a0:	4629      	mov	r1, r5
1a0034a2:	4808      	ldr	r0, [pc, #32]	; (1a0034c4 <xTaskRemoveFromEventList+0x88>)
1a0034a4:	f7ff fadf 	bl	1a002a66 <vListInsertEnd>
1a0034a8:	e7f0      	b.n	1a00348c <xTaskRemoveFromEventList+0x50>
		xReturn = pdFALSE;
1a0034aa:	2000      	movs	r0, #0
	return xReturn;
1a0034ac:	e7f7      	b.n	1a00349e <xTaskRemoveFromEventList+0x62>
1a0034ae:	bf00      	nop
1a0034b0:	10004cbc 	.word	0x10004cbc
1a0034b4:	10004cc4 	.word	0x10004cc4
1a0034b8:	10004c24 	.word	0x10004c24
1a0034bc:	10004c18 	.word	0x10004c18
1a0034c0:	10004d3c 	.word	0x10004d3c
1a0034c4:	10004cf8 	.word	0x10004cf8

1a0034c8 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a0034c8:	4b03      	ldr	r3, [pc, #12]	; (1a0034d8 <vTaskInternalSetTimeOutState+0x10>)
1a0034ca:	681b      	ldr	r3, [r3, #0]
1a0034cc:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a0034ce:	4b03      	ldr	r3, [pc, #12]	; (1a0034dc <vTaskInternalSetTimeOutState+0x14>)
1a0034d0:	681b      	ldr	r3, [r3, #0]
1a0034d2:	6043      	str	r3, [r0, #4]
}
1a0034d4:	4770      	bx	lr
1a0034d6:	bf00      	nop
1a0034d8:	10004cf4 	.word	0x10004cf4
1a0034dc:	10004d38 	.word	0x10004d38

1a0034e0 <xTaskCheckForTimeOut>:
{
1a0034e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a0034e2:	b150      	cbz	r0, 1a0034fa <xTaskCheckForTimeOut+0x1a>
1a0034e4:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a0034e6:	b989      	cbnz	r1, 1a00350c <xTaskCheckForTimeOut+0x2c>
1a0034e8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0034ec:	f383 8811 	msr	BASEPRI, r3
1a0034f0:	f3bf 8f6f 	isb	sy
1a0034f4:	f3bf 8f4f 	dsb	sy
1a0034f8:	e7fe      	b.n	1a0034f8 <xTaskCheckForTimeOut+0x18>
1a0034fa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0034fe:	f383 8811 	msr	BASEPRI, r3
1a003502:	f3bf 8f6f 	isb	sy
1a003506:	f3bf 8f4f 	dsb	sy
1a00350a:	e7fe      	b.n	1a00350a <xTaskCheckForTimeOut+0x2a>
1a00350c:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
1a00350e:	f000 fb69 	bl	1a003be4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a003512:	4b11      	ldr	r3, [pc, #68]	; (1a003558 <xTaskCheckForTimeOut+0x78>)
1a003514:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a003516:	6868      	ldr	r0, [r5, #4]
1a003518:	1a0a      	subs	r2, r1, r0
			if( *pxTicksToWait == portMAX_DELAY )
1a00351a:	6823      	ldr	r3, [r4, #0]
1a00351c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a003520:	d016      	beq.n	1a003550 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a003522:	682f      	ldr	r7, [r5, #0]
1a003524:	4e0d      	ldr	r6, [pc, #52]	; (1a00355c <xTaskCheckForTimeOut+0x7c>)
1a003526:	6836      	ldr	r6, [r6, #0]
1a003528:	42b7      	cmp	r7, r6
1a00352a:	d001      	beq.n	1a003530 <xTaskCheckForTimeOut+0x50>
1a00352c:	4288      	cmp	r0, r1
1a00352e:	d911      	bls.n	1a003554 <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a003530:	4293      	cmp	r3, r2
1a003532:	d803      	bhi.n	1a00353c <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a003534:	2300      	movs	r3, #0
1a003536:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a003538:	2401      	movs	r4, #1
1a00353a:	e005      	b.n	1a003548 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
1a00353c:	1a9b      	subs	r3, r3, r2
1a00353e:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a003540:	4628      	mov	r0, r5
1a003542:	f7ff ffc1 	bl	1a0034c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a003546:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a003548:	f000 fb6e 	bl	1a003c28 <vPortExitCritical>
}
1a00354c:	4620      	mov	r0, r4
1a00354e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				xReturn = pdFALSE;
1a003550:	2400      	movs	r4, #0
1a003552:	e7f9      	b.n	1a003548 <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
1a003554:	2401      	movs	r4, #1
1a003556:	e7f7      	b.n	1a003548 <xTaskCheckForTimeOut+0x68>
1a003558:	10004d38 	.word	0x10004d38
1a00355c:	10004cf4 	.word	0x10004cf4

1a003560 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a003560:	4b01      	ldr	r3, [pc, #4]	; (1a003568 <vTaskMissedYield+0x8>)
1a003562:	2201      	movs	r2, #1
1a003564:	601a      	str	r2, [r3, #0]
}
1a003566:	4770      	bx	lr
1a003568:	10004d3c 	.word	0x10004d3c

1a00356c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a00356c:	4b05      	ldr	r3, [pc, #20]	; (1a003584 <xTaskGetSchedulerState+0x18>)
1a00356e:	681b      	ldr	r3, [r3, #0]
1a003570:	b133      	cbz	r3, 1a003580 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a003572:	4b05      	ldr	r3, [pc, #20]	; (1a003588 <xTaskGetSchedulerState+0x1c>)
1a003574:	681b      	ldr	r3, [r3, #0]
1a003576:	b10b      	cbz	r3, 1a00357c <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a003578:	2000      	movs	r0, #0
	}
1a00357a:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a00357c:	2002      	movs	r0, #2
1a00357e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a003580:	2001      	movs	r0, #1
1a003582:	4770      	bx	lr
1a003584:	10004d0c 	.word	0x10004d0c
1a003588:	10004cbc 	.word	0x10004cbc

1a00358c <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a00358c:	2800      	cmp	r0, #0
1a00358e:	d049      	beq.n	1a003624 <xTaskPriorityDisinherit+0x98>
	{
1a003590:	b538      	push	{r3, r4, r5, lr}
1a003592:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a003594:	4a26      	ldr	r2, [pc, #152]	; (1a003630 <xTaskPriorityDisinherit+0xa4>)
1a003596:	6812      	ldr	r2, [r2, #0]
1a003598:	4282      	cmp	r2, r0
1a00359a:	d008      	beq.n	1a0035ae <xTaskPriorityDisinherit+0x22>
1a00359c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0035a0:	f383 8811 	msr	BASEPRI, r3
1a0035a4:	f3bf 8f6f 	isb	sy
1a0035a8:	f3bf 8f4f 	dsb	sy
1a0035ac:	e7fe      	b.n	1a0035ac <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a0035ae:	6d42      	ldr	r2, [r0, #84]	; 0x54
1a0035b0:	b942      	cbnz	r2, 1a0035c4 <xTaskPriorityDisinherit+0x38>
1a0035b2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0035b6:	f383 8811 	msr	BASEPRI, r3
1a0035ba:	f3bf 8f6f 	isb	sy
1a0035be:	f3bf 8f4f 	dsb	sy
1a0035c2:	e7fe      	b.n	1a0035c2 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a0035c4:	3a01      	subs	r2, #1
1a0035c6:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a0035c8:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
1a0035ca:	6d21      	ldr	r1, [r4, #80]	; 0x50
1a0035cc:	4288      	cmp	r0, r1
1a0035ce:	d02b      	beq.n	1a003628 <xTaskPriorityDisinherit+0x9c>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a0035d0:	bb62      	cbnz	r2, 1a00362c <xTaskPriorityDisinherit+0xa0>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a0035d2:	1d25      	adds	r5, r4, #4
1a0035d4:	4628      	mov	r0, r5
1a0035d6:	f7ff fa6c 	bl	1a002ab2 <uxListRemove>
1a0035da:	b970      	cbnz	r0, 1a0035fa <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a0035dc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a0035de:	2314      	movs	r3, #20
1a0035e0:	fb03 f302 	mul.w	r3, r3, r2
1a0035e4:	4913      	ldr	r1, [pc, #76]	; (1a003634 <xTaskPriorityDisinherit+0xa8>)
1a0035e6:	58cb      	ldr	r3, [r1, r3]
1a0035e8:	b93b      	cbnz	r3, 1a0035fa <xTaskPriorityDisinherit+0x6e>
1a0035ea:	2301      	movs	r3, #1
1a0035ec:	fa03 f202 	lsl.w	r2, r3, r2
1a0035f0:	4911      	ldr	r1, [pc, #68]	; (1a003638 <xTaskPriorityDisinherit+0xac>)
1a0035f2:	680b      	ldr	r3, [r1, #0]
1a0035f4:	ea23 0302 	bic.w	r3, r3, r2
1a0035f8:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a0035fa:	6d23      	ldr	r3, [r4, #80]	; 0x50
1a0035fc:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0035fe:	f1c3 0207 	rsb	r2, r3, #7
1a003602:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a003604:	2401      	movs	r4, #1
1a003606:	fa04 f203 	lsl.w	r2, r4, r3
1a00360a:	490b      	ldr	r1, [pc, #44]	; (1a003638 <xTaskPriorityDisinherit+0xac>)
1a00360c:	6808      	ldr	r0, [r1, #0]
1a00360e:	4302      	orrs	r2, r0
1a003610:	600a      	str	r2, [r1, #0]
1a003612:	4629      	mov	r1, r5
1a003614:	4a07      	ldr	r2, [pc, #28]	; (1a003634 <xTaskPriorityDisinherit+0xa8>)
1a003616:	2014      	movs	r0, #20
1a003618:	fb00 2003 	mla	r0, r0, r3, r2
1a00361c:	f7ff fa23 	bl	1a002a66 <vListInsertEnd>
					xReturn = pdTRUE;
1a003620:	4620      	mov	r0, r4
	}
1a003622:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
1a003624:	2000      	movs	r0, #0
	}
1a003626:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a003628:	2000      	movs	r0, #0
1a00362a:	e7fa      	b.n	1a003622 <xTaskPriorityDisinherit+0x96>
1a00362c:	2000      	movs	r0, #0
		return xReturn;
1a00362e:	e7f8      	b.n	1a003622 <xTaskPriorityDisinherit+0x96>
1a003630:	10004c18 	.word	0x10004c18
1a003634:	10004c24 	.word	0x10004c24
1a003638:	10004cc4 	.word	0x10004cc4

1a00363c <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a00363c:	4b06      	ldr	r3, [pc, #24]	; (1a003658 <prvGetNextExpireTime+0x1c>)
1a00363e:	681a      	ldr	r2, [r3, #0]
1a003640:	6813      	ldr	r3, [r2, #0]
1a003642:	fab3 f383 	clz	r3, r3
1a003646:	095b      	lsrs	r3, r3, #5
1a003648:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a00364a:	b913      	cbnz	r3, 1a003652 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a00364c:	68d3      	ldr	r3, [r2, #12]
1a00364e:	6818      	ldr	r0, [r3, #0]
1a003650:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a003652:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a003654:	4770      	bx	lr
1a003656:	bf00      	nop
1a003658:	10004d40 	.word	0x10004d40

1a00365c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a00365c:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a00365e:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a003660:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a003662:	4291      	cmp	r1, r2
1a003664:	d80c      	bhi.n	1a003680 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a003666:	1ad2      	subs	r2, r2, r3
1a003668:	6983      	ldr	r3, [r0, #24]
1a00366a:	429a      	cmp	r2, r3
1a00366c:	d301      	bcc.n	1a003672 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a00366e:	2001      	movs	r0, #1
1a003670:	e010      	b.n	1a003694 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a003672:	1d01      	adds	r1, r0, #4
1a003674:	4b09      	ldr	r3, [pc, #36]	; (1a00369c <prvInsertTimerInActiveList+0x40>)
1a003676:	6818      	ldr	r0, [r3, #0]
1a003678:	f7ff fa01 	bl	1a002a7e <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a00367c:	2000      	movs	r0, #0
1a00367e:	e009      	b.n	1a003694 <prvInsertTimerInActiveList+0x38>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a003680:	429a      	cmp	r2, r3
1a003682:	d201      	bcs.n	1a003688 <prvInsertTimerInActiveList+0x2c>
1a003684:	4299      	cmp	r1, r3
1a003686:	d206      	bcs.n	1a003696 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a003688:	1d01      	adds	r1, r0, #4
1a00368a:	4b05      	ldr	r3, [pc, #20]	; (1a0036a0 <prvInsertTimerInActiveList+0x44>)
1a00368c:	6818      	ldr	r0, [r3, #0]
1a00368e:	f7ff f9f6 	bl	1a002a7e <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a003692:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
1a003694:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
1a003696:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a003698:	e7fc      	b.n	1a003694 <prvInsertTimerInActiveList+0x38>
1a00369a:	bf00      	nop
1a00369c:	10004d44 	.word	0x10004d44
1a0036a0:	10004d40 	.word	0x10004d40

1a0036a4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a0036a4:	b530      	push	{r4, r5, lr}
1a0036a6:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a0036a8:	f000 fa9c 	bl	1a003be4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a0036ac:	4b11      	ldr	r3, [pc, #68]	; (1a0036f4 <prvCheckForValidListAndQueue+0x50>)
1a0036ae:	681b      	ldr	r3, [r3, #0]
1a0036b0:	b11b      	cbz	r3, 1a0036ba <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a0036b2:	f000 fab9 	bl	1a003c28 <vPortExitCritical>
}
1a0036b6:	b003      	add	sp, #12
1a0036b8:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a0036ba:	4d0f      	ldr	r5, [pc, #60]	; (1a0036f8 <prvCheckForValidListAndQueue+0x54>)
1a0036bc:	4628      	mov	r0, r5
1a0036be:	f7ff f9c4 	bl	1a002a4a <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a0036c2:	4c0e      	ldr	r4, [pc, #56]	; (1a0036fc <prvCheckForValidListAndQueue+0x58>)
1a0036c4:	4620      	mov	r0, r4
1a0036c6:	f7ff f9c0 	bl	1a002a4a <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a0036ca:	4b0d      	ldr	r3, [pc, #52]	; (1a003700 <prvCheckForValidListAndQueue+0x5c>)
1a0036cc:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a0036ce:	4b0d      	ldr	r3, [pc, #52]	; (1a003704 <prvCheckForValidListAndQueue+0x60>)
1a0036d0:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a0036d2:	2300      	movs	r3, #0
1a0036d4:	9300      	str	r3, [sp, #0]
1a0036d6:	4b0c      	ldr	r3, [pc, #48]	; (1a003708 <prvCheckForValidListAndQueue+0x64>)
1a0036d8:	4a0c      	ldr	r2, [pc, #48]	; (1a00370c <prvCheckForValidListAndQueue+0x68>)
1a0036da:	2110      	movs	r1, #16
1a0036dc:	200a      	movs	r0, #10
1a0036de:	f7fe fed0 	bl	1a002482 <xQueueGenericCreateStatic>
1a0036e2:	4b04      	ldr	r3, [pc, #16]	; (1a0036f4 <prvCheckForValidListAndQueue+0x50>)
1a0036e4:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a0036e6:	2800      	cmp	r0, #0
1a0036e8:	d0e3      	beq.n	1a0036b2 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a0036ea:	4909      	ldr	r1, [pc, #36]	; (1a003710 <prvCheckForValidListAndQueue+0x6c>)
1a0036ec:	f7ff f970 	bl	1a0029d0 <vQueueAddToRegistry>
1a0036f0:	e7df      	b.n	1a0036b2 <prvCheckForValidListAndQueue+0xe>
1a0036f2:	bf00      	nop
1a0036f4:	10004e64 	.word	0x10004e64
1a0036f8:	10004de8 	.word	0x10004de8
1a0036fc:	10004dfc 	.word	0x10004dfc
1a003700:	10004d40 	.word	0x10004d40
1a003704:	10004d44 	.word	0x10004d44
1a003708:	10004e14 	.word	0x10004e14
1a00370c:	10004d48 	.word	0x10004d48
1a003710:	1a006f3c 	.word	0x1a006f3c

1a003714 <prvInitialiseNewTimer>:
{
1a003714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003718:	9c07      	ldr	r4, [sp, #28]
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
1a00371a:	b941      	cbnz	r1, 1a00372e <prvInitialiseNewTimer+0x1a>
1a00371c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003720:	f383 8811 	msr	BASEPRI, r3
1a003724:	f3bf 8f6f 	isb	sy
1a003728:	f3bf 8f4f 	dsb	sy
1a00372c:	e7fe      	b.n	1a00372c <prvInitialiseNewTimer+0x18>
1a00372e:	460f      	mov	r7, r1
	if( pxNewTimer != NULL )
1a003730:	b174      	cbz	r4, 1a003750 <prvInitialiseNewTimer+0x3c>
1a003732:	461d      	mov	r5, r3
1a003734:	4616      	mov	r6, r2
1a003736:	4680      	mov	r8, r0
		prvCheckForValidListAndQueue();
1a003738:	f7ff ffb4 	bl	1a0036a4 <prvCheckForValidListAndQueue>
		pxNewTimer->pcTimerName = pcTimerName;
1a00373c:	f8c4 8000 	str.w	r8, [r4]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
1a003740:	61a7      	str	r7, [r4, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
1a003742:	61e6      	str	r6, [r4, #28]
		pxNewTimer->pvTimerID = pvTimerID;
1a003744:	6225      	str	r5, [r4, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
1a003746:	9b06      	ldr	r3, [sp, #24]
1a003748:	6263      	str	r3, [r4, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
1a00374a:	1d20      	adds	r0, r4, #4
1a00374c:	f7ff f988 	bl	1a002a60 <vListInitialiseItem>
}
1a003750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

1a003754 <xTimerCreateTimerTask>:
{
1a003754:	b510      	push	{r4, lr}
1a003756:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
1a003758:	f7ff ffa4 	bl	1a0036a4 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a00375c:	4b12      	ldr	r3, [pc, #72]	; (1a0037a8 <xTimerCreateTimerTask+0x54>)
1a00375e:	681b      	ldr	r3, [r3, #0]
1a003760:	b1cb      	cbz	r3, 1a003796 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a003762:	2400      	movs	r4, #0
1a003764:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a003766:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a003768:	aa07      	add	r2, sp, #28
1a00376a:	a906      	add	r1, sp, #24
1a00376c:	a805      	add	r0, sp, #20
1a00376e:	f7ff f9c1 	bl	1a002af4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a003772:	9b05      	ldr	r3, [sp, #20]
1a003774:	9302      	str	r3, [sp, #8]
1a003776:	9b06      	ldr	r3, [sp, #24]
1a003778:	9301      	str	r3, [sp, #4]
1a00377a:	2304      	movs	r3, #4
1a00377c:	9300      	str	r3, [sp, #0]
1a00377e:	4623      	mov	r3, r4
1a003780:	9a07      	ldr	r2, [sp, #28]
1a003782:	490a      	ldr	r1, [pc, #40]	; (1a0037ac <xTimerCreateTimerTask+0x58>)
1a003784:	480a      	ldr	r0, [pc, #40]	; (1a0037b0 <xTimerCreateTimerTask+0x5c>)
1a003786:	f7ff fb7f 	bl	1a002e88 <xTaskCreateStatic>
1a00378a:	4b0a      	ldr	r3, [pc, #40]	; (1a0037b4 <xTimerCreateTimerTask+0x60>)
1a00378c:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
1a00378e:	b110      	cbz	r0, 1a003796 <xTimerCreateTimerTask+0x42>
}
1a003790:	2001      	movs	r0, #1
1a003792:	b008      	add	sp, #32
1a003794:	bd10      	pop	{r4, pc}
1a003796:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00379a:	f383 8811 	msr	BASEPRI, r3
1a00379e:	f3bf 8f6f 	isb	sy
1a0037a2:	f3bf 8f4f 	dsb	sy
1a0037a6:	e7fe      	b.n	1a0037a6 <xTimerCreateTimerTask+0x52>
1a0037a8:	10004e64 	.word	0x10004e64
1a0037ac:	1a006f44 	.word	0x1a006f44
1a0037b0:	1a003ad1 	.word	0x1a003ad1
1a0037b4:	10004e68 	.word	0x10004e68

1a0037b8 <xTimerCreate>:
	{
1a0037b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0037bc:	b082      	sub	sp, #8
1a0037be:	4605      	mov	r5, r0
1a0037c0:	460e      	mov	r6, r1
1a0037c2:	4617      	mov	r7, r2
1a0037c4:	4698      	mov	r8, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
1a0037c6:	2030      	movs	r0, #48	; 0x30
1a0037c8:	f7fe fd24 	bl	1a002214 <pvPortMalloc>
		if( pxNewTimer != NULL )
1a0037cc:	4604      	mov	r4, r0
1a0037ce:	b158      	cbz	r0, 1a0037e8 <xTimerCreate+0x30>
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
1a0037d0:	9001      	str	r0, [sp, #4]
1a0037d2:	9b08      	ldr	r3, [sp, #32]
1a0037d4:	9300      	str	r3, [sp, #0]
1a0037d6:	4643      	mov	r3, r8
1a0037d8:	463a      	mov	r2, r7
1a0037da:	4631      	mov	r1, r6
1a0037dc:	4628      	mov	r0, r5
1a0037de:	f7ff ff99 	bl	1a003714 <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
1a0037e2:	2300      	movs	r3, #0
1a0037e4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	}
1a0037e8:	4620      	mov	r0, r4
1a0037ea:	b002      	add	sp, #8
1a0037ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

1a0037f0 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a0037f0:	b1c8      	cbz	r0, 1a003826 <xTimerGenericCommand+0x36>
{
1a0037f2:	b530      	push	{r4, r5, lr}
1a0037f4:	b085      	sub	sp, #20
1a0037f6:	4615      	mov	r5, r2
1a0037f8:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
1a0037fa:	4a17      	ldr	r2, [pc, #92]	; (1a003858 <xTimerGenericCommand+0x68>)
1a0037fc:	6810      	ldr	r0, [r2, #0]
1a0037fe:	b340      	cbz	r0, 1a003852 <xTimerGenericCommand+0x62>
1a003800:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
1a003802:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a003804:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a003806:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a003808:	2905      	cmp	r1, #5
1a00380a:	dc1d      	bgt.n	1a003848 <xTimerGenericCommand+0x58>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a00380c:	f7ff feae 	bl	1a00356c <xTaskGetSchedulerState>
1a003810:	2802      	cmp	r0, #2
1a003812:	d011      	beq.n	1a003838 <xTimerGenericCommand+0x48>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a003814:	2300      	movs	r3, #0
1a003816:	461a      	mov	r2, r3
1a003818:	4669      	mov	r1, sp
1a00381a:	480f      	ldr	r0, [pc, #60]	; (1a003858 <xTimerGenericCommand+0x68>)
1a00381c:	6800      	ldr	r0, [r0, #0]
1a00381e:	f7fe fe9f 	bl	1a002560 <xQueueGenericSend>
}
1a003822:	b005      	add	sp, #20
1a003824:	bd30      	pop	{r4, r5, pc}
1a003826:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00382a:	f383 8811 	msr	BASEPRI, r3
1a00382e:	f3bf 8f6f 	isb	sy
1a003832:	f3bf 8f4f 	dsb	sy
1a003836:	e7fe      	b.n	1a003836 <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a003838:	2300      	movs	r3, #0
1a00383a:	9a08      	ldr	r2, [sp, #32]
1a00383c:	4669      	mov	r1, sp
1a00383e:	4806      	ldr	r0, [pc, #24]	; (1a003858 <xTimerGenericCommand+0x68>)
1a003840:	6800      	ldr	r0, [r0, #0]
1a003842:	f7fe fe8d 	bl	1a002560 <xQueueGenericSend>
1a003846:	e7ec      	b.n	1a003822 <xTimerGenericCommand+0x32>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a003848:	2300      	movs	r3, #0
1a00384a:	4669      	mov	r1, sp
1a00384c:	f7fe ff46 	bl	1a0026dc <xQueueGenericSendFromISR>
1a003850:	e7e7      	b.n	1a003822 <xTimerGenericCommand+0x32>
BaseType_t xReturn = pdFAIL;
1a003852:	2000      	movs	r0, #0
	return xReturn;
1a003854:	e7e5      	b.n	1a003822 <xTimerGenericCommand+0x32>
1a003856:	bf00      	nop
1a003858:	10004e64 	.word	0x10004e64

1a00385c <prvSwitchTimerLists>:
{
1a00385c:	b570      	push	{r4, r5, r6, lr}
1a00385e:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a003860:	4b1a      	ldr	r3, [pc, #104]	; (1a0038cc <prvSwitchTimerLists+0x70>)
1a003862:	681b      	ldr	r3, [r3, #0]
1a003864:	681a      	ldr	r2, [r3, #0]
1a003866:	b352      	cbz	r2, 1a0038be <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a003868:	68db      	ldr	r3, [r3, #12]
1a00386a:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a00386c:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a00386e:	1d25      	adds	r5, r4, #4
1a003870:	4628      	mov	r0, r5
1a003872:	f7ff f91e 	bl	1a002ab2 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a003876:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a003878:	4620      	mov	r0, r4
1a00387a:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a00387c:	69e3      	ldr	r3, [r4, #28]
1a00387e:	2b01      	cmp	r3, #1
1a003880:	d1ee      	bne.n	1a003860 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a003882:	69a3      	ldr	r3, [r4, #24]
1a003884:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a003886:	429e      	cmp	r6, r3
1a003888:	d207      	bcs.n	1a00389a <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a00388a:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a00388c:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a00388e:	4629      	mov	r1, r5
1a003890:	4b0e      	ldr	r3, [pc, #56]	; (1a0038cc <prvSwitchTimerLists+0x70>)
1a003892:	6818      	ldr	r0, [r3, #0]
1a003894:	f7ff f8f3 	bl	1a002a7e <vListInsert>
1a003898:	e7e2      	b.n	1a003860 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a00389a:	2100      	movs	r1, #0
1a00389c:	9100      	str	r1, [sp, #0]
1a00389e:	460b      	mov	r3, r1
1a0038a0:	4632      	mov	r2, r6
1a0038a2:	4620      	mov	r0, r4
1a0038a4:	f7ff ffa4 	bl	1a0037f0 <xTimerGenericCommand>
				configASSERT( xResult );
1a0038a8:	2800      	cmp	r0, #0
1a0038aa:	d1d9      	bne.n	1a003860 <prvSwitchTimerLists+0x4>
1a0038ac:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0038b0:	f383 8811 	msr	BASEPRI, r3
1a0038b4:	f3bf 8f6f 	isb	sy
1a0038b8:	f3bf 8f4f 	dsb	sy
1a0038bc:	e7fe      	b.n	1a0038bc <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a0038be:	4a04      	ldr	r2, [pc, #16]	; (1a0038d0 <prvSwitchTimerLists+0x74>)
1a0038c0:	6810      	ldr	r0, [r2, #0]
1a0038c2:	4902      	ldr	r1, [pc, #8]	; (1a0038cc <prvSwitchTimerLists+0x70>)
1a0038c4:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a0038c6:	6013      	str	r3, [r2, #0]
}
1a0038c8:	b002      	add	sp, #8
1a0038ca:	bd70      	pop	{r4, r5, r6, pc}
1a0038cc:	10004d40 	.word	0x10004d40
1a0038d0:	10004d44 	.word	0x10004d44

1a0038d4 <prvSampleTimeNow>:
{
1a0038d4:	b538      	push	{r3, r4, r5, lr}
1a0038d6:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a0038d8:	f7ff fb94 	bl	1a003004 <xTaskGetTickCount>
1a0038dc:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a0038de:	4b07      	ldr	r3, [pc, #28]	; (1a0038fc <prvSampleTimeNow+0x28>)
1a0038e0:	681b      	ldr	r3, [r3, #0]
1a0038e2:	4283      	cmp	r3, r0
1a0038e4:	d805      	bhi.n	1a0038f2 <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a0038e6:	2300      	movs	r3, #0
1a0038e8:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a0038ea:	4b04      	ldr	r3, [pc, #16]	; (1a0038fc <prvSampleTimeNow+0x28>)
1a0038ec:	601c      	str	r4, [r3, #0]
}
1a0038ee:	4620      	mov	r0, r4
1a0038f0:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a0038f2:	f7ff ffb3 	bl	1a00385c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a0038f6:	2301      	movs	r3, #1
1a0038f8:	602b      	str	r3, [r5, #0]
1a0038fa:	e7f6      	b.n	1a0038ea <prvSampleTimeNow+0x16>
1a0038fc:	10004e10 	.word	0x10004e10

1a003900 <prvProcessExpiredTimer>:
{
1a003900:	b570      	push	{r4, r5, r6, lr}
1a003902:	b082      	sub	sp, #8
1a003904:	4605      	mov	r5, r0
1a003906:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a003908:	4b14      	ldr	r3, [pc, #80]	; (1a00395c <prvProcessExpiredTimer+0x5c>)
1a00390a:	681b      	ldr	r3, [r3, #0]
1a00390c:	68db      	ldr	r3, [r3, #12]
1a00390e:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a003910:	1d20      	adds	r0, r4, #4
1a003912:	f7ff f8ce 	bl	1a002ab2 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a003916:	69e3      	ldr	r3, [r4, #28]
1a003918:	2b01      	cmp	r3, #1
1a00391a:	d004      	beq.n	1a003926 <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a00391c:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a00391e:	4620      	mov	r0, r4
1a003920:	4798      	blx	r3
}
1a003922:	b002      	add	sp, #8
1a003924:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a003926:	69a1      	ldr	r1, [r4, #24]
1a003928:	462b      	mov	r3, r5
1a00392a:	4632      	mov	r2, r6
1a00392c:	4429      	add	r1, r5
1a00392e:	4620      	mov	r0, r4
1a003930:	f7ff fe94 	bl	1a00365c <prvInsertTimerInActiveList>
1a003934:	2800      	cmp	r0, #0
1a003936:	d0f1      	beq.n	1a00391c <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a003938:	2100      	movs	r1, #0
1a00393a:	9100      	str	r1, [sp, #0]
1a00393c:	460b      	mov	r3, r1
1a00393e:	462a      	mov	r2, r5
1a003940:	4620      	mov	r0, r4
1a003942:	f7ff ff55 	bl	1a0037f0 <xTimerGenericCommand>
			configASSERT( xResult );
1a003946:	2800      	cmp	r0, #0
1a003948:	d1e8      	bne.n	1a00391c <prvProcessExpiredTimer+0x1c>
1a00394a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00394e:	f383 8811 	msr	BASEPRI, r3
1a003952:	f3bf 8f6f 	isb	sy
1a003956:	f3bf 8f4f 	dsb	sy
1a00395a:	e7fe      	b.n	1a00395a <prvProcessExpiredTimer+0x5a>
1a00395c:	10004d40 	.word	0x10004d40

1a003960 <prvProcessTimerOrBlockTask>:
{
1a003960:	b570      	push	{r4, r5, r6, lr}
1a003962:	b082      	sub	sp, #8
1a003964:	4606      	mov	r6, r0
1a003966:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a003968:	f7ff fb44 	bl	1a002ff4 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a00396c:	a801      	add	r0, sp, #4
1a00396e:	f7ff ffb1 	bl	1a0038d4 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a003972:	9b01      	ldr	r3, [sp, #4]
1a003974:	bb1b      	cbnz	r3, 1a0039be <prvProcessTimerOrBlockTask+0x5e>
1a003976:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a003978:	b90c      	cbnz	r4, 1a00397e <prvProcessTimerOrBlockTask+0x1e>
1a00397a:	42b0      	cmp	r0, r6
1a00397c:	d218      	bcs.n	1a0039b0 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a00397e:	b12c      	cbz	r4, 1a00398c <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a003980:	4b11      	ldr	r3, [pc, #68]	; (1a0039c8 <prvProcessTimerOrBlockTask+0x68>)
1a003982:	681b      	ldr	r3, [r3, #0]
1a003984:	681c      	ldr	r4, [r3, #0]
1a003986:	fab4 f484 	clz	r4, r4
1a00398a:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a00398c:	4622      	mov	r2, r4
1a00398e:	1b71      	subs	r1, r6, r5
1a003990:	4b0e      	ldr	r3, [pc, #56]	; (1a0039cc <prvProcessTimerOrBlockTask+0x6c>)
1a003992:	6818      	ldr	r0, [r3, #0]
1a003994:	f7ff f830 	bl	1a0029f8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a003998:	f7ff fbc6 	bl	1a003128 <xTaskResumeAll>
1a00399c:	b988      	cbnz	r0, 1a0039c2 <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a00399e:	4b0c      	ldr	r3, [pc, #48]	; (1a0039d0 <prvProcessTimerOrBlockTask+0x70>)
1a0039a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0039a4:	601a      	str	r2, [r3, #0]
1a0039a6:	f3bf 8f4f 	dsb	sy
1a0039aa:	f3bf 8f6f 	isb	sy
1a0039ae:	e008      	b.n	1a0039c2 <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a0039b0:	f7ff fbba 	bl	1a003128 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a0039b4:	4629      	mov	r1, r5
1a0039b6:	4630      	mov	r0, r6
1a0039b8:	f7ff ffa2 	bl	1a003900 <prvProcessExpiredTimer>
1a0039bc:	e001      	b.n	1a0039c2 <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a0039be:	f7ff fbb3 	bl	1a003128 <xTaskResumeAll>
}
1a0039c2:	b002      	add	sp, #8
1a0039c4:	bd70      	pop	{r4, r5, r6, pc}
1a0039c6:	bf00      	nop
1a0039c8:	10004d44 	.word	0x10004d44
1a0039cc:	10004e64 	.word	0x10004e64
1a0039d0:	e000ed04 	.word	0xe000ed04

1a0039d4 <prvProcessReceivedCommands>:
{
1a0039d4:	b530      	push	{r4, r5, lr}
1a0039d6:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a0039d8:	e002      	b.n	1a0039e0 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a0039da:	9b04      	ldr	r3, [sp, #16]
1a0039dc:	2b00      	cmp	r3, #0
1a0039de:	da0f      	bge.n	1a003a00 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a0039e0:	2200      	movs	r2, #0
1a0039e2:	a904      	add	r1, sp, #16
1a0039e4:	4b39      	ldr	r3, [pc, #228]	; (1a003acc <prvProcessReceivedCommands+0xf8>)
1a0039e6:	6818      	ldr	r0, [r3, #0]
1a0039e8:	f7fe fede 	bl	1a0027a8 <xQueueReceive>
1a0039ec:	2800      	cmp	r0, #0
1a0039ee:	d06a      	beq.n	1a003ac6 <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a0039f0:	9b04      	ldr	r3, [sp, #16]
1a0039f2:	2b00      	cmp	r3, #0
1a0039f4:	daf1      	bge.n	1a0039da <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a0039f6:	9907      	ldr	r1, [sp, #28]
1a0039f8:	9806      	ldr	r0, [sp, #24]
1a0039fa:	9b05      	ldr	r3, [sp, #20]
1a0039fc:	4798      	blx	r3
1a0039fe:	e7ec      	b.n	1a0039da <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a003a00:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a003a02:	6963      	ldr	r3, [r4, #20]
1a003a04:	b113      	cbz	r3, 1a003a0c <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a003a06:	1d20      	adds	r0, r4, #4
1a003a08:	f7ff f853 	bl	1a002ab2 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a003a0c:	a803      	add	r0, sp, #12
1a003a0e:	f7ff ff61 	bl	1a0038d4 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a003a12:	9b04      	ldr	r3, [sp, #16]
1a003a14:	2b09      	cmp	r3, #9
1a003a16:	d8e3      	bhi.n	1a0039e0 <prvProcessReceivedCommands+0xc>
1a003a18:	a201      	add	r2, pc, #4	; (adr r2, 1a003a20 <prvProcessReceivedCommands+0x4c>)
1a003a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a003a1e:	bf00      	nop
1a003a20:	1a003a49 	.word	0x1a003a49
1a003a24:	1a003a49 	.word	0x1a003a49
1a003a28:	1a003a49 	.word	0x1a003a49
1a003a2c:	1a0039e1 	.word	0x1a0039e1
1a003a30:	1a003a91 	.word	0x1a003a91
1a003a34:	1a003ab7 	.word	0x1a003ab7
1a003a38:	1a003a49 	.word	0x1a003a49
1a003a3c:	1a003a49 	.word	0x1a003a49
1a003a40:	1a0039e1 	.word	0x1a0039e1
1a003a44:	1a003a91 	.word	0x1a003a91
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a003a48:	9905      	ldr	r1, [sp, #20]
1a003a4a:	69a5      	ldr	r5, [r4, #24]
1a003a4c:	460b      	mov	r3, r1
1a003a4e:	4602      	mov	r2, r0
1a003a50:	4429      	add	r1, r5
1a003a52:	4620      	mov	r0, r4
1a003a54:	f7ff fe02 	bl	1a00365c <prvInsertTimerInActiveList>
1a003a58:	2800      	cmp	r0, #0
1a003a5a:	d0c1      	beq.n	1a0039e0 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a003a5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a003a5e:	4620      	mov	r0, r4
1a003a60:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a003a62:	69e3      	ldr	r3, [r4, #28]
1a003a64:	2b01      	cmp	r3, #1
1a003a66:	d1bb      	bne.n	1a0039e0 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a003a68:	69a2      	ldr	r2, [r4, #24]
1a003a6a:	2100      	movs	r1, #0
1a003a6c:	9100      	str	r1, [sp, #0]
1a003a6e:	460b      	mov	r3, r1
1a003a70:	9805      	ldr	r0, [sp, #20]
1a003a72:	4402      	add	r2, r0
1a003a74:	4620      	mov	r0, r4
1a003a76:	f7ff febb 	bl	1a0037f0 <xTimerGenericCommand>
							configASSERT( xResult );
1a003a7a:	2800      	cmp	r0, #0
1a003a7c:	d1b0      	bne.n	1a0039e0 <prvProcessReceivedCommands+0xc>
1a003a7e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003a82:	f383 8811 	msr	BASEPRI, r3
1a003a86:	f3bf 8f6f 	isb	sy
1a003a8a:	f3bf 8f4f 	dsb	sy
1a003a8e:	e7fe      	b.n	1a003a8e <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a003a90:	9905      	ldr	r1, [sp, #20]
1a003a92:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a003a94:	b131      	cbz	r1, 1a003aa4 <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a003a96:	4603      	mov	r3, r0
1a003a98:	4602      	mov	r2, r0
1a003a9a:	4401      	add	r1, r0
1a003a9c:	4620      	mov	r0, r4
1a003a9e:	f7ff fddd 	bl	1a00365c <prvInsertTimerInActiveList>
					break;
1a003aa2:	e79d      	b.n	1a0039e0 <prvProcessReceivedCommands+0xc>
1a003aa4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003aa8:	f383 8811 	msr	BASEPRI, r3
1a003aac:	f3bf 8f6f 	isb	sy
1a003ab0:	f3bf 8f4f 	dsb	sy
1a003ab4:	e7fe      	b.n	1a003ab4 <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a003ab6:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a003aba:	2b00      	cmp	r3, #0
1a003abc:	d190      	bne.n	1a0039e0 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
1a003abe:	4620      	mov	r0, r4
1a003ac0:	f7fe fbe0 	bl	1a002284 <vPortFree>
1a003ac4:	e78c      	b.n	1a0039e0 <prvProcessReceivedCommands+0xc>
}
1a003ac6:	b009      	add	sp, #36	; 0x24
1a003ac8:	bd30      	pop	{r4, r5, pc}
1a003aca:	bf00      	nop
1a003acc:	10004e64 	.word	0x10004e64

1a003ad0 <prvTimerTask>:
{
1a003ad0:	b500      	push	{lr}
1a003ad2:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a003ad4:	a801      	add	r0, sp, #4
1a003ad6:	f7ff fdb1 	bl	1a00363c <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a003ada:	9901      	ldr	r1, [sp, #4]
1a003adc:	f7ff ff40 	bl	1a003960 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a003ae0:	f7ff ff78 	bl	1a0039d4 <prvProcessReceivedCommands>
1a003ae4:	e7f6      	b.n	1a003ad4 <prvTimerTask+0x4>

1a003ae6 <pvTimerGetTimerID>:
void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
void *pvReturn;

	configASSERT( xTimer );
1a003ae6:	b940      	cbnz	r0, 1a003afa <pvTimerGetTimerID+0x14>
1a003ae8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003aec:	f383 8811 	msr	BASEPRI, r3
1a003af0:	f3bf 8f6f 	isb	sy
1a003af4:	f3bf 8f4f 	dsb	sy
1a003af8:	e7fe      	b.n	1a003af8 <pvTimerGetTimerID+0x12>
{
1a003afa:	b510      	push	{r4, lr}
1a003afc:	4604      	mov	r4, r0

	taskENTER_CRITICAL();
1a003afe:	f000 f871 	bl	1a003be4 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
1a003b02:	6a24      	ldr	r4, [r4, #32]
	}
	taskEXIT_CRITICAL();
1a003b04:	f000 f890 	bl	1a003c28 <vPortExitCritical>

	return pvReturn;
}
1a003b08:	4620      	mov	r0, r4
1a003b0a:	bd10      	pop	{r4, pc}

1a003b0c <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a003b0c:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a003b0e:	2300      	movs	r3, #0
1a003b10:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a003b12:	4b0d      	ldr	r3, [pc, #52]	; (1a003b48 <prvTaskExitError+0x3c>)
1a003b14:	681b      	ldr	r3, [r3, #0]
1a003b16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a003b1a:	d008      	beq.n	1a003b2e <prvTaskExitError+0x22>
1a003b1c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003b20:	f383 8811 	msr	BASEPRI, r3
1a003b24:	f3bf 8f6f 	isb	sy
1a003b28:	f3bf 8f4f 	dsb	sy
1a003b2c:	e7fe      	b.n	1a003b2c <prvTaskExitError+0x20>
1a003b2e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003b32:	f383 8811 	msr	BASEPRI, r3
1a003b36:	f3bf 8f6f 	isb	sy
1a003b3a:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a003b3e:	9b01      	ldr	r3, [sp, #4]
1a003b40:	2b00      	cmp	r3, #0
1a003b42:	d0fc      	beq.n	1a003b3e <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a003b44:	b002      	add	sp, #8
1a003b46:	4770      	bx	lr
1a003b48:	10001824 	.word	0x10001824

1a003b4c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a003b4c:	4808      	ldr	r0, [pc, #32]	; (1a003b70 <prvPortStartFirstTask+0x24>)
1a003b4e:	6800      	ldr	r0, [r0, #0]
1a003b50:	6800      	ldr	r0, [r0, #0]
1a003b52:	f380 8808 	msr	MSP, r0
1a003b56:	f04f 0000 	mov.w	r0, #0
1a003b5a:	f380 8814 	msr	CONTROL, r0
1a003b5e:	b662      	cpsie	i
1a003b60:	b661      	cpsie	f
1a003b62:	f3bf 8f4f 	dsb	sy
1a003b66:	f3bf 8f6f 	isb	sy
1a003b6a:	df00      	svc	0
1a003b6c:	bf00      	nop
1a003b6e:	0000      	.short	0x0000
1a003b70:	e000ed08 	.word	0xe000ed08

1a003b74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a003b74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a003b84 <vPortEnableVFP+0x10>
1a003b78:	6801      	ldr	r1, [r0, #0]
1a003b7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a003b7e:	6001      	str	r1, [r0, #0]
1a003b80:	4770      	bx	lr
1a003b82:	0000      	.short	0x0000
1a003b84:	e000ed88 	.word	0xe000ed88

1a003b88 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a003b88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a003b8c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a003b90:	f021 0101 	bic.w	r1, r1, #1
1a003b94:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a003b98:	4b05      	ldr	r3, [pc, #20]	; (1a003bb0 <pxPortInitialiseStack+0x28>)
1a003b9a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a003b9e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a003ba2:	f06f 0302 	mvn.w	r3, #2
1a003ba6:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a003baa:	3844      	subs	r0, #68	; 0x44
1a003bac:	4770      	bx	lr
1a003bae:	bf00      	nop
1a003bb0:	1a003b0d 	.word	0x1a003b0d
1a003bb4:	ffffffff 	.word	0xffffffff
1a003bb8:	ffffffff 	.word	0xffffffff
1a003bbc:	ffffffff 	.word	0xffffffff

1a003bc0 <SVC_Handler>:
	__asm volatile (
1a003bc0:	4b07      	ldr	r3, [pc, #28]	; (1a003be0 <pxCurrentTCBConst2>)
1a003bc2:	6819      	ldr	r1, [r3, #0]
1a003bc4:	6808      	ldr	r0, [r1, #0]
1a003bc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003bca:	f380 8809 	msr	PSP, r0
1a003bce:	f3bf 8f6f 	isb	sy
1a003bd2:	f04f 0000 	mov.w	r0, #0
1a003bd6:	f380 8811 	msr	BASEPRI, r0
1a003bda:	4770      	bx	lr
1a003bdc:	f3af 8000 	nop.w

1a003be0 <pxCurrentTCBConst2>:
1a003be0:	10004c18 	.word	0x10004c18

1a003be4 <vPortEnterCritical>:
1a003be4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003be8:	f383 8811 	msr	BASEPRI, r3
1a003bec:	f3bf 8f6f 	isb	sy
1a003bf0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a003bf4:	4a0a      	ldr	r2, [pc, #40]	; (1a003c20 <vPortEnterCritical+0x3c>)
1a003bf6:	6813      	ldr	r3, [r2, #0]
1a003bf8:	3301      	adds	r3, #1
1a003bfa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a003bfc:	2b01      	cmp	r3, #1
1a003bfe:	d000      	beq.n	1a003c02 <vPortEnterCritical+0x1e>
}
1a003c00:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a003c02:	4b08      	ldr	r3, [pc, #32]	; (1a003c24 <vPortEnterCritical+0x40>)
1a003c04:	681b      	ldr	r3, [r3, #0]
1a003c06:	f013 0fff 	tst.w	r3, #255	; 0xff
1a003c0a:	d0f9      	beq.n	1a003c00 <vPortEnterCritical+0x1c>
1a003c0c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003c10:	f383 8811 	msr	BASEPRI, r3
1a003c14:	f3bf 8f6f 	isb	sy
1a003c18:	f3bf 8f4f 	dsb	sy
1a003c1c:	e7fe      	b.n	1a003c1c <vPortEnterCritical+0x38>
1a003c1e:	bf00      	nop
1a003c20:	10001824 	.word	0x10001824
1a003c24:	e000ed04 	.word	0xe000ed04

1a003c28 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a003c28:	4b09      	ldr	r3, [pc, #36]	; (1a003c50 <vPortExitCritical+0x28>)
1a003c2a:	681b      	ldr	r3, [r3, #0]
1a003c2c:	b943      	cbnz	r3, 1a003c40 <vPortExitCritical+0x18>
1a003c2e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003c32:	f383 8811 	msr	BASEPRI, r3
1a003c36:	f3bf 8f6f 	isb	sy
1a003c3a:	f3bf 8f4f 	dsb	sy
1a003c3e:	e7fe      	b.n	1a003c3e <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a003c40:	3b01      	subs	r3, #1
1a003c42:	4a03      	ldr	r2, [pc, #12]	; (1a003c50 <vPortExitCritical+0x28>)
1a003c44:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a003c46:	b90b      	cbnz	r3, 1a003c4c <vPortExitCritical+0x24>
	__asm volatile
1a003c48:	f383 8811 	msr	BASEPRI, r3
}
1a003c4c:	4770      	bx	lr
1a003c4e:	bf00      	nop
1a003c50:	10001824 	.word	0x10001824
1a003c54:	ffffffff 	.word	0xffffffff
1a003c58:	ffffffff 	.word	0xffffffff
1a003c5c:	ffffffff 	.word	0xffffffff

1a003c60 <PendSV_Handler>:
	__asm volatile
1a003c60:	f3ef 8009 	mrs	r0, PSP
1a003c64:	f3bf 8f6f 	isb	sy
1a003c68:	4b15      	ldr	r3, [pc, #84]	; (1a003cc0 <pxCurrentTCBConst>)
1a003c6a:	681a      	ldr	r2, [r3, #0]
1a003c6c:	f01e 0f10 	tst.w	lr, #16
1a003c70:	bf08      	it	eq
1a003c72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a003c76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003c7a:	6010      	str	r0, [r2, #0]
1a003c7c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a003c80:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a003c84:	f380 8811 	msr	BASEPRI, r0
1a003c88:	f3bf 8f4f 	dsb	sy
1a003c8c:	f3bf 8f6f 	isb	sy
1a003c90:	f7ff fb3c 	bl	1a00330c <vTaskSwitchContext>
1a003c94:	f04f 0000 	mov.w	r0, #0
1a003c98:	f380 8811 	msr	BASEPRI, r0
1a003c9c:	bc09      	pop	{r0, r3}
1a003c9e:	6819      	ldr	r1, [r3, #0]
1a003ca0:	6808      	ldr	r0, [r1, #0]
1a003ca2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003ca6:	f01e 0f10 	tst.w	lr, #16
1a003caa:	bf08      	it	eq
1a003cac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a003cb0:	f380 8809 	msr	PSP, r0
1a003cb4:	f3bf 8f6f 	isb	sy
1a003cb8:	4770      	bx	lr
1a003cba:	bf00      	nop
1a003cbc:	f3af 8000 	nop.w

1a003cc0 <pxCurrentTCBConst>:
1a003cc0:	10004c18 	.word	0x10004c18

1a003cc4 <SysTick_Handler>:
{
1a003cc4:	b508      	push	{r3, lr}
	__asm volatile
1a003cc6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003cca:	f383 8811 	msr	BASEPRI, r3
1a003cce:	f3bf 8f6f 	isb	sy
1a003cd2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a003cd6:	f7ff f99b 	bl	1a003010 <xTaskIncrementTick>
1a003cda:	b118      	cbz	r0, 1a003ce4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a003cdc:	4b03      	ldr	r3, [pc, #12]	; (1a003cec <SysTick_Handler+0x28>)
1a003cde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a003ce2:	601a      	str	r2, [r3, #0]
	__asm volatile
1a003ce4:	2300      	movs	r3, #0
1a003ce6:	f383 8811 	msr	BASEPRI, r3
}
1a003cea:	bd08      	pop	{r3, pc}
1a003cec:	e000ed04 	.word	0xe000ed04

1a003cf0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a003cf0:	4a08      	ldr	r2, [pc, #32]	; (1a003d14 <vPortSetupTimerInterrupt+0x24>)
1a003cf2:	2300      	movs	r3, #0
1a003cf4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a003cf6:	4908      	ldr	r1, [pc, #32]	; (1a003d18 <vPortSetupTimerInterrupt+0x28>)
1a003cf8:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a003cfa:	4b08      	ldr	r3, [pc, #32]	; (1a003d1c <vPortSetupTimerInterrupt+0x2c>)
1a003cfc:	681b      	ldr	r3, [r3, #0]
1a003cfe:	4908      	ldr	r1, [pc, #32]	; (1a003d20 <vPortSetupTimerInterrupt+0x30>)
1a003d00:	fba1 1303 	umull	r1, r3, r1, r3
1a003d04:	099b      	lsrs	r3, r3, #6
1a003d06:	3b01      	subs	r3, #1
1a003d08:	4906      	ldr	r1, [pc, #24]	; (1a003d24 <vPortSetupTimerInterrupt+0x34>)
1a003d0a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a003d0c:	2307      	movs	r3, #7
1a003d0e:	6013      	str	r3, [r2, #0]
}
1a003d10:	4770      	bx	lr
1a003d12:	bf00      	nop
1a003d14:	e000e010 	.word	0xe000e010
1a003d18:	e000e018 	.word	0xe000e018
1a003d1c:	10005088 	.word	0x10005088
1a003d20:	10624dd3 	.word	0x10624dd3
1a003d24:	e000e014 	.word	0xe000e014

1a003d28 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a003d28:	4b3a      	ldr	r3, [pc, #232]	; (1a003e14 <xPortStartScheduler+0xec>)
1a003d2a:	681a      	ldr	r2, [r3, #0]
1a003d2c:	4b3a      	ldr	r3, [pc, #232]	; (1a003e18 <xPortStartScheduler+0xf0>)
1a003d2e:	429a      	cmp	r2, r3
1a003d30:	d00d      	beq.n	1a003d4e <xPortStartScheduler+0x26>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a003d32:	4b38      	ldr	r3, [pc, #224]	; (1a003e14 <xPortStartScheduler+0xec>)
1a003d34:	681a      	ldr	r2, [r3, #0]
1a003d36:	4b39      	ldr	r3, [pc, #228]	; (1a003e1c <xPortStartScheduler+0xf4>)
1a003d38:	429a      	cmp	r2, r3
1a003d3a:	d111      	bne.n	1a003d60 <xPortStartScheduler+0x38>
	__asm volatile
1a003d3c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003d40:	f383 8811 	msr	BASEPRI, r3
1a003d44:	f3bf 8f6f 	isb	sy
1a003d48:	f3bf 8f4f 	dsb	sy
1a003d4c:	e7fe      	b.n	1a003d4c <xPortStartScheduler+0x24>
1a003d4e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003d52:	f383 8811 	msr	BASEPRI, r3
1a003d56:	f3bf 8f6f 	isb	sy
1a003d5a:	f3bf 8f4f 	dsb	sy
1a003d5e:	e7fe      	b.n	1a003d5e <xPortStartScheduler+0x36>
{
1a003d60:	b510      	push	{r4, lr}
1a003d62:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a003d64:	4b2e      	ldr	r3, [pc, #184]	; (1a003e20 <xPortStartScheduler+0xf8>)
1a003d66:	781a      	ldrb	r2, [r3, #0]
1a003d68:	b2d2      	uxtb	r2, r2
1a003d6a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a003d6c:	22ff      	movs	r2, #255	; 0xff
1a003d6e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a003d70:	781b      	ldrb	r3, [r3, #0]
1a003d72:	b2db      	uxtb	r3, r3
1a003d74:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a003d78:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a003d7c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a003d80:	4a28      	ldr	r2, [pc, #160]	; (1a003e24 <xPortStartScheduler+0xfc>)
1a003d82:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a003d84:	4b28      	ldr	r3, [pc, #160]	; (1a003e28 <xPortStartScheduler+0x100>)
1a003d86:	2207      	movs	r2, #7
1a003d88:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a003d8a:	e009      	b.n	1a003da0 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
1a003d8c:	4a26      	ldr	r2, [pc, #152]	; (1a003e28 <xPortStartScheduler+0x100>)
1a003d8e:	6813      	ldr	r3, [r2, #0]
1a003d90:	3b01      	subs	r3, #1
1a003d92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a003d94:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a003d98:	005b      	lsls	r3, r3, #1
1a003d9a:	b2db      	uxtb	r3, r3
1a003d9c:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a003da0:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a003da4:	f013 0f80 	tst.w	r3, #128	; 0x80
1a003da8:	d1f0      	bne.n	1a003d8c <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a003daa:	4b1f      	ldr	r3, [pc, #124]	; (1a003e28 <xPortStartScheduler+0x100>)
1a003dac:	681b      	ldr	r3, [r3, #0]
1a003dae:	2b04      	cmp	r3, #4
1a003db0:	d008      	beq.n	1a003dc4 <xPortStartScheduler+0x9c>
1a003db2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003db6:	f383 8811 	msr	BASEPRI, r3
1a003dba:	f3bf 8f6f 	isb	sy
1a003dbe:	f3bf 8f4f 	dsb	sy
1a003dc2:	e7fe      	b.n	1a003dc2 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a003dc4:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a003dc6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a003dca:	4a17      	ldr	r2, [pc, #92]	; (1a003e28 <xPortStartScheduler+0x100>)
1a003dcc:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a003dce:	9b01      	ldr	r3, [sp, #4]
1a003dd0:	b2db      	uxtb	r3, r3
1a003dd2:	4a13      	ldr	r2, [pc, #76]	; (1a003e20 <xPortStartScheduler+0xf8>)
1a003dd4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a003dd6:	4b15      	ldr	r3, [pc, #84]	; (1a003e2c <xPortStartScheduler+0x104>)
1a003dd8:	681a      	ldr	r2, [r3, #0]
1a003dda:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a003dde:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a003de0:	681a      	ldr	r2, [r3, #0]
1a003de2:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a003de6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a003de8:	f7ff ff82 	bl	1a003cf0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a003dec:	2400      	movs	r4, #0
1a003dee:	4b10      	ldr	r3, [pc, #64]	; (1a003e30 <xPortStartScheduler+0x108>)
1a003df0:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a003df2:	f7ff febf 	bl	1a003b74 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a003df6:	4a0f      	ldr	r2, [pc, #60]	; (1a003e34 <xPortStartScheduler+0x10c>)
1a003df8:	6813      	ldr	r3, [r2, #0]
1a003dfa:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a003dfe:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a003e00:	f7ff fea4 	bl	1a003b4c <prvPortStartFirstTask>
	vTaskSwitchContext();
1a003e04:	f7ff fa82 	bl	1a00330c <vTaskSwitchContext>
	prvTaskExitError();
1a003e08:	f7ff fe80 	bl	1a003b0c <prvTaskExitError>
}
1a003e0c:	4620      	mov	r0, r4
1a003e0e:	b002      	add	sp, #8
1a003e10:	bd10      	pop	{r4, pc}
1a003e12:	bf00      	nop
1a003e14:	e000ed00 	.word	0xe000ed00
1a003e18:	410fc271 	.word	0x410fc271
1a003e1c:	410fc270 	.word	0x410fc270
1a003e20:	e000e400 	.word	0xe000e400
1a003e24:	10004e6c 	.word	0x10004e6c
1a003e28:	10004e70 	.word	0x10004e70
1a003e2c:	e000ed20 	.word	0xe000ed20
1a003e30:	10001824 	.word	0x10001824
1a003e34:	e000ef34 	.word	0xe000ef34

1a003e38 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a003e38:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a003e3c:	2b0f      	cmp	r3, #15
1a003e3e:	d90f      	bls.n	1a003e60 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a003e40:	4a10      	ldr	r2, [pc, #64]	; (1a003e84 <vPortValidateInterruptPriority+0x4c>)
1a003e42:	5c9b      	ldrb	r3, [r3, r2]
1a003e44:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a003e46:	4a10      	ldr	r2, [pc, #64]	; (1a003e88 <vPortValidateInterruptPriority+0x50>)
1a003e48:	7812      	ldrb	r2, [r2, #0]
1a003e4a:	429a      	cmp	r2, r3
1a003e4c:	d908      	bls.n	1a003e60 <vPortValidateInterruptPriority+0x28>
1a003e4e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003e52:	f383 8811 	msr	BASEPRI, r3
1a003e56:	f3bf 8f6f 	isb	sy
1a003e5a:	f3bf 8f4f 	dsb	sy
1a003e5e:	e7fe      	b.n	1a003e5e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a003e60:	4b0a      	ldr	r3, [pc, #40]	; (1a003e8c <vPortValidateInterruptPriority+0x54>)
1a003e62:	681b      	ldr	r3, [r3, #0]
1a003e64:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a003e68:	4a09      	ldr	r2, [pc, #36]	; (1a003e90 <vPortValidateInterruptPriority+0x58>)
1a003e6a:	6812      	ldr	r2, [r2, #0]
1a003e6c:	4293      	cmp	r3, r2
1a003e6e:	d908      	bls.n	1a003e82 <vPortValidateInterruptPriority+0x4a>
1a003e70:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a003e74:	f383 8811 	msr	BASEPRI, r3
1a003e78:	f3bf 8f6f 	isb	sy
1a003e7c:	f3bf 8f4f 	dsb	sy
1a003e80:	e7fe      	b.n	1a003e80 <vPortValidateInterruptPriority+0x48>
	}
1a003e82:	4770      	bx	lr
1a003e84:	e000e3f0 	.word	0xe000e3f0
1a003e88:	10004e6c 	.word	0x10004e6c
1a003e8c:	e000ed0c 	.word	0xe000ed0c
1a003e90:	10004e70 	.word	0x10004e70

1a003e94 <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a003e94:	b508      	push	{r3, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a003e96:	4b05      	ldr	r3, [pc, #20]	; (1a003eac <DAC_IRQHandler+0x18>)
1a003e98:	2201      	movs	r2, #1
1a003e9a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a003e9e:	4b04      	ldr	r3, [pc, #16]	; (1a003eb0 <DAC_IRQHandler+0x1c>)
1a003ea0:	681b      	ldr	r3, [r3, #0]
1a003ea2:	b113      	cbz	r3, 1a003eaa <DAC_IRQHandler+0x16>
      (* freeRtosInterruptCallback )();
1a003ea4:	4b02      	ldr	r3, [pc, #8]	; (1a003eb0 <DAC_IRQHandler+0x1c>)
1a003ea6:	681b      	ldr	r3, [r3, #0]
1a003ea8:	4798      	blx	r3
   }
}
1a003eaa:	bd08      	pop	{r3, pc}
1a003eac:	e000e100 	.word	0xe000e100
1a003eb0:	10004e74 	.word	0x10004e74

1a003eb4 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a003eb4:	2200      	movs	r2, #0
1a003eb6:	2a05      	cmp	r2, #5
1a003eb8:	d819      	bhi.n	1a003eee <Board_LED_Init+0x3a>
{
1a003eba:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a003ebc:	490c      	ldr	r1, [pc, #48]	; (1a003ef0 <Board_LED_Init+0x3c>)
1a003ebe:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a003ec2:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a003ec6:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a003ec8:	4b0a      	ldr	r3, [pc, #40]	; (1a003ef4 <Board_LED_Init+0x40>)
1a003eca:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a003ece:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a003ed2:	2001      	movs	r0, #1
1a003ed4:	40a0      	lsls	r0, r4
1a003ed6:	4301      	orrs	r1, r0
1a003ed8:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a003edc:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a003ee0:	2100      	movs	r1, #0
1a003ee2:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a003ee4:	3201      	adds	r2, #1
1a003ee6:	2a05      	cmp	r2, #5
1a003ee8:	d9e8      	bls.n	1a003ebc <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a003eea:	bc70      	pop	{r4, r5, r6}
1a003eec:	4770      	bx	lr
1a003eee:	4770      	bx	lr
1a003ef0:	1a006f58 	.word	0x1a006f58
1a003ef4:	400f4000 	.word	0x400f4000

1a003ef8 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a003ef8:	2300      	movs	r3, #0
1a003efa:	2b03      	cmp	r3, #3
1a003efc:	d816      	bhi.n	1a003f2c <Board_TEC_Init+0x34>
{
1a003efe:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a003f00:	490b      	ldr	r1, [pc, #44]	; (1a003f30 <Board_TEC_Init+0x38>)
1a003f02:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a003f06:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a003f0a:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a003f0c:	4c09      	ldr	r4, [pc, #36]	; (1a003f34 <Board_TEC_Init+0x3c>)
1a003f0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a003f12:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a003f16:	2001      	movs	r0, #1
1a003f18:	40a8      	lsls	r0, r5
1a003f1a:	ea21 0100 	bic.w	r1, r1, r0
1a003f1e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a003f22:	3301      	adds	r3, #1
1a003f24:	2b03      	cmp	r3, #3
1a003f26:	d9eb      	bls.n	1a003f00 <Board_TEC_Init+0x8>
   }
}
1a003f28:	bc30      	pop	{r4, r5}
1a003f2a:	4770      	bx	lr
1a003f2c:	4770      	bx	lr
1a003f2e:	bf00      	nop
1a003f30:	1a006f50 	.word	0x1a006f50
1a003f34:	400f4000 	.word	0x400f4000

1a003f38 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a003f38:	2300      	movs	r3, #0
1a003f3a:	2b08      	cmp	r3, #8
1a003f3c:	d816      	bhi.n	1a003f6c <Board_GPIO_Init+0x34>
{
1a003f3e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a003f40:	490b      	ldr	r1, [pc, #44]	; (1a003f70 <Board_GPIO_Init+0x38>)
1a003f42:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a003f46:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a003f4a:	784d      	ldrb	r5, [r1, #1]
1a003f4c:	4c09      	ldr	r4, [pc, #36]	; (1a003f74 <Board_GPIO_Init+0x3c>)
1a003f4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a003f52:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a003f56:	2001      	movs	r0, #1
1a003f58:	40a8      	lsls	r0, r5
1a003f5a:	ea21 0100 	bic.w	r1, r1, r0
1a003f5e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a003f62:	3301      	adds	r3, #1
1a003f64:	2b08      	cmp	r3, #8
1a003f66:	d9eb      	bls.n	1a003f40 <Board_GPIO_Init+0x8>
   }
}
1a003f68:	bc30      	pop	{r4, r5}
1a003f6a:	4770      	bx	lr
1a003f6c:	4770      	bx	lr
1a003f6e:	bf00      	nop
1a003f70:	1a006f64 	.word	0x1a006f64
1a003f74:	400f4000 	.word	0x400f4000

1a003f78 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a003f78:	b510      	push	{r4, lr}
1a003f7a:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a003f7c:	4c08      	ldr	r4, [pc, #32]	; (1a003fa0 <Board_ADC_Init+0x28>)
1a003f7e:	4669      	mov	r1, sp
1a003f80:	4620      	mov	r0, r4
1a003f82:	f000 fa1d 	bl	1a0043c0 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a003f86:	4a07      	ldr	r2, [pc, #28]	; (1a003fa4 <Board_ADC_Init+0x2c>)
1a003f88:	4669      	mov	r1, sp
1a003f8a:	4620      	mov	r0, r4
1a003f8c:	f000 fa38 	bl	1a004400 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a003f90:	2200      	movs	r2, #0
1a003f92:	4669      	mov	r1, sp
1a003f94:	4620      	mov	r0, r4
1a003f96:	f000 fa4c 	bl	1a004432 <Chip_ADC_SetResolution>
}
1a003f9a:	b002      	add	sp, #8
1a003f9c:	bd10      	pop	{r4, pc}
1a003f9e:	bf00      	nop
1a003fa0:	400e3000 	.word	0x400e3000
1a003fa4:	00061a80 	.word	0x00061a80

1a003fa8 <Board_SPI_Init>:
{
1a003fa8:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a003faa:	4c0b      	ldr	r4, [pc, #44]	; (1a003fd8 <Board_SPI_Init+0x30>)
1a003fac:	4620      	mov	r0, r4
1a003fae:	f000 fe25 	bl	1a004bfc <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a003fb2:	6863      	ldr	r3, [r4, #4]
1a003fb4:	f023 0304 	bic.w	r3, r3, #4
1a003fb8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a003fba:	6823      	ldr	r3, [r4, #0]
1a003fbc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a003fc0:	f043 0307 	orr.w	r3, r3, #7
1a003fc4:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a003fc6:	4905      	ldr	r1, [pc, #20]	; (1a003fdc <Board_SPI_Init+0x34>)
1a003fc8:	4620      	mov	r0, r4
1a003fca:	f000 fdf8 	bl	1a004bbe <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a003fce:	6863      	ldr	r3, [r4, #4]
1a003fd0:	f043 0302 	orr.w	r3, r3, #2
1a003fd4:	6063      	str	r3, [r4, #4]
}
1a003fd6:	bd10      	pop	{r4, pc}
1a003fd8:	400c5000 	.word	0x400c5000
1a003fdc:	000186a0 	.word	0x000186a0

1a003fe0 <Board_I2C_Init>:
{
1a003fe0:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a003fe2:	2000      	movs	r0, #0
1a003fe4:	f000 f8c6 	bl	1a004174 <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a003fe8:	4b04      	ldr	r3, [pc, #16]	; (1a003ffc <Board_I2C_Init+0x1c>)
1a003fea:	f640 0208 	movw	r2, #2056	; 0x808
1a003fee:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a003ff2:	4903      	ldr	r1, [pc, #12]	; (1a004000 <Board_I2C_Init+0x20>)
1a003ff4:	2000      	movs	r0, #0
1a003ff6:	f000 f8cf 	bl	1a004198 <Chip_I2C_SetClockRate>
}
1a003ffa:	bd08      	pop	{r3, pc}
1a003ffc:	40086000 	.word	0x40086000
1a004000:	000f4240 	.word	0x000f4240

1a004004 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a004004:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a004006:	4c07      	ldr	r4, [pc, #28]	; (1a004024 <Board_Debug_Init+0x20>)
1a004008:	4620      	mov	r0, r4
1a00400a:	f000 f8f7 	bl	1a0041fc <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00400e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a004012:	4620      	mov	r0, r4
1a004014:	f000 f93c 	bl	1a004290 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a004018:	2303      	movs	r3, #3
1a00401a:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a00401c:	2301      	movs	r3, #1
1a00401e:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a004020:	bd10      	pop	{r4, pc}
1a004022:	bf00      	nop
1a004024:	400c1000 	.word	0x400c1000

1a004028 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a004028:	4b03      	ldr	r3, [pc, #12]	; (1a004038 <Board_UARTPutChar+0x10>)
1a00402a:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a00402c:	f013 0f20 	tst.w	r3, #32
1a004030:	d0fa      	beq.n	1a004028 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a004032:	4b01      	ldr	r3, [pc, #4]	; (1a004038 <Board_UARTPutChar+0x10>)
1a004034:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a004036:	4770      	bx	lr
1a004038:	400c1000 	.word	0x400c1000

1a00403c <Board_UARTGetChar>:
	return pUART->LSR;
1a00403c:	4b05      	ldr	r3, [pc, #20]	; (1a004054 <Board_UARTGetChar+0x18>)
1a00403e:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a004040:	f013 0f01 	tst.w	r3, #1
1a004044:	d003      	beq.n	1a00404e <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a004046:	4b03      	ldr	r3, [pc, #12]	; (1a004054 <Board_UARTGetChar+0x18>)
1a004048:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a00404a:	b2c0      	uxtb	r0, r0
1a00404c:	4770      	bx	lr
   }
   return EOF;
1a00404e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a004052:	4770      	bx	lr
1a004054:	400c1000 	.word	0x400c1000

1a004058 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a004058:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00405a:	f7ff ffd3 	bl	1a004004 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00405e:	4809      	ldr	r0, [pc, #36]	; (1a004084 <Board_Init+0x2c>)
1a004060:	f000 fd8c 	bl	1a004b7c <Chip_GPIO_Init>

   Board_GPIO_Init();
1a004064:	f7ff ff68 	bl	1a003f38 <Board_GPIO_Init>
   Board_ADC_Init();
1a004068:	f7ff ff86 	bl	1a003f78 <Board_ADC_Init>
   Board_SPI_Init();
1a00406c:	f7ff ff9c 	bl	1a003fa8 <Board_SPI_Init>
   Board_I2C_Init();
1a004070:	f7ff ffb6 	bl	1a003fe0 <Board_I2C_Init>

   Board_LED_Init();
1a004074:	f7ff ff1e 	bl	1a003eb4 <Board_LED_Init>
   Board_TEC_Init();
1a004078:	f7ff ff3e 	bl	1a003ef8 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a00407c:	f000 fca8 	bl	1a0049d0 <SystemCoreClockUpdate>
}
1a004080:	bd08      	pop	{r3, pc}
1a004082:	bf00      	nop
1a004084:	400f4000 	.word	0x400f4000

1a004088 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a004088:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a00408a:	b2c0      	uxtb	r0, r0
1a00408c:	f7ff ffcc 	bl	1a004028 <Board_UARTPutChar>
}
1a004090:	bd08      	pop	{r3, pc}

1a004092 <__stdio_getchar>:

int __stdio_getchar()
{
1a004092:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a004094:	f7ff ffd2 	bl	1a00403c <Board_UARTGetChar>
}
1a004098:	bd08      	pop	{r3, pc}

1a00409a <__stdio_init>:

void __stdio_init()
{
1a00409a:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a00409c:	f7ff ffb2 	bl	1a004004 <Board_Debug_Init>
1a0040a0:	bd08      	pop	{r3, pc}
1a0040a2:	Address 0x000000001a0040a2 is out of bounds.


1a0040a4 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0040a4:	2300      	movs	r3, #0
1a0040a6:	2b1c      	cmp	r3, #28
1a0040a8:	d812      	bhi.n	1a0040d0 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0040aa:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0040ac:	4a09      	ldr	r2, [pc, #36]	; (1a0040d4 <Board_SetupMuxing+0x30>)
1a0040ae:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0040b2:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0040b6:	784a      	ldrb	r2, [r1, #1]
1a0040b8:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0040ba:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0040be:	4906      	ldr	r1, [pc, #24]	; (1a0040d8 <Board_SetupMuxing+0x34>)
1a0040c0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0040c4:	3301      	adds	r3, #1
1a0040c6:	2b1c      	cmp	r3, #28
1a0040c8:	d9f0      	bls.n	1a0040ac <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0040ca:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0040ce:	4770      	bx	lr
1a0040d0:	4770      	bx	lr
1a0040d2:	bf00      	nop
1a0040d4:	1a006f80 	.word	0x1a006f80
1a0040d8:	40086000 	.word	0x40086000

1a0040dc <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0040dc:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0040de:	4a17      	ldr	r2, [pc, #92]	; (1a00413c <Board_SetupClocking+0x60>)
1a0040e0:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0040e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0040e8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0040ec:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a0040f0:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a0040f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0040f8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0040fc:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a004100:	2201      	movs	r2, #1
1a004102:	490f      	ldr	r1, [pc, #60]	; (1a004140 <Board_SetupClocking+0x64>)
1a004104:	2006      	movs	r0, #6
1a004106:	f000 fc6d 	bl	1a0049e4 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00410a:	2400      	movs	r4, #0
1a00410c:	b14c      	cbz	r4, 1a004122 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a00410e:	4b0b      	ldr	r3, [pc, #44]	; (1a00413c <Board_SetupClocking+0x60>)
1a004110:	685a      	ldr	r2, [r3, #4]
1a004112:	f022 020c 	bic.w	r2, r2, #12
1a004116:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a004118:	685a      	ldr	r2, [r3, #4]
1a00411a:	f042 0203 	orr.w	r2, r2, #3
1a00411e:	605a      	str	r2, [r3, #4]
}
1a004120:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a004122:	4808      	ldr	r0, [pc, #32]	; (1a004144 <Board_SetupClocking+0x68>)
1a004124:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a004128:	2301      	movs	r3, #1
1a00412a:	788a      	ldrb	r2, [r1, #2]
1a00412c:	7849      	ldrb	r1, [r1, #1]
1a00412e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a004132:	f000 fba9 	bl	1a004888 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a004136:	3401      	adds	r4, #1
1a004138:	e7e8      	b.n	1a00410c <Board_SetupClocking+0x30>
1a00413a:	bf00      	nop
1a00413c:	40043000 	.word	0x40043000
1a004140:	0c28cb00 	.word	0x0c28cb00
1a004144:	1a006f7c 	.word	0x1a006f7c

1a004148 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a004148:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a00414a:	f7ff ffab 	bl	1a0040a4 <Board_SetupMuxing>
    Board_SetupClocking();
1a00414e:	f7ff ffc5 	bl	1a0040dc <Board_SetupClocking>
}
1a004152:	bd08      	pop	{r3, pc}

1a004154 <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a004154:	2901      	cmp	r1, #1
1a004156:	d000      	beq.n	1a00415a <Chip_I2C_EventHandler+0x6>
	}

	stat = &iic->mXfer->status;
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
}
1a004158:	4770      	bx	lr
	stat = &iic->mXfer->status;
1a00415a:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a00415e:	0082      	lsls	r2, r0, #2
1a004160:	4b03      	ldr	r3, [pc, #12]	; (1a004170 <Chip_I2C_EventHandler+0x1c>)
1a004162:	4413      	add	r3, r2
1a004164:	691a      	ldr	r2, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {}
1a004166:	7d13      	ldrb	r3, [r2, #20]
1a004168:	b2db      	uxtb	r3, r3
1a00416a:	2b04      	cmp	r3, #4
1a00416c:	d0fb      	beq.n	1a004166 <Chip_I2C_EventHandler+0x12>
1a00416e:	e7f3      	b.n	1a004158 <Chip_I2C_EventHandler+0x4>
1a004170:	10001828 	.word	0x10001828

1a004174 <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a004174:	b570      	push	{r4, r5, r6, lr}
1a004176:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a004178:	4e06      	ldr	r6, [pc, #24]	; (1a004194 <Chip_I2C_Init+0x20>)
1a00417a:	00c4      	lsls	r4, r0, #3
1a00417c:	1a22      	subs	r2, r4, r0
1a00417e:	0093      	lsls	r3, r2, #2
1a004180:	4433      	add	r3, r6
1a004182:	8898      	ldrh	r0, [r3, #4]
1a004184:	f000 fbe4 	bl	1a004950 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a004188:	1b64      	subs	r4, r4, r5
1a00418a:	00a3      	lsls	r3, r4, #2
1a00418c:	58f3      	ldr	r3, [r6, r3]
1a00418e:	226c      	movs	r2, #108	; 0x6c
1a004190:	619a      	str	r2, [r3, #24]
}
1a004192:	bd70      	pop	{r4, r5, r6, pc}
1a004194:	10001828 	.word	0x10001828

1a004198 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a004198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00419c:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a00419e:	4e0b      	ldr	r6, [pc, #44]	; (1a0041cc <Chip_I2C_SetClockRate+0x34>)
1a0041a0:	00c5      	lsls	r5, r0, #3
1a0041a2:	1a2b      	subs	r3, r5, r0
1a0041a4:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a0041a8:	eb06 0308 	add.w	r3, r6, r8
1a0041ac:	8898      	ldrh	r0, [r3, #4]
1a0041ae:	f000 fbe9 	bl	1a004984 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a0041b2:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a0041b6:	f856 3008 	ldr.w	r3, [r6, r8]
1a0041ba:	0842      	lsrs	r2, r0, #1
1a0041bc:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a0041be:	f856 3008 	ldr.w	r3, [r6, r8]
1a0041c2:	691a      	ldr	r2, [r3, #16]
1a0041c4:	1a80      	subs	r0, r0, r2
1a0041c6:	6158      	str	r0, [r3, #20]
}
1a0041c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0041cc:	10001828 	.word	0x10001828

1a0041d0 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a0041d0:	4b09      	ldr	r3, [pc, #36]	; (1a0041f8 <Chip_UART_GetIndex+0x28>)
1a0041d2:	4298      	cmp	r0, r3
1a0041d4:	d009      	beq.n	1a0041ea <Chip_UART_GetIndex+0x1a>
1a0041d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0041da:	4298      	cmp	r0, r3
1a0041dc:	d007      	beq.n	1a0041ee <Chip_UART_GetIndex+0x1e>
1a0041de:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0041e2:	4298      	cmp	r0, r3
1a0041e4:	d005      	beq.n	1a0041f2 <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a0041e6:	2000      	movs	r0, #0
1a0041e8:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a0041ea:	2002      	movs	r0, #2
1a0041ec:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a0041ee:	2003      	movs	r0, #3
1a0041f0:	4770      	bx	lr
			return 1;
1a0041f2:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a0041f4:	4770      	bx	lr
1a0041f6:	bf00      	nop
1a0041f8:	400c1000 	.word	0x400c1000

1a0041fc <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0041fc:	b530      	push	{r4, r5, lr}
1a0041fe:	b083      	sub	sp, #12
1a004200:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a004202:	f7ff ffe5 	bl	1a0041d0 <Chip_UART_GetIndex>
1a004206:	2301      	movs	r3, #1
1a004208:	461a      	mov	r2, r3
1a00420a:	4619      	mov	r1, r3
1a00420c:	4d0e      	ldr	r5, [pc, #56]	; (1a004248 <Chip_UART_Init+0x4c>)
1a00420e:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a004212:	f000 fb7f 	bl	1a004914 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a004216:	2307      	movs	r3, #7
1a004218:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a00421a:	2300      	movs	r3, #0
1a00421c:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a00421e:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a004220:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a004222:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a004224:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a004226:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a004228:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a00422a:	4b08      	ldr	r3, [pc, #32]	; (1a00424c <Chip_UART_Init+0x50>)
1a00422c:	429c      	cmp	r4, r3
1a00422e:	d006      	beq.n	1a00423e <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a004230:	2303      	movs	r3, #3
1a004232:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a004234:	2310      	movs	r3, #16
1a004236:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a004238:	9b01      	ldr	r3, [sp, #4]
}
1a00423a:	b003      	add	sp, #12
1a00423c:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a00423e:	2300      	movs	r3, #0
1a004240:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a004242:	69a3      	ldr	r3, [r4, #24]
1a004244:	9301      	str	r3, [sp, #4]
1a004246:	e7f3      	b.n	1a004230 <Chip_UART_Init+0x34>
1a004248:	1a006ffc 	.word	0x1a006ffc
1a00424c:	40082000 	.word	0x40082000

1a004250 <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a004250:	b538      	push	{r3, r4, r5, lr}
1a004252:	4605      	mov	r5, r0
1a004254:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a004256:	f7ff ffbb 	bl	1a0041d0 <Chip_UART_GetIndex>
1a00425a:	4b0c      	ldr	r3, [pc, #48]	; (1a00428c <Chip_UART_SetBaud+0x3c>)
1a00425c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a004260:	f000 fb90 	bl	1a004984 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a004264:	0123      	lsls	r3, r4, #4
1a004266:	fbb0 f3f3 	udiv	r3, r0, r3
1a00426a:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a00426c:	68ea      	ldr	r2, [r5, #12]
1a00426e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a004272:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a004274:	6029      	str	r1, [r5, #0]
1a004276:	f3c3 2207 	ubfx	r2, r3, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a00427a:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00427c:	68ea      	ldr	r2, [r5, #12]
1a00427e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a004282:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a004284:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a004288:	0900      	lsrs	r0, r0, #4
1a00428a:	bd38      	pop	{r3, r4, r5, pc}
1a00428c:	1a006ff4 	.word	0x1a006ff4

1a004290 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a004290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a004294:	b083      	sub	sp, #12
1a004296:	4683      	mov	fp, r0
1a004298:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00429a:	f7ff ff99 	bl	1a0041d0 <Chip_UART_GetIndex>
1a00429e:	4b35      	ldr	r3, [pc, #212]	; (1a004374 <Chip_UART_SetBaudFDR+0xe4>)
1a0042a0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0042a4:	f000 fb6e 	bl	1a004984 <Chip_Clock_GetRate>
1a0042a8:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a0042aa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0042ae:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a0042b0:	2300      	movs	r3, #0
1a0042b2:	9301      	str	r3, [sp, #4]
1a0042b4:	46a2      	mov	sl, r4
1a0042b6:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0042b8:	e02a      	b.n	1a004310 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a0042ba:	4242      	negs	r2, r0
				div ++;
1a0042bc:	1c4b      	adds	r3, r1, #1
1a0042be:	e017      	b.n	1a0042f0 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a0042c0:	b30a      	cbz	r2, 1a004306 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a0042c2:	4617      	mov	r7, r2
			sd = d;
1a0042c4:	9501      	str	r5, [sp, #4]
			sm = m;
1a0042c6:	46a2      	mov	sl, r4
			sdiv = div;
1a0042c8:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a0042ca:	3501      	adds	r5, #1
1a0042cc:	42ac      	cmp	r4, r5
1a0042ce:	d91e      	bls.n	1a00430e <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0042d0:	0933      	lsrs	r3, r6, #4
1a0042d2:	0730      	lsls	r0, r6, #28
1a0042d4:	fba4 0100 	umull	r0, r1, r4, r0
1a0042d8:	fb04 1103 	mla	r1, r4, r3, r1
1a0042dc:	1962      	adds	r2, r4, r5
1a0042de:	fb08 f202 	mul.w	r2, r8, r2
1a0042e2:	2300      	movs	r3, #0
1a0042e4:	f001 fab0 	bl	1a005848 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0042e8:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a0042ea:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a0042ec:	2800      	cmp	r0, #0
1a0042ee:	dbe4      	blt.n	1a0042ba <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0042f0:	4297      	cmp	r7, r2
1a0042f2:	d3ea      	bcc.n	1a0042ca <Chip_UART_SetBaudFDR+0x3a>
1a0042f4:	2b00      	cmp	r3, #0
1a0042f6:	d0e8      	beq.n	1a0042ca <Chip_UART_SetBaudFDR+0x3a>
1a0042f8:	0c19      	lsrs	r1, r3, #16
1a0042fa:	d1e6      	bne.n	1a0042ca <Chip_UART_SetBaudFDR+0x3a>
1a0042fc:	2b02      	cmp	r3, #2
1a0042fe:	d8df      	bhi.n	1a0042c0 <Chip_UART_SetBaudFDR+0x30>
1a004300:	2d00      	cmp	r5, #0
1a004302:	d0dd      	beq.n	1a0042c0 <Chip_UART_SetBaudFDR+0x30>
1a004304:	e7e1      	b.n	1a0042ca <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a004306:	4617      	mov	r7, r2
			sd = d;
1a004308:	9501      	str	r5, [sp, #4]
			sm = m;
1a00430a:	46a2      	mov	sl, r4
			sdiv = div;
1a00430c:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a00430e:	3401      	adds	r4, #1
1a004310:	b11f      	cbz	r7, 1a00431a <Chip_UART_SetBaudFDR+0x8a>
1a004312:	2c0f      	cmp	r4, #15
1a004314:	d801      	bhi.n	1a00431a <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a004316:	2500      	movs	r5, #0
1a004318:	e7d8      	b.n	1a0042cc <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a00431a:	f1b9 0f00 	cmp.w	r9, #0
1a00431e:	d024      	beq.n	1a00436a <Chip_UART_SetBaudFDR+0xda>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a004320:	f8db 300c 	ldr.w	r3, [fp, #12]
1a004324:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a004328:	f8cb 300c 	str.w	r3, [fp, #12]
1a00432c:	fa5f f389 	uxtb.w	r3, r9
	pUART->DLL = (uint32_t) dll;
1a004330:	f8cb 3000 	str.w	r3, [fp]
1a004334:	f3c9 2307 	ubfx	r3, r9, #8, #8
	pUART->DLM = (uint32_t) dlm;
1a004338:	f8cb 3004 	str.w	r3, [fp, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00433c:	f8db 300c 	ldr.w	r3, [fp, #12]
1a004340:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a004344:	f8cb 300c 	str.w	r3, [fp, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a004348:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a00434c:	b2db      	uxtb	r3, r3
1a00434e:	9901      	ldr	r1, [sp, #4]
1a004350:	f001 020f 	and.w	r2, r1, #15
1a004354:	4313      	orrs	r3, r2
1a004356:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a00435a:	0933      	lsrs	r3, r6, #4
1a00435c:	fb0a f303 	mul.w	r3, sl, r3
1a004360:	448a      	add	sl, r1
1a004362:	fb09 f90a 	mul.w	r9, r9, sl
1a004366:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a00436a:	4648      	mov	r0, r9
1a00436c:	b003      	add	sp, #12
1a00436e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004372:	bf00      	nop
1a004374:	1a006ff4 	.word	0x1a006ff4

1a004378 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a004378:	4b03      	ldr	r3, [pc, #12]	; (1a004388 <Chip_ADC_GetClockIndex+0x10>)
1a00437a:	4298      	cmp	r0, r3
1a00437c:	d001      	beq.n	1a004382 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a00437e:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a004380:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a004382:	2004      	movs	r0, #4
1a004384:	4770      	bx	lr
1a004386:	bf00      	nop
1a004388:	400e4000 	.word	0x400e4000

1a00438c <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a00438c:	b570      	push	{r4, r5, r6, lr}
1a00438e:	460d      	mov	r5, r1
1a004390:	4614      	mov	r4, r2
1a004392:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a004394:	f7ff fff0 	bl	1a004378 <Chip_ADC_GetClockIndex>
1a004398:	f000 faf4 	bl	1a004984 <Chip_Clock_GetRate>
	if (burstMode) {
1a00439c:	b965      	cbnz	r5, 1a0043b8 <getClkDiv+0x2c>
		fullAdcRate = adcRate * clks;
	}
	else {
		fullAdcRate = adcRate * getFullConvClk();
1a00439e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a0043a2:	eb04 0443 	add.w	r4, r4, r3, lsl #1
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a0043a6:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0043aa:	0064      	lsls	r4, r4, #1
1a0043ac:	fbb0 f0f4 	udiv	r0, r0, r4
1a0043b0:	b2c0      	uxtb	r0, r0
1a0043b2:	3801      	subs	r0, #1
	return div;
}
1a0043b4:	b2c0      	uxtb	r0, r0
1a0043b6:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * clks;
1a0043b8:	fb04 f406 	mul.w	r4, r4, r6
1a0043bc:	e7f3      	b.n	1a0043a6 <getClkDiv+0x1a>
1a0043be:	Address 0x000000001a0043be is out of bounds.


1a0043c0 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0043c0:	b538      	push	{r3, r4, r5, lr}
1a0043c2:	4605      	mov	r5, r0
1a0043c4:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0043c6:	f7ff ffd7 	bl	1a004378 <Chip_ADC_GetClockIndex>
1a0043ca:	2301      	movs	r3, #1
1a0043cc:	461a      	mov	r2, r3
1a0043ce:	4619      	mov	r1, r3
1a0043d0:	f000 faa0 	bl	1a004914 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a0043d4:	2100      	movs	r1, #0
1a0043d6:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a0043d8:	4a08      	ldr	r2, [pc, #32]	; (1a0043fc <Chip_ADC_Init+0x3c>)
1a0043da:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a0043dc:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a0043de:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a0043e0:	230b      	movs	r3, #11
1a0043e2:	4628      	mov	r0, r5
1a0043e4:	f7ff ffd2 	bl	1a00438c <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a0043e8:	0200      	lsls	r0, r0, #8
1a0043ea:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a0043ee:	7920      	ldrb	r0, [r4, #4]
1a0043f0:	0440      	lsls	r0, r0, #17
1a0043f2:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a0043f6:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a0043f8:	6028      	str	r0, [r5, #0]
}
1a0043fa:	bd38      	pop	{r3, r4, r5, pc}
1a0043fc:	00061a80 	.word	0x00061a80

1a004400 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a004400:	b570      	push	{r4, r5, r6, lr}
1a004402:	4605      	mov	r5, r0
1a004404:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a004406:	6804      	ldr	r4, [r0, #0]
1a004408:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a00440c:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a004410:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a004412:	790b      	ldrb	r3, [r1, #4]
1a004414:	f1c3 030b 	rsb	r3, r3, #11
1a004418:	b2db      	uxtb	r3, r3
1a00441a:	7949      	ldrb	r1, [r1, #5]
1a00441c:	f7ff ffb6 	bl	1a00438c <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a004420:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a004424:	7930      	ldrb	r0, [r6, #4]
1a004426:	0440      	lsls	r0, r0, #17
1a004428:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a00442c:	4320      	orrs	r0, r4
	pADC->CR = cr;
1a00442e:	6028      	str	r0, [r5, #0]
}
1a004430:	bd70      	pop	{r4, r5, r6, pc}

1a004432 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a004432:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a004434:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a004436:	680a      	ldr	r2, [r1, #0]
1a004438:	f7ff ffe2 	bl	1a004400 <Chip_ADC_SetSampleRate>
}
1a00443c:	bd08      	pop	{r3, pc}
1a00443e:	Address 0x000000001a00443e is out of bounds.


1a004440 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a004440:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a004442:	680b      	ldr	r3, [r1, #0]
1a004444:	f013 0f80 	tst.w	r3, #128	; 0x80
1a004448:	d002      	beq.n	1a004450 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a00444a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00444e:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a004450:	4607      	mov	r7, r0
1a004452:	2501      	movs	r5, #1
1a004454:	e03b      	b.n	1a0044ce <pll_calc_divs+0x8e>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a004456:	694b      	ldr	r3, [r1, #20]
1a004458:	fb03 f302 	mul.w	r3, r3, r2
1a00445c:	fbb3 f3f5 	udiv	r3, r3, r5
1a004460:	e014      	b.n	1a00448c <pll_calc_divs+0x4c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a004462:	461c      	mov	r4, r3
1a004464:	e020      	b.n	1a0044a8 <pll_calc_divs+0x68>
		return -val;
1a004466:	f1cc 0c00 	rsb	ip, ip, #0
1a00446a:	e020      	b.n	1a0044ae <pll_calc_divs+0x6e>
			for (m = 1; m <= 256; m++) {
1a00446c:	3201      	adds	r2, #1
1a00446e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a004472:	dc26      	bgt.n	1a0044c2 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 6)) {
1a004474:	680c      	ldr	r4, [r1, #0]
1a004476:	f014 0f40 	tst.w	r4, #64	; 0x40
1a00447a:	d0ec      	beq.n	1a004456 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a00447c:	1c73      	adds	r3, r6, #1
1a00447e:	fa02 fc03 	lsl.w	ip, r2, r3
1a004482:	694b      	ldr	r3, [r1, #20]
1a004484:	fb03 f30c 	mul.w	r3, r3, ip
1a004488:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a00448c:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a0044dc <pll_calc_divs+0x9c>
1a004490:	4563      	cmp	r3, ip
1a004492:	d9eb      	bls.n	1a00446c <pll_calc_divs+0x2c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a004494:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a0044e0 <pll_calc_divs+0xa0>
1a004498:	4563      	cmp	r3, ip
1a00449a:	d812      	bhi.n	1a0044c2 <pll_calc_divs+0x82>
				if (ppll->ctrl & (1 << 7)) {
1a00449c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0044a0:	d1df      	bne.n	1a004462 <pll_calc_divs+0x22>
				} else {
					fout = fcco >> (p + 1);
1a0044a2:	1c74      	adds	r4, r6, #1
1a0044a4:	fa23 f404 	lsr.w	r4, r3, r4
	if (val < 0)
1a0044a8:	ebb0 0c04 	subs.w	ip, r0, r4
1a0044ac:	d4db      	bmi.n	1a004466 <pll_calc_divs+0x26>
				}

				if (ABS(freq - fout) < prev) {
1a0044ae:	4567      	cmp	r7, ip
1a0044b0:	d9dc      	bls.n	1a00446c <pll_calc_divs+0x2c>
					ppll->nsel = n;
1a0044b2:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a0044b4:	1c77      	adds	r7, r6, #1
1a0044b6:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a0044b8:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a0044ba:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a0044bc:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a0044be:	4667      	mov	r7, ip
1a0044c0:	e7d4      	b.n	1a00446c <pll_calc_divs+0x2c>
		for (p = 0; p < 4; p ++) {
1a0044c2:	3601      	adds	r6, #1
1a0044c4:	2e03      	cmp	r6, #3
1a0044c6:	dc01      	bgt.n	1a0044cc <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
1a0044c8:	2201      	movs	r2, #1
1a0044ca:	e7d0      	b.n	1a00446e <pll_calc_divs+0x2e>
	for (n = 1; n <= 4; n++) {
1a0044cc:	3501      	adds	r5, #1
1a0044ce:	2d04      	cmp	r5, #4
1a0044d0:	dc01      	bgt.n	1a0044d6 <pll_calc_divs+0x96>
		for (p = 0; p < 4; p ++) {
1a0044d2:	2600      	movs	r6, #0
1a0044d4:	e7f6      	b.n	1a0044c4 <pll_calc_divs+0x84>
				}
			}
		}
	}
}
1a0044d6:	bcf0      	pop	{r4, r5, r6, r7}
1a0044d8:	4770      	bx	lr
1a0044da:	bf00      	nop
1a0044dc:	094c5eff 	.word	0x094c5eff
1a0044e0:	1312d000 	.word	0x1312d000

1a0044e4 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a0044e4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0044e6:	b099      	sub	sp, #100	; 0x64
1a0044e8:	4605      	mov	r5, r0
1a0044ea:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a0044ec:	225c      	movs	r2, #92	; 0x5c
1a0044ee:	2100      	movs	r1, #0
1a0044f0:	a801      	add	r0, sp, #4
1a0044f2:	f001 fcd2 	bl	1a005e9a <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a0044f6:	2380      	movs	r3, #128	; 0x80
1a0044f8:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a0044fa:	6963      	ldr	r3, [r4, #20]
1a0044fc:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a0044fe:	7923      	ldrb	r3, [r4, #4]
1a004500:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a004504:	4669      	mov	r1, sp
1a004506:	4628      	mov	r0, r5
1a004508:	f7ff ff9a 	bl	1a004440 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a00450c:	9b06      	ldr	r3, [sp, #24]
1a00450e:	42ab      	cmp	r3, r5
1a004510:	d027      	beq.n	1a004562 <pll_get_frac+0x7e>
	if (val < 0)
1a004512:	1aeb      	subs	r3, r5, r3
1a004514:	d42e      	bmi.n	1a004574 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a004516:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a004518:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a00451a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00451e:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a004520:	6963      	ldr	r3, [r4, #20]
1a004522:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a004524:	7923      	ldrb	r3, [r4, #4]
1a004526:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a00452a:	a910      	add	r1, sp, #64	; 0x40
1a00452c:	4628      	mov	r0, r5
1a00452e:	f7ff ff87 	bl	1a004440 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a004532:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a004534:	42ab      	cmp	r3, r5
1a004536:	d01f      	beq.n	1a004578 <pll_get_frac+0x94>
	if (val < 0)
1a004538:	1aeb      	subs	r3, r5, r3
1a00453a:	d425      	bmi.n	1a004588 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a00453c:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a00453e:	4b2b      	ldr	r3, [pc, #172]	; (1a0045ec <pll_get_frac+0x108>)
1a004540:	429d      	cmp	r5, r3
1a004542:	d923      	bls.n	1a00458c <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a004544:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a004546:	1aed      	subs	r5, r5, r3
1a004548:	d433      	bmi.n	1a0045b2 <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a00454a:	42ae      	cmp	r6, r5
1a00454c:	dc3b      	bgt.n	1a0045c6 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a00454e:	42be      	cmp	r6, r7
1a004550:	dc31      	bgt.n	1a0045b6 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a004552:	466d      	mov	r5, sp
1a004554:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a004556:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a004558:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00455c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a004560:	e006      	b.n	1a004570 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a004562:	466d      	mov	r5, sp
1a004564:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a004566:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a004568:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00456c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a004570:	b019      	add	sp, #100	; 0x64
1a004572:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a004574:	425b      	negs	r3, r3
1a004576:	e7ce      	b.n	1a004516 <pll_get_frac+0x32>
		*ppll = pll[2];
1a004578:	ad10      	add	r5, sp, #64	; 0x40
1a00457a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00457c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00457e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a004582:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a004586:	e7f3      	b.n	1a004570 <pll_get_frac+0x8c>
		return -val;
1a004588:	425b      	negs	r3, r3
1a00458a:	e7d7      	b.n	1a00453c <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a00458c:	2340      	movs	r3, #64	; 0x40
1a00458e:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a004590:	6963      	ldr	r3, [r4, #20]
1a004592:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a004594:	a908      	add	r1, sp, #32
1a004596:	4628      	mov	r0, r5
1a004598:	f7ff ff52 	bl	1a004440 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a00459c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a00459e:	42ab      	cmp	r3, r5
1a0045a0:	d1d0      	bne.n	1a004544 <pll_get_frac+0x60>
			*ppll = pll[1];
1a0045a2:	ad08      	add	r5, sp, #32
1a0045a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0045a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0045a8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0045ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a0045b0:	e7de      	b.n	1a004570 <pll_get_frac+0x8c>
		return -val;
1a0045b2:	426d      	negs	r5, r5
1a0045b4:	e7c9      	b.n	1a00454a <pll_get_frac+0x66>
			*ppll = pll[2];
1a0045b6:	ad10      	add	r5, sp, #64	; 0x40
1a0045b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0045ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0045bc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0045c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0045c4:	e7d4      	b.n	1a004570 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a0045c6:	42af      	cmp	r7, r5
1a0045c8:	db07      	blt.n	1a0045da <pll_get_frac+0xf6>
			*ppll = pll[1];
1a0045ca:	ad08      	add	r5, sp, #32
1a0045cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0045ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0045d0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0045d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0045d8:	e7ca      	b.n	1a004570 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a0045da:	ad10      	add	r5, sp, #64	; 0x40
1a0045dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0045de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0045e0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0045e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0045e8:	e7c2      	b.n	1a004570 <pll_get_frac+0x8c>
1a0045ea:	bf00      	nop
1a0045ec:	068e7780 	.word	0x068e7780

1a0045f0 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a0045f0:	b430      	push	{r4, r5}
1a0045f2:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a0045f4:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a0045f6:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0045f8:	e000      	b.n	1a0045fc <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a0045fa:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a0045fc:	281c      	cmp	r0, #28
1a0045fe:	d118      	bne.n	1a004632 <Chip_Clock_FindBaseClock+0x42>
1a004600:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a004604:	0051      	lsls	r1, r2, #1
1a004606:	4a0c      	ldr	r2, [pc, #48]	; (1a004638 <Chip_Clock_FindBaseClock+0x48>)
1a004608:	440a      	add	r2, r1
1a00460a:	7914      	ldrb	r4, [r2, #4]
1a00460c:	4284      	cmp	r4, r0
1a00460e:	d010      	beq.n	1a004632 <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a004610:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a004614:	004a      	lsls	r2, r1, #1
1a004616:	4908      	ldr	r1, [pc, #32]	; (1a004638 <Chip_Clock_FindBaseClock+0x48>)
1a004618:	5a8a      	ldrh	r2, [r1, r2]
1a00461a:	42aa      	cmp	r2, r5
1a00461c:	d8ed      	bhi.n	1a0045fa <Chip_Clock_FindBaseClock+0xa>
1a00461e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a004622:	0051      	lsls	r1, r2, #1
1a004624:	4a04      	ldr	r2, [pc, #16]	; (1a004638 <Chip_Clock_FindBaseClock+0x48>)
1a004626:	440a      	add	r2, r1
1a004628:	8852      	ldrh	r2, [r2, #2]
1a00462a:	42aa      	cmp	r2, r5
1a00462c:	d3e5      	bcc.n	1a0045fa <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a00462e:	4620      	mov	r0, r4
1a004630:	e7e4      	b.n	1a0045fc <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a004632:	bc30      	pop	{r4, r5}
1a004634:	4770      	bx	lr
1a004636:	bf00      	nop
1a004638:	1a007010 	.word	0x1a007010

1a00463c <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a00463c:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a00463e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a004642:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a004644:	4a0d      	ldr	r2, [pc, #52]	; (1a00467c <Chip_Clock_EnableCrystal+0x40>)
1a004646:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a004648:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a00464c:	6992      	ldr	r2, [r2, #24]
1a00464e:	428a      	cmp	r2, r1
1a004650:	d001      	beq.n	1a004656 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a004652:	4a0a      	ldr	r2, [pc, #40]	; (1a00467c <Chip_Clock_EnableCrystal+0x40>)
1a004654:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a004656:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a00465a:	4a09      	ldr	r2, [pc, #36]	; (1a004680 <Chip_Clock_EnableCrystal+0x44>)
1a00465c:	6811      	ldr	r1, [r2, #0]
1a00465e:	4a09      	ldr	r2, [pc, #36]	; (1a004684 <Chip_Clock_EnableCrystal+0x48>)
1a004660:	4291      	cmp	r1, r2
1a004662:	d901      	bls.n	1a004668 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a004664:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a004668:	4a04      	ldr	r2, [pc, #16]	; (1a00467c <Chip_Clock_EnableCrystal+0x40>)
1a00466a:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a00466c:	9b01      	ldr	r3, [sp, #4]
1a00466e:	1e5a      	subs	r2, r3, #1
1a004670:	9201      	str	r2, [sp, #4]
1a004672:	2b00      	cmp	r3, #0
1a004674:	d1fa      	bne.n	1a00466c <Chip_Clock_EnableCrystal+0x30>
}
1a004676:	b002      	add	sp, #8
1a004678:	4770      	bx	lr
1a00467a:	bf00      	nop
1a00467c:	40050000 	.word	0x40050000
1a004680:	1a006f78 	.word	0x1a006f78
1a004684:	01312cff 	.word	0x01312cff

1a004688 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a004688:	3012      	adds	r0, #18
1a00468a:	4b05      	ldr	r3, [pc, #20]	; (1a0046a0 <Chip_Clock_GetDividerSource+0x18>)
1a00468c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a004690:	f010 0f01 	tst.w	r0, #1
1a004694:	d102      	bne.n	1a00469c <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a004696:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00469a:	4770      	bx	lr
		return CLKINPUT_PD;
1a00469c:	2011      	movs	r0, #17
}
1a00469e:	4770      	bx	lr
1a0046a0:	40050000 	.word	0x40050000

1a0046a4 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a0046a4:	f100 0212 	add.w	r2, r0, #18
1a0046a8:	4b03      	ldr	r3, [pc, #12]	; (1a0046b8 <Chip_Clock_GetDividerDivisor+0x14>)
1a0046aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a0046ae:	4b03      	ldr	r3, [pc, #12]	; (1a0046bc <Chip_Clock_GetDividerDivisor+0x18>)
1a0046b0:	5c18      	ldrb	r0, [r3, r0]
}
1a0046b2:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a0046b6:	4770      	bx	lr
1a0046b8:	40050000 	.word	0x40050000
1a0046bc:	1a007008 	.word	0x1a007008

1a0046c0 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a0046c0:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a0046c2:	2810      	cmp	r0, #16
1a0046c4:	d80a      	bhi.n	1a0046dc <Chip_Clock_GetClockInputHz+0x1c>
1a0046c6:	e8df f000 	tbb	[pc, r0]
1a0046ca:	0b42      	.short	0x0b42
1a0046cc:	091f160d 	.word	0x091f160d
1a0046d0:	2b282522 	.word	0x2b282522
1a0046d4:	322e0909 	.word	0x322e0909
1a0046d8:	3a36      	.short	0x3a36
1a0046da:	3e          	.byte	0x3e
1a0046db:	00          	.byte	0x00
	uint32_t rate = 0;
1a0046dc:	2000      	movs	r0, #0
1a0046de:	e038      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a0046e0:	481e      	ldr	r0, [pc, #120]	; (1a00475c <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a0046e2:	e036      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0046e4:	4b1e      	ldr	r3, [pc, #120]	; (1a004760 <Chip_Clock_GetClockInputHz+0xa0>)
1a0046e6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0046ea:	f003 0307 	and.w	r3, r3, #7
1a0046ee:	2b04      	cmp	r3, #4
1a0046f0:	d130      	bne.n	1a004754 <Chip_Clock_GetClockInputHz+0x94>
	uint32_t rate = 0;
1a0046f2:	2000      	movs	r0, #0
1a0046f4:	e02d      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>
			rate = 25000000;
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a0046f6:	4b1a      	ldr	r3, [pc, #104]	; (1a004760 <Chip_Clock_GetClockInputHz+0xa0>)
1a0046f8:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a0046fc:	f003 0307 	and.w	r3, r3, #7
1a004700:	2b04      	cmp	r3, #4
1a004702:	d029      	beq.n	1a004758 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a004704:	4817      	ldr	r0, [pc, #92]	; (1a004764 <Chip_Clock_GetClockInputHz+0xa4>)
1a004706:	e024      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a004708:	4b17      	ldr	r3, [pc, #92]	; (1a004768 <Chip_Clock_GetClockInputHz+0xa8>)
1a00470a:	6818      	ldr	r0, [r3, #0]
		break;
1a00470c:	e021      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a00470e:	4b17      	ldr	r3, [pc, #92]	; (1a00476c <Chip_Clock_GetClockInputHz+0xac>)
1a004710:	6818      	ldr	r0, [r3, #0]
		break;
1a004712:	e01e      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a004714:	4b16      	ldr	r3, [pc, #88]	; (1a004770 <Chip_Clock_GetClockInputHz+0xb0>)
1a004716:	6818      	ldr	r0, [r3, #0]
		break;
1a004718:	e01b      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00471a:	4b15      	ldr	r3, [pc, #84]	; (1a004770 <Chip_Clock_GetClockInputHz+0xb0>)
1a00471c:	6858      	ldr	r0, [r3, #4]
		break;
1a00471e:	e018      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a004720:	f000 f86a 	bl	1a0047f8 <Chip_Clock_GetMainPLLHz>
		break;
1a004724:	e015      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a004726:	2100      	movs	r1, #0
1a004728:	f000 f89c 	bl	1a004864 <Chip_Clock_GetDivRate>
		break;
1a00472c:	e011      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a00472e:	2101      	movs	r1, #1
1a004730:	f000 f898 	bl	1a004864 <Chip_Clock_GetDivRate>
		break;
1a004734:	e00d      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a004736:	2102      	movs	r1, #2
1a004738:	f000 f894 	bl	1a004864 <Chip_Clock_GetDivRate>
		break;
1a00473c:	e009      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a00473e:	2103      	movs	r1, #3
1a004740:	f000 f890 	bl	1a004864 <Chip_Clock_GetDivRate>
		break;
1a004744:	e005      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a004746:	2104      	movs	r1, #4
1a004748:	f000 f88c 	bl	1a004864 <Chip_Clock_GetDivRate>
		break;
1a00474c:	e001      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>
		rate = CRYSTAL_32K_FREQ_IN;
1a00474e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a004752:	bd08      	pop	{r3, pc}
			rate = 25000000;
1a004754:	4803      	ldr	r0, [pc, #12]	; (1a004764 <Chip_Clock_GetClockInputHz+0xa4>)
1a004756:	e7fc      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>
			rate = 50000000; /* RMII uses 50 MHz */
1a004758:	4806      	ldr	r0, [pc, #24]	; (1a004774 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a00475a:	e7fa      	b.n	1a004752 <Chip_Clock_GetClockInputHz+0x92>
1a00475c:	00b71b00 	.word	0x00b71b00
1a004760:	40043000 	.word	0x40043000
1a004764:	017d7840 	.word	0x017d7840
1a004768:	1a006f4c 	.word	0x1a006f4c
1a00476c:	1a006f78 	.word	0x1a006f78
1a004770:	10004e78 	.word	0x10004e78
1a004774:	02faf080 	.word	0x02faf080

1a004778 <Chip_Clock_CalcMainPLLValue>:
{
1a004778:	b538      	push	{r3, r4, r5, lr}
1a00477a:	4605      	mov	r5, r0
1a00477c:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a00477e:	7908      	ldrb	r0, [r1, #4]
1a004780:	f7ff ff9e 	bl	1a0046c0 <Chip_Clock_GetClockInputHz>
1a004784:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a004786:	4b19      	ldr	r3, [pc, #100]	; (1a0047ec <Chip_Clock_CalcMainPLLValue+0x74>)
1a004788:	442b      	add	r3, r5
1a00478a:	4a19      	ldr	r2, [pc, #100]	; (1a0047f0 <Chip_Clock_CalcMainPLLValue+0x78>)
1a00478c:	4293      	cmp	r3, r2
1a00478e:	d821      	bhi.n	1a0047d4 <Chip_Clock_CalcMainPLLValue+0x5c>
1a004790:	b318      	cbz	r0, 1a0047da <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a004792:	2380      	movs	r3, #128	; 0x80
1a004794:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a004796:	2300      	movs	r3, #0
1a004798:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a00479a:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a00479c:	fbb5 f3f0 	udiv	r3, r5, r0
1a0047a0:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a0047a2:	4a14      	ldr	r2, [pc, #80]	; (1a0047f4 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a0047a4:	4295      	cmp	r5, r2
1a0047a6:	d903      	bls.n	1a0047b0 <Chip_Clock_CalcMainPLLValue+0x38>
1a0047a8:	fb03 f000 	mul.w	r0, r3, r0
1a0047ac:	42a8      	cmp	r0, r5
1a0047ae:	d007      	beq.n	1a0047c0 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a0047b0:	4621      	mov	r1, r4
1a0047b2:	4628      	mov	r0, r5
1a0047b4:	f7ff fe96 	bl	1a0044e4 <pll_get_frac>
		if (!ppll->nsel) {
1a0047b8:	68a3      	ldr	r3, [r4, #8]
1a0047ba:	b18b      	cbz	r3, 1a0047e0 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a0047bc:	3b01      	subs	r3, #1
1a0047be:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a0047c0:	6923      	ldr	r3, [r4, #16]
1a0047c2:	b183      	cbz	r3, 1a0047e6 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a0047c4:	68e2      	ldr	r2, [r4, #12]
1a0047c6:	b10a      	cbz	r2, 1a0047cc <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a0047c8:	3a01      	subs	r2, #1
1a0047ca:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a0047cc:	3b01      	subs	r3, #1
1a0047ce:	6123      	str	r3, [r4, #16]
	return 0;
1a0047d0:	2000      	movs	r0, #0
}
1a0047d2:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a0047d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0047d8:	e7fb      	b.n	1a0047d2 <Chip_Clock_CalcMainPLLValue+0x5a>
1a0047da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0047de:	e7f8      	b.n	1a0047d2 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a0047e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0047e4:	e7f5      	b.n	1a0047d2 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a0047e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0047ea:	e7f2      	b.n	1a0047d2 <Chip_Clock_CalcMainPLLValue+0x5a>
1a0047ec:	ff6b3a10 	.word	0xff6b3a10
1a0047f0:	0b940510 	.word	0x0b940510
1a0047f4:	094c5eff 	.word	0x094c5eff

1a0047f8 <Chip_Clock_GetMainPLLHz>:
{
1a0047f8:	b530      	push	{r4, r5, lr}
1a0047fa:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0047fc:	4d17      	ldr	r5, [pc, #92]	; (1a00485c <Chip_Clock_GetMainPLLHz+0x64>)
1a0047fe:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a004800:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a004804:	f7ff ff5c 	bl	1a0046c0 <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a004808:	4b15      	ldr	r3, [pc, #84]	; (1a004860 <Chip_Clock_GetMainPLLHz+0x68>)
1a00480a:	681b      	ldr	r3, [r3, #0]
1a00480c:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a00480e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a004810:	f013 0f01 	tst.w	r3, #1
1a004814:	d01f      	beq.n	1a004856 <Chip_Clock_GetMainPLLHz+0x5e>
	msel = (PLLReg >> 16) & 0xFF;
1a004816:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a00481a:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a00481e:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a004822:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a004826:	3301      	adds	r3, #1
	n = nsel + 1;
1a004828:	3201      	adds	r2, #1
	p = ptab[psel];
1a00482a:	f10d 0c08 	add.w	ip, sp, #8
1a00482e:	4461      	add	r1, ip
1a004830:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a004834:	f014 0f80 	tst.w	r4, #128	; 0x80
1a004838:	d108      	bne.n	1a00484c <Chip_Clock_GetMainPLLHz+0x54>
1a00483a:	b93d      	cbnz	r5, 1a00484c <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a00483c:	0049      	lsls	r1, r1, #1
1a00483e:	fbb3 f3f1 	udiv	r3, r3, r1
1a004842:	fbb0 f0f2 	udiv	r0, r0, r2
1a004846:	fb00 f003 	mul.w	r0, r0, r3
1a00484a:	e005      	b.n	1a004858 <Chip_Clock_GetMainPLLHz+0x60>
		return m * (freq / n);
1a00484c:	fbb0 f0f2 	udiv	r0, r0, r2
1a004850:	fb03 f000 	mul.w	r0, r3, r0
1a004854:	e000      	b.n	1a004858 <Chip_Clock_GetMainPLLHz+0x60>
		return 0;
1a004856:	2000      	movs	r0, #0
}
1a004858:	b003      	add	sp, #12
1a00485a:	bd30      	pop	{r4, r5, pc}
1a00485c:	40050000 	.word	0x40050000
1a004860:	1a007004 	.word	0x1a007004

1a004864 <Chip_Clock_GetDivRate>:
{
1a004864:	b538      	push	{r3, r4, r5, lr}
1a004866:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a004868:	4608      	mov	r0, r1
1a00486a:	f7ff ff0d 	bl	1a004688 <Chip_Clock_GetDividerSource>
1a00486e:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a004870:	4620      	mov	r0, r4
1a004872:	f7ff ff17 	bl	1a0046a4 <Chip_Clock_GetDividerDivisor>
1a004876:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a004878:	4628      	mov	r0, r5
1a00487a:	f7ff ff21 	bl	1a0046c0 <Chip_Clock_GetClockInputHz>
1a00487e:	3401      	adds	r4, #1
}
1a004880:	fbb0 f0f4 	udiv	r0, r0, r4
1a004884:	bd38      	pop	{r3, r4, r5, pc}
1a004886:	Address 0x000000001a004886 is out of bounds.


1a004888 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a004888:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a00488a:	f100 0416 	add.w	r4, r0, #22
1a00488e:	00a4      	lsls	r4, r4, #2
1a004890:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a004894:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a004898:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a00489a:	281b      	cmp	r0, #27
1a00489c:	d813      	bhi.n	1a0048c6 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a00489e:	2911      	cmp	r1, #17
1a0048a0:	d01a      	beq.n	1a0048d8 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a0048a2:	4d0e      	ldr	r5, [pc, #56]	; (1a0048dc <Chip_Clock_SetBaseClock+0x54>)
1a0048a4:	4025      	ands	r5, r4

			if (autoblocken) {
1a0048a6:	b10a      	cbz	r2, 1a0048ac <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a0048a8:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a0048ac:	b10b      	cbz	r3, 1a0048b2 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a0048ae:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a0048b2:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a0048b6:	3016      	adds	r0, #22
1a0048b8:	0080      	lsls	r0, r0, #2
1a0048ba:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0048be:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0048c2:	6045      	str	r5, [r0, #4]
1a0048c4:	e008      	b.n	1a0048d8 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a0048c6:	f044 0401 	orr.w	r4, r4, #1
1a0048ca:	3016      	adds	r0, #22
1a0048cc:	0080      	lsls	r0, r0, #2
1a0048ce:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0048d2:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0048d6:	6044      	str	r4, [r0, #4]
	}
}
1a0048d8:	bc30      	pop	{r4, r5}
1a0048da:	4770      	bx	lr
1a0048dc:	e0fff7fe 	.word	0xe0fff7fe

1a0048e0 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0048e0:	281b      	cmp	r0, #27
1a0048e2:	d80c      	bhi.n	1a0048fe <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0048e4:	3016      	adds	r0, #22
1a0048e6:	0080      	lsls	r0, r0, #2
1a0048e8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0048ec:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0048f0:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0048f2:	f010 0f01 	tst.w	r0, #1
1a0048f6:	d104      	bne.n	1a004902 <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0048f8:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0048fc:	4770      	bx	lr
		return CLKINPUT_PD;
1a0048fe:	2011      	movs	r0, #17
1a004900:	4770      	bx	lr
		return CLKINPUT_PD;
1a004902:	2011      	movs	r0, #17
}
1a004904:	4770      	bx	lr

1a004906 <Chip_Clock_GetBaseClocktHz>:
{
1a004906:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a004908:	f7ff ffea 	bl	1a0048e0 <Chip_Clock_GetBaseClock>
1a00490c:	f7ff fed8 	bl	1a0046c0 <Chip_Clock_GetClockInputHz>
}
1a004910:	bd08      	pop	{r3, pc}
1a004912:	Address 0x000000001a004912 is out of bounds.


1a004914 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a004914:	b969      	cbnz	r1, 1a004932 <Chip_Clock_EnableOpts+0x1e>
	uint32_t reg = 1;
1a004916:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a004918:	b10a      	cbz	r2, 1a00491e <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a00491a:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a00491e:	2b02      	cmp	r3, #2
1a004920:	d009      	beq.n	1a004936 <Chip_Clock_EnableOpts+0x22>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a004922:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a004926:	d209      	bcs.n	1a00493c <Chip_Clock_EnableOpts+0x28>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a004928:	3020      	adds	r0, #32
1a00492a:	4b07      	ldr	r3, [pc, #28]	; (1a004948 <Chip_Clock_EnableOpts+0x34>)
1a00492c:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a004930:	4770      	bx	lr
		reg |= (1 << 1);
1a004932:	2103      	movs	r1, #3
1a004934:	e7f0      	b.n	1a004918 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a004936:	f041 0120 	orr.w	r1, r1, #32
1a00493a:	e7f2      	b.n	1a004922 <Chip_Clock_EnableOpts+0xe>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a00493c:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a004940:	4b02      	ldr	r3, [pc, #8]	; (1a00494c <Chip_Clock_EnableOpts+0x38>)
1a004942:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a004946:	4770      	bx	lr
1a004948:	40051000 	.word	0x40051000
1a00494c:	40052000 	.word	0x40052000

1a004950 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a004950:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a004954:	d208      	bcs.n	1a004968 <Chip_Clock_Enable+0x18>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a004956:	4a09      	ldr	r2, [pc, #36]	; (1a00497c <Chip_Clock_Enable+0x2c>)
1a004958:	3020      	adds	r0, #32
1a00495a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00495e:	f043 0301 	orr.w	r3, r3, #1
1a004962:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a004966:	4770      	bx	lr
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a004968:	4a05      	ldr	r2, [pc, #20]	; (1a004980 <Chip_Clock_Enable+0x30>)
1a00496a:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a00496e:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a004972:	f043 0301 	orr.w	r3, r3, #1
1a004976:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a00497a:	4770      	bx	lr
1a00497c:	40051000 	.word	0x40051000
1a004980:	40052000 	.word	0x40052000

1a004984 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a004984:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a004986:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00498a:	d309      	bcc.n	1a0049a0 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a00498c:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a004990:	4a0d      	ldr	r2, [pc, #52]	; (1a0049c8 <Chip_Clock_GetRate+0x44>)
1a004992:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a004996:	f014 0f01 	tst.w	r4, #1
1a00499a:	d107      	bne.n	1a0049ac <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a00499c:	2000      	movs	r0, #0
	}

	return rate;
}
1a00499e:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a0049a0:	f100 0320 	add.w	r3, r0, #32
1a0049a4:	4a09      	ldr	r2, [pc, #36]	; (1a0049cc <Chip_Clock_GetRate+0x48>)
1a0049a6:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0049aa:	e7f4      	b.n	1a004996 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a0049ac:	f7ff fe20 	bl	1a0045f0 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0049b0:	f7ff ffa9 	bl	1a004906 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a0049b4:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0049b8:	d103      	bne.n	1a0049c2 <Chip_Clock_GetRate+0x3e>
			div = 1;
1a0049ba:	2301      	movs	r3, #1
		rate = rate / div;
1a0049bc:	fbb0 f0f3 	udiv	r0, r0, r3
1a0049c0:	e7ed      	b.n	1a00499e <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a0049c2:	2302      	movs	r3, #2
1a0049c4:	e7fa      	b.n	1a0049bc <Chip_Clock_GetRate+0x38>
1a0049c6:	bf00      	nop
1a0049c8:	40052000 	.word	0x40052000
1a0049cc:	40051000 	.word	0x40051000

1a0049d0 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a0049d0:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a0049d2:	2069      	movs	r0, #105	; 0x69
1a0049d4:	f7ff ffd6 	bl	1a004984 <Chip_Clock_GetRate>
1a0049d8:	4b01      	ldr	r3, [pc, #4]	; (1a0049e0 <SystemCoreClockUpdate+0x10>)
1a0049da:	6018      	str	r0, [r3, #0]
}
1a0049dc:	bd08      	pop	{r3, pc}
1a0049de:	bf00      	nop
1a0049e0:	10005088 	.word	0x10005088

1a0049e4 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a0049e4:	b570      	push	{r4, r5, r6, lr}
1a0049e6:	b08a      	sub	sp, #40	; 0x28
1a0049e8:	4605      	mov	r5, r0
1a0049ea:	460e      	mov	r6, r1
1a0049ec:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a0049ee:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0049f2:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a0049f4:	2806      	cmp	r0, #6
1a0049f6:	d018      	beq.n	1a004a2a <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a0049f8:	2300      	movs	r3, #0
1a0049fa:	2201      	movs	r2, #1
1a0049fc:	4629      	mov	r1, r5
1a0049fe:	2004      	movs	r0, #4
1a004a00:	f7ff ff42 	bl	1a004888 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a004a04:	4a49      	ldr	r2, [pc, #292]	; (1a004b2c <Chip_SetupCoreClock+0x148>)
1a004a06:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a004a08:	f043 0301 	orr.w	r3, r3, #1
1a004a0c:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a004a0e:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a004a12:	a901      	add	r1, sp, #4
1a004a14:	4630      	mov	r0, r6
1a004a16:	f7ff feaf 	bl	1a004778 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a004a1a:	4b45      	ldr	r3, [pc, #276]	; (1a004b30 <Chip_SetupCoreClock+0x14c>)
1a004a1c:	429e      	cmp	r6, r3
1a004a1e:	d916      	bls.n	1a004a4e <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a004a20:	9b01      	ldr	r3, [sp, #4]
1a004a22:	f013 0f40 	tst.w	r3, #64	; 0x40
1a004a26:	d003      	beq.n	1a004a30 <Chip_SetupCoreClock+0x4c>
1a004a28:	e7fe      	b.n	1a004a28 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a004a2a:	f7ff fe07 	bl	1a00463c <Chip_Clock_EnableCrystal>
1a004a2e:	e7e3      	b.n	1a0049f8 <Chip_SetupCoreClock+0x14>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
		} else if (ppll.ctrl & (1 << 7)){
1a004a30:	f013 0f80 	tst.w	r3, #128	; 0x80
1a004a34:	d005      	beq.n	1a004a42 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a004a36:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a004a3a:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a004a3c:	2500      	movs	r5, #0
			direct = 1;
1a004a3e:	2601      	movs	r6, #1
1a004a40:	e007      	b.n	1a004a52 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a004a42:	9b04      	ldr	r3, [sp, #16]
1a004a44:	3301      	adds	r3, #1
1a004a46:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a004a48:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a004a4a:	2600      	movs	r6, #0
1a004a4c:	e001      	b.n	1a004a52 <Chip_SetupCoreClock+0x6e>
1a004a4e:	2500      	movs	r5, #0
1a004a50:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a004a52:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a004a56:	9b01      	ldr	r3, [sp, #4]
1a004a58:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a004a5c:	9a05      	ldr	r2, [sp, #20]
1a004a5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a004a62:	9a03      	ldr	r2, [sp, #12]
1a004a64:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a004a68:	9a04      	ldr	r2, [sp, #16]
1a004a6a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a004a6e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a004a72:	4a2e      	ldr	r2, [pc, #184]	; (1a004b2c <Chip_SetupCoreClock+0x148>)
1a004a74:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a004a76:	4b2d      	ldr	r3, [pc, #180]	; (1a004b2c <Chip_SetupCoreClock+0x148>)
1a004a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a004a7a:	f013 0f01 	tst.w	r3, #1
1a004a7e:	d0fa      	beq.n	1a004a76 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a004a80:	2300      	movs	r3, #0
1a004a82:	2201      	movs	r2, #1
1a004a84:	2109      	movs	r1, #9
1a004a86:	2004      	movs	r0, #4
1a004a88:	f7ff fefe 	bl	1a004888 <Chip_Clock_SetBaseClock>

	if (direct) {
1a004a8c:	b1fe      	cbz	r6, 1a004ace <Chip_SetupCoreClock+0xea>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a004a8e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a004a92:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a004a94:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004a96:	1e5a      	subs	r2, r3, #1
1a004a98:	9209      	str	r2, [sp, #36]	; 0x24
1a004a9a:	2b00      	cmp	r3, #0
1a004a9c:	d1fa      	bne.n	1a004a94 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a004a9e:	9b01      	ldr	r3, [sp, #4]
1a004aa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a004aa4:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a004aa6:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a004aaa:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a004aae:	9a05      	ldr	r2, [sp, #20]
1a004ab0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a004ab4:	9a03      	ldr	r2, [sp, #12]
1a004ab6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a004aba:	9a04      	ldr	r2, [sp, #16]
1a004abc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a004ac0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a004ac4:	4a19      	ldr	r2, [pc, #100]	; (1a004b2c <Chip_SetupCoreClock+0x148>)
1a004ac6:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a004ac8:	b36c      	cbz	r4, 1a004b26 <Chip_SetupCoreClock+0x142>
		/* Setup system base clocks and initial states. This won't enable and
		   disable individual clocks, but sets up the base clock sources for
		   each individual peripheral clock. */
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a004aca:	2400      	movs	r4, #0
1a004acc:	e029      	b.n	1a004b22 <Chip_SetupCoreClock+0x13e>
	} else if (pdivide) {
1a004ace:	2d00      	cmp	r5, #0
1a004ad0:	d0fa      	beq.n	1a004ac8 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a004ad2:	f24c 3350 	movw	r3, #50000	; 0xc350
1a004ad6:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a004ad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004ada:	1e5a      	subs	r2, r3, #1
1a004adc:	9209      	str	r2, [sp, #36]	; 0x24
1a004ade:	2b00      	cmp	r3, #0
1a004ae0:	d1fa      	bne.n	1a004ad8 <Chip_SetupCoreClock+0xf4>
		ppll.psel--;
1a004ae2:	9b04      	ldr	r3, [sp, #16]
1a004ae4:	1e5a      	subs	r2, r3, #1
1a004ae6:	9204      	str	r2, [sp, #16]
1a004ae8:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a004aec:	9b01      	ldr	r3, [sp, #4]
1a004aee:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a004af2:	9905      	ldr	r1, [sp, #20]
1a004af4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a004af8:	9903      	ldr	r1, [sp, #12]
1a004afa:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a004afe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a004b02:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a004b06:	4a09      	ldr	r2, [pc, #36]	; (1a004b2c <Chip_SetupCoreClock+0x148>)
1a004b08:	6453      	str	r3, [r2, #68]	; 0x44
1a004b0a:	e7dd      	b.n	1a004ac8 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a004b0c:	4809      	ldr	r0, [pc, #36]	; (1a004b34 <Chip_SetupCoreClock+0x150>)
1a004b0e:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a004b12:	78cb      	ldrb	r3, [r1, #3]
1a004b14:	788a      	ldrb	r2, [r1, #2]
1a004b16:	7849      	ldrb	r1, [r1, #1]
1a004b18:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a004b1c:	f7ff feb4 	bl	1a004888 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a004b20:	3401      	adds	r4, #1
1a004b22:	2c11      	cmp	r4, #17
1a004b24:	d9f2      	bls.n	1a004b0c <Chip_SetupCoreClock+0x128>
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a004b26:	b00a      	add	sp, #40	; 0x28
1a004b28:	bd70      	pop	{r4, r5, r6, pc}
1a004b2a:	bf00      	nop
1a004b2c:	40050000 	.word	0x40050000
1a004b30:	068e7780 	.word	0x068e7780
1a004b34:	1a00707c 	.word	0x1a00707c

1a004b38 <setClkDiv>:
 * Private functions
 ****************************************************************************/

/* Setup EEPROM clock */
STATIC void setClkDiv(LPC_EEPROM_T *pEEPROM)
{
1a004b38:	b510      	push	{r4, lr}
1a004b3a:	4604      	mov	r4, r0
	uint32_t clk;

	/* Setup EEPROM timing to 375KHz based on PCLK rate */
	clk = Chip_Clock_GetRate(CLK_MX_EEPROM);
1a004b3c:	2074      	movs	r0, #116	; 0x74
1a004b3e:	f7ff ff21 	bl	1a004984 <Chip_Clock_GetRate>

	/* Set EEPROM clock divide value*/
	pEEPROM->CLKDIV = clk / EEPROM_CLOCK_DIV - 1;
1a004b42:	4b03      	ldr	r3, [pc, #12]	; (1a004b50 <setClkDiv+0x18>)
1a004b44:	fba3 3000 	umull	r3, r0, r3, r0
1a004b48:	0c40      	lsrs	r0, r0, #17
1a004b4a:	3801      	subs	r0, #1
1a004b4c:	6160      	str	r0, [r4, #20]
}
1a004b4e:	bd10      	pop	{r4, pc}
1a004b50:	165e9f81 	.word	0x165e9f81

1a004b54 <Chip_EEPROM_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the EEPROM peripheral with specified parameter */
void Chip_EEPROM_Init(LPC_EEPROM_T *pEEPROM)
{
1a004b54:	b510      	push	{r4, lr}
1a004b56:	4604      	mov	r4, r0
	pEEPROM->PWRDWN = 0;
1a004b58:	2300      	movs	r3, #0
1a004b5a:	6183      	str	r3, [r0, #24]
	/* Disable EEPROM power down mode */
	Chip_EEPROM_DisablePowerDown(pEEPROM);
	setClkDiv(pEEPROM);
1a004b5c:	f7ff ffec 	bl	1a004b38 <setClkDiv>
 * @note    Bits 7:0 represents wait state for Read Phase 2 and
 *          Bits 15:8 represents wait state for Read Phase1
 */
STATIC INLINE void Chip_EEPROM_SetReadWaitState(LPC_EEPROM_T *pEEPROM, uint32_t ws)
{
	pEEPROM->RWSTATE = ws;
1a004b60:	2358      	movs	r3, #88	; 0x58
1a004b62:	60a3      	str	r3, [r4, #8]
 *          Bits 15:8 represents wait state for Phase2, and
 *          Bits 23:16 represents wait state for Phase1
 */
STATIC INLINE void Chip_EEPROM_SetWaitState(LPC_EEPROM_T *pEEPROM, uint32_t ws)
{
	pEEPROM->WSTATE = ws;
1a004b64:	f240 2332 	movw	r3, #562	; 0x232
1a004b68:	6123      	str	r3, [r4, #16]
	setWaitState(pEEPROM);
}
1a004b6a:	bd10      	pop	{r4, pc}

1a004b6c <Chip_EEPROM_WaitForIntStatus>:
 * @param	pEEPROM	: Pointer to EEPROM peripheral block structure
 * @return	OR-ed bits value of EEPROM_INT_*
 */
STATIC INLINE uint32_t Chip_EEPROM_GetIntStatus(LPC_EEPROM_T *pEEPROM)
{
	return pEEPROM->INTSTAT;
1a004b6c:	f8d0 3fe0 	ldr.w	r3, [r0, #4064]	; 0xfe0
void Chip_EEPROM_WaitForIntStatus(LPC_EEPROM_T *pEEPROM, uint32_t mask)
{
	uint32_t status;
	while (1) {
		status = Chip_EEPROM_GetIntStatus(pEEPROM);
		if ((status & mask) == mask) {
1a004b70:	ea31 0303 	bics.w	r3, r1, r3
1a004b74:	d1fa      	bne.n	1a004b6c <Chip_EEPROM_WaitForIntStatus>
 * @param	mask	: Interrupt mask (or-ed bits value of EEPROM_INT_*)
 * @return	Nothing
 */
STATIC INLINE void Chip_EEPROM_ClearIntStatus(LPC_EEPROM_T *pEEPROM, uint32_t mask)
{
	pEEPROM->INTSTATCLR =  mask;
1a004b76:	f8c0 1fe8 	str.w	r1, [r0, #4072]	; 0xfe8
			break;
		}
	}
	Chip_EEPROM_ClearIntStatus(pEEPROM, mask);
}
1a004b7a:	4770      	bx	lr

1a004b7c <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a004b7c:	4770      	bx	lr
1a004b7e:	Address 0x000000001a004b7e is out of bounds.


1a004b80 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a004b80:	4b03      	ldr	r3, [pc, #12]	; (1a004b90 <Chip_SSP_GetClockIndex+0x10>)
1a004b82:	4298      	cmp	r0, r3
1a004b84:	d001      	beq.n	1a004b8a <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a004b86:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a004b88:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a004b8a:	20a5      	movs	r0, #165	; 0xa5
1a004b8c:	4770      	bx	lr
1a004b8e:	bf00      	nop
1a004b90:	400c5000 	.word	0x400c5000

1a004b94 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a004b94:	4b04      	ldr	r3, [pc, #16]	; (1a004ba8 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a004b96:	4298      	cmp	r0, r3
1a004b98:	d002      	beq.n	1a004ba0 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a004b9a:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a004b9e:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a004ba0:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a004ba4:	4770      	bx	lr
1a004ba6:	bf00      	nop
1a004ba8:	400c5000 	.word	0x400c5000

1a004bac <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a004bac:	6803      	ldr	r3, [r0, #0]
1a004bae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a004bb2:	0209      	lsls	r1, r1, #8
1a004bb4:	b289      	uxth	r1, r1
1a004bb6:	4319      	orrs	r1, r3
1a004bb8:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a004bba:	6102      	str	r2, [r0, #16]
}
1a004bbc:	4770      	bx	lr

1a004bbe <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a004bbe:	b570      	push	{r4, r5, r6, lr}
1a004bc0:	4606      	mov	r6, r0
1a004bc2:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a004bc4:	f7ff ffe6 	bl	1a004b94 <Chip_SSP_GetPeriphClockIndex>
1a004bc8:	f7ff fedc 	bl	1a004984 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a004bcc:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a004bce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a004bd2:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a004bd4:	e000      	b.n	1a004bd8 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a004bd6:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a004bd8:	42ab      	cmp	r3, r5
1a004bda:	d90b      	bls.n	1a004bf4 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a004bdc:	1c4c      	adds	r4, r1, #1
1a004bde:	fb02 f304 	mul.w	r3, r2, r4
1a004be2:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a004be6:	429d      	cmp	r5, r3
1a004be8:	d2f6      	bcs.n	1a004bd8 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a004bea:	2cff      	cmp	r4, #255	; 0xff
1a004bec:	d9f3      	bls.n	1a004bd6 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a004bee:	3202      	adds	r2, #2
				cr0_div = 0;
1a004bf0:	2100      	movs	r1, #0
1a004bf2:	e7f1      	b.n	1a004bd8 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a004bf4:	4630      	mov	r0, r6
1a004bf6:	f7ff ffd9 	bl	1a004bac <Chip_SSP_SetClockRate>
}
1a004bfa:	bd70      	pop	{r4, r5, r6, pc}

1a004bfc <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a004bfc:	b510      	push	{r4, lr}
1a004bfe:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a004c00:	f7ff ffbe 	bl	1a004b80 <Chip_SSP_GetClockIndex>
1a004c04:	f7ff fea4 	bl	1a004950 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a004c08:	4620      	mov	r0, r4
1a004c0a:	f7ff ffc3 	bl	1a004b94 <Chip_SSP_GetPeriphClockIndex>
1a004c0e:	f7ff fe9f 	bl	1a004950 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a004c12:	6863      	ldr	r3, [r4, #4]
1a004c14:	f023 0304 	bic.w	r3, r3, #4
1a004c18:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a004c1a:	6823      	ldr	r3, [r4, #0]
1a004c1c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a004c20:	f043 0307 	orr.w	r3, r3, #7
1a004c24:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a004c26:	4902      	ldr	r1, [pc, #8]	; (1a004c30 <Chip_SSP_Init+0x34>)
1a004c28:	4620      	mov	r0, r4
1a004c2a:	f7ff ffc8 	bl	1a004bbe <Chip_SSP_SetBitRate>
}
1a004c2e:	bd10      	pop	{r4, pc}
1a004c30:	000186a0 	.word	0x000186a0

1a004c34 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a004c34:	b508      	push	{r3, lr}
   extern void *g_pfnVectors;
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a004c36:	4a0b      	ldr	r2, [pc, #44]	; (1a004c64 <SystemInit+0x30>)
1a004c38:	4b0b      	ldr	r3, [pc, #44]	; (1a004c68 <SystemInit+0x34>)
1a004c3a:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a004c3c:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a004c40:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a004c42:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a004c46:	2b20      	cmp	r3, #32
1a004c48:	d004      	beq.n	1a004c54 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a004c4a:	f7ff fa7d 	bl	1a004148 <Board_SystemInit>
   Board_Init();
1a004c4e:	f7ff fa03 	bl	1a004058 <Board_Init>
}
1a004c52:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a004c54:	4a04      	ldr	r2, [pc, #16]	; (1a004c68 <SystemInit+0x34>)
1a004c56:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a004c5a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a004c5e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a004c62:	e7f2      	b.n	1a004c4a <SystemInit+0x16>
1a004c64:	1a000000 	.word	0x1a000000
1a004c68:	e000ed00 	.word	0xe000ed00

1a004c6c <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a004c6c:	4b04      	ldr	r3, [pc, #16]	; (1a004c80 <cyclesCounterInit+0x14>)
1a004c6e:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a004c70:	4a04      	ldr	r2, [pc, #16]	; (1a004c84 <cyclesCounterInit+0x18>)
1a004c72:	6813      	ldr	r3, [r2, #0]
1a004c74:	f043 0301 	orr.w	r3, r3, #1
1a004c78:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a004c7a:	2001      	movs	r0, #1
1a004c7c:	4770      	bx	lr
1a004c7e:	bf00      	nop
1a004c80:	10001860 	.word	0x10001860
1a004c84:	e0001000 	.word	0xe0001000

1a004c88 <uartProcessIRQ>:
{
1a004c88:	b570      	push	{r4, r5, r6, lr}
1a004c8a:	4604      	mov	r4, r0
   uint8_t status = Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr );
1a004c8c:	eb00 0240 	add.w	r2, r0, r0, lsl #1
1a004c90:	0093      	lsls	r3, r2, #2
1a004c92:	4a22      	ldr	r2, [pc, #136]	; (1a004d1c <uartProcessIRQ+0x94>)
1a004c94:	58d6      	ldr	r6, [r2, r3]
	return pUART->LSR;
1a004c96:	6975      	ldr	r5, [r6, #20]
   if(status & UART_LSR_RDR) { // uartRxReady
1a004c98:	b2ed      	uxtb	r5, r5
1a004c9a:	f015 0f01 	tst.w	r5, #1
1a004c9e:	d00a      	beq.n	1a004cb6 <uartProcessIRQ+0x2e>
      if( ( uart == UART_GPIO ) && (rxIsrCallbackUART0 != 0) )
1a004ca0:	b928      	cbnz	r0, 1a004cae <uartProcessIRQ+0x26>
1a004ca2:	4b1f      	ldr	r3, [pc, #124]	; (1a004d20 <uartProcessIRQ+0x98>)
1a004ca4:	681b      	ldr	r3, [r3, #0]
1a004ca6:	b113      	cbz	r3, 1a004cae <uartProcessIRQ+0x26>
         (*rxIsrCallbackUART0)(rxIsrCallbackUART0Params);
1a004ca8:	4a1e      	ldr	r2, [pc, #120]	; (1a004d24 <uartProcessIRQ+0x9c>)
1a004caa:	6810      	ldr	r0, [r2, #0]
1a004cac:	4798      	blx	r3
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a004cae:	2c03      	cmp	r4, #3
1a004cb0:	d014      	beq.n	1a004cdc <uartProcessIRQ+0x54>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a004cb2:	2c05      	cmp	r4, #5
1a004cb4:	d01a      	beq.n	1a004cec <uartProcessIRQ+0x64>
   if( ( status & UART_LSR_THRE ) && // uartTxReady
1a004cb6:	f015 0f20 	tst.w	r5, #32
1a004cba:	d00e      	beq.n	1a004cda <uartProcessIRQ+0x52>
	return pUART->IER;
1a004cbc:	6873      	ldr	r3, [r6, #4]
1a004cbe:	f013 0f02 	tst.w	r3, #2
1a004cc2:	d00a      	beq.n	1a004cda <uartProcessIRQ+0x52>
      if( ( uart == UART_GPIO ) && (txIsrCallbackUART0 != 0) )
1a004cc4:	b92c      	cbnz	r4, 1a004cd2 <uartProcessIRQ+0x4a>
1a004cc6:	4b18      	ldr	r3, [pc, #96]	; (1a004d28 <uartProcessIRQ+0xa0>)
1a004cc8:	681b      	ldr	r3, [r3, #0]
1a004cca:	b113      	cbz	r3, 1a004cd2 <uartProcessIRQ+0x4a>
         (*txIsrCallbackUART0)(txIsrCallbackUART0Params);
1a004ccc:	4a17      	ldr	r2, [pc, #92]	; (1a004d2c <uartProcessIRQ+0xa4>)
1a004cce:	6810      	ldr	r0, [r2, #0]
1a004cd0:	4798      	blx	r3
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a004cd2:	2c03      	cmp	r4, #3
1a004cd4:	d012      	beq.n	1a004cfc <uartProcessIRQ+0x74>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a004cd6:	2c05      	cmp	r4, #5
1a004cd8:	d018      	beq.n	1a004d0c <uartProcessIRQ+0x84>
}
1a004cda:	bd70      	pop	{r4, r5, r6, pc}
      if( ( uart == UART_USB )  && (rxIsrCallbackUART2 != 0) )
1a004cdc:	4b14      	ldr	r3, [pc, #80]	; (1a004d30 <uartProcessIRQ+0xa8>)
1a004cde:	681b      	ldr	r3, [r3, #0]
1a004ce0:	2b00      	cmp	r3, #0
1a004ce2:	d0e6      	beq.n	1a004cb2 <uartProcessIRQ+0x2a>
         (*rxIsrCallbackUART2)(rxIsrCallbackUART2Params);
1a004ce4:	4a13      	ldr	r2, [pc, #76]	; (1a004d34 <uartProcessIRQ+0xac>)
1a004ce6:	6810      	ldr	r0, [r2, #0]
1a004ce8:	4798      	blx	r3
1a004cea:	e7e2      	b.n	1a004cb2 <uartProcessIRQ+0x2a>
      if( ( uart == UART_232 )  && (rxIsrCallbackUART3 != 0) )
1a004cec:	4b12      	ldr	r3, [pc, #72]	; (1a004d38 <uartProcessIRQ+0xb0>)
1a004cee:	681b      	ldr	r3, [r3, #0]
1a004cf0:	2b00      	cmp	r3, #0
1a004cf2:	d0e0      	beq.n	1a004cb6 <uartProcessIRQ+0x2e>
         (*rxIsrCallbackUART3)(rxIsrCallbackUART3Params);
1a004cf4:	4a11      	ldr	r2, [pc, #68]	; (1a004d3c <uartProcessIRQ+0xb4>)
1a004cf6:	6810      	ldr	r0, [r2, #0]
1a004cf8:	4798      	blx	r3
1a004cfa:	e7dc      	b.n	1a004cb6 <uartProcessIRQ+0x2e>
      if( ( uart == UART_USB )  && (txIsrCallbackUART2 != 0) )
1a004cfc:	4b10      	ldr	r3, [pc, #64]	; (1a004d40 <uartProcessIRQ+0xb8>)
1a004cfe:	681b      	ldr	r3, [r3, #0]
1a004d00:	2b00      	cmp	r3, #0
1a004d02:	d0e8      	beq.n	1a004cd6 <uartProcessIRQ+0x4e>
         (*txIsrCallbackUART2)(txIsrCallbackUART2Params);
1a004d04:	4a0f      	ldr	r2, [pc, #60]	; (1a004d44 <uartProcessIRQ+0xbc>)
1a004d06:	6810      	ldr	r0, [r2, #0]
1a004d08:	4798      	blx	r3
1a004d0a:	e7e4      	b.n	1a004cd6 <uartProcessIRQ+0x4e>
      if( ( uart == UART_232 )  && (txIsrCallbackUART3 != 0) )
1a004d0c:	4b0e      	ldr	r3, [pc, #56]	; (1a004d48 <uartProcessIRQ+0xc0>)
1a004d0e:	681b      	ldr	r3, [r3, #0]
1a004d10:	2b00      	cmp	r3, #0
1a004d12:	d0e2      	beq.n	1a004cda <uartProcessIRQ+0x52>
         (*txIsrCallbackUART3)(txIsrCallbackUART3Params);
1a004d14:	4a0d      	ldr	r2, [pc, #52]	; (1a004d4c <uartProcessIRQ+0xc4>)
1a004d16:	6810      	ldr	r0, [r2, #0]
1a004d18:	4798      	blx	r3
}
1a004d1a:	e7de      	b.n	1a004cda <uartProcessIRQ+0x52>
1a004d1c:	1a0070c4 	.word	0x1a0070c4
1a004d20:	10004e80 	.word	0x10004e80
1a004d24:	10004e84 	.word	0x10004e84
1a004d28:	10004e98 	.word	0x10004e98
1a004d2c:	10004e9c 	.word	0x10004e9c
1a004d30:	10004e88 	.word	0x10004e88
1a004d34:	10004e8c 	.word	0x10004e8c
1a004d38:	10004e90 	.word	0x10004e90
1a004d3c:	10004e94 	.word	0x10004e94
1a004d40:	10004ea0 	.word	0x10004ea0
1a004d44:	10004ea4 	.word	0x10004ea4
1a004d48:	10004ea8 	.word	0x10004ea8
1a004d4c:	10004eac 	.word	0x10004eac

1a004d50 <uartInterrupt>:
   if( enable ) {
1a004d50:	b341      	cbz	r1, 1a004da4 <uartInterrupt+0x54>
      NVIC_SetPriority( lpcUarts[uart].uartIrqAddr, 5 ); // FreeRTOS Requiere prioridad >= 5 (numero mas alto, mas baja prioridad)
1a004d52:	eb00 0340 	add.w	r3, r0, r0, lsl #1
1a004d56:	009a      	lsls	r2, r3, #2
1a004d58:	4b1e      	ldr	r3, [pc, #120]	; (1a004dd4 <uartInterrupt+0x84>)
1a004d5a:	4413      	add	r3, r2
1a004d5c:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a004d60:	2b00      	cmp	r3, #0
1a004d62:	db18      	blt.n	1a004d96 <uartInterrupt+0x46>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a004d64:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
1a004d68:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
1a004d6c:	22a0      	movs	r2, #160	; 0xa0
1a004d6e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
      NVIC_EnableIRQ( lpcUarts[uart].uartIrqAddr );
1a004d72:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a004d76:	0082      	lsls	r2, r0, #2
1a004d78:	4b16      	ldr	r3, [pc, #88]	; (1a004dd4 <uartInterrupt+0x84>)
1a004d7a:	4413      	add	r3, r2
1a004d7c:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a004d80:	2b00      	cmp	r3, #0
1a004d82:	db25      	blt.n	1a004dd0 <uartInterrupt+0x80>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a004d84:	f003 011f 	and.w	r1, r3, #31
1a004d88:	095b      	lsrs	r3, r3, #5
1a004d8a:	2201      	movs	r2, #1
1a004d8c:	408a      	lsls	r2, r1
1a004d8e:	4912      	ldr	r1, [pc, #72]	; (1a004dd8 <uartInterrupt+0x88>)
1a004d90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a004d94:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a004d96:	f003 030f 	and.w	r3, r3, #15
1a004d9a:	4a10      	ldr	r2, [pc, #64]	; (1a004ddc <uartInterrupt+0x8c>)
1a004d9c:	441a      	add	r2, r3
1a004d9e:	23a0      	movs	r3, #160	; 0xa0
1a004da0:	7613      	strb	r3, [r2, #24]
1a004da2:	e7e6      	b.n	1a004d72 <uartInterrupt+0x22>
      NVIC_DisableIRQ( lpcUarts[uart].uartIrqAddr );
1a004da4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a004da8:	0082      	lsls	r2, r0, #2
1a004daa:	4b0a      	ldr	r3, [pc, #40]	; (1a004dd4 <uartInterrupt+0x84>)
1a004dac:	4413      	add	r3, r2
1a004dae:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a004db2:	2b00      	cmp	r3, #0
1a004db4:	db0c      	blt.n	1a004dd0 <uartInterrupt+0x80>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a004db6:	f003 011f 	and.w	r1, r3, #31
1a004dba:	095b      	lsrs	r3, r3, #5
1a004dbc:	2201      	movs	r2, #1
1a004dbe:	408a      	lsls	r2, r1
1a004dc0:	3320      	adds	r3, #32
1a004dc2:	4905      	ldr	r1, [pc, #20]	; (1a004dd8 <uartInterrupt+0x88>)
1a004dc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
1a004dc8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
1a004dcc:	f3bf 8f6f 	isb	sy
}
1a004dd0:	4770      	bx	lr
1a004dd2:	bf00      	nop
1a004dd4:	1a0070c4 	.word	0x1a0070c4
1a004dd8:	e000e100 	.word	0xe000e100
1a004ddc:	e000ecfc 	.word	0xe000ecfc

1a004de0 <uartCallbackSet>:
{   
1a004de0:	b410      	push	{r4}
   switch(event){
1a004de2:	b161      	cbz	r1, 1a004dfe <uartCallbackSet+0x1e>
1a004de4:	2901      	cmp	r1, #1
1a004de6:	d11c      	bne.n	1a004e22 <uartCallbackSet+0x42>
         if( callbackFunc != 0 ) {
1a004de8:	b1da      	cbz	r2, 1a004e22 <uartCallbackSet+0x42>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a004dea:	2801      	cmp	r0, #1
1a004dec:	d92c      	bls.n	1a004e48 <uartCallbackSet+0x68>
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a004dee:	1ec1      	subs	r1, r0, #3
1a004df0:	b2c9      	uxtb	r1, r1
1a004df2:	2901      	cmp	r1, #1
1a004df4:	d92d      	bls.n	1a004e52 <uartCallbackSet+0x72>
            if( uart == UART_232 ){
1a004df6:	2805      	cmp	r0, #5
1a004df8:	d030      	beq.n	1a004e5c <uartCallbackSet+0x7c>
         intMask = UART_IER_THREINT;
1a004dfa:	2302      	movs	r3, #2
1a004dfc:	e009      	b.n	1a004e12 <uartCallbackSet+0x32>
         if( callbackFunc != 0 ) {
1a004dfe:	b182      	cbz	r2, 1a004e22 <uartCallbackSet+0x42>
            if( (uart == UART_GPIO) || (uart == UART_485) ){
1a004e00:	2801      	cmp	r0, #1
1a004e02:	d911      	bls.n	1a004e28 <uartCallbackSet+0x48>
            if( (uart == UART_USB) || (uart == UART_ENET) ){
1a004e04:	1ec1      	subs	r1, r0, #3
1a004e06:	b2c9      	uxtb	r1, r1
1a004e08:	2901      	cmp	r1, #1
1a004e0a:	d912      	bls.n	1a004e32 <uartCallbackSet+0x52>
            if( uart == UART_232 ){
1a004e0c:	2805      	cmp	r0, #5
1a004e0e:	d015      	beq.n	1a004e3c <uartCallbackSet+0x5c>
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a004e10:	2305      	movs	r3, #5
   Chip_UART_IntEnable(lpcUarts[uart].uartAddr, intMask);
1a004e12:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a004e16:	0082      	lsls	r2, r0, #2
1a004e18:	4913      	ldr	r1, [pc, #76]	; (1a004e68 <uartCallbackSet+0x88>)
1a004e1a:	588a      	ldr	r2, [r1, r2]
	pUART->IER |= intMask;
1a004e1c:	6851      	ldr	r1, [r2, #4]
1a004e1e:	430b      	orrs	r3, r1
1a004e20:	6053      	str	r3, [r2, #4]
}
1a004e22:	f85d 4b04 	ldr.w	r4, [sp], #4
1a004e26:	4770      	bx	lr
               rxIsrCallbackUART0 = callbackFunc;
1a004e28:	4910      	ldr	r1, [pc, #64]	; (1a004e6c <uartCallbackSet+0x8c>)
1a004e2a:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART0Params = callbackParam;
1a004e2c:	4910      	ldr	r1, [pc, #64]	; (1a004e70 <uartCallbackSet+0x90>)
1a004e2e:	600b      	str	r3, [r1, #0]
1a004e30:	e7e8      	b.n	1a004e04 <uartCallbackSet+0x24>
               rxIsrCallbackUART2 = callbackFunc;
1a004e32:	4910      	ldr	r1, [pc, #64]	; (1a004e74 <uartCallbackSet+0x94>)
1a004e34:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART2Params = callbackParam;
1a004e36:	4910      	ldr	r1, [pc, #64]	; (1a004e78 <uartCallbackSet+0x98>)
1a004e38:	600b      	str	r3, [r1, #0]
1a004e3a:	e7e7      	b.n	1a004e0c <uartCallbackSet+0x2c>
               rxIsrCallbackUART3 = callbackFunc;
1a004e3c:	490f      	ldr	r1, [pc, #60]	; (1a004e7c <uartCallbackSet+0x9c>)
1a004e3e:	600a      	str	r2, [r1, #0]
               rxIsrCallbackUART3Params = callbackParam;
1a004e40:	4a0f      	ldr	r2, [pc, #60]	; (1a004e80 <uartCallbackSet+0xa0>)
1a004e42:	6013      	str	r3, [r2, #0]
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a004e44:	2305      	movs	r3, #5
1a004e46:	e7e4      	b.n	1a004e12 <uartCallbackSet+0x32>
               txIsrCallbackUART0 = callbackFunc;
1a004e48:	490e      	ldr	r1, [pc, #56]	; (1a004e84 <uartCallbackSet+0xa4>)
1a004e4a:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART0Params = callbackParam;
1a004e4c:	490e      	ldr	r1, [pc, #56]	; (1a004e88 <uartCallbackSet+0xa8>)
1a004e4e:	600b      	str	r3, [r1, #0]
1a004e50:	e7cd      	b.n	1a004dee <uartCallbackSet+0xe>
            	txIsrCallbackUART2 = callbackFunc;
1a004e52:	490e      	ldr	r1, [pc, #56]	; (1a004e8c <uartCallbackSet+0xac>)
1a004e54:	600a      	str	r2, [r1, #0]
            	txIsrCallbackUART2Params = callbackParam;
1a004e56:	490e      	ldr	r1, [pc, #56]	; (1a004e90 <uartCallbackSet+0xb0>)
1a004e58:	600b      	str	r3, [r1, #0]
1a004e5a:	e7cc      	b.n	1a004df6 <uartCallbackSet+0x16>
               txIsrCallbackUART3 = callbackFunc;
1a004e5c:	490d      	ldr	r1, [pc, #52]	; (1a004e94 <uartCallbackSet+0xb4>)
1a004e5e:	600a      	str	r2, [r1, #0]
               txIsrCallbackUART3Params = callbackParam;
1a004e60:	4a0d      	ldr	r2, [pc, #52]	; (1a004e98 <uartCallbackSet+0xb8>)
1a004e62:	6013      	str	r3, [r2, #0]
         intMask = UART_IER_THREINT;
1a004e64:	2302      	movs	r3, #2
1a004e66:	e7d4      	b.n	1a004e12 <uartCallbackSet+0x32>
1a004e68:	1a0070c4 	.word	0x1a0070c4
1a004e6c:	10004e80 	.word	0x10004e80
1a004e70:	10004e84 	.word	0x10004e84
1a004e74:	10004e88 	.word	0x10004e88
1a004e78:	10004e8c 	.word	0x10004e8c
1a004e7c:	10004e90 	.word	0x10004e90
1a004e80:	10004e94 	.word	0x10004e94
1a004e84:	10004e98 	.word	0x10004e98
1a004e88:	10004e9c 	.word	0x10004e9c
1a004e8c:	10004ea0 	.word	0x10004ea0
1a004e90:	10004ea4 	.word	0x10004ea4
1a004e94:	10004ea8 	.word	0x10004ea8
1a004e98:	10004eac 	.word	0x10004eac

1a004e9c <uartCallbackClr>:
   switch(event){
1a004e9c:	b111      	cbz	r1, 1a004ea4 <uartCallbackClr+0x8>
1a004e9e:	2901      	cmp	r1, #1
1a004ea0:	d00b      	beq.n	1a004eba <uartCallbackClr+0x1e>
1a004ea2:	4770      	bx	lr
         intMask = UART_IER_RBRINT | UART_IER_RLSINT;
1a004ea4:	2105      	movs	r1, #5
   Chip_UART_IntDisable(lpcUarts[uart].uartAddr, intMask);
1a004ea6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a004eaa:	0082      	lsls	r2, r0, #2
1a004eac:	4b04      	ldr	r3, [pc, #16]	; (1a004ec0 <uartCallbackClr+0x24>)
1a004eae:	589a      	ldr	r2, [r3, r2]
	pUART->IER &= ~intMask;
1a004eb0:	6853      	ldr	r3, [r2, #4]
1a004eb2:	ea23 0301 	bic.w	r3, r3, r1
1a004eb6:	6053      	str	r3, [r2, #4]
}
1a004eb8:	4770      	bx	lr
         intMask = UART_IER_THREINT;
1a004eba:	2102      	movs	r1, #2
1a004ebc:	e7f3      	b.n	1a004ea6 <uartCallbackClr+0xa>
1a004ebe:	bf00      	nop
1a004ec0:	1a0070c4 	.word	0x1a0070c4

1a004ec4 <uartSetPendingInterrupt>:
   NVIC_SetPendingIRQ(lpcUarts[uart].uartIrqAddr);
1a004ec4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a004ec8:	0082      	lsls	r2, r0, #2
1a004eca:	4b08      	ldr	r3, [pc, #32]	; (1a004eec <uartSetPendingInterrupt+0x28>)
1a004ecc:	4413      	add	r3, r2
1a004ece:	f993 300a 	ldrsb.w	r3, [r3, #10]
  if ((int32_t)(IRQn) >= 0)
1a004ed2:	2b00      	cmp	r3, #0
1a004ed4:	db08      	blt.n	1a004ee8 <uartSetPendingInterrupt+0x24>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a004ed6:	f003 011f 	and.w	r1, r3, #31
1a004eda:	095b      	lsrs	r3, r3, #5
1a004edc:	2201      	movs	r2, #1
1a004ede:	408a      	lsls	r2, r1
1a004ee0:	3340      	adds	r3, #64	; 0x40
1a004ee2:	4903      	ldr	r1, [pc, #12]	; (1a004ef0 <uartSetPendingInterrupt+0x2c>)
1a004ee4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
1a004ee8:	4770      	bx	lr
1a004eea:	bf00      	nop
1a004eec:	1a0070c4 	.word	0x1a0070c4
1a004ef0:	e000e100 	.word	0xe000e100

1a004ef4 <uartTxReady>:
   return Chip_UART_ReadLineStatus( lpcUarts[uart].uartAddr ) & UART_LSR_THRE;
1a004ef4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a004ef8:	0083      	lsls	r3, r0, #2
1a004efa:	4a03      	ldr	r2, [pc, #12]	; (1a004f08 <uartTxReady+0x14>)
1a004efc:	58d3      	ldr	r3, [r2, r3]
	return pUART->LSR;
1a004efe:	6958      	ldr	r0, [r3, #20]
}
1a004f00:	f000 0020 	and.w	r0, r0, #32
1a004f04:	4770      	bx	lr
1a004f06:	bf00      	nop
1a004f08:	1a0070c4 	.word	0x1a0070c4

1a004f0c <uartRxRead>:
   return Chip_UART_ReadByte( lpcUarts[uart].uartAddr );
1a004f0c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a004f10:	0083      	lsls	r3, r0, #2
1a004f12:	4a02      	ldr	r2, [pc, #8]	; (1a004f1c <uartRxRead+0x10>)
1a004f14:	58d3      	ldr	r3, [r2, r3]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a004f16:	6818      	ldr	r0, [r3, #0]
}
1a004f18:	b2c0      	uxtb	r0, r0
1a004f1a:	4770      	bx	lr
1a004f1c:	1a0070c4 	.word	0x1a0070c4

1a004f20 <uartTxWrite>:
   Chip_UART_SendByte( lpcUarts[uart].uartAddr, value );
1a004f20:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a004f24:	0083      	lsls	r3, r0, #2
1a004f26:	4a02      	ldr	r2, [pc, #8]	; (1a004f30 <uartTxWrite+0x10>)
1a004f28:	58d3      	ldr	r3, [r2, r3]
	pUART->THR = (uint32_t) data;
1a004f2a:	6019      	str	r1, [r3, #0]
}
1a004f2c:	4770      	bx	lr
1a004f2e:	bf00      	nop
1a004f30:	1a0070c4 	.word	0x1a0070c4

1a004f34 <uartInit>:
{
1a004f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a004f38:	4680      	mov	r8, r0
1a004f3a:	4689      	mov	r9, r1
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a004f3c:	4c19      	ldr	r4, [pc, #100]	; (1a004fa4 <uartInit+0x70>)
1a004f3e:	0045      	lsls	r5, r0, #1
1a004f40:	182a      	adds	r2, r5, r0
1a004f42:	0093      	lsls	r3, r2, #2
1a004f44:	18e6      	adds	r6, r4, r3
1a004f46:	58e7      	ldr	r7, [r4, r3]
1a004f48:	4638      	mov	r0, r7
1a004f4a:	f7ff f957 	bl	1a0041fc <Chip_UART_Init>
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a004f4e:	4649      	mov	r1, r9
1a004f50:	4638      	mov	r0, r7
1a004f52:	f7ff f97d 	bl	1a004250 <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a004f56:	2307      	movs	r3, #7
1a004f58:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a004f5a:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a004f5c:	2301      	movs	r3, #1
1a004f5e:	65fb      	str	r3, [r7, #92]	; 0x5c
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a004f60:	7930      	ldrb	r0, [r6, #4]
1a004f62:	7973      	ldrb	r3, [r6, #5]
1a004f64:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a004f66:	f042 0218 	orr.w	r2, r2, #24
1a004f6a:	490f      	ldr	r1, [pc, #60]	; (1a004fa8 <uartInit+0x74>)
1a004f6c:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a004f70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a004f74:	79f0      	ldrb	r0, [r6, #7]
1a004f76:	7a33      	ldrb	r3, [r6, #8]
1a004f78:	7a72      	ldrb	r2, [r6, #9]
1a004f7a:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a004f7e:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a004f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   if( uart == UART_485 ) {
1a004f86:	f1b8 0f01 	cmp.w	r8, #1
1a004f8a:	d001      	beq.n	1a004f90 <uartInit+0x5c>
}
1a004f8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a004f90:	4a06      	ldr	r2, [pc, #24]	; (1a004fac <uartInit+0x78>)
1a004f92:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a004f94:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a004f98:	64d3      	str	r3, [r2, #76]	; 0x4c
1a004f9a:	221a      	movs	r2, #26
1a004f9c:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a004fa0:	e7f4      	b.n	1a004f8c <uartInit+0x58>
1a004fa2:	bf00      	nop
1a004fa4:	1a0070c4 	.word	0x1a0070c4
1a004fa8:	40086000 	.word	0x40086000
1a004fac:	40081000 	.word	0x40081000

1a004fb0 <uartWriteByte>:
{
1a004fb0:	b538      	push	{r3, r4, r5, lr}
1a004fb2:	4604      	mov	r4, r0
1a004fb4:	460d      	mov	r5, r1
   while( uartTxReady( uart ) == FALSE );
1a004fb6:	4620      	mov	r0, r4
1a004fb8:	f7ff ff9c 	bl	1a004ef4 <uartTxReady>
1a004fbc:	2800      	cmp	r0, #0
1a004fbe:	d0fa      	beq.n	1a004fb6 <uartWriteByte+0x6>
   uartTxWrite( uart, value );
1a004fc0:	4629      	mov	r1, r5
1a004fc2:	4620      	mov	r0, r4
1a004fc4:	f7ff ffac 	bl	1a004f20 <uartTxWrite>
}
1a004fc8:	bd38      	pop	{r3, r4, r5, pc}

1a004fca <UART2_IRQHandler>:

// UART2 (USB-UART) or UART_ENET
// 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26)
void UART2_IRQHandler(void)
{
1a004fca:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_USB );
1a004fcc:	2003      	movs	r0, #3
1a004fce:	f7ff fe5b 	bl	1a004c88 <uartProcessIRQ>
}
1a004fd2:	bd08      	pop	{r3, pc}

1a004fd4 <UART3_IRQHandler>:

// UART3 (RS232)
// 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27)
void UART3_IRQHandler(void)
{
1a004fd4:	b508      	push	{r3, lr}
   uartProcessIRQ( UART_232 );
1a004fd6:	2005      	movs	r0, #5
1a004fd8:	f7ff fe56 	bl	1a004c88 <uartProcessIRQ>
}
1a004fdc:	bd08      	pop	{r3, pc}

1a004fde <tickRead>:
}
*/

// Read Tick Counter
tick_t tickRead( void )
{
1a004fde:	b508      	push	{r3, lr}
   #ifdef USE_FREERTOS
      return xTaskGetTickCount();
1a004fe0:	f7fe f810 	bl	1a003004 <xTaskGetTickCount>
   #else
      return tickCounter;
   #endif
}
1a004fe4:	2100      	movs	r1, #0
1a004fe6:	bd08      	pop	{r3, pc}

1a004fe8 <errorOcurred>:

/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred( void* ptr )
{
1a004fe8:	e7fe      	b.n	1a004fe8 <errorOcurred>

1a004fea <doNothing>:
   while(1);
}

static void doNothing( void* ptr )
{
}
1a004fea:	4770      	bx	lr

1a004fec <TIMER0_IRQHandler>:
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void)
{
1a004fec:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a004fee:	2400      	movs	r4, #0
1a004ff0:	e001      	b.n	1a004ff6 <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a004ff2:	3401      	adds	r4, #1
1a004ff4:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a004ff6:	2c03      	cmp	r4, #3
1a004ff8:	d812      	bhi.n	1a005020 <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ) {
1a004ffa:	b265      	sxtb	r5, r4
 * @note	Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a004ffc:	4b09      	ldr	r3, [pc, #36]	; (1a005024 <TIMER0_IRQHandler+0x38>)
1a004ffe:	681a      	ldr	r2, [r3, #0]
1a005000:	f004 010f 	and.w	r1, r4, #15
1a005004:	2301      	movs	r3, #1
1a005006:	408b      	lsls	r3, r1
1a005008:	421a      	tst	r2, r3
1a00500a:	d0f2      	beq.n	1a004ff2 <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a00500c:	4b06      	ldr	r3, [pc, #24]	; (1a005028 <TIMER0_IRQHandler+0x3c>)
1a00500e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a005012:	2000      	movs	r0, #0
1a005014:	4798      	blx	r3
 * @return	Nothing
 * @note	Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a005016:	2301      	movs	r3, #1
1a005018:	40ab      	lsls	r3, r5
1a00501a:	4a02      	ldr	r2, [pc, #8]	; (1a005024 <TIMER0_IRQHandler+0x38>)
1a00501c:	6013      	str	r3, [r2, #0]
1a00501e:	e7e8      	b.n	1a004ff2 <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a005020:	bd38      	pop	{r3, r4, r5, pc}
1a005022:	bf00      	nop
1a005024:	40084000 	.word	0x40084000
1a005028:	10001870 	.word	0x10001870

1a00502c <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void )
{
1a00502c:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00502e:	2400      	movs	r4, #0
1a005030:	e001      	b.n	1a005036 <TIMER1_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a005032:	3401      	adds	r4, #1
1a005034:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a005036:	2c03      	cmp	r4, #3
1a005038:	d813      	bhi.n	1a005062 <TIMER1_IRQHandler+0x36>
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ) {
1a00503a:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a00503c:	4b09      	ldr	r3, [pc, #36]	; (1a005064 <TIMER1_IRQHandler+0x38>)
1a00503e:	681a      	ldr	r2, [r3, #0]
1a005040:	f004 010f 	and.w	r1, r4, #15
1a005044:	2301      	movs	r3, #1
1a005046:	408b      	lsls	r3, r1
1a005048:	421a      	tst	r2, r3
1a00504a:	d0f2      	beq.n	1a005032 <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a00504c:	1d23      	adds	r3, r4, #4
1a00504e:	4a06      	ldr	r2, [pc, #24]	; (1a005068 <TIMER1_IRQHandler+0x3c>)
1a005050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a005054:	2000      	movs	r0, #0
1a005056:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a005058:	2301      	movs	r3, #1
1a00505a:	40ab      	lsls	r3, r5
1a00505c:	4a01      	ldr	r2, [pc, #4]	; (1a005064 <TIMER1_IRQHandler+0x38>)
1a00505e:	6013      	str	r3, [r2, #0]
1a005060:	e7e7      	b.n	1a005032 <TIMER1_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a005062:	bd38      	pop	{r3, r4, r5, pc}
1a005064:	40085000 	.word	0x40085000
1a005068:	10001870 	.word	0x10001870

1a00506c <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void )
{
1a00506c:	b538      	push	{r3, r4, r5, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a00506e:	2400      	movs	r4, #0
1a005070:	e001      	b.n	1a005076 <TIMER2_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a005072:	3401      	adds	r4, #1
1a005074:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a005076:	2c03      	cmp	r4, #3
1a005078:	d814      	bhi.n	1a0050a4 <TIMER2_IRQHandler+0x38>
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ) {
1a00507a:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a00507c:	4b0a      	ldr	r3, [pc, #40]	; (1a0050a8 <TIMER2_IRQHandler+0x3c>)
1a00507e:	681a      	ldr	r2, [r3, #0]
1a005080:	f004 010f 	and.w	r1, r4, #15
1a005084:	2301      	movs	r3, #1
1a005086:	408b      	lsls	r3, r1
1a005088:	421a      	tst	r2, r3
1a00508a:	d0f2      	beq.n	1a005072 <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a00508c:	f104 0308 	add.w	r3, r4, #8
1a005090:	4a06      	ldr	r2, [pc, #24]	; (1a0050ac <TIMER2_IRQHandler+0x40>)
1a005092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a005096:	2000      	movs	r0, #0
1a005098:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a00509a:	2301      	movs	r3, #1
1a00509c:	40ab      	lsls	r3, r5
1a00509e:	4a02      	ldr	r2, [pc, #8]	; (1a0050a8 <TIMER2_IRQHandler+0x3c>)
1a0050a0:	6013      	str	r3, [r2, #0]
1a0050a2:	e7e6      	b.n	1a005072 <TIMER2_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a0050a4:	bd38      	pop	{r3, r4, r5, pc}
1a0050a6:	bf00      	nop
1a0050a8:	400c3000 	.word	0x400c3000
1a0050ac:	10001870 	.word	0x10001870

1a0050b0 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void )
{
1a0050b0:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0050b2:	2400      	movs	r4, #0
1a0050b4:	e001      	b.n	1a0050ba <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ) {
1a0050b6:	3401      	adds	r4, #1
1a0050b8:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a0050ba:	2c03      	cmp	r4, #3
1a0050bc:	d814      	bhi.n	1a0050e8 <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)) {
1a0050be:	b265      	sxtb	r5, r4
	return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a0050c0:	4b0a      	ldr	r3, [pc, #40]	; (1a0050ec <TIMER3_IRQHandler+0x3c>)
1a0050c2:	681a      	ldr	r2, [r3, #0]
1a0050c4:	f004 010f 	and.w	r1, r4, #15
1a0050c8:	2301      	movs	r3, #1
1a0050ca:	408b      	lsls	r3, r1
1a0050cc:	421a      	tst	r2, r3
1a0050ce:	d0f2      	beq.n	1a0050b6 <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])(0);
1a0050d0:	f104 030c 	add.w	r3, r4, #12
1a0050d4:	4a06      	ldr	r2, [pc, #24]	; (1a0050f0 <TIMER3_IRQHandler+0x40>)
1a0050d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0050da:	2000      	movs	r0, #0
1a0050dc:	4798      	blx	r3
	pTMR->IR = TIMER_IR_CLR(matchnum);
1a0050de:	2301      	movs	r3, #1
1a0050e0:	40ab      	lsls	r3, r5
1a0050e2:	4a02      	ldr	r2, [pc, #8]	; (1a0050ec <TIMER3_IRQHandler+0x3c>)
1a0050e4:	6013      	str	r3, [r2, #0]
1a0050e6:	e7e6      	b.n	1a0050b6 <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a0050e8:	bd38      	pop	{r3, r4, r5, pc}
1a0050ea:	bf00      	nop
1a0050ec:	400c4000 	.word	0x400c4000
1a0050f0:	10001870 	.word	0x10001870

1a0050f4 <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0050f4:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0050f6:	4d0b      	ldr	r5, [pc, #44]	; (1a005124 <gpioObtainPinInit+0x30>)
1a0050f8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0050fc:	182c      	adds	r4, r5, r0
1a0050fe:	5628      	ldrsb	r0, [r5, r0]
1a005100:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a005102:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a005106:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a005108:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a00510c:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a00510e:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a005112:	9b02      	ldr	r3, [sp, #8]
1a005114:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a005116:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a00511a:	9b03      	ldr	r3, [sp, #12]
1a00511c:	701a      	strb	r2, [r3, #0]
}
1a00511e:	bc30      	pop	{r4, r5}
1a005120:	4770      	bx	lr
1a005122:	bf00      	nop
1a005124:	1a00710c 	.word	0x1a00710c

1a005128 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a005128:	f110 0f02 	cmn.w	r0, #2
1a00512c:	f000 80c7 	beq.w	1a0052be <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a005130:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a005134:	f000 80c5 	beq.w	1a0052c2 <gpioInit+0x19a>
{
1a005138:	b570      	push	{r4, r5, r6, lr}
1a00513a:	b084      	sub	sp, #16
1a00513c:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00513e:	2300      	movs	r3, #0
1a005140:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a005144:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a005148:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00514c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a005150:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a005154:	f10d 030b 	add.w	r3, sp, #11
1a005158:	9301      	str	r3, [sp, #4]
1a00515a:	ab03      	add	r3, sp, #12
1a00515c:	9300      	str	r3, [sp, #0]
1a00515e:	f10d 030d 	add.w	r3, sp, #13
1a005162:	f10d 020e 	add.w	r2, sp, #14
1a005166:	f10d 010f 	add.w	r1, sp, #15
1a00516a:	f7ff ffc3 	bl	1a0050f4 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a00516e:	2c05      	cmp	r4, #5
1a005170:	f200 80a9 	bhi.w	1a0052c6 <gpioInit+0x19e>
1a005174:	e8df f004 	tbb	[pc, r4]
1a005178:	45278109 	.word	0x45278109
1a00517c:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a00517e:	4853      	ldr	r0, [pc, #332]	; (1a0052cc <gpioInit+0x1a4>)
1a005180:	f7ff fcfc 	bl	1a004b7c <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a005184:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a005186:	b004      	add	sp, #16
1a005188:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a00518a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00518e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a005192:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a005196:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00519a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00519e:	494c      	ldr	r1, [pc, #304]	; (1a0052d0 <gpioInit+0x1a8>)
1a0051a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0051a4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0051a8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0051ac:	2001      	movs	r0, #1
1a0051ae:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a0051b2:	4c46      	ldr	r4, [pc, #280]	; (1a0052cc <gpioInit+0x1a4>)
1a0051b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0051b8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0051bc:	ea22 0201 	bic.w	r2, r2, r1
1a0051c0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0051c4:	e7df      	b.n	1a005186 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0051c6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0051ca:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0051ce:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0051d2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a0051d6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0051da:	493d      	ldr	r1, [pc, #244]	; (1a0052d0 <gpioInit+0x1a8>)
1a0051dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0051e0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0051e4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0051e8:	2001      	movs	r0, #1
1a0051ea:	fa00 f102 	lsl.w	r1, r0, r2
1a0051ee:	4c37      	ldr	r4, [pc, #220]	; (1a0052cc <gpioInit+0x1a4>)
1a0051f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0051f4:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0051f8:	ea22 0201 	bic.w	r2, r2, r1
1a0051fc:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a005200:	e7c1      	b.n	1a005186 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a005202:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a005206:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00520a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00520e:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a005212:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a005216:	492e      	ldr	r1, [pc, #184]	; (1a0052d0 <gpioInit+0x1a8>)
1a005218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00521c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a005220:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a005224:	2001      	movs	r0, #1
1a005226:	fa00 f102 	lsl.w	r1, r0, r2
1a00522a:	4c28      	ldr	r4, [pc, #160]	; (1a0052cc <gpioInit+0x1a4>)
1a00522c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a005230:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a005234:	ea22 0201 	bic.w	r2, r2, r1
1a005238:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00523c:	e7a3      	b.n	1a005186 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00523e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a005242:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a005246:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00524a:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a00524e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a005252:	491f      	ldr	r1, [pc, #124]	; (1a0052d0 <gpioInit+0x1a8>)
1a005254:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a005258:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00525c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a005260:	2001      	movs	r0, #1
1a005262:	fa00 f102 	lsl.w	r1, r0, r2
1a005266:	4c19      	ldr	r4, [pc, #100]	; (1a0052cc <gpioInit+0x1a4>)
1a005268:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00526c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a005270:	ea22 0201 	bic.w	r2, r2, r1
1a005274:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a005278:	e785      	b.n	1a005186 <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00527a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00527e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a005282:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a005286:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00528a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00528e:	4910      	ldr	r1, [pc, #64]	; (1a0052d0 <gpioInit+0x1a8>)
1a005290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a005294:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a005298:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a00529c:	2001      	movs	r0, #1
1a00529e:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a0052a2:	4b0a      	ldr	r3, [pc, #40]	; (1a0052cc <gpioInit+0x1a4>)
1a0052a4:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a0052a8:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a0052ac:	4331      	orrs	r1, r6
1a0052ae:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a0052b2:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a0052b4:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a0052b8:	2100      	movs	r1, #0
1a0052ba:	5499      	strb	r1, [r3, r2]
1a0052bc:	e763      	b.n	1a005186 <gpioInit+0x5e>
	  return FALSE;
1a0052be:	2000      	movs	r0, #0
1a0052c0:	4770      	bx	lr
	  return FALSE;
1a0052c2:	2000      	movs	r0, #0
}
1a0052c4:	4770      	bx	lr
      ret_val = 0;
1a0052c6:	2000      	movs	r0, #0
1a0052c8:	e75d      	b.n	1a005186 <gpioInit+0x5e>
1a0052ca:	bf00      	nop
1a0052cc:	400f4000 	.word	0x400f4000
1a0052d0:	40086000 	.word	0x40086000

1a0052d4 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a0052d4:	f110 0f02 	cmn.w	r0, #2
1a0052d8:	d02d      	beq.n	1a005336 <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a0052da:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0052de:	d02c      	beq.n	1a00533a <gpioWrite+0x66>
{
1a0052e0:	b510      	push	{r4, lr}
1a0052e2:	b084      	sub	sp, #16
1a0052e4:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0052e6:	2300      	movs	r3, #0
1a0052e8:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0052ec:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0052f0:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0052f4:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0052f8:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0052fc:	f10d 030b 	add.w	r3, sp, #11
1a005300:	9301      	str	r3, [sp, #4]
1a005302:	ab03      	add	r3, sp, #12
1a005304:	9300      	str	r3, [sp, #0]
1a005306:	f10d 030d 	add.w	r3, sp, #13
1a00530a:	f10d 020e 	add.w	r2, sp, #14
1a00530e:	f10d 010f 	add.w	r1, sp, #15
1a005312:	f7ff feef 	bl	1a0050f4 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a005316:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00531a:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a00531e:	1c21      	adds	r1, r4, #0
1a005320:	bf18      	it	ne
1a005322:	2101      	movne	r1, #1
1a005324:	015b      	lsls	r3, r3, #5
1a005326:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00532a:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00532e:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a005330:	2001      	movs	r0, #1
}
1a005332:	b004      	add	sp, #16
1a005334:	bd10      	pop	{r4, pc}
	  return FALSE;
1a005336:	2000      	movs	r0, #0
1a005338:	4770      	bx	lr
	  return FALSE;
1a00533a:	2000      	movs	r0, #0
}
1a00533c:	4770      	bx	lr

1a00533e <gpioRead>:
}


bool_t gpioRead( gpioMap_t pin )
{
   if( pin == VCC ){
1a00533e:	f110 0f02 	cmn.w	r0, #2
1a005342:	d02c      	beq.n	1a00539e <gpioRead+0x60>
      return TRUE;
   }
   if( pin == GND ){
1a005344:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a005348:	d02b      	beq.n	1a0053a2 <gpioRead+0x64>
{
1a00534a:	b500      	push	{lr}
1a00534c:	b085      	sub	sp, #20
      return FALSE;
   }

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a00534e:	2300      	movs	r3, #0
1a005350:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a005354:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a005358:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a00535c:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a005360:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a005364:	f10d 030b 	add.w	r3, sp, #11
1a005368:	9301      	str	r3, [sp, #4]
1a00536a:	ab03      	add	r3, sp, #12
1a00536c:	9300      	str	r3, [sp, #0]
1a00536e:	f10d 030d 	add.w	r3, sp, #13
1a005372:	f10d 020e 	add.w	r2, sp, #14
1a005376:	f10d 010f 	add.w	r1, sp, #15
1a00537a:	f7ff febb 	bl	1a0050f4 <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a00537e:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a005382:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a005386:	015b      	lsls	r3, r3, #5
1a005388:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a00538c:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a005390:	5c98      	ldrb	r0, [r3, r2]
1a005392:	3000      	adds	r0, #0
1a005394:	bf18      	it	ne
1a005396:	2001      	movne	r0, #1

   return ret_val;
}
1a005398:	b005      	add	sp, #20
1a00539a:	f85d fb04 	ldr.w	pc, [sp], #4
      return TRUE;
1a00539e:	2001      	movs	r0, #1
1a0053a0:	4770      	bx	lr
      return FALSE;
1a0053a2:	2000      	movs	r0, #0
}
1a0053a4:	4770      	bx	lr

1a0053a6 <gpioToggle>:
{
1a0053a6:	b510      	push	{r4, lr}
1a0053a8:	4604      	mov	r4, r0
   return gpioWrite( pin, !gpioRead(pin) );
1a0053aa:	f7ff ffc8 	bl	1a00533e <gpioRead>
1a0053ae:	fab0 f180 	clz	r1, r0
1a0053b2:	0949      	lsrs	r1, r1, #5
1a0053b4:	4620      	mov	r0, r4
1a0053b6:	f7ff ff8d 	bl	1a0052d4 <gpioWrite>
}
1a0053ba:	bd10      	pop	{r4, pc}

1a0053bc <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a0053bc:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a0053be:	4b04      	ldr	r3, [pc, #16]	; (1a0053d0 <USB0_IRQHandler+0x14>)
1a0053c0:	681b      	ldr	r3, [r3, #0]
1a0053c2:	681b      	ldr	r3, [r3, #0]
1a0053c4:	68db      	ldr	r3, [r3, #12]
1a0053c6:	4a03      	ldr	r2, [pc, #12]	; (1a0053d4 <USB0_IRQHandler+0x18>)
1a0053c8:	6810      	ldr	r0, [r2, #0]
1a0053ca:	4798      	blx	r3
}
1a0053cc:	bd08      	pop	{r3, pc}
1a0053ce:	bf00      	nop
1a0053d0:	1000508c 	.word	0x1000508c
1a0053d4:	10004eb0 	.word	0x10004eb0

1a0053d8 <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a0053d8:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a0053da:	f7ff faf9 	bl	1a0049d0 <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a0053de:	4b18      	ldr	r3, [pc, #96]	; (1a005440 <boardInit+0x68>)
1a0053e0:	6818      	ldr	r0, [r3, #0]
1a0053e2:	f7ff fc43 	bl	1a004c6c <cyclesCounterInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a0053e6:	2105      	movs	r1, #5
1a0053e8:	2000      	movs	r0, #0
1a0053ea:	f7ff fe9d 	bl	1a005128 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a0053ee:	2100      	movs	r1, #0
1a0053f0:	2024      	movs	r0, #36	; 0x24
1a0053f2:	f7ff fe99 	bl	1a005128 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a0053f6:	2100      	movs	r1, #0
1a0053f8:	2025      	movs	r0, #37	; 0x25
1a0053fa:	f7ff fe95 	bl	1a005128 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a0053fe:	2100      	movs	r1, #0
1a005400:	2026      	movs	r0, #38	; 0x26
1a005402:	f7ff fe91 	bl	1a005128 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a005406:	2100      	movs	r1, #0
1a005408:	2027      	movs	r0, #39	; 0x27
1a00540a:	f7ff fe8d 	bl	1a005128 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a00540e:	2101      	movs	r1, #1
1a005410:	2028      	movs	r0, #40	; 0x28
1a005412:	f7ff fe89 	bl	1a005128 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a005416:	2101      	movs	r1, #1
1a005418:	2029      	movs	r0, #41	; 0x29
1a00541a:	f7ff fe85 	bl	1a005128 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a00541e:	2101      	movs	r1, #1
1a005420:	202a      	movs	r0, #42	; 0x2a
1a005422:	f7ff fe81 	bl	1a005128 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a005426:	2101      	movs	r1, #1
1a005428:	202b      	movs	r0, #43	; 0x2b
1a00542a:	f7ff fe7d 	bl	1a005128 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a00542e:	2101      	movs	r1, #1
1a005430:	202c      	movs	r0, #44	; 0x2c
1a005432:	f7ff fe79 	bl	1a005128 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a005436:	2101      	movs	r1, #1
1a005438:	202d      	movs	r0, #45	; 0x2d
1a00543a:	f7ff fe75 	bl	1a005128 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a00543e:	bd08      	pop	{r3, pc}
1a005440:	10005088 	.word	0x10005088

1a005444 <delayInit>:


/* ---- Non Blocking Delay ---- */

void delayInit( delay_t * delay, tick_t duration )
{
1a005444:	b510      	push	{r4, lr}
1a005446:	4604      	mov	r4, r0
1a005448:	4610      	mov	r0, r2
1a00544a:	4619      	mov	r1, r3
   delay->duration = duration/tickRateMS;
1a00544c:	4b04      	ldr	r3, [pc, #16]	; (1a005460 <delayInit+0x1c>)
1a00544e:	e9d3 2300 	ldrd	r2, r3, [r3]
1a005452:	f000 f9f9 	bl	1a005848 <__aeabi_uldivmod>
1a005456:	e9c4 0102 	strd	r0, r1, [r4, #8]
   delay->running = 0;
1a00545a:	2300      	movs	r3, #0
1a00545c:	7423      	strb	r3, [r4, #16]
}
1a00545e:	bd10      	pop	{r4, pc}
1a005460:	10001868 	.word	0x10001868

1a005464 <delayRead>:

bool_t delayRead( delay_t * delay )
{
1a005464:	b570      	push	{r4, r5, r6, lr}
1a005466:	4604      	mov	r4, r0
   bool_t timeArrived = 0;

   if( !delay->running ) {
1a005468:	7c05      	ldrb	r5, [r0, #16]
1a00546a:	b195      	cbz	r5, 1a005492 <delayRead+0x2e>
      delay->startTime = tickRead();
      delay->running = 1;
   } else {
      if ( (tick_t)(tickRead() - delay->startTime) >= delay->duration ) {
1a00546c:	f7ff fdb7 	bl	1a004fde <tickRead>
1a005470:	e9d4 2300 	ldrd	r2, r3, [r4]
1a005474:	1a82      	subs	r2, r0, r2
1a005476:	eb61 0303 	sbc.w	r3, r1, r3
1a00547a:	4615      	mov	r5, r2
1a00547c:	461e      	mov	r6, r3
1a00547e:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
1a005482:	429e      	cmp	r6, r3
1a005484:	bf08      	it	eq
1a005486:	4295      	cmpeq	r5, r2
1a005488:	d30b      	bcc.n	1a0054a2 <delayRead+0x3e>
         timeArrived = 1;
         delay->running = 0;
1a00548a:	2300      	movs	r3, #0
1a00548c:	7423      	strb	r3, [r4, #16]
         timeArrived = 1;
1a00548e:	2501      	movs	r5, #1
1a005490:	e005      	b.n	1a00549e <delayRead+0x3a>
      delay->startTime = tickRead();
1a005492:	f7ff fda4 	bl	1a004fde <tickRead>
1a005496:	e9c4 0100 	strd	r0, r1, [r4]
      delay->running = 1;
1a00549a:	2301      	movs	r3, #1
1a00549c:	7423      	strb	r3, [r4, #16]
      }
   }

   return timeArrived;
}
1a00549e:	4628      	mov	r0, r5
1a0054a0:	bd70      	pop	{r4, r5, r6, pc}
   bool_t timeArrived = 0;
1a0054a2:	2500      	movs	r5, #0
1a0054a4:	e7fb      	b.n	1a00549e <delayRead+0x3a>
1a0054a6:	Address 0x000000001a0054a6 is out of bounds.


1a0054a8 <_outbyte>:
static int print(char **out, int *varg);

/*==================[internal data definition]===============================*/

void _outbyte(int c)
{
1a0054a8:	b508      	push	{r3, lr}
   uartWriteByte(UartPrintf, (char)c);
1a0054aa:	b2c1      	uxtb	r1, r0
1a0054ac:	4b02      	ldr	r3, [pc, #8]	; (1a0054b8 <_outbyte+0x10>)
1a0054ae:	7818      	ldrb	r0, [r3, #0]
1a0054b0:	f7ff fd7e 	bl	1a004fb0 <uartWriteByte>
}
1a0054b4:	bd08      	pop	{r3, pc}
1a0054b6:	bf00      	nop
1a0054b8:	100018b0 	.word	0x100018b0

1a0054bc <outbyte>:

void outbyte(int c)
{
   static char prev = 0;
   if (c < ' ' && c != '\r' && c != '\n' && c != '\t' && c != '\b')
1a0054bc:	281f      	cmp	r0, #31
1a0054be:	dc08      	bgt.n	1a0054d2 <outbyte+0x16>
1a0054c0:	280d      	cmp	r0, #13
1a0054c2:	d006      	beq.n	1a0054d2 <outbyte+0x16>
1a0054c4:	280a      	cmp	r0, #10
1a0054c6:	d004      	beq.n	1a0054d2 <outbyte+0x16>
1a0054c8:	2809      	cmp	r0, #9
1a0054ca:	d002      	beq.n	1a0054d2 <outbyte+0x16>
1a0054cc:	2808      	cmp	r0, #8
1a0054ce:	d000      	beq.n	1a0054d2 <outbyte+0x16>
1a0054d0:	4770      	bx	lr
{
1a0054d2:	b510      	push	{r4, lr}
1a0054d4:	4604      	mov	r4, r0
      return;
   if (c == '\n' && prev != '\r') _outbyte('\r');
1a0054d6:	280a      	cmp	r0, #10
1a0054d8:	d005      	beq.n	1a0054e6 <outbyte+0x2a>
   _outbyte(c);
1a0054da:	4620      	mov	r0, r4
1a0054dc:	f7ff ffe4 	bl	1a0054a8 <_outbyte>
   prev = c;
1a0054e0:	4b05      	ldr	r3, [pc, #20]	; (1a0054f8 <outbyte+0x3c>)
1a0054e2:	701c      	strb	r4, [r3, #0]
}
1a0054e4:	bd10      	pop	{r4, pc}
   if (c == '\n' && prev != '\r') _outbyte('\r');
1a0054e6:	4b04      	ldr	r3, [pc, #16]	; (1a0054f8 <outbyte+0x3c>)
1a0054e8:	781b      	ldrb	r3, [r3, #0]
1a0054ea:	2b0d      	cmp	r3, #13
1a0054ec:	d0f5      	beq.n	1a0054da <outbyte+0x1e>
1a0054ee:	200d      	movs	r0, #13
1a0054f0:	f7ff ffda 	bl	1a0054a8 <_outbyte>
1a0054f4:	e7f1      	b.n	1a0054da <outbyte+0x1e>
1a0054f6:	bf00      	nop
1a0054f8:	10004eb4 	.word	0x10004eb4

1a0054fc <printchar>:
 * termina sacando un dato por la UART.
 * @param str
 * @param c
 */
static void printchar(char **str, int c)
{
1a0054fc:	b508      	push	{r3, lr}
   extern void putchar(int c);
   if (str) {
1a0054fe:	b128      	cbz	r0, 1a00550c <printchar+0x10>
      **str = c;
1a005500:	6802      	ldr	r2, [r0, #0]
1a005502:	7011      	strb	r1, [r2, #0]
      ++(*str);
1a005504:	6802      	ldr	r2, [r0, #0]
1a005506:	3201      	adds	r2, #1
1a005508:	6002      	str	r2, [r0, #0]
   } else {
      (void)putchar(c);
   }
}
1a00550a:	bd08      	pop	{r3, pc}
1a00550c:	4608      	mov	r0, r1
      (void)putchar(c);
1a00550e:	f7ff ffd5 	bl	1a0054bc <outbyte>
}
1a005512:	e7fa      	b.n	1a00550a <printchar+0xe>

1a005514 <prints>:

static int prints(char **out, const char *string, int width, int pad)
{
1a005514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a005518:	4607      	mov	r7, r0
1a00551a:	460e      	mov	r6, r1
   register int pc = 0, padchar = ' ';

   if (width > 0) {
1a00551c:	1e15      	subs	r5, r2, #0
1a00551e:	dd02      	ble.n	1a005526 <prints+0x12>
      register int len = 0;
      register const char *ptr;
      for (ptr = string; *ptr; ++ptr) ++len;
1a005520:	460a      	mov	r2, r1
      register int len = 0;
1a005522:	2100      	movs	r1, #0
1a005524:	e008      	b.n	1a005538 <prints+0x24>
   register int pc = 0, padchar = ' ';
1a005526:	f04f 0820 	mov.w	r8, #32
      if (len >= width) width = 0;
      else width -= len;
      if (pad & PAD_ZERO) padchar = '0';
   }
   if (!(pad & PAD_RIGHT)) {
1a00552a:	f013 0401 	ands.w	r4, r3, #1
1a00552e:	d01a      	beq.n	1a005566 <prints+0x52>
   register int pc = 0, padchar = ' ';
1a005530:	2400      	movs	r4, #0
1a005532:	e020      	b.n	1a005576 <prints+0x62>
      for (ptr = string; *ptr; ++ptr) ++len;
1a005534:	3101      	adds	r1, #1
1a005536:	3201      	adds	r2, #1
1a005538:	7810      	ldrb	r0, [r2, #0]
1a00553a:	2800      	cmp	r0, #0
1a00553c:	d1fa      	bne.n	1a005534 <prints+0x20>
      if (len >= width) width = 0;
1a00553e:	42a9      	cmp	r1, r5
1a005540:	da06      	bge.n	1a005550 <prints+0x3c>
      else width -= len;
1a005542:	1a6d      	subs	r5, r5, r1
      if (pad & PAD_ZERO) padchar = '0';
1a005544:	f013 0f02 	tst.w	r3, #2
1a005548:	d104      	bne.n	1a005554 <prints+0x40>
   register int pc = 0, padchar = ' ';
1a00554a:	f04f 0820 	mov.w	r8, #32
1a00554e:	e7ec      	b.n	1a00552a <prints+0x16>
      if (len >= width) width = 0;
1a005550:	2500      	movs	r5, #0
1a005552:	e7f7      	b.n	1a005544 <prints+0x30>
      if (pad & PAD_ZERO) padchar = '0';
1a005554:	f04f 0830 	mov.w	r8, #48	; 0x30
1a005558:	e7e7      	b.n	1a00552a <prints+0x16>
      for ( ; width > 0; --width) {
         printchar (out, padchar);
1a00555a:	4641      	mov	r1, r8
1a00555c:	4638      	mov	r0, r7
1a00555e:	f7ff ffcd 	bl	1a0054fc <printchar>
         ++pc;
1a005562:	3401      	adds	r4, #1
      for ( ; width > 0; --width) {
1a005564:	3d01      	subs	r5, #1
1a005566:	2d00      	cmp	r5, #0
1a005568:	dcf7      	bgt.n	1a00555a <prints+0x46>
1a00556a:	e004      	b.n	1a005576 <prints+0x62>
      }
   }
   for ( ; *string ; ++string) {
      printchar (out, *string);
1a00556c:	4638      	mov	r0, r7
1a00556e:	f7ff ffc5 	bl	1a0054fc <printchar>
      ++pc;
1a005572:	3401      	adds	r4, #1
   for ( ; *string ; ++string) {
1a005574:	3601      	adds	r6, #1
1a005576:	7831      	ldrb	r1, [r6, #0]
1a005578:	2900      	cmp	r1, #0
1a00557a:	d1f7      	bne.n	1a00556c <prints+0x58>
1a00557c:	e005      	b.n	1a00558a <prints+0x76>
   }
   for ( ; width > 0; --width) {
      printchar (out, padchar);
1a00557e:	4641      	mov	r1, r8
1a005580:	4638      	mov	r0, r7
1a005582:	f7ff ffbb 	bl	1a0054fc <printchar>
      ++pc;
1a005586:	3401      	adds	r4, #1
   for ( ; width > 0; --width) {
1a005588:	3d01      	subs	r5, #1
1a00558a:	2d00      	cmp	r5, #0
1a00558c:	dcf7      	bgt.n	1a00557e <prints+0x6a>
   }
   return pc;
}
1a00558e:	4620      	mov	r0, r4
1a005590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

1a005594 <printi>:

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
1a005594:	b5f0      	push	{r4, r5, r6, r7, lr}
1a005596:	b085      	sub	sp, #20
1a005598:	4607      	mov	r7, r0
1a00559a:	980c      	ldr	r0, [sp, #48]	; 0x30
   char print_buf[PRINT_BUF_LEN];
   register char *s;
   register int t, neg = 0, pc = 0;
   register unsigned int u = i;

   if (i == 0) {
1a00559c:	b151      	cbz	r1, 1a0055b4 <printi+0x20>
1a00559e:	461e      	mov	r6, r3
1a0055a0:	460c      	mov	r4, r1
      print_buf[0] = '0';
      print_buf[1] = '\0';
      return prints (out, print_buf, width, pad);
   }

   if (sg && b == 10 && i < 0) {
1a0055a2:	b113      	cbz	r3, 1a0055aa <printi+0x16>
1a0055a4:	2a0a      	cmp	r2, #10
1a0055a6:	d012      	beq.n	1a0055ce <printi+0x3a>
   register int t, neg = 0, pc = 0;
1a0055a8:	2600      	movs	r6, #0
      neg = 1;
      u = -i;
   }

   s = print_buf + PRINT_BUF_LEN-1;
   *s = '\0';
1a0055aa:	ad04      	add	r5, sp, #16
1a0055ac:	2300      	movs	r3, #0
1a0055ae:	f805 3d01 	strb.w	r3, [r5, #-1]!

   while (u) {
1a0055b2:	e018      	b.n	1a0055e6 <printi+0x52>
      print_buf[0] = '0';
1a0055b4:	2330      	movs	r3, #48	; 0x30
1a0055b6:	f88d 3004 	strb.w	r3, [sp, #4]
      print_buf[1] = '\0';
1a0055ba:	2300      	movs	r3, #0
1a0055bc:	f88d 3005 	strb.w	r3, [sp, #5]
      return prints (out, print_buf, width, pad);
1a0055c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a0055c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
1a0055c4:	a901      	add	r1, sp, #4
1a0055c6:	4638      	mov	r0, r7
1a0055c8:	f7ff ffa4 	bl	1a005514 <prints>
1a0055cc:	e029      	b.n	1a005622 <printi+0x8e>
   if (sg && b == 10 && i < 0) {
1a0055ce:	2900      	cmp	r1, #0
1a0055d0:	db01      	blt.n	1a0055d6 <printi+0x42>
   register int t, neg = 0, pc = 0;
1a0055d2:	2600      	movs	r6, #0
1a0055d4:	e7e9      	b.n	1a0055aa <printi+0x16>
      u = -i;
1a0055d6:	424c      	negs	r4, r1
      neg = 1;
1a0055d8:	2601      	movs	r6, #1
1a0055da:	e7e6      	b.n	1a0055aa <printi+0x16>
      t = u % b;
      if( t >= 10 )
         t += letbase - '0' - 10;
      *--s = t + '0';
1a0055dc:	3330      	adds	r3, #48	; 0x30
1a0055de:	f805 3d01 	strb.w	r3, [r5, #-1]!
      u /= b;
1a0055e2:	fbb4 f4f2 	udiv	r4, r4, r2
   while (u) {
1a0055e6:	b14c      	cbz	r4, 1a0055fc <printi+0x68>
      t = u % b;
1a0055e8:	fbb4 f3f2 	udiv	r3, r4, r2
1a0055ec:	fb02 4313 	mls	r3, r2, r3, r4
      if( t >= 10 )
1a0055f0:	2b09      	cmp	r3, #9
1a0055f2:	ddf3      	ble.n	1a0055dc <printi+0x48>
         t += letbase - '0' - 10;
1a0055f4:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
1a0055f8:	440b      	add	r3, r1
1a0055fa:	e7ef      	b.n	1a0055dc <printi+0x48>
   }

   if (neg) {
1a0055fc:	b156      	cbz	r6, 1a005614 <printi+0x80>
      if( width && (pad & PAD_ZERO) ) {
1a0055fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a005600:	b11b      	cbz	r3, 1a00560a <printi+0x76>
1a005602:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a005604:	f013 0f02 	tst.w	r3, #2
1a005608:	d10d      	bne.n	1a005626 <printi+0x92>
         printchar (out, '-');
         ++pc;
         --width;
      } else {
         *--s = '-';
1a00560a:	232d      	movs	r3, #45	; 0x2d
1a00560c:	f805 3c01 	strb.w	r3, [r5, #-1]
1a005610:	3d01      	subs	r5, #1
   register int t, neg = 0, pc = 0;
1a005612:	2600      	movs	r6, #0
      }
   }

   return pc + prints (out, s, width, pad);
1a005614:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a005616:	9a0a      	ldr	r2, [sp, #40]	; 0x28
1a005618:	4629      	mov	r1, r5
1a00561a:	4638      	mov	r0, r7
1a00561c:	f7ff ff7a 	bl	1a005514 <prints>
1a005620:	4430      	add	r0, r6
}
1a005622:	b005      	add	sp, #20
1a005624:	bdf0      	pop	{r4, r5, r6, r7, pc}
         printchar (out, '-');
1a005626:	212d      	movs	r1, #45	; 0x2d
1a005628:	4638      	mov	r0, r7
1a00562a:	f7ff ff67 	bl	1a0054fc <printchar>
         --width;
1a00562e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1a005630:	3b01      	subs	r3, #1
1a005632:	930a      	str	r3, [sp, #40]	; 0x28
1a005634:	e7ee      	b.n	1a005614 <printi+0x80>
1a005636:	Address 0x000000001a005636 is out of bounds.


1a005638 <print>:

static int print(char **out, int *varg)
{
1a005638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00563c:	b086      	sub	sp, #24
1a00563e:	4606      	mov	r6, r0
   register int width, pad;
   register int pc = 0;
   register char *format = (char *)(*varg++);
1a005640:	1d0f      	adds	r7, r1, #4
1a005642:	680c      	ldr	r4, [r1, #0]
   register int pc = 0;
1a005644:	2500      	movs	r5, #0
   char scr[2];

   for (; *format != 0; ++format) {
1a005646:	e081      	b.n	1a00574c <print+0x114>
         ++format;
         width = pad = 0;
         if (*format == '\0') break;
         if (*format == '%') goto out;
         if (*format == '-') {
            ++format;
1a005648:	1ca2      	adds	r2, r4, #2
            pad = PAD_RIGHT;
1a00564a:	2301      	movs	r3, #1
1a00564c:	e08b      	b.n	1a005766 <print+0x12e>
         }
         while (*format == '0') {
            ++format;
1a00564e:	3401      	adds	r4, #1
            pad |= PAD_ZERO;
1a005650:	f043 0302 	orr.w	r3, r3, #2
         while (*format == '0') {
1a005654:	7822      	ldrb	r2, [r4, #0]
1a005656:	2a30      	cmp	r2, #48	; 0x30
1a005658:	d0f9      	beq.n	1a00564e <print+0x16>
         width = pad = 0;
1a00565a:	2200      	movs	r2, #0
1a00565c:	e006      	b.n	1a00566c <print+0x34>
         }
         for ( ; *format >= '0' && *format <= '9'; ++format) {
            width *= 10;
1a00565e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a005662:	0050      	lsls	r0, r2, #1
            width += *format - '0';
1a005664:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a005668:	4402      	add	r2, r0
         for ( ; *format >= '0' && *format <= '9'; ++format) {
1a00566a:	3401      	adds	r4, #1
1a00566c:	7821      	ldrb	r1, [r4, #0]
1a00566e:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
1a005672:	b2c0      	uxtb	r0, r0
1a005674:	2809      	cmp	r0, #9
1a005676:	d9f2      	bls.n	1a00565e <print+0x26>
         }
         if( *format == 's' ) {
1a005678:	2973      	cmp	r1, #115	; 0x73
1a00567a:	d018      	beq.n	1a0056ae <print+0x76>
            register char *s = *((char **)varg++);
            pc += prints (out, s?s:"(null)", width, pad);
            continue;
         }
         if( *format == 'd' ) {
1a00567c:	2964      	cmp	r1, #100	; 0x64
1a00567e:	d022      	beq.n	1a0056c6 <print+0x8e>
            pc += printi (out, *varg++, 10, 1, width, pad, 'a');
            continue;
         }
         if( *format == 'x' ) {
1a005680:	2978      	cmp	r1, #120	; 0x78
1a005682:	d02f      	beq.n	1a0056e4 <print+0xac>
            pc += printi (out, *varg++, 16, 0, width, pad, 'a');
            continue;
         }
         if( *format == 'X' ) {
1a005684:	2958      	cmp	r1, #88	; 0x58
1a005686:	d03c      	beq.n	1a005702 <print+0xca>
            pc += printi (out, *varg++, 16, 0, width, pad, 'A');
            continue;
         }
         if( *format == 'u' ) {
1a005688:	2975      	cmp	r1, #117	; 0x75
1a00568a:	d049      	beq.n	1a005720 <print+0xe8>
            pc += printi (out, *varg++, 10, 0, width, pad, 'a');
            continue;
         }
         if( *format == 'c' ) {
1a00568c:	2963      	cmp	r1, #99	; 0x63
1a00568e:	d15c      	bne.n	1a00574a <print+0x112>
            /* char are converted to int then pushed on the stack */
            scr[0] = *varg++;
1a005690:	f107 0804 	add.w	r8, r7, #4
1a005694:	6839      	ldr	r1, [r7, #0]
1a005696:	f88d 1014 	strb.w	r1, [sp, #20]
            scr[1] = '\0';
1a00569a:	2100      	movs	r1, #0
1a00569c:	f88d 1015 	strb.w	r1, [sp, #21]
            pc += prints (out, scr, width, pad);
1a0056a0:	a905      	add	r1, sp, #20
1a0056a2:	4630      	mov	r0, r6
1a0056a4:	f7ff ff36 	bl	1a005514 <prints>
1a0056a8:	4405      	add	r5, r0
            scr[0] = *varg++;
1a0056aa:	4647      	mov	r7, r8
            continue;
1a0056ac:	e04d      	b.n	1a00574a <print+0x112>
            register char *s = *((char **)varg++);
1a0056ae:	f107 0804 	add.w	r8, r7, #4
1a0056b2:	6839      	ldr	r1, [r7, #0]
            pc += prints (out, s?s:"(null)", width, pad);
1a0056b4:	b129      	cbz	r1, 1a0056c2 <print+0x8a>
1a0056b6:	4630      	mov	r0, r6
1a0056b8:	f7ff ff2c 	bl	1a005514 <prints>
1a0056bc:	4405      	add	r5, r0
            register char *s = *((char **)varg++);
1a0056be:	4647      	mov	r7, r8
            continue;
1a0056c0:	e043      	b.n	1a00574a <print+0x112>
            pc += prints (out, s?s:"(null)", width, pad);
1a0056c2:	492e      	ldr	r1, [pc, #184]	; (1a00577c <print+0x144>)
1a0056c4:	e7f7      	b.n	1a0056b6 <print+0x7e>
            pc += printi (out, *varg++, 10, 1, width, pad, 'a');
1a0056c6:	f107 0804 	add.w	r8, r7, #4
1a0056ca:	6839      	ldr	r1, [r7, #0]
1a0056cc:	2061      	movs	r0, #97	; 0x61
1a0056ce:	9002      	str	r0, [sp, #8]
1a0056d0:	9301      	str	r3, [sp, #4]
1a0056d2:	9200      	str	r2, [sp, #0]
1a0056d4:	2301      	movs	r3, #1
1a0056d6:	220a      	movs	r2, #10
1a0056d8:	4630      	mov	r0, r6
1a0056da:	f7ff ff5b 	bl	1a005594 <printi>
1a0056de:	4405      	add	r5, r0
1a0056e0:	4647      	mov	r7, r8
            continue;
1a0056e2:	e032      	b.n	1a00574a <print+0x112>
            pc += printi (out, *varg++, 16, 0, width, pad, 'a');
1a0056e4:	f107 0804 	add.w	r8, r7, #4
1a0056e8:	6839      	ldr	r1, [r7, #0]
1a0056ea:	2061      	movs	r0, #97	; 0x61
1a0056ec:	9002      	str	r0, [sp, #8]
1a0056ee:	9301      	str	r3, [sp, #4]
1a0056f0:	9200      	str	r2, [sp, #0]
1a0056f2:	2300      	movs	r3, #0
1a0056f4:	2210      	movs	r2, #16
1a0056f6:	4630      	mov	r0, r6
1a0056f8:	f7ff ff4c 	bl	1a005594 <printi>
1a0056fc:	4405      	add	r5, r0
1a0056fe:	4647      	mov	r7, r8
            continue;
1a005700:	e023      	b.n	1a00574a <print+0x112>
            pc += printi (out, *varg++, 16, 0, width, pad, 'A');
1a005702:	f107 0804 	add.w	r8, r7, #4
1a005706:	6839      	ldr	r1, [r7, #0]
1a005708:	2041      	movs	r0, #65	; 0x41
1a00570a:	9002      	str	r0, [sp, #8]
1a00570c:	9301      	str	r3, [sp, #4]
1a00570e:	9200      	str	r2, [sp, #0]
1a005710:	2300      	movs	r3, #0
1a005712:	2210      	movs	r2, #16
1a005714:	4630      	mov	r0, r6
1a005716:	f7ff ff3d 	bl	1a005594 <printi>
1a00571a:	4405      	add	r5, r0
1a00571c:	4647      	mov	r7, r8
            continue;
1a00571e:	e014      	b.n	1a00574a <print+0x112>
            pc += printi (out, *varg++, 10, 0, width, pad, 'a');
1a005720:	f107 0804 	add.w	r8, r7, #4
1a005724:	6839      	ldr	r1, [r7, #0]
1a005726:	2061      	movs	r0, #97	; 0x61
1a005728:	9002      	str	r0, [sp, #8]
1a00572a:	9301      	str	r3, [sp, #4]
1a00572c:	9200      	str	r2, [sp, #0]
1a00572e:	2300      	movs	r3, #0
1a005730:	220a      	movs	r2, #10
1a005732:	4630      	mov	r0, r6
1a005734:	f7ff ff2e 	bl	1a005594 <printi>
1a005738:	4405      	add	r5, r0
1a00573a:	4647      	mov	r7, r8
            continue;
1a00573c:	e005      	b.n	1a00574a <print+0x112>
         ++format;
1a00573e:	4614      	mov	r4, r2
         }
      } else {
out:
         printchar (out, *format);
1a005740:	7821      	ldrb	r1, [r4, #0]
1a005742:	4630      	mov	r0, r6
1a005744:	f7ff feda 	bl	1a0054fc <printchar>
         ++pc;
1a005748:	3501      	adds	r5, #1
   for (; *format != 0; ++format) {
1a00574a:	3401      	adds	r4, #1
1a00574c:	7823      	ldrb	r3, [r4, #0]
1a00574e:	b163      	cbz	r3, 1a00576a <print+0x132>
      if (*format == '%') {
1a005750:	2b25      	cmp	r3, #37	; 0x25
1a005752:	d1f5      	bne.n	1a005740 <print+0x108>
         ++format;
1a005754:	1c62      	adds	r2, r4, #1
         if (*format == '\0') break;
1a005756:	7863      	ldrb	r3, [r4, #1]
1a005758:	b13b      	cbz	r3, 1a00576a <print+0x132>
         if (*format == '%') goto out;
1a00575a:	2b25      	cmp	r3, #37	; 0x25
1a00575c:	d0ef      	beq.n	1a00573e <print+0x106>
         if (*format == '-') {
1a00575e:	2b2d      	cmp	r3, #45	; 0x2d
1a005760:	f43f af72 	beq.w	1a005648 <print+0x10>
         width = pad = 0;
1a005764:	2300      	movs	r3, #0
            pad = PAD_RIGHT;
1a005766:	4614      	mov	r4, r2
1a005768:	e774      	b.n	1a005654 <print+0x1c>
      }
   }
   if (out) **out = '\0';
1a00576a:	b116      	cbz	r6, 1a005772 <print+0x13a>
1a00576c:	6833      	ldr	r3, [r6, #0]
1a00576e:	2200      	movs	r2, #0
1a005770:	701a      	strb	r2, [r3, #0]
   return pc;
}
1a005772:	4628      	mov	r0, r5
1a005774:	b006      	add	sp, #24
1a005776:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00577a:	bf00      	nop
1a00577c:	1a0071f4 	.word	0x1a0071f4

1a005780 <stdioPrintf>:
 * @param uartPrintf UART_USB, UART_232 o UART_485
 * @param format el string formateado con argumentos.
 * @return TRUE si salio bien, FALSE caso contrario.
 */
int stdioPrintf(uartMap_t uartPrintf, const char *format, ...)
{
1a005780:	b40e      	push	{r1, r2, r3}
1a005782:	b500      	push	{lr}
   register int *varg = (int *)(&format);
   UartPrintf = uartPrintf;
1a005784:	4b04      	ldr	r3, [pc, #16]	; (1a005798 <stdioPrintf+0x18>)
1a005786:	7018      	strb	r0, [r3, #0]
   return print(0, varg);
1a005788:	a901      	add	r1, sp, #4
1a00578a:	2000      	movs	r0, #0
1a00578c:	f7ff ff54 	bl	1a005638 <print>
}
1a005790:	f85d eb04 	ldr.w	lr, [sp], #4
1a005794:	b003      	add	sp, #12
1a005796:	4770      	bx	lr
1a005798:	100018b0 	.word	0x100018b0

1a00579c <stdioSprintf>:
 * @param out el array a guardar los datos.
 * @param format el string formateado con argumentos.
 * @return TRUE si salio bien, FALSE caso contrario.
 */
int stdioSprintf(char *out, const char *format, ...)
{
1a00579c:	b40e      	push	{r1, r2, r3}
1a00579e:	b500      	push	{lr}
1a0057a0:	b082      	sub	sp, #8
1a0057a2:	ab02      	add	r3, sp, #8
1a0057a4:	f843 0d04 	str.w	r0, [r3, #-4]!
   register int *varg = (int *)(&format);
   return print(&out, varg);
1a0057a8:	a903      	add	r1, sp, #12
1a0057aa:	4618      	mov	r0, r3
1a0057ac:	f7ff ff44 	bl	1a005638 <print>
}
1a0057b0:	b002      	add	sp, #8
1a0057b2:	f85d eb04 	ldr.w	lr, [sp], #4
1a0057b6:	b003      	add	sp, #12
1a0057b8:	4770      	bx	lr
1a0057ba:	Address 0x000000001a0057ba is out of bounds.


1a0057bc <clearInterrupt>:
}

static void clearInterrupt(uint8_t irqChannel)
{
   /* Clear interrupt flag for irqChannel */
   Chip_PININT_ClearIntStatus(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
1a0057bc:	2301      	movs	r3, #1
1a0057be:	fa03 f000 	lsl.w	r0, r3, r0
 * @param	pins	: Pin interrupts to clear (ORed value of PININTCH*)
 * @return	Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
	pPININT->IST = pins;
1a0057c2:	4b01      	ldr	r3, [pc, #4]	; (1a0057c8 <clearInterrupt+0xc>)
1a0057c4:	6258      	str	r0, [r3, #36]	; 0x24
}
1a0057c6:	4770      	bx	lr
1a0057c8:	40087000 	.word	0x40087000

1a0057cc <serveInterrupt>:

static void serveInterrupt(uint8_t irqChannel)
{
1a0057cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   ultrasonicSensorMap_t aSensor = ultrasonicSensorsIrqMap[irqChannel];
1a0057ce:	4b12      	ldr	r3, [pc, #72]	; (1a005818 <serveInterrupt+0x4c>)
1a0057d0:	5c1a      	ldrb	r2, [r3, r0]
	return pPININT->RISE;
1a0057d2:	4b12      	ldr	r3, [pc, #72]	; (1a00581c <serveInterrupt+0x50>)
1a0057d4:	69d9      	ldr	r1, [r3, #28]
   /* If interrupt was because a rising edge */
   if ( Chip_PININT_GetRiseStates(LPC_GPIO_PIN_INT) & PININTCH(irqChannel) ) {
1a0057d6:	2301      	movs	r3, #1
1a0057d8:	4083      	lsls	r3, r0
1a0057da:	420b      	tst	r3, r1
1a0057dc:	d111      	bne.n	1a005802 <serveInterrupt+0x36>
 * @return	Current timer terminal count value
 * @note	Returns the current timer terminal count.
 */
STATIC INLINE uint32_t Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)
{
	return pTMR->TC;
1a0057de:	4910      	ldr	r1, [pc, #64]	; (1a005820 <serveInterrupt+0x54>)
1a0057e0:	688e      	ldr	r6, [r1, #8]
   else {
      //TODO add method to sapi_timer.h in order to get a timer count -> avoid using LPC_TIMER0 directly
      //TODO echoFallTime may not be necesary

      /* Save actual timer count in echoFallTime */
      ultrasonicSensors[aSensor].echoFallTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a0057e2:	4d10      	ldr	r5, [pc, #64]	; (1a005824 <serveInterrupt+0x58>)
1a0057e4:	0051      	lsls	r1, r2, #1
1a0057e6:	188f      	adds	r7, r1, r2
1a0057e8:	00fc      	lsls	r4, r7, #3
1a0057ea:	4627      	mov	r7, r4
1a0057ec:	442c      	add	r4, r5
1a0057ee:	60a6      	str	r6, [r4, #8]
      /* Compute echo pulse width in timer ticks and save in lastEchoWidth */
      ultrasonicSensors[aSensor].lastEchoWidth = ultrasonicSensors[aSensor].echoFallTime - ultrasonicSensors[aSensor].echoRiseTime;
1a0057f0:	6864      	ldr	r4, [r4, #4]
1a0057f2:	1b36      	subs	r6, r6, r4
1a0057f4:	443d      	add	r5, r7
1a0057f6:	60ee      	str	r6, [r5, #12]
	pPININT->FALL = pins;
1a0057f8:	4a08      	ldr	r2, [pc, #32]	; (1a00581c <serveInterrupt+0x50>)
1a0057fa:	6213      	str	r3, [r2, #32]
      /* Clear falling edge irq */
      Chip_PININT_ClearFallStates(LPC_GPIO_PIN_INT,PININTCH(irqChannel));
   }

   /* Clear IRQ status */
   clearInterrupt(irqChannel);
1a0057fc:	f7ff ffde 	bl	1a0057bc <clearInterrupt>
}
1a005800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a005802:	4907      	ldr	r1, [pc, #28]	; (1a005820 <serveInterrupt+0x54>)
1a005804:	688c      	ldr	r4, [r1, #8]
      ultrasonicSensors[aSensor].echoRiseTime = Chip_TIMER_ReadCount(LPC_TIMER0);
1a005806:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a00580a:	00d1      	lsls	r1, r2, #3
1a00580c:	4a05      	ldr	r2, [pc, #20]	; (1a005824 <serveInterrupt+0x58>)
1a00580e:	440a      	add	r2, r1
1a005810:	6054      	str	r4, [r2, #4]
	pPININT->RISE = pins;
1a005812:	4a02      	ldr	r2, [pc, #8]	; (1a00581c <serveInterrupt+0x50>)
1a005814:	61d3      	str	r3, [r2, #28]
1a005816:	e7f1      	b.n	1a0057fc <serveInterrupt+0x30>
1a005818:	1a0071fc 	.word	0x1a0071fc
1a00581c:	40087000 	.word	0x40087000
1a005820:	40084000 	.word	0x40084000
1a005824:	100018b4 	.word	0x100018b4

1a005828 <GPIO0_IRQHandler>:
 * @Brief:   GPIO Echo interrupt handler for each sensor
 */
#ifdef SAPI_USE_INTERRUPTS
#ifndef OVERRIDE_SAPI_HCSR04_GPIO_IRQ
void GPIO0_IRQHandler(void)
{
1a005828:	b508      	push	{r3, lr}
   serveInterrupt(0);
1a00582a:	2000      	movs	r0, #0
1a00582c:	f7ff ffce 	bl	1a0057cc <serveInterrupt>
}
1a005830:	bd08      	pop	{r3, pc}

1a005832 <GPIO1_IRQHandler>:

void GPIO1_IRQHandler(void)
{
1a005832:	b508      	push	{r3, lr}
   serveInterrupt(1);
1a005834:	2001      	movs	r0, #1
1a005836:	f7ff ffc9 	bl	1a0057cc <serveInterrupt>
}
1a00583a:	bd08      	pop	{r3, pc}

1a00583c <GPIO2_IRQHandler>:

void GPIO2_IRQHandler(void)
{
1a00583c:	b508      	push	{r3, lr}
   serveInterrupt(2);
1a00583e:	2002      	movs	r0, #2
1a005840:	f7ff ffc4 	bl	1a0057cc <serveInterrupt>
}
1a005844:	bd08      	pop	{r3, pc}
1a005846:	Address 0x000000001a005846 is out of bounds.


1a005848 <__aeabi_uldivmod>:
1a005848:	b953      	cbnz	r3, 1a005860 <__aeabi_uldivmod+0x18>
1a00584a:	b94a      	cbnz	r2, 1a005860 <__aeabi_uldivmod+0x18>
1a00584c:	2900      	cmp	r1, #0
1a00584e:	bf08      	it	eq
1a005850:	2800      	cmpeq	r0, #0
1a005852:	bf1c      	itt	ne
1a005854:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a005858:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a00585c:	f000 b972 	b.w	1a005b44 <__aeabi_idiv0>
1a005860:	f1ad 0c08 	sub.w	ip, sp, #8
1a005864:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a005868:	f000 f806 	bl	1a005878 <__udivmoddi4>
1a00586c:	f8dd e004 	ldr.w	lr, [sp, #4]
1a005870:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a005874:	b004      	add	sp, #16
1a005876:	4770      	bx	lr

1a005878 <__udivmoddi4>:
1a005878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a00587c:	9e08      	ldr	r6, [sp, #32]
1a00587e:	4604      	mov	r4, r0
1a005880:	4688      	mov	r8, r1
1a005882:	2b00      	cmp	r3, #0
1a005884:	d14b      	bne.n	1a00591e <__udivmoddi4+0xa6>
1a005886:	428a      	cmp	r2, r1
1a005888:	4615      	mov	r5, r2
1a00588a:	d967      	bls.n	1a00595c <__udivmoddi4+0xe4>
1a00588c:	fab2 f282 	clz	r2, r2
1a005890:	b14a      	cbz	r2, 1a0058a6 <__udivmoddi4+0x2e>
1a005892:	f1c2 0720 	rsb	r7, r2, #32
1a005896:	fa01 f302 	lsl.w	r3, r1, r2
1a00589a:	fa20 f707 	lsr.w	r7, r0, r7
1a00589e:	4095      	lsls	r5, r2
1a0058a0:	ea47 0803 	orr.w	r8, r7, r3
1a0058a4:	4094      	lsls	r4, r2
1a0058a6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0058aa:	0c23      	lsrs	r3, r4, #16
1a0058ac:	fbb8 f7fe 	udiv	r7, r8, lr
1a0058b0:	fa1f fc85 	uxth.w	ip, r5
1a0058b4:	fb0e 8817 	mls	r8, lr, r7, r8
1a0058b8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0058bc:	fb07 f10c 	mul.w	r1, r7, ip
1a0058c0:	4299      	cmp	r1, r3
1a0058c2:	d909      	bls.n	1a0058d8 <__udivmoddi4+0x60>
1a0058c4:	18eb      	adds	r3, r5, r3
1a0058c6:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a0058ca:	f080 811b 	bcs.w	1a005b04 <__udivmoddi4+0x28c>
1a0058ce:	4299      	cmp	r1, r3
1a0058d0:	f240 8118 	bls.w	1a005b04 <__udivmoddi4+0x28c>
1a0058d4:	3f02      	subs	r7, #2
1a0058d6:	442b      	add	r3, r5
1a0058d8:	1a5b      	subs	r3, r3, r1
1a0058da:	b2a4      	uxth	r4, r4
1a0058dc:	fbb3 f0fe 	udiv	r0, r3, lr
1a0058e0:	fb0e 3310 	mls	r3, lr, r0, r3
1a0058e4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a0058e8:	fb00 fc0c 	mul.w	ip, r0, ip
1a0058ec:	45a4      	cmp	ip, r4
1a0058ee:	d909      	bls.n	1a005904 <__udivmoddi4+0x8c>
1a0058f0:	192c      	adds	r4, r5, r4
1a0058f2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a0058f6:	f080 8107 	bcs.w	1a005b08 <__udivmoddi4+0x290>
1a0058fa:	45a4      	cmp	ip, r4
1a0058fc:	f240 8104 	bls.w	1a005b08 <__udivmoddi4+0x290>
1a005900:	3802      	subs	r0, #2
1a005902:	442c      	add	r4, r5
1a005904:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a005908:	eba4 040c 	sub.w	r4, r4, ip
1a00590c:	2700      	movs	r7, #0
1a00590e:	b11e      	cbz	r6, 1a005918 <__udivmoddi4+0xa0>
1a005910:	40d4      	lsrs	r4, r2
1a005912:	2300      	movs	r3, #0
1a005914:	e9c6 4300 	strd	r4, r3, [r6]
1a005918:	4639      	mov	r1, r7
1a00591a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00591e:	428b      	cmp	r3, r1
1a005920:	d909      	bls.n	1a005936 <__udivmoddi4+0xbe>
1a005922:	2e00      	cmp	r6, #0
1a005924:	f000 80eb 	beq.w	1a005afe <__udivmoddi4+0x286>
1a005928:	2700      	movs	r7, #0
1a00592a:	e9c6 0100 	strd	r0, r1, [r6]
1a00592e:	4638      	mov	r0, r7
1a005930:	4639      	mov	r1, r7
1a005932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a005936:	fab3 f783 	clz	r7, r3
1a00593a:	2f00      	cmp	r7, #0
1a00593c:	d147      	bne.n	1a0059ce <__udivmoddi4+0x156>
1a00593e:	428b      	cmp	r3, r1
1a005940:	d302      	bcc.n	1a005948 <__udivmoddi4+0xd0>
1a005942:	4282      	cmp	r2, r0
1a005944:	f200 80fa 	bhi.w	1a005b3c <__udivmoddi4+0x2c4>
1a005948:	1a84      	subs	r4, r0, r2
1a00594a:	eb61 0303 	sbc.w	r3, r1, r3
1a00594e:	2001      	movs	r0, #1
1a005950:	4698      	mov	r8, r3
1a005952:	2e00      	cmp	r6, #0
1a005954:	d0e0      	beq.n	1a005918 <__udivmoddi4+0xa0>
1a005956:	e9c6 4800 	strd	r4, r8, [r6]
1a00595a:	e7dd      	b.n	1a005918 <__udivmoddi4+0xa0>
1a00595c:	b902      	cbnz	r2, 1a005960 <__udivmoddi4+0xe8>
1a00595e:	deff      	udf	#255	; 0xff
1a005960:	fab2 f282 	clz	r2, r2
1a005964:	2a00      	cmp	r2, #0
1a005966:	f040 808f 	bne.w	1a005a88 <__udivmoddi4+0x210>
1a00596a:	1b49      	subs	r1, r1, r5
1a00596c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a005970:	fa1f f885 	uxth.w	r8, r5
1a005974:	2701      	movs	r7, #1
1a005976:	fbb1 fcfe 	udiv	ip, r1, lr
1a00597a:	0c23      	lsrs	r3, r4, #16
1a00597c:	fb0e 111c 	mls	r1, lr, ip, r1
1a005980:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a005984:	fb08 f10c 	mul.w	r1, r8, ip
1a005988:	4299      	cmp	r1, r3
1a00598a:	d907      	bls.n	1a00599c <__udivmoddi4+0x124>
1a00598c:	18eb      	adds	r3, r5, r3
1a00598e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a005992:	d202      	bcs.n	1a00599a <__udivmoddi4+0x122>
1a005994:	4299      	cmp	r1, r3
1a005996:	f200 80cd 	bhi.w	1a005b34 <__udivmoddi4+0x2bc>
1a00599a:	4684      	mov	ip, r0
1a00599c:	1a59      	subs	r1, r3, r1
1a00599e:	b2a3      	uxth	r3, r4
1a0059a0:	fbb1 f0fe 	udiv	r0, r1, lr
1a0059a4:	fb0e 1410 	mls	r4, lr, r0, r1
1a0059a8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a0059ac:	fb08 f800 	mul.w	r8, r8, r0
1a0059b0:	45a0      	cmp	r8, r4
1a0059b2:	d907      	bls.n	1a0059c4 <__udivmoddi4+0x14c>
1a0059b4:	192c      	adds	r4, r5, r4
1a0059b6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a0059ba:	d202      	bcs.n	1a0059c2 <__udivmoddi4+0x14a>
1a0059bc:	45a0      	cmp	r8, r4
1a0059be:	f200 80b6 	bhi.w	1a005b2e <__udivmoddi4+0x2b6>
1a0059c2:	4618      	mov	r0, r3
1a0059c4:	eba4 0408 	sub.w	r4, r4, r8
1a0059c8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a0059cc:	e79f      	b.n	1a00590e <__udivmoddi4+0x96>
1a0059ce:	f1c7 0c20 	rsb	ip, r7, #32
1a0059d2:	40bb      	lsls	r3, r7
1a0059d4:	fa22 fe0c 	lsr.w	lr, r2, ip
1a0059d8:	ea4e 0e03 	orr.w	lr, lr, r3
1a0059dc:	fa01 f407 	lsl.w	r4, r1, r7
1a0059e0:	fa20 f50c 	lsr.w	r5, r0, ip
1a0059e4:	fa21 f30c 	lsr.w	r3, r1, ip
1a0059e8:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a0059ec:	4325      	orrs	r5, r4
1a0059ee:	fbb3 f9f8 	udiv	r9, r3, r8
1a0059f2:	0c2c      	lsrs	r4, r5, #16
1a0059f4:	fb08 3319 	mls	r3, r8, r9, r3
1a0059f8:	fa1f fa8e 	uxth.w	sl, lr
1a0059fc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a005a00:	fb09 f40a 	mul.w	r4, r9, sl
1a005a04:	429c      	cmp	r4, r3
1a005a06:	fa02 f207 	lsl.w	r2, r2, r7
1a005a0a:	fa00 f107 	lsl.w	r1, r0, r7
1a005a0e:	d90b      	bls.n	1a005a28 <__udivmoddi4+0x1b0>
1a005a10:	eb1e 0303 	adds.w	r3, lr, r3
1a005a14:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a005a18:	f080 8087 	bcs.w	1a005b2a <__udivmoddi4+0x2b2>
1a005a1c:	429c      	cmp	r4, r3
1a005a1e:	f240 8084 	bls.w	1a005b2a <__udivmoddi4+0x2b2>
1a005a22:	f1a9 0902 	sub.w	r9, r9, #2
1a005a26:	4473      	add	r3, lr
1a005a28:	1b1b      	subs	r3, r3, r4
1a005a2a:	b2ad      	uxth	r5, r5
1a005a2c:	fbb3 f0f8 	udiv	r0, r3, r8
1a005a30:	fb08 3310 	mls	r3, r8, r0, r3
1a005a34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a005a38:	fb00 fa0a 	mul.w	sl, r0, sl
1a005a3c:	45a2      	cmp	sl, r4
1a005a3e:	d908      	bls.n	1a005a52 <__udivmoddi4+0x1da>
1a005a40:	eb1e 0404 	adds.w	r4, lr, r4
1a005a44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a005a48:	d26b      	bcs.n	1a005b22 <__udivmoddi4+0x2aa>
1a005a4a:	45a2      	cmp	sl, r4
1a005a4c:	d969      	bls.n	1a005b22 <__udivmoddi4+0x2aa>
1a005a4e:	3802      	subs	r0, #2
1a005a50:	4474      	add	r4, lr
1a005a52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a005a56:	fba0 8902 	umull	r8, r9, r0, r2
1a005a5a:	eba4 040a 	sub.w	r4, r4, sl
1a005a5e:	454c      	cmp	r4, r9
1a005a60:	46c2      	mov	sl, r8
1a005a62:	464b      	mov	r3, r9
1a005a64:	d354      	bcc.n	1a005b10 <__udivmoddi4+0x298>
1a005a66:	d051      	beq.n	1a005b0c <__udivmoddi4+0x294>
1a005a68:	2e00      	cmp	r6, #0
1a005a6a:	d069      	beq.n	1a005b40 <__udivmoddi4+0x2c8>
1a005a6c:	ebb1 050a 	subs.w	r5, r1, sl
1a005a70:	eb64 0403 	sbc.w	r4, r4, r3
1a005a74:	fa04 fc0c 	lsl.w	ip, r4, ip
1a005a78:	40fd      	lsrs	r5, r7
1a005a7a:	40fc      	lsrs	r4, r7
1a005a7c:	ea4c 0505 	orr.w	r5, ip, r5
1a005a80:	e9c6 5400 	strd	r5, r4, [r6]
1a005a84:	2700      	movs	r7, #0
1a005a86:	e747      	b.n	1a005918 <__udivmoddi4+0xa0>
1a005a88:	f1c2 0320 	rsb	r3, r2, #32
1a005a8c:	fa20 f703 	lsr.w	r7, r0, r3
1a005a90:	4095      	lsls	r5, r2
1a005a92:	fa01 f002 	lsl.w	r0, r1, r2
1a005a96:	fa21 f303 	lsr.w	r3, r1, r3
1a005a9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a005a9e:	4338      	orrs	r0, r7
1a005aa0:	0c01      	lsrs	r1, r0, #16
1a005aa2:	fbb3 f7fe 	udiv	r7, r3, lr
1a005aa6:	fa1f f885 	uxth.w	r8, r5
1a005aaa:	fb0e 3317 	mls	r3, lr, r7, r3
1a005aae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a005ab2:	fb07 f308 	mul.w	r3, r7, r8
1a005ab6:	428b      	cmp	r3, r1
1a005ab8:	fa04 f402 	lsl.w	r4, r4, r2
1a005abc:	d907      	bls.n	1a005ace <__udivmoddi4+0x256>
1a005abe:	1869      	adds	r1, r5, r1
1a005ac0:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a005ac4:	d22f      	bcs.n	1a005b26 <__udivmoddi4+0x2ae>
1a005ac6:	428b      	cmp	r3, r1
1a005ac8:	d92d      	bls.n	1a005b26 <__udivmoddi4+0x2ae>
1a005aca:	3f02      	subs	r7, #2
1a005acc:	4429      	add	r1, r5
1a005ace:	1acb      	subs	r3, r1, r3
1a005ad0:	b281      	uxth	r1, r0
1a005ad2:	fbb3 f0fe 	udiv	r0, r3, lr
1a005ad6:	fb0e 3310 	mls	r3, lr, r0, r3
1a005ada:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a005ade:	fb00 f308 	mul.w	r3, r0, r8
1a005ae2:	428b      	cmp	r3, r1
1a005ae4:	d907      	bls.n	1a005af6 <__udivmoddi4+0x27e>
1a005ae6:	1869      	adds	r1, r5, r1
1a005ae8:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a005aec:	d217      	bcs.n	1a005b1e <__udivmoddi4+0x2a6>
1a005aee:	428b      	cmp	r3, r1
1a005af0:	d915      	bls.n	1a005b1e <__udivmoddi4+0x2a6>
1a005af2:	3802      	subs	r0, #2
1a005af4:	4429      	add	r1, r5
1a005af6:	1ac9      	subs	r1, r1, r3
1a005af8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a005afc:	e73b      	b.n	1a005976 <__udivmoddi4+0xfe>
1a005afe:	4637      	mov	r7, r6
1a005b00:	4630      	mov	r0, r6
1a005b02:	e709      	b.n	1a005918 <__udivmoddi4+0xa0>
1a005b04:	4607      	mov	r7, r0
1a005b06:	e6e7      	b.n	1a0058d8 <__udivmoddi4+0x60>
1a005b08:	4618      	mov	r0, r3
1a005b0a:	e6fb      	b.n	1a005904 <__udivmoddi4+0x8c>
1a005b0c:	4541      	cmp	r1, r8
1a005b0e:	d2ab      	bcs.n	1a005a68 <__udivmoddi4+0x1f0>
1a005b10:	ebb8 0a02 	subs.w	sl, r8, r2
1a005b14:	eb69 020e 	sbc.w	r2, r9, lr
1a005b18:	3801      	subs	r0, #1
1a005b1a:	4613      	mov	r3, r2
1a005b1c:	e7a4      	b.n	1a005a68 <__udivmoddi4+0x1f0>
1a005b1e:	4660      	mov	r0, ip
1a005b20:	e7e9      	b.n	1a005af6 <__udivmoddi4+0x27e>
1a005b22:	4618      	mov	r0, r3
1a005b24:	e795      	b.n	1a005a52 <__udivmoddi4+0x1da>
1a005b26:	4667      	mov	r7, ip
1a005b28:	e7d1      	b.n	1a005ace <__udivmoddi4+0x256>
1a005b2a:	4681      	mov	r9, r0
1a005b2c:	e77c      	b.n	1a005a28 <__udivmoddi4+0x1b0>
1a005b2e:	3802      	subs	r0, #2
1a005b30:	442c      	add	r4, r5
1a005b32:	e747      	b.n	1a0059c4 <__udivmoddi4+0x14c>
1a005b34:	f1ac 0c02 	sub.w	ip, ip, #2
1a005b38:	442b      	add	r3, r5
1a005b3a:	e72f      	b.n	1a00599c <__udivmoddi4+0x124>
1a005b3c:	4638      	mov	r0, r7
1a005b3e:	e708      	b.n	1a005952 <__udivmoddi4+0xda>
1a005b40:	4637      	mov	r7, r6
1a005b42:	e6e9      	b.n	1a005918 <__udivmoddi4+0xa0>

1a005b44 <__aeabi_idiv0>:
1a005b44:	4770      	bx	lr
1a005b46:	bf00      	nop

1a005b48 <__sflush_r>:
1a005b48:	898a      	ldrh	r2, [r1, #12]
1a005b4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a005b4e:	4605      	mov	r5, r0
1a005b50:	0710      	lsls	r0, r2, #28
1a005b52:	460c      	mov	r4, r1
1a005b54:	d458      	bmi.n	1a005c08 <__sflush_r+0xc0>
1a005b56:	684b      	ldr	r3, [r1, #4]
1a005b58:	2b00      	cmp	r3, #0
1a005b5a:	dc05      	bgt.n	1a005b68 <__sflush_r+0x20>
1a005b5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a005b5e:	2b00      	cmp	r3, #0
1a005b60:	dc02      	bgt.n	1a005b68 <__sflush_r+0x20>
1a005b62:	2000      	movs	r0, #0
1a005b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a005b68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a005b6a:	2e00      	cmp	r6, #0
1a005b6c:	d0f9      	beq.n	1a005b62 <__sflush_r+0x1a>
1a005b6e:	2300      	movs	r3, #0
1a005b70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a005b74:	682f      	ldr	r7, [r5, #0]
1a005b76:	6a21      	ldr	r1, [r4, #32]
1a005b78:	602b      	str	r3, [r5, #0]
1a005b7a:	d032      	beq.n	1a005be2 <__sflush_r+0x9a>
1a005b7c:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a005b7e:	89a3      	ldrh	r3, [r4, #12]
1a005b80:	075a      	lsls	r2, r3, #29
1a005b82:	d505      	bpl.n	1a005b90 <__sflush_r+0x48>
1a005b84:	6863      	ldr	r3, [r4, #4]
1a005b86:	1ac0      	subs	r0, r0, r3
1a005b88:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a005b8a:	b10b      	cbz	r3, 1a005b90 <__sflush_r+0x48>
1a005b8c:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a005b8e:	1ac0      	subs	r0, r0, r3
1a005b90:	2300      	movs	r3, #0
1a005b92:	4602      	mov	r2, r0
1a005b94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a005b96:	6a21      	ldr	r1, [r4, #32]
1a005b98:	4628      	mov	r0, r5
1a005b9a:	47b0      	blx	r6
1a005b9c:	1c43      	adds	r3, r0, #1
1a005b9e:	89a3      	ldrh	r3, [r4, #12]
1a005ba0:	d106      	bne.n	1a005bb0 <__sflush_r+0x68>
1a005ba2:	6829      	ldr	r1, [r5, #0]
1a005ba4:	291d      	cmp	r1, #29
1a005ba6:	d848      	bhi.n	1a005c3a <__sflush_r+0xf2>
1a005ba8:	4a29      	ldr	r2, [pc, #164]	; (1a005c50 <__sflush_r+0x108>)
1a005baa:	40ca      	lsrs	r2, r1
1a005bac:	07d6      	lsls	r6, r2, #31
1a005bae:	d544      	bpl.n	1a005c3a <__sflush_r+0xf2>
1a005bb0:	2200      	movs	r2, #0
1a005bb2:	6062      	str	r2, [r4, #4]
1a005bb4:	04d9      	lsls	r1, r3, #19
1a005bb6:	6922      	ldr	r2, [r4, #16]
1a005bb8:	6022      	str	r2, [r4, #0]
1a005bba:	d504      	bpl.n	1a005bc6 <__sflush_r+0x7e>
1a005bbc:	1c42      	adds	r2, r0, #1
1a005bbe:	d101      	bne.n	1a005bc4 <__sflush_r+0x7c>
1a005bc0:	682b      	ldr	r3, [r5, #0]
1a005bc2:	b903      	cbnz	r3, 1a005bc6 <__sflush_r+0x7e>
1a005bc4:	6560      	str	r0, [r4, #84]	; 0x54
1a005bc6:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a005bc8:	602f      	str	r7, [r5, #0]
1a005bca:	2900      	cmp	r1, #0
1a005bcc:	d0c9      	beq.n	1a005b62 <__sflush_r+0x1a>
1a005bce:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a005bd2:	4299      	cmp	r1, r3
1a005bd4:	d002      	beq.n	1a005bdc <__sflush_r+0x94>
1a005bd6:	4628      	mov	r0, r5
1a005bd8:	f000 f968 	bl	1a005eac <_free_r>
1a005bdc:	2000      	movs	r0, #0
1a005bde:	6360      	str	r0, [r4, #52]	; 0x34
1a005be0:	e7c0      	b.n	1a005b64 <__sflush_r+0x1c>
1a005be2:	2301      	movs	r3, #1
1a005be4:	4628      	mov	r0, r5
1a005be6:	47b0      	blx	r6
1a005be8:	1c41      	adds	r1, r0, #1
1a005bea:	d1c8      	bne.n	1a005b7e <__sflush_r+0x36>
1a005bec:	682b      	ldr	r3, [r5, #0]
1a005bee:	2b00      	cmp	r3, #0
1a005bf0:	d0c5      	beq.n	1a005b7e <__sflush_r+0x36>
1a005bf2:	2b1d      	cmp	r3, #29
1a005bf4:	d001      	beq.n	1a005bfa <__sflush_r+0xb2>
1a005bf6:	2b16      	cmp	r3, #22
1a005bf8:	d101      	bne.n	1a005bfe <__sflush_r+0xb6>
1a005bfa:	602f      	str	r7, [r5, #0]
1a005bfc:	e7b1      	b.n	1a005b62 <__sflush_r+0x1a>
1a005bfe:	89a3      	ldrh	r3, [r4, #12]
1a005c00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a005c04:	81a3      	strh	r3, [r4, #12]
1a005c06:	e7ad      	b.n	1a005b64 <__sflush_r+0x1c>
1a005c08:	690f      	ldr	r7, [r1, #16]
1a005c0a:	2f00      	cmp	r7, #0
1a005c0c:	d0a9      	beq.n	1a005b62 <__sflush_r+0x1a>
1a005c0e:	0793      	lsls	r3, r2, #30
1a005c10:	680e      	ldr	r6, [r1, #0]
1a005c12:	bf08      	it	eq
1a005c14:	694b      	ldreq	r3, [r1, #20]
1a005c16:	600f      	str	r7, [r1, #0]
1a005c18:	bf18      	it	ne
1a005c1a:	2300      	movne	r3, #0
1a005c1c:	eba6 0807 	sub.w	r8, r6, r7
1a005c20:	608b      	str	r3, [r1, #8]
1a005c22:	f1b8 0f00 	cmp.w	r8, #0
1a005c26:	dd9c      	ble.n	1a005b62 <__sflush_r+0x1a>
1a005c28:	4643      	mov	r3, r8
1a005c2a:	463a      	mov	r2, r7
1a005c2c:	6a21      	ldr	r1, [r4, #32]
1a005c2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a005c30:	4628      	mov	r0, r5
1a005c32:	47b0      	blx	r6
1a005c34:	2800      	cmp	r0, #0
1a005c36:	dc06      	bgt.n	1a005c46 <__sflush_r+0xfe>
1a005c38:	89a3      	ldrh	r3, [r4, #12]
1a005c3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a005c3e:	81a3      	strh	r3, [r4, #12]
1a005c40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a005c44:	e78e      	b.n	1a005b64 <__sflush_r+0x1c>
1a005c46:	4407      	add	r7, r0
1a005c48:	eba8 0800 	sub.w	r8, r8, r0
1a005c4c:	e7e9      	b.n	1a005c22 <__sflush_r+0xda>
1a005c4e:	bf00      	nop
1a005c50:	20400001 	.word	0x20400001

1a005c54 <_fflush_r>:
1a005c54:	b538      	push	{r3, r4, r5, lr}
1a005c56:	690b      	ldr	r3, [r1, #16]
1a005c58:	4605      	mov	r5, r0
1a005c5a:	460c      	mov	r4, r1
1a005c5c:	b1db      	cbz	r3, 1a005c96 <_fflush_r+0x42>
1a005c5e:	b118      	cbz	r0, 1a005c68 <_fflush_r+0x14>
1a005c60:	6983      	ldr	r3, [r0, #24]
1a005c62:	b90b      	cbnz	r3, 1a005c68 <_fflush_r+0x14>
1a005c64:	f000 f860 	bl	1a005d28 <__sinit>
1a005c68:	4b0c      	ldr	r3, [pc, #48]	; (1a005c9c <_fflush_r+0x48>)
1a005c6a:	429c      	cmp	r4, r3
1a005c6c:	d109      	bne.n	1a005c82 <_fflush_r+0x2e>
1a005c6e:	686c      	ldr	r4, [r5, #4]
1a005c70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a005c74:	b17b      	cbz	r3, 1a005c96 <_fflush_r+0x42>
1a005c76:	4621      	mov	r1, r4
1a005c78:	4628      	mov	r0, r5
1a005c7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a005c7e:	f7ff bf63 	b.w	1a005b48 <__sflush_r>
1a005c82:	4b07      	ldr	r3, [pc, #28]	; (1a005ca0 <_fflush_r+0x4c>)
1a005c84:	429c      	cmp	r4, r3
1a005c86:	d101      	bne.n	1a005c8c <_fflush_r+0x38>
1a005c88:	68ac      	ldr	r4, [r5, #8]
1a005c8a:	e7f1      	b.n	1a005c70 <_fflush_r+0x1c>
1a005c8c:	4b05      	ldr	r3, [pc, #20]	; (1a005ca4 <_fflush_r+0x50>)
1a005c8e:	429c      	cmp	r4, r3
1a005c90:	bf08      	it	eq
1a005c92:	68ec      	ldreq	r4, [r5, #12]
1a005c94:	e7ec      	b.n	1a005c70 <_fflush_r+0x1c>
1a005c96:	2000      	movs	r0, #0
1a005c98:	bd38      	pop	{r3, r4, r5, pc}
1a005c9a:	bf00      	nop
1a005c9c:	1a007220 	.word	0x1a007220
1a005ca0:	1a007240 	.word	0x1a007240
1a005ca4:	1a007200 	.word	0x1a007200

1a005ca8 <std>:
1a005ca8:	2300      	movs	r3, #0
1a005caa:	b510      	push	{r4, lr}
1a005cac:	4604      	mov	r4, r0
1a005cae:	e9c0 3300 	strd	r3, r3, [r0]
1a005cb2:	6083      	str	r3, [r0, #8]
1a005cb4:	8181      	strh	r1, [r0, #12]
1a005cb6:	6643      	str	r3, [r0, #100]	; 0x64
1a005cb8:	81c2      	strh	r2, [r0, #14]
1a005cba:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a005cbe:	6183      	str	r3, [r0, #24]
1a005cc0:	4619      	mov	r1, r3
1a005cc2:	2208      	movs	r2, #8
1a005cc4:	305c      	adds	r0, #92	; 0x5c
1a005cc6:	f000 f8e8 	bl	1a005e9a <memset>
1a005cca:	4b05      	ldr	r3, [pc, #20]	; (1a005ce0 <std+0x38>)
1a005ccc:	6263      	str	r3, [r4, #36]	; 0x24
1a005cce:	4b05      	ldr	r3, [pc, #20]	; (1a005ce4 <std+0x3c>)
1a005cd0:	62a3      	str	r3, [r4, #40]	; 0x28
1a005cd2:	4b05      	ldr	r3, [pc, #20]	; (1a005ce8 <std+0x40>)
1a005cd4:	62e3      	str	r3, [r4, #44]	; 0x2c
1a005cd6:	4b05      	ldr	r3, [pc, #20]	; (1a005cec <std+0x44>)
1a005cd8:	6224      	str	r4, [r4, #32]
1a005cda:	6323      	str	r3, [r4, #48]	; 0x30
1a005cdc:	bd10      	pop	{r4, pc}
1a005cde:	bf00      	nop
1a005ce0:	1a0060f5 	.word	0x1a0060f5
1a005ce4:	1a006117 	.word	0x1a006117
1a005ce8:	1a00614f 	.word	0x1a00614f
1a005cec:	1a006173 	.word	0x1a006173

1a005cf0 <_cleanup_r>:
1a005cf0:	4901      	ldr	r1, [pc, #4]	; (1a005cf8 <_cleanup_r+0x8>)
1a005cf2:	f000 b885 	b.w	1a005e00 <_fwalk_reent>
1a005cf6:	bf00      	nop
1a005cf8:	1a005c55 	.word	0x1a005c55

1a005cfc <__sfmoreglue>:
1a005cfc:	b570      	push	{r4, r5, r6, lr}
1a005cfe:	1e4a      	subs	r2, r1, #1
1a005d00:	2568      	movs	r5, #104	; 0x68
1a005d02:	4355      	muls	r5, r2
1a005d04:	460e      	mov	r6, r1
1a005d06:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a005d0a:	f000 f91d 	bl	1a005f48 <_malloc_r>
1a005d0e:	4604      	mov	r4, r0
1a005d10:	b140      	cbz	r0, 1a005d24 <__sfmoreglue+0x28>
1a005d12:	2100      	movs	r1, #0
1a005d14:	e9c0 1600 	strd	r1, r6, [r0]
1a005d18:	300c      	adds	r0, #12
1a005d1a:	60a0      	str	r0, [r4, #8]
1a005d1c:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a005d20:	f000 f8bb 	bl	1a005e9a <memset>
1a005d24:	4620      	mov	r0, r4
1a005d26:	bd70      	pop	{r4, r5, r6, pc}

1a005d28 <__sinit>:
1a005d28:	6983      	ldr	r3, [r0, #24]
1a005d2a:	b510      	push	{r4, lr}
1a005d2c:	4604      	mov	r4, r0
1a005d2e:	bb33      	cbnz	r3, 1a005d7e <__sinit+0x56>
1a005d30:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
1a005d34:	6503      	str	r3, [r0, #80]	; 0x50
1a005d36:	4b12      	ldr	r3, [pc, #72]	; (1a005d80 <__sinit+0x58>)
1a005d38:	4a12      	ldr	r2, [pc, #72]	; (1a005d84 <__sinit+0x5c>)
1a005d3a:	681b      	ldr	r3, [r3, #0]
1a005d3c:	6282      	str	r2, [r0, #40]	; 0x28
1a005d3e:	4298      	cmp	r0, r3
1a005d40:	bf04      	itt	eq
1a005d42:	2301      	moveq	r3, #1
1a005d44:	6183      	streq	r3, [r0, #24]
1a005d46:	f000 f81f 	bl	1a005d88 <__sfp>
1a005d4a:	6060      	str	r0, [r4, #4]
1a005d4c:	4620      	mov	r0, r4
1a005d4e:	f000 f81b 	bl	1a005d88 <__sfp>
1a005d52:	60a0      	str	r0, [r4, #8]
1a005d54:	4620      	mov	r0, r4
1a005d56:	f000 f817 	bl	1a005d88 <__sfp>
1a005d5a:	2200      	movs	r2, #0
1a005d5c:	60e0      	str	r0, [r4, #12]
1a005d5e:	2104      	movs	r1, #4
1a005d60:	6860      	ldr	r0, [r4, #4]
1a005d62:	f7ff ffa1 	bl	1a005ca8 <std>
1a005d66:	2201      	movs	r2, #1
1a005d68:	2109      	movs	r1, #9
1a005d6a:	68a0      	ldr	r0, [r4, #8]
1a005d6c:	f7ff ff9c 	bl	1a005ca8 <std>
1a005d70:	2202      	movs	r2, #2
1a005d72:	2112      	movs	r1, #18
1a005d74:	68e0      	ldr	r0, [r4, #12]
1a005d76:	f7ff ff97 	bl	1a005ca8 <std>
1a005d7a:	2301      	movs	r3, #1
1a005d7c:	61a3      	str	r3, [r4, #24]
1a005d7e:	bd10      	pop	{r4, pc}
1a005d80:	1a007260 	.word	0x1a007260
1a005d84:	1a005cf1 	.word	0x1a005cf1

1a005d88 <__sfp>:
1a005d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a005d8a:	4b1b      	ldr	r3, [pc, #108]	; (1a005df8 <__sfp+0x70>)
1a005d8c:	681e      	ldr	r6, [r3, #0]
1a005d8e:	69b3      	ldr	r3, [r6, #24]
1a005d90:	4607      	mov	r7, r0
1a005d92:	b913      	cbnz	r3, 1a005d9a <__sfp+0x12>
1a005d94:	4630      	mov	r0, r6
1a005d96:	f7ff ffc7 	bl	1a005d28 <__sinit>
1a005d9a:	3648      	adds	r6, #72	; 0x48
1a005d9c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a005da0:	3b01      	subs	r3, #1
1a005da2:	d503      	bpl.n	1a005dac <__sfp+0x24>
1a005da4:	6833      	ldr	r3, [r6, #0]
1a005da6:	b133      	cbz	r3, 1a005db6 <__sfp+0x2e>
1a005da8:	6836      	ldr	r6, [r6, #0]
1a005daa:	e7f7      	b.n	1a005d9c <__sfp+0x14>
1a005dac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a005db0:	b16d      	cbz	r5, 1a005dce <__sfp+0x46>
1a005db2:	3468      	adds	r4, #104	; 0x68
1a005db4:	e7f4      	b.n	1a005da0 <__sfp+0x18>
1a005db6:	2104      	movs	r1, #4
1a005db8:	4638      	mov	r0, r7
1a005dba:	f7ff ff9f 	bl	1a005cfc <__sfmoreglue>
1a005dbe:	6030      	str	r0, [r6, #0]
1a005dc0:	2800      	cmp	r0, #0
1a005dc2:	d1f1      	bne.n	1a005da8 <__sfp+0x20>
1a005dc4:	230c      	movs	r3, #12
1a005dc6:	603b      	str	r3, [r7, #0]
1a005dc8:	4604      	mov	r4, r0
1a005dca:	4620      	mov	r0, r4
1a005dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a005dce:	4b0b      	ldr	r3, [pc, #44]	; (1a005dfc <__sfp+0x74>)
1a005dd0:	6665      	str	r5, [r4, #100]	; 0x64
1a005dd2:	e9c4 5500 	strd	r5, r5, [r4]
1a005dd6:	60a5      	str	r5, [r4, #8]
1a005dd8:	e9c4 3503 	strd	r3, r5, [r4, #12]
1a005ddc:	e9c4 5505 	strd	r5, r5, [r4, #20]
1a005de0:	2208      	movs	r2, #8
1a005de2:	4629      	mov	r1, r5
1a005de4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a005de8:	f000 f857 	bl	1a005e9a <memset>
1a005dec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a005df0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a005df4:	e7e9      	b.n	1a005dca <__sfp+0x42>
1a005df6:	bf00      	nop
1a005df8:	1a007260 	.word	0x1a007260
1a005dfc:	ffff0001 	.word	0xffff0001

1a005e00 <_fwalk_reent>:
1a005e00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a005e04:	4680      	mov	r8, r0
1a005e06:	4689      	mov	r9, r1
1a005e08:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a005e0c:	2600      	movs	r6, #0
1a005e0e:	b914      	cbnz	r4, 1a005e16 <_fwalk_reent+0x16>
1a005e10:	4630      	mov	r0, r6
1a005e12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a005e16:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a005e1a:	3f01      	subs	r7, #1
1a005e1c:	d501      	bpl.n	1a005e22 <_fwalk_reent+0x22>
1a005e1e:	6824      	ldr	r4, [r4, #0]
1a005e20:	e7f5      	b.n	1a005e0e <_fwalk_reent+0xe>
1a005e22:	89ab      	ldrh	r3, [r5, #12]
1a005e24:	2b01      	cmp	r3, #1
1a005e26:	d907      	bls.n	1a005e38 <_fwalk_reent+0x38>
1a005e28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a005e2c:	3301      	adds	r3, #1
1a005e2e:	d003      	beq.n	1a005e38 <_fwalk_reent+0x38>
1a005e30:	4629      	mov	r1, r5
1a005e32:	4640      	mov	r0, r8
1a005e34:	47c8      	blx	r9
1a005e36:	4306      	orrs	r6, r0
1a005e38:	3568      	adds	r5, #104	; 0x68
1a005e3a:	e7ee      	b.n	1a005e1a <_fwalk_reent+0x1a>

1a005e3c <__libc_init_array>:
1a005e3c:	b570      	push	{r4, r5, r6, lr}
1a005e3e:	4e0d      	ldr	r6, [pc, #52]	; (1a005e74 <__libc_init_array+0x38>)
1a005e40:	4c0d      	ldr	r4, [pc, #52]	; (1a005e78 <__libc_init_array+0x3c>)
1a005e42:	1ba4      	subs	r4, r4, r6
1a005e44:	10a4      	asrs	r4, r4, #2
1a005e46:	2500      	movs	r5, #0
1a005e48:	42a5      	cmp	r5, r4
1a005e4a:	d109      	bne.n	1a005e60 <__libc_init_array+0x24>
1a005e4c:	4e0b      	ldr	r6, [pc, #44]	; (1a005e7c <__libc_init_array+0x40>)
1a005e4e:	4c0c      	ldr	r4, [pc, #48]	; (1a005e80 <__libc_init_array+0x44>)
1a005e50:	f7fc f97b 	bl	1a00214a <_init>
1a005e54:	1ba4      	subs	r4, r4, r6
1a005e56:	10a4      	asrs	r4, r4, #2
1a005e58:	2500      	movs	r5, #0
1a005e5a:	42a5      	cmp	r5, r4
1a005e5c:	d105      	bne.n	1a005e6a <__libc_init_array+0x2e>
1a005e5e:	bd70      	pop	{r4, r5, r6, pc}
1a005e60:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a005e64:	4798      	blx	r3
1a005e66:	3501      	adds	r5, #1
1a005e68:	e7ee      	b.n	1a005e48 <__libc_init_array+0xc>
1a005e6a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
1a005e6e:	4798      	blx	r3
1a005e70:	3501      	adds	r5, #1
1a005e72:	e7f2      	b.n	1a005e5a <__libc_init_array+0x1e>
1a005e74:	1a007298 	.word	0x1a007298
1a005e78:	1a007298 	.word	0x1a007298
1a005e7c:	1a007298 	.word	0x1a007298
1a005e80:	1a00729c 	.word	0x1a00729c

1a005e84 <memcpy>:
1a005e84:	b510      	push	{r4, lr}
1a005e86:	1e43      	subs	r3, r0, #1
1a005e88:	440a      	add	r2, r1
1a005e8a:	4291      	cmp	r1, r2
1a005e8c:	d100      	bne.n	1a005e90 <memcpy+0xc>
1a005e8e:	bd10      	pop	{r4, pc}
1a005e90:	f811 4b01 	ldrb.w	r4, [r1], #1
1a005e94:	f803 4f01 	strb.w	r4, [r3, #1]!
1a005e98:	e7f7      	b.n	1a005e8a <memcpy+0x6>

1a005e9a <memset>:
1a005e9a:	4402      	add	r2, r0
1a005e9c:	4603      	mov	r3, r0
1a005e9e:	4293      	cmp	r3, r2
1a005ea0:	d100      	bne.n	1a005ea4 <memset+0xa>
1a005ea2:	4770      	bx	lr
1a005ea4:	f803 1b01 	strb.w	r1, [r3], #1
1a005ea8:	e7f9      	b.n	1a005e9e <memset+0x4>
1a005eaa:	Address 0x000000001a005eaa is out of bounds.


1a005eac <_free_r>:
1a005eac:	b538      	push	{r3, r4, r5, lr}
1a005eae:	4605      	mov	r5, r0
1a005eb0:	2900      	cmp	r1, #0
1a005eb2:	d045      	beq.n	1a005f40 <_free_r+0x94>
1a005eb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a005eb8:	1f0c      	subs	r4, r1, #4
1a005eba:	2b00      	cmp	r3, #0
1a005ebc:	bfb8      	it	lt
1a005ebe:	18e4      	addlt	r4, r4, r3
1a005ec0:	f000 fad0 	bl	1a006464 <__malloc_lock>
1a005ec4:	4a1f      	ldr	r2, [pc, #124]	; (1a005f44 <_free_r+0x98>)
1a005ec6:	6813      	ldr	r3, [r2, #0]
1a005ec8:	4610      	mov	r0, r2
1a005eca:	b933      	cbnz	r3, 1a005eda <_free_r+0x2e>
1a005ecc:	6063      	str	r3, [r4, #4]
1a005ece:	6014      	str	r4, [r2, #0]
1a005ed0:	4628      	mov	r0, r5
1a005ed2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a005ed6:	f000 bac6 	b.w	1a006466 <__malloc_unlock>
1a005eda:	42a3      	cmp	r3, r4
1a005edc:	d90c      	bls.n	1a005ef8 <_free_r+0x4c>
1a005ede:	6821      	ldr	r1, [r4, #0]
1a005ee0:	1862      	adds	r2, r4, r1
1a005ee2:	4293      	cmp	r3, r2
1a005ee4:	bf04      	itt	eq
1a005ee6:	681a      	ldreq	r2, [r3, #0]
1a005ee8:	685b      	ldreq	r3, [r3, #4]
1a005eea:	6063      	str	r3, [r4, #4]
1a005eec:	bf04      	itt	eq
1a005eee:	1852      	addeq	r2, r2, r1
1a005ef0:	6022      	streq	r2, [r4, #0]
1a005ef2:	6004      	str	r4, [r0, #0]
1a005ef4:	e7ec      	b.n	1a005ed0 <_free_r+0x24>
1a005ef6:	4613      	mov	r3, r2
1a005ef8:	685a      	ldr	r2, [r3, #4]
1a005efa:	b10a      	cbz	r2, 1a005f00 <_free_r+0x54>
1a005efc:	42a2      	cmp	r2, r4
1a005efe:	d9fa      	bls.n	1a005ef6 <_free_r+0x4a>
1a005f00:	6819      	ldr	r1, [r3, #0]
1a005f02:	1858      	adds	r0, r3, r1
1a005f04:	42a0      	cmp	r0, r4
1a005f06:	d10b      	bne.n	1a005f20 <_free_r+0x74>
1a005f08:	6820      	ldr	r0, [r4, #0]
1a005f0a:	4401      	add	r1, r0
1a005f0c:	1858      	adds	r0, r3, r1
1a005f0e:	4282      	cmp	r2, r0
1a005f10:	6019      	str	r1, [r3, #0]
1a005f12:	d1dd      	bne.n	1a005ed0 <_free_r+0x24>
1a005f14:	6810      	ldr	r0, [r2, #0]
1a005f16:	6852      	ldr	r2, [r2, #4]
1a005f18:	605a      	str	r2, [r3, #4]
1a005f1a:	4401      	add	r1, r0
1a005f1c:	6019      	str	r1, [r3, #0]
1a005f1e:	e7d7      	b.n	1a005ed0 <_free_r+0x24>
1a005f20:	d902      	bls.n	1a005f28 <_free_r+0x7c>
1a005f22:	230c      	movs	r3, #12
1a005f24:	602b      	str	r3, [r5, #0]
1a005f26:	e7d3      	b.n	1a005ed0 <_free_r+0x24>
1a005f28:	6820      	ldr	r0, [r4, #0]
1a005f2a:	1821      	adds	r1, r4, r0
1a005f2c:	428a      	cmp	r2, r1
1a005f2e:	bf04      	itt	eq
1a005f30:	6811      	ldreq	r1, [r2, #0]
1a005f32:	6852      	ldreq	r2, [r2, #4]
1a005f34:	6062      	str	r2, [r4, #4]
1a005f36:	bf04      	itt	eq
1a005f38:	1809      	addeq	r1, r1, r0
1a005f3a:	6021      	streq	r1, [r4, #0]
1a005f3c:	605c      	str	r4, [r3, #4]
1a005f3e:	e7c7      	b.n	1a005ed0 <_free_r+0x24>
1a005f40:	bd38      	pop	{r3, r4, r5, pc}
1a005f42:	bf00      	nop
1a005f44:	10004eb8 	.word	0x10004eb8

1a005f48 <_malloc_r>:
1a005f48:	b570      	push	{r4, r5, r6, lr}
1a005f4a:	1ccd      	adds	r5, r1, #3
1a005f4c:	f025 0503 	bic.w	r5, r5, #3
1a005f50:	3508      	adds	r5, #8
1a005f52:	2d0c      	cmp	r5, #12
1a005f54:	bf38      	it	cc
1a005f56:	250c      	movcc	r5, #12
1a005f58:	2d00      	cmp	r5, #0
1a005f5a:	4606      	mov	r6, r0
1a005f5c:	db01      	blt.n	1a005f62 <_malloc_r+0x1a>
1a005f5e:	42a9      	cmp	r1, r5
1a005f60:	d903      	bls.n	1a005f6a <_malloc_r+0x22>
1a005f62:	230c      	movs	r3, #12
1a005f64:	6033      	str	r3, [r6, #0]
1a005f66:	2000      	movs	r0, #0
1a005f68:	bd70      	pop	{r4, r5, r6, pc}
1a005f6a:	f000 fa7b 	bl	1a006464 <__malloc_lock>
1a005f6e:	4a21      	ldr	r2, [pc, #132]	; (1a005ff4 <_malloc_r+0xac>)
1a005f70:	6814      	ldr	r4, [r2, #0]
1a005f72:	4621      	mov	r1, r4
1a005f74:	b991      	cbnz	r1, 1a005f9c <_malloc_r+0x54>
1a005f76:	4c20      	ldr	r4, [pc, #128]	; (1a005ff8 <_malloc_r+0xb0>)
1a005f78:	6823      	ldr	r3, [r4, #0]
1a005f7a:	b91b      	cbnz	r3, 1a005f84 <_malloc_r+0x3c>
1a005f7c:	4630      	mov	r0, r6
1a005f7e:	f7fc f939 	bl	1a0021f4 <_sbrk_r>
1a005f82:	6020      	str	r0, [r4, #0]
1a005f84:	4629      	mov	r1, r5
1a005f86:	4630      	mov	r0, r6
1a005f88:	f7fc f934 	bl	1a0021f4 <_sbrk_r>
1a005f8c:	1c43      	adds	r3, r0, #1
1a005f8e:	d124      	bne.n	1a005fda <_malloc_r+0x92>
1a005f90:	230c      	movs	r3, #12
1a005f92:	6033      	str	r3, [r6, #0]
1a005f94:	4630      	mov	r0, r6
1a005f96:	f000 fa66 	bl	1a006466 <__malloc_unlock>
1a005f9a:	e7e4      	b.n	1a005f66 <_malloc_r+0x1e>
1a005f9c:	680b      	ldr	r3, [r1, #0]
1a005f9e:	1b5b      	subs	r3, r3, r5
1a005fa0:	d418      	bmi.n	1a005fd4 <_malloc_r+0x8c>
1a005fa2:	2b0b      	cmp	r3, #11
1a005fa4:	d90f      	bls.n	1a005fc6 <_malloc_r+0x7e>
1a005fa6:	600b      	str	r3, [r1, #0]
1a005fa8:	50cd      	str	r5, [r1, r3]
1a005faa:	18cc      	adds	r4, r1, r3
1a005fac:	4630      	mov	r0, r6
1a005fae:	f000 fa5a 	bl	1a006466 <__malloc_unlock>
1a005fb2:	f104 000b 	add.w	r0, r4, #11
1a005fb6:	1d23      	adds	r3, r4, #4
1a005fb8:	f020 0007 	bic.w	r0, r0, #7
1a005fbc:	1ac3      	subs	r3, r0, r3
1a005fbe:	d0d3      	beq.n	1a005f68 <_malloc_r+0x20>
1a005fc0:	425a      	negs	r2, r3
1a005fc2:	50e2      	str	r2, [r4, r3]
1a005fc4:	e7d0      	b.n	1a005f68 <_malloc_r+0x20>
1a005fc6:	428c      	cmp	r4, r1
1a005fc8:	684b      	ldr	r3, [r1, #4]
1a005fca:	bf16      	itet	ne
1a005fcc:	6063      	strne	r3, [r4, #4]
1a005fce:	6013      	streq	r3, [r2, #0]
1a005fd0:	460c      	movne	r4, r1
1a005fd2:	e7eb      	b.n	1a005fac <_malloc_r+0x64>
1a005fd4:	460c      	mov	r4, r1
1a005fd6:	6849      	ldr	r1, [r1, #4]
1a005fd8:	e7cc      	b.n	1a005f74 <_malloc_r+0x2c>
1a005fda:	1cc4      	adds	r4, r0, #3
1a005fdc:	f024 0403 	bic.w	r4, r4, #3
1a005fe0:	42a0      	cmp	r0, r4
1a005fe2:	d005      	beq.n	1a005ff0 <_malloc_r+0xa8>
1a005fe4:	1a21      	subs	r1, r4, r0
1a005fe6:	4630      	mov	r0, r6
1a005fe8:	f7fc f904 	bl	1a0021f4 <_sbrk_r>
1a005fec:	3001      	adds	r0, #1
1a005fee:	d0cf      	beq.n	1a005f90 <_malloc_r+0x48>
1a005ff0:	6025      	str	r5, [r4, #0]
1a005ff2:	e7db      	b.n	1a005fac <_malloc_r+0x64>
1a005ff4:	10004eb8 	.word	0x10004eb8
1a005ff8:	10004ebc 	.word	0x10004ebc

1a005ffc <iprintf>:
1a005ffc:	b40f      	push	{r0, r1, r2, r3}
1a005ffe:	4b0a      	ldr	r3, [pc, #40]	; (1a006028 <iprintf+0x2c>)
1a006000:	b513      	push	{r0, r1, r4, lr}
1a006002:	681c      	ldr	r4, [r3, #0]
1a006004:	b124      	cbz	r4, 1a006010 <iprintf+0x14>
1a006006:	69a3      	ldr	r3, [r4, #24]
1a006008:	b913      	cbnz	r3, 1a006010 <iprintf+0x14>
1a00600a:	4620      	mov	r0, r4
1a00600c:	f7ff fe8c 	bl	1a005d28 <__sinit>
1a006010:	ab05      	add	r3, sp, #20
1a006012:	9a04      	ldr	r2, [sp, #16]
1a006014:	68a1      	ldr	r1, [r4, #8]
1a006016:	9301      	str	r3, [sp, #4]
1a006018:	4620      	mov	r0, r4
1a00601a:	f000 fa4f 	bl	1a0064bc <_vfiprintf_r>
1a00601e:	b002      	add	sp, #8
1a006020:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a006024:	b004      	add	sp, #16
1a006026:	4770      	bx	lr
1a006028:	100018fc 	.word	0x100018fc

1a00602c <_puts_r>:
1a00602c:	b570      	push	{r4, r5, r6, lr}
1a00602e:	460e      	mov	r6, r1
1a006030:	4605      	mov	r5, r0
1a006032:	b118      	cbz	r0, 1a00603c <_puts_r+0x10>
1a006034:	6983      	ldr	r3, [r0, #24]
1a006036:	b90b      	cbnz	r3, 1a00603c <_puts_r+0x10>
1a006038:	f7ff fe76 	bl	1a005d28 <__sinit>
1a00603c:	69ab      	ldr	r3, [r5, #24]
1a00603e:	68ac      	ldr	r4, [r5, #8]
1a006040:	b913      	cbnz	r3, 1a006048 <_puts_r+0x1c>
1a006042:	4628      	mov	r0, r5
1a006044:	f7ff fe70 	bl	1a005d28 <__sinit>
1a006048:	4b23      	ldr	r3, [pc, #140]	; (1a0060d8 <_puts_r+0xac>)
1a00604a:	429c      	cmp	r4, r3
1a00604c:	d117      	bne.n	1a00607e <_puts_r+0x52>
1a00604e:	686c      	ldr	r4, [r5, #4]
1a006050:	89a3      	ldrh	r3, [r4, #12]
1a006052:	071b      	lsls	r3, r3, #28
1a006054:	d51d      	bpl.n	1a006092 <_puts_r+0x66>
1a006056:	6923      	ldr	r3, [r4, #16]
1a006058:	b1db      	cbz	r3, 1a006092 <_puts_r+0x66>
1a00605a:	3e01      	subs	r6, #1
1a00605c:	68a3      	ldr	r3, [r4, #8]
1a00605e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a006062:	3b01      	subs	r3, #1
1a006064:	60a3      	str	r3, [r4, #8]
1a006066:	b9e9      	cbnz	r1, 1a0060a4 <_puts_r+0x78>
1a006068:	2b00      	cmp	r3, #0
1a00606a:	da2e      	bge.n	1a0060ca <_puts_r+0x9e>
1a00606c:	4622      	mov	r2, r4
1a00606e:	210a      	movs	r1, #10
1a006070:	4628      	mov	r0, r5
1a006072:	f000 f8d3 	bl	1a00621c <__swbuf_r>
1a006076:	3001      	adds	r0, #1
1a006078:	d011      	beq.n	1a00609e <_puts_r+0x72>
1a00607a:	200a      	movs	r0, #10
1a00607c:	e011      	b.n	1a0060a2 <_puts_r+0x76>
1a00607e:	4b17      	ldr	r3, [pc, #92]	; (1a0060dc <_puts_r+0xb0>)
1a006080:	429c      	cmp	r4, r3
1a006082:	d101      	bne.n	1a006088 <_puts_r+0x5c>
1a006084:	68ac      	ldr	r4, [r5, #8]
1a006086:	e7e3      	b.n	1a006050 <_puts_r+0x24>
1a006088:	4b15      	ldr	r3, [pc, #84]	; (1a0060e0 <_puts_r+0xb4>)
1a00608a:	429c      	cmp	r4, r3
1a00608c:	bf08      	it	eq
1a00608e:	68ec      	ldreq	r4, [r5, #12]
1a006090:	e7de      	b.n	1a006050 <_puts_r+0x24>
1a006092:	4621      	mov	r1, r4
1a006094:	4628      	mov	r0, r5
1a006096:	f000 f913 	bl	1a0062c0 <__swsetup_r>
1a00609a:	2800      	cmp	r0, #0
1a00609c:	d0dd      	beq.n	1a00605a <_puts_r+0x2e>
1a00609e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0060a2:	bd70      	pop	{r4, r5, r6, pc}
1a0060a4:	2b00      	cmp	r3, #0
1a0060a6:	da04      	bge.n	1a0060b2 <_puts_r+0x86>
1a0060a8:	69a2      	ldr	r2, [r4, #24]
1a0060aa:	429a      	cmp	r2, r3
1a0060ac:	dc06      	bgt.n	1a0060bc <_puts_r+0x90>
1a0060ae:	290a      	cmp	r1, #10
1a0060b0:	d004      	beq.n	1a0060bc <_puts_r+0x90>
1a0060b2:	6823      	ldr	r3, [r4, #0]
1a0060b4:	1c5a      	adds	r2, r3, #1
1a0060b6:	6022      	str	r2, [r4, #0]
1a0060b8:	7019      	strb	r1, [r3, #0]
1a0060ba:	e7cf      	b.n	1a00605c <_puts_r+0x30>
1a0060bc:	4622      	mov	r2, r4
1a0060be:	4628      	mov	r0, r5
1a0060c0:	f000 f8ac 	bl	1a00621c <__swbuf_r>
1a0060c4:	3001      	adds	r0, #1
1a0060c6:	d1c9      	bne.n	1a00605c <_puts_r+0x30>
1a0060c8:	e7e9      	b.n	1a00609e <_puts_r+0x72>
1a0060ca:	6823      	ldr	r3, [r4, #0]
1a0060cc:	200a      	movs	r0, #10
1a0060ce:	1c5a      	adds	r2, r3, #1
1a0060d0:	6022      	str	r2, [r4, #0]
1a0060d2:	7018      	strb	r0, [r3, #0]
1a0060d4:	e7e5      	b.n	1a0060a2 <_puts_r+0x76>
1a0060d6:	bf00      	nop
1a0060d8:	1a007220 	.word	0x1a007220
1a0060dc:	1a007240 	.word	0x1a007240
1a0060e0:	1a007200 	.word	0x1a007200

1a0060e4 <puts>:
1a0060e4:	4b02      	ldr	r3, [pc, #8]	; (1a0060f0 <puts+0xc>)
1a0060e6:	4601      	mov	r1, r0
1a0060e8:	6818      	ldr	r0, [r3, #0]
1a0060ea:	f7ff bf9f 	b.w	1a00602c <_puts_r>
1a0060ee:	bf00      	nop
1a0060f0:	100018fc 	.word	0x100018fc

1a0060f4 <__sread>:
1a0060f4:	b510      	push	{r4, lr}
1a0060f6:	460c      	mov	r4, r1
1a0060f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0060fc:	f7fc f83e 	bl	1a00217c <_read_r>
1a006100:	2800      	cmp	r0, #0
1a006102:	bfab      	itete	ge
1a006104:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a006106:	89a3      	ldrhlt	r3, [r4, #12]
1a006108:	181b      	addge	r3, r3, r0
1a00610a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a00610e:	bfac      	ite	ge
1a006110:	6563      	strge	r3, [r4, #84]	; 0x54
1a006112:	81a3      	strhlt	r3, [r4, #12]
1a006114:	bd10      	pop	{r4, pc}

1a006116 <__swrite>:
1a006116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00611a:	461f      	mov	r7, r3
1a00611c:	898b      	ldrh	r3, [r1, #12]
1a00611e:	05db      	lsls	r3, r3, #23
1a006120:	4605      	mov	r5, r0
1a006122:	460c      	mov	r4, r1
1a006124:	4616      	mov	r6, r2
1a006126:	d505      	bpl.n	1a006134 <__swrite+0x1e>
1a006128:	2302      	movs	r3, #2
1a00612a:	2200      	movs	r2, #0
1a00612c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a006130:	f7fc f81f 	bl	1a002172 <_lseek_r>
1a006134:	89a3      	ldrh	r3, [r4, #12]
1a006136:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a00613a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a00613e:	81a3      	strh	r3, [r4, #12]
1a006140:	4632      	mov	r2, r6
1a006142:	463b      	mov	r3, r7
1a006144:	4628      	mov	r0, r5
1a006146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a00614a:	f7fc b83e 	b.w	1a0021ca <_write_r>

1a00614e <__sseek>:
1a00614e:	b510      	push	{r4, lr}
1a006150:	460c      	mov	r4, r1
1a006152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a006156:	f7fc f80c 	bl	1a002172 <_lseek_r>
1a00615a:	1c43      	adds	r3, r0, #1
1a00615c:	89a3      	ldrh	r3, [r4, #12]
1a00615e:	bf15      	itete	ne
1a006160:	6560      	strne	r0, [r4, #84]	; 0x54
1a006162:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a006166:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a00616a:	81a3      	strheq	r3, [r4, #12]
1a00616c:	bf18      	it	ne
1a00616e:	81a3      	strhne	r3, [r4, #12]
1a006170:	bd10      	pop	{r4, pc}

1a006172 <__sclose>:
1a006172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a006176:	f7fb bfe9 	b.w	1a00214c <_close_r>

1a00617a <strcat>:
1a00617a:	b510      	push	{r4, lr}
1a00617c:	4603      	mov	r3, r0
1a00617e:	781a      	ldrb	r2, [r3, #0]
1a006180:	1c5c      	adds	r4, r3, #1
1a006182:	b93a      	cbnz	r2, 1a006194 <strcat+0x1a>
1a006184:	3b01      	subs	r3, #1
1a006186:	f811 2b01 	ldrb.w	r2, [r1], #1
1a00618a:	f803 2f01 	strb.w	r2, [r3, #1]!
1a00618e:	2a00      	cmp	r2, #0
1a006190:	d1f9      	bne.n	1a006186 <strcat+0xc>
1a006192:	bd10      	pop	{r4, pc}
1a006194:	4623      	mov	r3, r4
1a006196:	e7f2      	b.n	1a00617e <strcat+0x4>

1a006198 <strchr>:
1a006198:	b2c9      	uxtb	r1, r1
1a00619a:	4603      	mov	r3, r0
1a00619c:	f810 2b01 	ldrb.w	r2, [r0], #1
1a0061a0:	b11a      	cbz	r2, 1a0061aa <strchr+0x12>
1a0061a2:	428a      	cmp	r2, r1
1a0061a4:	d1f9      	bne.n	1a00619a <strchr+0x2>
1a0061a6:	4618      	mov	r0, r3
1a0061a8:	4770      	bx	lr
1a0061aa:	2900      	cmp	r1, #0
1a0061ac:	bf18      	it	ne
1a0061ae:	2300      	movne	r3, #0
1a0061b0:	e7f9      	b.n	1a0061a6 <strchr+0xe>

1a0061b2 <strcmp>:
1a0061b2:	f810 2b01 	ldrb.w	r2, [r0], #1
1a0061b6:	f811 3b01 	ldrb.w	r3, [r1], #1
1a0061ba:	2a01      	cmp	r2, #1
1a0061bc:	bf28      	it	cs
1a0061be:	429a      	cmpcs	r2, r3
1a0061c0:	d0f7      	beq.n	1a0061b2 <strcmp>
1a0061c2:	1ad0      	subs	r0, r2, r3
1a0061c4:	4770      	bx	lr

1a0061c6 <strcpy>:
1a0061c6:	4603      	mov	r3, r0
1a0061c8:	f811 2b01 	ldrb.w	r2, [r1], #1
1a0061cc:	f803 2b01 	strb.w	r2, [r3], #1
1a0061d0:	2a00      	cmp	r2, #0
1a0061d2:	d1f9      	bne.n	1a0061c8 <strcpy+0x2>
1a0061d4:	4770      	bx	lr

1a0061d6 <strlen>:
1a0061d6:	4603      	mov	r3, r0
1a0061d8:	f813 2b01 	ldrb.w	r2, [r3], #1
1a0061dc:	2a00      	cmp	r2, #0
1a0061de:	d1fb      	bne.n	1a0061d8 <strlen+0x2>
1a0061e0:	1a18      	subs	r0, r3, r0
1a0061e2:	3801      	subs	r0, #1
1a0061e4:	4770      	bx	lr

1a0061e6 <strstr>:
1a0061e6:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0061e8:	7803      	ldrb	r3, [r0, #0]
1a0061ea:	b17b      	cbz	r3, 1a00620c <strstr+0x26>
1a0061ec:	4604      	mov	r4, r0
1a0061ee:	7823      	ldrb	r3, [r4, #0]
1a0061f0:	4620      	mov	r0, r4
1a0061f2:	1c66      	adds	r6, r4, #1
1a0061f4:	b17b      	cbz	r3, 1a006216 <strstr+0x30>
1a0061f6:	1e4a      	subs	r2, r1, #1
1a0061f8:	1e63      	subs	r3, r4, #1
1a0061fa:	f812 5f01 	ldrb.w	r5, [r2, #1]!
1a0061fe:	b14d      	cbz	r5, 1a006214 <strstr+0x2e>
1a006200:	f813 7f01 	ldrb.w	r7, [r3, #1]!
1a006204:	42af      	cmp	r7, r5
1a006206:	4634      	mov	r4, r6
1a006208:	d0f7      	beq.n	1a0061fa <strstr+0x14>
1a00620a:	e7f0      	b.n	1a0061ee <strstr+0x8>
1a00620c:	780b      	ldrb	r3, [r1, #0]
1a00620e:	2b00      	cmp	r3, #0
1a006210:	bf18      	it	ne
1a006212:	2000      	movne	r0, #0
1a006214:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a006216:	4618      	mov	r0, r3
1a006218:	e7fc      	b.n	1a006214 <strstr+0x2e>
1a00621a:	Address 0x000000001a00621a is out of bounds.


1a00621c <__swbuf_r>:
1a00621c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00621e:	460e      	mov	r6, r1
1a006220:	4614      	mov	r4, r2
1a006222:	4605      	mov	r5, r0
1a006224:	b118      	cbz	r0, 1a00622e <__swbuf_r+0x12>
1a006226:	6983      	ldr	r3, [r0, #24]
1a006228:	b90b      	cbnz	r3, 1a00622e <__swbuf_r+0x12>
1a00622a:	f7ff fd7d 	bl	1a005d28 <__sinit>
1a00622e:	4b21      	ldr	r3, [pc, #132]	; (1a0062b4 <__swbuf_r+0x98>)
1a006230:	429c      	cmp	r4, r3
1a006232:	d12a      	bne.n	1a00628a <__swbuf_r+0x6e>
1a006234:	686c      	ldr	r4, [r5, #4]
1a006236:	69a3      	ldr	r3, [r4, #24]
1a006238:	60a3      	str	r3, [r4, #8]
1a00623a:	89a3      	ldrh	r3, [r4, #12]
1a00623c:	071a      	lsls	r2, r3, #28
1a00623e:	d52e      	bpl.n	1a00629e <__swbuf_r+0x82>
1a006240:	6923      	ldr	r3, [r4, #16]
1a006242:	b363      	cbz	r3, 1a00629e <__swbuf_r+0x82>
1a006244:	6923      	ldr	r3, [r4, #16]
1a006246:	6820      	ldr	r0, [r4, #0]
1a006248:	1ac0      	subs	r0, r0, r3
1a00624a:	6963      	ldr	r3, [r4, #20]
1a00624c:	b2f6      	uxtb	r6, r6
1a00624e:	4283      	cmp	r3, r0
1a006250:	4637      	mov	r7, r6
1a006252:	dc04      	bgt.n	1a00625e <__swbuf_r+0x42>
1a006254:	4621      	mov	r1, r4
1a006256:	4628      	mov	r0, r5
1a006258:	f7ff fcfc 	bl	1a005c54 <_fflush_r>
1a00625c:	bb28      	cbnz	r0, 1a0062aa <__swbuf_r+0x8e>
1a00625e:	68a3      	ldr	r3, [r4, #8]
1a006260:	3b01      	subs	r3, #1
1a006262:	60a3      	str	r3, [r4, #8]
1a006264:	6823      	ldr	r3, [r4, #0]
1a006266:	1c5a      	adds	r2, r3, #1
1a006268:	6022      	str	r2, [r4, #0]
1a00626a:	701e      	strb	r6, [r3, #0]
1a00626c:	6963      	ldr	r3, [r4, #20]
1a00626e:	3001      	adds	r0, #1
1a006270:	4283      	cmp	r3, r0
1a006272:	d004      	beq.n	1a00627e <__swbuf_r+0x62>
1a006274:	89a3      	ldrh	r3, [r4, #12]
1a006276:	07db      	lsls	r3, r3, #31
1a006278:	d519      	bpl.n	1a0062ae <__swbuf_r+0x92>
1a00627a:	2e0a      	cmp	r6, #10
1a00627c:	d117      	bne.n	1a0062ae <__swbuf_r+0x92>
1a00627e:	4621      	mov	r1, r4
1a006280:	4628      	mov	r0, r5
1a006282:	f7ff fce7 	bl	1a005c54 <_fflush_r>
1a006286:	b190      	cbz	r0, 1a0062ae <__swbuf_r+0x92>
1a006288:	e00f      	b.n	1a0062aa <__swbuf_r+0x8e>
1a00628a:	4b0b      	ldr	r3, [pc, #44]	; (1a0062b8 <__swbuf_r+0x9c>)
1a00628c:	429c      	cmp	r4, r3
1a00628e:	d101      	bne.n	1a006294 <__swbuf_r+0x78>
1a006290:	68ac      	ldr	r4, [r5, #8]
1a006292:	e7d0      	b.n	1a006236 <__swbuf_r+0x1a>
1a006294:	4b09      	ldr	r3, [pc, #36]	; (1a0062bc <__swbuf_r+0xa0>)
1a006296:	429c      	cmp	r4, r3
1a006298:	bf08      	it	eq
1a00629a:	68ec      	ldreq	r4, [r5, #12]
1a00629c:	e7cb      	b.n	1a006236 <__swbuf_r+0x1a>
1a00629e:	4621      	mov	r1, r4
1a0062a0:	4628      	mov	r0, r5
1a0062a2:	f000 f80d 	bl	1a0062c0 <__swsetup_r>
1a0062a6:	2800      	cmp	r0, #0
1a0062a8:	d0cc      	beq.n	1a006244 <__swbuf_r+0x28>
1a0062aa:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a0062ae:	4638      	mov	r0, r7
1a0062b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0062b2:	bf00      	nop
1a0062b4:	1a007220 	.word	0x1a007220
1a0062b8:	1a007240 	.word	0x1a007240
1a0062bc:	1a007200 	.word	0x1a007200

1a0062c0 <__swsetup_r>:
1a0062c0:	4b32      	ldr	r3, [pc, #200]	; (1a00638c <__swsetup_r+0xcc>)
1a0062c2:	b570      	push	{r4, r5, r6, lr}
1a0062c4:	681d      	ldr	r5, [r3, #0]
1a0062c6:	4606      	mov	r6, r0
1a0062c8:	460c      	mov	r4, r1
1a0062ca:	b125      	cbz	r5, 1a0062d6 <__swsetup_r+0x16>
1a0062cc:	69ab      	ldr	r3, [r5, #24]
1a0062ce:	b913      	cbnz	r3, 1a0062d6 <__swsetup_r+0x16>
1a0062d0:	4628      	mov	r0, r5
1a0062d2:	f7ff fd29 	bl	1a005d28 <__sinit>
1a0062d6:	4b2e      	ldr	r3, [pc, #184]	; (1a006390 <__swsetup_r+0xd0>)
1a0062d8:	429c      	cmp	r4, r3
1a0062da:	d10f      	bne.n	1a0062fc <__swsetup_r+0x3c>
1a0062dc:	686c      	ldr	r4, [r5, #4]
1a0062de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0062e2:	b29a      	uxth	r2, r3
1a0062e4:	0715      	lsls	r5, r2, #28
1a0062e6:	d42c      	bmi.n	1a006342 <__swsetup_r+0x82>
1a0062e8:	06d0      	lsls	r0, r2, #27
1a0062ea:	d411      	bmi.n	1a006310 <__swsetup_r+0x50>
1a0062ec:	2209      	movs	r2, #9
1a0062ee:	6032      	str	r2, [r6, #0]
1a0062f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0062f4:	81a3      	strh	r3, [r4, #12]
1a0062f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0062fa:	e03e      	b.n	1a00637a <__swsetup_r+0xba>
1a0062fc:	4b25      	ldr	r3, [pc, #148]	; (1a006394 <__swsetup_r+0xd4>)
1a0062fe:	429c      	cmp	r4, r3
1a006300:	d101      	bne.n	1a006306 <__swsetup_r+0x46>
1a006302:	68ac      	ldr	r4, [r5, #8]
1a006304:	e7eb      	b.n	1a0062de <__swsetup_r+0x1e>
1a006306:	4b24      	ldr	r3, [pc, #144]	; (1a006398 <__swsetup_r+0xd8>)
1a006308:	429c      	cmp	r4, r3
1a00630a:	bf08      	it	eq
1a00630c:	68ec      	ldreq	r4, [r5, #12]
1a00630e:	e7e6      	b.n	1a0062de <__swsetup_r+0x1e>
1a006310:	0751      	lsls	r1, r2, #29
1a006312:	d512      	bpl.n	1a00633a <__swsetup_r+0x7a>
1a006314:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a006316:	b141      	cbz	r1, 1a00632a <__swsetup_r+0x6a>
1a006318:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a00631c:	4299      	cmp	r1, r3
1a00631e:	d002      	beq.n	1a006326 <__swsetup_r+0x66>
1a006320:	4630      	mov	r0, r6
1a006322:	f7ff fdc3 	bl	1a005eac <_free_r>
1a006326:	2300      	movs	r3, #0
1a006328:	6363      	str	r3, [r4, #52]	; 0x34
1a00632a:	89a3      	ldrh	r3, [r4, #12]
1a00632c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a006330:	81a3      	strh	r3, [r4, #12]
1a006332:	2300      	movs	r3, #0
1a006334:	6063      	str	r3, [r4, #4]
1a006336:	6923      	ldr	r3, [r4, #16]
1a006338:	6023      	str	r3, [r4, #0]
1a00633a:	89a3      	ldrh	r3, [r4, #12]
1a00633c:	f043 0308 	orr.w	r3, r3, #8
1a006340:	81a3      	strh	r3, [r4, #12]
1a006342:	6923      	ldr	r3, [r4, #16]
1a006344:	b94b      	cbnz	r3, 1a00635a <__swsetup_r+0x9a>
1a006346:	89a3      	ldrh	r3, [r4, #12]
1a006348:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a00634c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a006350:	d003      	beq.n	1a00635a <__swsetup_r+0x9a>
1a006352:	4621      	mov	r1, r4
1a006354:	4630      	mov	r0, r6
1a006356:	f000 f845 	bl	1a0063e4 <__smakebuf_r>
1a00635a:	89a2      	ldrh	r2, [r4, #12]
1a00635c:	f012 0301 	ands.w	r3, r2, #1
1a006360:	d00c      	beq.n	1a00637c <__swsetup_r+0xbc>
1a006362:	2300      	movs	r3, #0
1a006364:	60a3      	str	r3, [r4, #8]
1a006366:	6963      	ldr	r3, [r4, #20]
1a006368:	425b      	negs	r3, r3
1a00636a:	61a3      	str	r3, [r4, #24]
1a00636c:	6923      	ldr	r3, [r4, #16]
1a00636e:	b953      	cbnz	r3, 1a006386 <__swsetup_r+0xc6>
1a006370:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a006374:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a006378:	d1ba      	bne.n	1a0062f0 <__swsetup_r+0x30>
1a00637a:	bd70      	pop	{r4, r5, r6, pc}
1a00637c:	0792      	lsls	r2, r2, #30
1a00637e:	bf58      	it	pl
1a006380:	6963      	ldrpl	r3, [r4, #20]
1a006382:	60a3      	str	r3, [r4, #8]
1a006384:	e7f2      	b.n	1a00636c <__swsetup_r+0xac>
1a006386:	2000      	movs	r0, #0
1a006388:	e7f7      	b.n	1a00637a <__swsetup_r+0xba>
1a00638a:	bf00      	nop
1a00638c:	100018fc 	.word	0x100018fc
1a006390:	1a007220 	.word	0x1a007220
1a006394:	1a007240 	.word	0x1a007240
1a006398:	1a007200 	.word	0x1a007200

1a00639c <__swhatbuf_r>:
1a00639c:	b570      	push	{r4, r5, r6, lr}
1a00639e:	460e      	mov	r6, r1
1a0063a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0063a4:	2900      	cmp	r1, #0
1a0063a6:	b096      	sub	sp, #88	; 0x58
1a0063a8:	4614      	mov	r4, r2
1a0063aa:	461d      	mov	r5, r3
1a0063ac:	da07      	bge.n	1a0063be <__swhatbuf_r+0x22>
1a0063ae:	2300      	movs	r3, #0
1a0063b0:	602b      	str	r3, [r5, #0]
1a0063b2:	89b3      	ldrh	r3, [r6, #12]
1a0063b4:	061a      	lsls	r2, r3, #24
1a0063b6:	d410      	bmi.n	1a0063da <__swhatbuf_r+0x3e>
1a0063b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a0063bc:	e00e      	b.n	1a0063dc <__swhatbuf_r+0x40>
1a0063be:	466a      	mov	r2, sp
1a0063c0:	f7fb fec9 	bl	1a002156 <_fstat_r>
1a0063c4:	2800      	cmp	r0, #0
1a0063c6:	dbf2      	blt.n	1a0063ae <__swhatbuf_r+0x12>
1a0063c8:	9a01      	ldr	r2, [sp, #4]
1a0063ca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a0063ce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a0063d2:	425a      	negs	r2, r3
1a0063d4:	415a      	adcs	r2, r3
1a0063d6:	602a      	str	r2, [r5, #0]
1a0063d8:	e7ee      	b.n	1a0063b8 <__swhatbuf_r+0x1c>
1a0063da:	2340      	movs	r3, #64	; 0x40
1a0063dc:	2000      	movs	r0, #0
1a0063de:	6023      	str	r3, [r4, #0]
1a0063e0:	b016      	add	sp, #88	; 0x58
1a0063e2:	bd70      	pop	{r4, r5, r6, pc}

1a0063e4 <__smakebuf_r>:
1a0063e4:	898b      	ldrh	r3, [r1, #12]
1a0063e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a0063e8:	079d      	lsls	r5, r3, #30
1a0063ea:	4606      	mov	r6, r0
1a0063ec:	460c      	mov	r4, r1
1a0063ee:	d507      	bpl.n	1a006400 <__smakebuf_r+0x1c>
1a0063f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a0063f4:	6023      	str	r3, [r4, #0]
1a0063f6:	6123      	str	r3, [r4, #16]
1a0063f8:	2301      	movs	r3, #1
1a0063fa:	6163      	str	r3, [r4, #20]
1a0063fc:	b002      	add	sp, #8
1a0063fe:	bd70      	pop	{r4, r5, r6, pc}
1a006400:	ab01      	add	r3, sp, #4
1a006402:	466a      	mov	r2, sp
1a006404:	f7ff ffca 	bl	1a00639c <__swhatbuf_r>
1a006408:	9900      	ldr	r1, [sp, #0]
1a00640a:	4605      	mov	r5, r0
1a00640c:	4630      	mov	r0, r6
1a00640e:	f7ff fd9b 	bl	1a005f48 <_malloc_r>
1a006412:	b948      	cbnz	r0, 1a006428 <__smakebuf_r+0x44>
1a006414:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a006418:	059a      	lsls	r2, r3, #22
1a00641a:	d4ef      	bmi.n	1a0063fc <__smakebuf_r+0x18>
1a00641c:	f023 0303 	bic.w	r3, r3, #3
1a006420:	f043 0302 	orr.w	r3, r3, #2
1a006424:	81a3      	strh	r3, [r4, #12]
1a006426:	e7e3      	b.n	1a0063f0 <__smakebuf_r+0xc>
1a006428:	4b0d      	ldr	r3, [pc, #52]	; (1a006460 <__smakebuf_r+0x7c>)
1a00642a:	62b3      	str	r3, [r6, #40]	; 0x28
1a00642c:	89a3      	ldrh	r3, [r4, #12]
1a00642e:	6020      	str	r0, [r4, #0]
1a006430:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a006434:	81a3      	strh	r3, [r4, #12]
1a006436:	9b00      	ldr	r3, [sp, #0]
1a006438:	6163      	str	r3, [r4, #20]
1a00643a:	9b01      	ldr	r3, [sp, #4]
1a00643c:	6120      	str	r0, [r4, #16]
1a00643e:	b15b      	cbz	r3, 1a006458 <__smakebuf_r+0x74>
1a006440:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a006444:	4630      	mov	r0, r6
1a006446:	f7fb fe8b 	bl	1a002160 <_isatty_r>
1a00644a:	b128      	cbz	r0, 1a006458 <__smakebuf_r+0x74>
1a00644c:	89a3      	ldrh	r3, [r4, #12]
1a00644e:	f023 0303 	bic.w	r3, r3, #3
1a006452:	f043 0301 	orr.w	r3, r3, #1
1a006456:	81a3      	strh	r3, [r4, #12]
1a006458:	89a3      	ldrh	r3, [r4, #12]
1a00645a:	431d      	orrs	r5, r3
1a00645c:	81a5      	strh	r5, [r4, #12]
1a00645e:	e7cd      	b.n	1a0063fc <__smakebuf_r+0x18>
1a006460:	1a005cf1 	.word	0x1a005cf1

1a006464 <__malloc_lock>:
1a006464:	4770      	bx	lr

1a006466 <__malloc_unlock>:
1a006466:	4770      	bx	lr

1a006468 <__sfputc_r>:
1a006468:	6893      	ldr	r3, [r2, #8]
1a00646a:	3b01      	subs	r3, #1
1a00646c:	2b00      	cmp	r3, #0
1a00646e:	b410      	push	{r4}
1a006470:	6093      	str	r3, [r2, #8]
1a006472:	da08      	bge.n	1a006486 <__sfputc_r+0x1e>
1a006474:	6994      	ldr	r4, [r2, #24]
1a006476:	42a3      	cmp	r3, r4
1a006478:	db01      	blt.n	1a00647e <__sfputc_r+0x16>
1a00647a:	290a      	cmp	r1, #10
1a00647c:	d103      	bne.n	1a006486 <__sfputc_r+0x1e>
1a00647e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a006482:	f7ff becb 	b.w	1a00621c <__swbuf_r>
1a006486:	6813      	ldr	r3, [r2, #0]
1a006488:	1c58      	adds	r0, r3, #1
1a00648a:	6010      	str	r0, [r2, #0]
1a00648c:	7019      	strb	r1, [r3, #0]
1a00648e:	4608      	mov	r0, r1
1a006490:	f85d 4b04 	ldr.w	r4, [sp], #4
1a006494:	4770      	bx	lr

1a006496 <__sfputs_r>:
1a006496:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a006498:	4606      	mov	r6, r0
1a00649a:	460f      	mov	r7, r1
1a00649c:	4614      	mov	r4, r2
1a00649e:	18d5      	adds	r5, r2, r3
1a0064a0:	42ac      	cmp	r4, r5
1a0064a2:	d101      	bne.n	1a0064a8 <__sfputs_r+0x12>
1a0064a4:	2000      	movs	r0, #0
1a0064a6:	e007      	b.n	1a0064b8 <__sfputs_r+0x22>
1a0064a8:	463a      	mov	r2, r7
1a0064aa:	f814 1b01 	ldrb.w	r1, [r4], #1
1a0064ae:	4630      	mov	r0, r6
1a0064b0:	f7ff ffda 	bl	1a006468 <__sfputc_r>
1a0064b4:	1c43      	adds	r3, r0, #1
1a0064b6:	d1f3      	bne.n	1a0064a0 <__sfputs_r+0xa>
1a0064b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0064ba:	Address 0x000000001a0064ba is out of bounds.


1a0064bc <_vfiprintf_r>:
1a0064bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0064c0:	460c      	mov	r4, r1
1a0064c2:	b09d      	sub	sp, #116	; 0x74
1a0064c4:	4617      	mov	r7, r2
1a0064c6:	461d      	mov	r5, r3
1a0064c8:	4606      	mov	r6, r0
1a0064ca:	b118      	cbz	r0, 1a0064d4 <_vfiprintf_r+0x18>
1a0064cc:	6983      	ldr	r3, [r0, #24]
1a0064ce:	b90b      	cbnz	r3, 1a0064d4 <_vfiprintf_r+0x18>
1a0064d0:	f7ff fc2a 	bl	1a005d28 <__sinit>
1a0064d4:	4b7c      	ldr	r3, [pc, #496]	; (1a0066c8 <_vfiprintf_r+0x20c>)
1a0064d6:	429c      	cmp	r4, r3
1a0064d8:	d158      	bne.n	1a00658c <_vfiprintf_r+0xd0>
1a0064da:	6874      	ldr	r4, [r6, #4]
1a0064dc:	89a3      	ldrh	r3, [r4, #12]
1a0064de:	0718      	lsls	r0, r3, #28
1a0064e0:	d55e      	bpl.n	1a0065a0 <_vfiprintf_r+0xe4>
1a0064e2:	6923      	ldr	r3, [r4, #16]
1a0064e4:	2b00      	cmp	r3, #0
1a0064e6:	d05b      	beq.n	1a0065a0 <_vfiprintf_r+0xe4>
1a0064e8:	2300      	movs	r3, #0
1a0064ea:	9309      	str	r3, [sp, #36]	; 0x24
1a0064ec:	2320      	movs	r3, #32
1a0064ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a0064f2:	2330      	movs	r3, #48	; 0x30
1a0064f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a0064f8:	9503      	str	r5, [sp, #12]
1a0064fa:	f04f 0b01 	mov.w	fp, #1
1a0064fe:	46b8      	mov	r8, r7
1a006500:	4645      	mov	r5, r8
1a006502:	f815 3b01 	ldrb.w	r3, [r5], #1
1a006506:	b10b      	cbz	r3, 1a00650c <_vfiprintf_r+0x50>
1a006508:	2b25      	cmp	r3, #37	; 0x25
1a00650a:	d154      	bne.n	1a0065b6 <_vfiprintf_r+0xfa>
1a00650c:	ebb8 0a07 	subs.w	sl, r8, r7
1a006510:	d00b      	beq.n	1a00652a <_vfiprintf_r+0x6e>
1a006512:	4653      	mov	r3, sl
1a006514:	463a      	mov	r2, r7
1a006516:	4621      	mov	r1, r4
1a006518:	4630      	mov	r0, r6
1a00651a:	f7ff ffbc 	bl	1a006496 <__sfputs_r>
1a00651e:	3001      	adds	r0, #1
1a006520:	f000 80c2 	beq.w	1a0066a8 <_vfiprintf_r+0x1ec>
1a006524:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a006526:	4453      	add	r3, sl
1a006528:	9309      	str	r3, [sp, #36]	; 0x24
1a00652a:	f898 3000 	ldrb.w	r3, [r8]
1a00652e:	2b00      	cmp	r3, #0
1a006530:	f000 80ba 	beq.w	1a0066a8 <_vfiprintf_r+0x1ec>
1a006534:	2300      	movs	r3, #0
1a006536:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00653a:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a00653e:	9304      	str	r3, [sp, #16]
1a006540:	9307      	str	r3, [sp, #28]
1a006542:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a006546:	931a      	str	r3, [sp, #104]	; 0x68
1a006548:	46a8      	mov	r8, r5
1a00654a:	2205      	movs	r2, #5
1a00654c:	f818 1b01 	ldrb.w	r1, [r8], #1
1a006550:	485e      	ldr	r0, [pc, #376]	; (1a0066cc <_vfiprintf_r+0x210>)
1a006552:	f000 fa55 	bl	1a006a00 <memchr>
1a006556:	9b04      	ldr	r3, [sp, #16]
1a006558:	bb78      	cbnz	r0, 1a0065ba <_vfiprintf_r+0xfe>
1a00655a:	06d9      	lsls	r1, r3, #27
1a00655c:	bf44      	itt	mi
1a00655e:	2220      	movmi	r2, #32
1a006560:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a006564:	071a      	lsls	r2, r3, #28
1a006566:	bf44      	itt	mi
1a006568:	222b      	movmi	r2, #43	; 0x2b
1a00656a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a00656e:	782a      	ldrb	r2, [r5, #0]
1a006570:	2a2a      	cmp	r2, #42	; 0x2a
1a006572:	d02a      	beq.n	1a0065ca <_vfiprintf_r+0x10e>
1a006574:	9a07      	ldr	r2, [sp, #28]
1a006576:	46a8      	mov	r8, r5
1a006578:	2000      	movs	r0, #0
1a00657a:	250a      	movs	r5, #10
1a00657c:	4641      	mov	r1, r8
1a00657e:	f811 3b01 	ldrb.w	r3, [r1], #1
1a006582:	3b30      	subs	r3, #48	; 0x30
1a006584:	2b09      	cmp	r3, #9
1a006586:	d969      	bls.n	1a00665c <_vfiprintf_r+0x1a0>
1a006588:	b360      	cbz	r0, 1a0065e4 <_vfiprintf_r+0x128>
1a00658a:	e024      	b.n	1a0065d6 <_vfiprintf_r+0x11a>
1a00658c:	4b50      	ldr	r3, [pc, #320]	; (1a0066d0 <_vfiprintf_r+0x214>)
1a00658e:	429c      	cmp	r4, r3
1a006590:	d101      	bne.n	1a006596 <_vfiprintf_r+0xda>
1a006592:	68b4      	ldr	r4, [r6, #8]
1a006594:	e7a2      	b.n	1a0064dc <_vfiprintf_r+0x20>
1a006596:	4b4f      	ldr	r3, [pc, #316]	; (1a0066d4 <_vfiprintf_r+0x218>)
1a006598:	429c      	cmp	r4, r3
1a00659a:	bf08      	it	eq
1a00659c:	68f4      	ldreq	r4, [r6, #12]
1a00659e:	e79d      	b.n	1a0064dc <_vfiprintf_r+0x20>
1a0065a0:	4621      	mov	r1, r4
1a0065a2:	4630      	mov	r0, r6
1a0065a4:	f7ff fe8c 	bl	1a0062c0 <__swsetup_r>
1a0065a8:	2800      	cmp	r0, #0
1a0065aa:	d09d      	beq.n	1a0064e8 <_vfiprintf_r+0x2c>
1a0065ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0065b0:	b01d      	add	sp, #116	; 0x74
1a0065b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0065b6:	46a8      	mov	r8, r5
1a0065b8:	e7a2      	b.n	1a006500 <_vfiprintf_r+0x44>
1a0065ba:	4a44      	ldr	r2, [pc, #272]	; (1a0066cc <_vfiprintf_r+0x210>)
1a0065bc:	1a80      	subs	r0, r0, r2
1a0065be:	fa0b f000 	lsl.w	r0, fp, r0
1a0065c2:	4318      	orrs	r0, r3
1a0065c4:	9004      	str	r0, [sp, #16]
1a0065c6:	4645      	mov	r5, r8
1a0065c8:	e7be      	b.n	1a006548 <_vfiprintf_r+0x8c>
1a0065ca:	9a03      	ldr	r2, [sp, #12]
1a0065cc:	1d11      	adds	r1, r2, #4
1a0065ce:	6812      	ldr	r2, [r2, #0]
1a0065d0:	9103      	str	r1, [sp, #12]
1a0065d2:	2a00      	cmp	r2, #0
1a0065d4:	db01      	blt.n	1a0065da <_vfiprintf_r+0x11e>
1a0065d6:	9207      	str	r2, [sp, #28]
1a0065d8:	e004      	b.n	1a0065e4 <_vfiprintf_r+0x128>
1a0065da:	4252      	negs	r2, r2
1a0065dc:	f043 0302 	orr.w	r3, r3, #2
1a0065e0:	9207      	str	r2, [sp, #28]
1a0065e2:	9304      	str	r3, [sp, #16]
1a0065e4:	f898 3000 	ldrb.w	r3, [r8]
1a0065e8:	2b2e      	cmp	r3, #46	; 0x2e
1a0065ea:	d10e      	bne.n	1a00660a <_vfiprintf_r+0x14e>
1a0065ec:	f898 3001 	ldrb.w	r3, [r8, #1]
1a0065f0:	2b2a      	cmp	r3, #42	; 0x2a
1a0065f2:	d138      	bne.n	1a006666 <_vfiprintf_r+0x1aa>
1a0065f4:	9b03      	ldr	r3, [sp, #12]
1a0065f6:	1d1a      	adds	r2, r3, #4
1a0065f8:	681b      	ldr	r3, [r3, #0]
1a0065fa:	9203      	str	r2, [sp, #12]
1a0065fc:	2b00      	cmp	r3, #0
1a0065fe:	bfb8      	it	lt
1a006600:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
1a006604:	f108 0802 	add.w	r8, r8, #2
1a006608:	9305      	str	r3, [sp, #20]
1a00660a:	4d33      	ldr	r5, [pc, #204]	; (1a0066d8 <_vfiprintf_r+0x21c>)
1a00660c:	f898 1000 	ldrb.w	r1, [r8]
1a006610:	2203      	movs	r2, #3
1a006612:	4628      	mov	r0, r5
1a006614:	f000 f9f4 	bl	1a006a00 <memchr>
1a006618:	b140      	cbz	r0, 1a00662c <_vfiprintf_r+0x170>
1a00661a:	2340      	movs	r3, #64	; 0x40
1a00661c:	1b40      	subs	r0, r0, r5
1a00661e:	fa03 f000 	lsl.w	r0, r3, r0
1a006622:	9b04      	ldr	r3, [sp, #16]
1a006624:	4303      	orrs	r3, r0
1a006626:	f108 0801 	add.w	r8, r8, #1
1a00662a:	9304      	str	r3, [sp, #16]
1a00662c:	f898 1000 	ldrb.w	r1, [r8]
1a006630:	482a      	ldr	r0, [pc, #168]	; (1a0066dc <_vfiprintf_r+0x220>)
1a006632:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a006636:	2206      	movs	r2, #6
1a006638:	f108 0701 	add.w	r7, r8, #1
1a00663c:	f000 f9e0 	bl	1a006a00 <memchr>
1a006640:	2800      	cmp	r0, #0
1a006642:	d037      	beq.n	1a0066b4 <_vfiprintf_r+0x1f8>
1a006644:	4b26      	ldr	r3, [pc, #152]	; (1a0066e0 <_vfiprintf_r+0x224>)
1a006646:	bb1b      	cbnz	r3, 1a006690 <_vfiprintf_r+0x1d4>
1a006648:	9b03      	ldr	r3, [sp, #12]
1a00664a:	3307      	adds	r3, #7
1a00664c:	f023 0307 	bic.w	r3, r3, #7
1a006650:	3308      	adds	r3, #8
1a006652:	9303      	str	r3, [sp, #12]
1a006654:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a006656:	444b      	add	r3, r9
1a006658:	9309      	str	r3, [sp, #36]	; 0x24
1a00665a:	e750      	b.n	1a0064fe <_vfiprintf_r+0x42>
1a00665c:	fb05 3202 	mla	r2, r5, r2, r3
1a006660:	2001      	movs	r0, #1
1a006662:	4688      	mov	r8, r1
1a006664:	e78a      	b.n	1a00657c <_vfiprintf_r+0xc0>
1a006666:	2300      	movs	r3, #0
1a006668:	f108 0801 	add.w	r8, r8, #1
1a00666c:	9305      	str	r3, [sp, #20]
1a00666e:	4619      	mov	r1, r3
1a006670:	250a      	movs	r5, #10
1a006672:	4640      	mov	r0, r8
1a006674:	f810 2b01 	ldrb.w	r2, [r0], #1
1a006678:	3a30      	subs	r2, #48	; 0x30
1a00667a:	2a09      	cmp	r2, #9
1a00667c:	d903      	bls.n	1a006686 <_vfiprintf_r+0x1ca>
1a00667e:	2b00      	cmp	r3, #0
1a006680:	d0c3      	beq.n	1a00660a <_vfiprintf_r+0x14e>
1a006682:	9105      	str	r1, [sp, #20]
1a006684:	e7c1      	b.n	1a00660a <_vfiprintf_r+0x14e>
1a006686:	fb05 2101 	mla	r1, r5, r1, r2
1a00668a:	2301      	movs	r3, #1
1a00668c:	4680      	mov	r8, r0
1a00668e:	e7f0      	b.n	1a006672 <_vfiprintf_r+0x1b6>
1a006690:	ab03      	add	r3, sp, #12
1a006692:	9300      	str	r3, [sp, #0]
1a006694:	4622      	mov	r2, r4
1a006696:	4b13      	ldr	r3, [pc, #76]	; (1a0066e4 <_vfiprintf_r+0x228>)
1a006698:	a904      	add	r1, sp, #16
1a00669a:	4630      	mov	r0, r6
1a00669c:	f3af 8000 	nop.w
1a0066a0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0066a4:	4681      	mov	r9, r0
1a0066a6:	d1d5      	bne.n	1a006654 <_vfiprintf_r+0x198>
1a0066a8:	89a3      	ldrh	r3, [r4, #12]
1a0066aa:	065b      	lsls	r3, r3, #25
1a0066ac:	f53f af7e 	bmi.w	1a0065ac <_vfiprintf_r+0xf0>
1a0066b0:	9809      	ldr	r0, [sp, #36]	; 0x24
1a0066b2:	e77d      	b.n	1a0065b0 <_vfiprintf_r+0xf4>
1a0066b4:	ab03      	add	r3, sp, #12
1a0066b6:	9300      	str	r3, [sp, #0]
1a0066b8:	4622      	mov	r2, r4
1a0066ba:	4b0a      	ldr	r3, [pc, #40]	; (1a0066e4 <_vfiprintf_r+0x228>)
1a0066bc:	a904      	add	r1, sp, #16
1a0066be:	4630      	mov	r0, r6
1a0066c0:	f000 f888 	bl	1a0067d4 <_printf_i>
1a0066c4:	e7ec      	b.n	1a0066a0 <_vfiprintf_r+0x1e4>
1a0066c6:	bf00      	nop
1a0066c8:	1a007220 	.word	0x1a007220
1a0066cc:	1a007264 	.word	0x1a007264
1a0066d0:	1a007240 	.word	0x1a007240
1a0066d4:	1a007200 	.word	0x1a007200
1a0066d8:	1a00726a 	.word	0x1a00726a
1a0066dc:	1a00726e 	.word	0x1a00726e
1a0066e0:	00000000 	.word	0x00000000
1a0066e4:	1a006497 	.word	0x1a006497

1a0066e8 <_printf_common>:
1a0066e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0066ec:	4691      	mov	r9, r2
1a0066ee:	461f      	mov	r7, r3
1a0066f0:	688a      	ldr	r2, [r1, #8]
1a0066f2:	690b      	ldr	r3, [r1, #16]
1a0066f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a0066f8:	4293      	cmp	r3, r2
1a0066fa:	bfb8      	it	lt
1a0066fc:	4613      	movlt	r3, r2
1a0066fe:	f8c9 3000 	str.w	r3, [r9]
1a006702:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a006706:	4606      	mov	r6, r0
1a006708:	460c      	mov	r4, r1
1a00670a:	b112      	cbz	r2, 1a006712 <_printf_common+0x2a>
1a00670c:	3301      	adds	r3, #1
1a00670e:	f8c9 3000 	str.w	r3, [r9]
1a006712:	6823      	ldr	r3, [r4, #0]
1a006714:	0699      	lsls	r1, r3, #26
1a006716:	bf42      	ittt	mi
1a006718:	f8d9 3000 	ldrmi.w	r3, [r9]
1a00671c:	3302      	addmi	r3, #2
1a00671e:	f8c9 3000 	strmi.w	r3, [r9]
1a006722:	6825      	ldr	r5, [r4, #0]
1a006724:	f015 0506 	ands.w	r5, r5, #6
1a006728:	d107      	bne.n	1a00673a <_printf_common+0x52>
1a00672a:	f104 0a19 	add.w	sl, r4, #25
1a00672e:	68e3      	ldr	r3, [r4, #12]
1a006730:	f8d9 2000 	ldr.w	r2, [r9]
1a006734:	1a9b      	subs	r3, r3, r2
1a006736:	42ab      	cmp	r3, r5
1a006738:	dc28      	bgt.n	1a00678c <_printf_common+0xa4>
1a00673a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a00673e:	6822      	ldr	r2, [r4, #0]
1a006740:	3300      	adds	r3, #0
1a006742:	bf18      	it	ne
1a006744:	2301      	movne	r3, #1
1a006746:	0692      	lsls	r2, r2, #26
1a006748:	d42d      	bmi.n	1a0067a6 <_printf_common+0xbe>
1a00674a:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a00674e:	4639      	mov	r1, r7
1a006750:	4630      	mov	r0, r6
1a006752:	47c0      	blx	r8
1a006754:	3001      	adds	r0, #1
1a006756:	d020      	beq.n	1a00679a <_printf_common+0xb2>
1a006758:	6823      	ldr	r3, [r4, #0]
1a00675a:	68e5      	ldr	r5, [r4, #12]
1a00675c:	f8d9 2000 	ldr.w	r2, [r9]
1a006760:	f003 0306 	and.w	r3, r3, #6
1a006764:	2b04      	cmp	r3, #4
1a006766:	bf08      	it	eq
1a006768:	1aad      	subeq	r5, r5, r2
1a00676a:	68a3      	ldr	r3, [r4, #8]
1a00676c:	6922      	ldr	r2, [r4, #16]
1a00676e:	bf0c      	ite	eq
1a006770:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a006774:	2500      	movne	r5, #0
1a006776:	4293      	cmp	r3, r2
1a006778:	bfc4      	itt	gt
1a00677a:	1a9b      	subgt	r3, r3, r2
1a00677c:	18ed      	addgt	r5, r5, r3
1a00677e:	f04f 0900 	mov.w	r9, #0
1a006782:	341a      	adds	r4, #26
1a006784:	454d      	cmp	r5, r9
1a006786:	d11a      	bne.n	1a0067be <_printf_common+0xd6>
1a006788:	2000      	movs	r0, #0
1a00678a:	e008      	b.n	1a00679e <_printf_common+0xb6>
1a00678c:	2301      	movs	r3, #1
1a00678e:	4652      	mov	r2, sl
1a006790:	4639      	mov	r1, r7
1a006792:	4630      	mov	r0, r6
1a006794:	47c0      	blx	r8
1a006796:	3001      	adds	r0, #1
1a006798:	d103      	bne.n	1a0067a2 <_printf_common+0xba>
1a00679a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00679e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0067a2:	3501      	adds	r5, #1
1a0067a4:	e7c3      	b.n	1a00672e <_printf_common+0x46>
1a0067a6:	18e1      	adds	r1, r4, r3
1a0067a8:	1c5a      	adds	r2, r3, #1
1a0067aa:	2030      	movs	r0, #48	; 0x30
1a0067ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a0067b0:	4422      	add	r2, r4
1a0067b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a0067b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a0067ba:	3302      	adds	r3, #2
1a0067bc:	e7c5      	b.n	1a00674a <_printf_common+0x62>
1a0067be:	2301      	movs	r3, #1
1a0067c0:	4622      	mov	r2, r4
1a0067c2:	4639      	mov	r1, r7
1a0067c4:	4630      	mov	r0, r6
1a0067c6:	47c0      	blx	r8
1a0067c8:	3001      	adds	r0, #1
1a0067ca:	d0e6      	beq.n	1a00679a <_printf_common+0xb2>
1a0067cc:	f109 0901 	add.w	r9, r9, #1
1a0067d0:	e7d8      	b.n	1a006784 <_printf_common+0x9c>
1a0067d2:	Address 0x000000001a0067d2 is out of bounds.


1a0067d4 <_printf_i>:
1a0067d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a0067d8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
1a0067dc:	460c      	mov	r4, r1
1a0067de:	7e09      	ldrb	r1, [r1, #24]
1a0067e0:	b085      	sub	sp, #20
1a0067e2:	296e      	cmp	r1, #110	; 0x6e
1a0067e4:	4617      	mov	r7, r2
1a0067e6:	4606      	mov	r6, r0
1a0067e8:	4698      	mov	r8, r3
1a0067ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a0067ec:	f000 80b3 	beq.w	1a006956 <_printf_i+0x182>
1a0067f0:	d822      	bhi.n	1a006838 <_printf_i+0x64>
1a0067f2:	2963      	cmp	r1, #99	; 0x63
1a0067f4:	d036      	beq.n	1a006864 <_printf_i+0x90>
1a0067f6:	d80a      	bhi.n	1a00680e <_printf_i+0x3a>
1a0067f8:	2900      	cmp	r1, #0
1a0067fa:	f000 80b9 	beq.w	1a006970 <_printf_i+0x19c>
1a0067fe:	2958      	cmp	r1, #88	; 0x58
1a006800:	f000 8083 	beq.w	1a00690a <_printf_i+0x136>
1a006804:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a006808:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a00680c:	e032      	b.n	1a006874 <_printf_i+0xa0>
1a00680e:	2964      	cmp	r1, #100	; 0x64
1a006810:	d001      	beq.n	1a006816 <_printf_i+0x42>
1a006812:	2969      	cmp	r1, #105	; 0x69
1a006814:	d1f6      	bne.n	1a006804 <_printf_i+0x30>
1a006816:	6820      	ldr	r0, [r4, #0]
1a006818:	6813      	ldr	r3, [r2, #0]
1a00681a:	0605      	lsls	r5, r0, #24
1a00681c:	f103 0104 	add.w	r1, r3, #4
1a006820:	d52a      	bpl.n	1a006878 <_printf_i+0xa4>
1a006822:	681b      	ldr	r3, [r3, #0]
1a006824:	6011      	str	r1, [r2, #0]
1a006826:	2b00      	cmp	r3, #0
1a006828:	da03      	bge.n	1a006832 <_printf_i+0x5e>
1a00682a:	222d      	movs	r2, #45	; 0x2d
1a00682c:	425b      	negs	r3, r3
1a00682e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
1a006832:	486f      	ldr	r0, [pc, #444]	; (1a0069f0 <_printf_i+0x21c>)
1a006834:	220a      	movs	r2, #10
1a006836:	e039      	b.n	1a0068ac <_printf_i+0xd8>
1a006838:	2973      	cmp	r1, #115	; 0x73
1a00683a:	f000 809d 	beq.w	1a006978 <_printf_i+0x1a4>
1a00683e:	d808      	bhi.n	1a006852 <_printf_i+0x7e>
1a006840:	296f      	cmp	r1, #111	; 0x6f
1a006842:	d020      	beq.n	1a006886 <_printf_i+0xb2>
1a006844:	2970      	cmp	r1, #112	; 0x70
1a006846:	d1dd      	bne.n	1a006804 <_printf_i+0x30>
1a006848:	6823      	ldr	r3, [r4, #0]
1a00684a:	f043 0320 	orr.w	r3, r3, #32
1a00684e:	6023      	str	r3, [r4, #0]
1a006850:	e003      	b.n	1a00685a <_printf_i+0x86>
1a006852:	2975      	cmp	r1, #117	; 0x75
1a006854:	d017      	beq.n	1a006886 <_printf_i+0xb2>
1a006856:	2978      	cmp	r1, #120	; 0x78
1a006858:	d1d4      	bne.n	1a006804 <_printf_i+0x30>
1a00685a:	2378      	movs	r3, #120	; 0x78
1a00685c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a006860:	4864      	ldr	r0, [pc, #400]	; (1a0069f4 <_printf_i+0x220>)
1a006862:	e055      	b.n	1a006910 <_printf_i+0x13c>
1a006864:	6813      	ldr	r3, [r2, #0]
1a006866:	1d19      	adds	r1, r3, #4
1a006868:	681b      	ldr	r3, [r3, #0]
1a00686a:	6011      	str	r1, [r2, #0]
1a00686c:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a006870:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a006874:	2301      	movs	r3, #1
1a006876:	e08c      	b.n	1a006992 <_printf_i+0x1be>
1a006878:	681b      	ldr	r3, [r3, #0]
1a00687a:	6011      	str	r1, [r2, #0]
1a00687c:	f010 0f40 	tst.w	r0, #64	; 0x40
1a006880:	bf18      	it	ne
1a006882:	b21b      	sxthne	r3, r3
1a006884:	e7cf      	b.n	1a006826 <_printf_i+0x52>
1a006886:	6813      	ldr	r3, [r2, #0]
1a006888:	6825      	ldr	r5, [r4, #0]
1a00688a:	1d18      	adds	r0, r3, #4
1a00688c:	6010      	str	r0, [r2, #0]
1a00688e:	0628      	lsls	r0, r5, #24
1a006890:	d501      	bpl.n	1a006896 <_printf_i+0xc2>
1a006892:	681b      	ldr	r3, [r3, #0]
1a006894:	e002      	b.n	1a00689c <_printf_i+0xc8>
1a006896:	0668      	lsls	r0, r5, #25
1a006898:	d5fb      	bpl.n	1a006892 <_printf_i+0xbe>
1a00689a:	881b      	ldrh	r3, [r3, #0]
1a00689c:	4854      	ldr	r0, [pc, #336]	; (1a0069f0 <_printf_i+0x21c>)
1a00689e:	296f      	cmp	r1, #111	; 0x6f
1a0068a0:	bf14      	ite	ne
1a0068a2:	220a      	movne	r2, #10
1a0068a4:	2208      	moveq	r2, #8
1a0068a6:	2100      	movs	r1, #0
1a0068a8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a0068ac:	6865      	ldr	r5, [r4, #4]
1a0068ae:	60a5      	str	r5, [r4, #8]
1a0068b0:	2d00      	cmp	r5, #0
1a0068b2:	f2c0 8095 	blt.w	1a0069e0 <_printf_i+0x20c>
1a0068b6:	6821      	ldr	r1, [r4, #0]
1a0068b8:	f021 0104 	bic.w	r1, r1, #4
1a0068bc:	6021      	str	r1, [r4, #0]
1a0068be:	2b00      	cmp	r3, #0
1a0068c0:	d13d      	bne.n	1a00693e <_printf_i+0x16a>
1a0068c2:	2d00      	cmp	r5, #0
1a0068c4:	f040 808e 	bne.w	1a0069e4 <_printf_i+0x210>
1a0068c8:	4665      	mov	r5, ip
1a0068ca:	2a08      	cmp	r2, #8
1a0068cc:	d10b      	bne.n	1a0068e6 <_printf_i+0x112>
1a0068ce:	6823      	ldr	r3, [r4, #0]
1a0068d0:	07db      	lsls	r3, r3, #31
1a0068d2:	d508      	bpl.n	1a0068e6 <_printf_i+0x112>
1a0068d4:	6923      	ldr	r3, [r4, #16]
1a0068d6:	6862      	ldr	r2, [r4, #4]
1a0068d8:	429a      	cmp	r2, r3
1a0068da:	bfde      	ittt	le
1a0068dc:	2330      	movle	r3, #48	; 0x30
1a0068de:	f805 3c01 	strble.w	r3, [r5, #-1]
1a0068e2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
1a0068e6:	ebac 0305 	sub.w	r3, ip, r5
1a0068ea:	6123      	str	r3, [r4, #16]
1a0068ec:	f8cd 8000 	str.w	r8, [sp]
1a0068f0:	463b      	mov	r3, r7
1a0068f2:	aa03      	add	r2, sp, #12
1a0068f4:	4621      	mov	r1, r4
1a0068f6:	4630      	mov	r0, r6
1a0068f8:	f7ff fef6 	bl	1a0066e8 <_printf_common>
1a0068fc:	3001      	adds	r0, #1
1a0068fe:	d14d      	bne.n	1a00699c <_printf_i+0x1c8>
1a006900:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a006904:	b005      	add	sp, #20
1a006906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a00690a:	4839      	ldr	r0, [pc, #228]	; (1a0069f0 <_printf_i+0x21c>)
1a00690c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a006910:	6813      	ldr	r3, [r2, #0]
1a006912:	6821      	ldr	r1, [r4, #0]
1a006914:	1d1d      	adds	r5, r3, #4
1a006916:	681b      	ldr	r3, [r3, #0]
1a006918:	6015      	str	r5, [r2, #0]
1a00691a:	060a      	lsls	r2, r1, #24
1a00691c:	d50b      	bpl.n	1a006936 <_printf_i+0x162>
1a00691e:	07ca      	lsls	r2, r1, #31
1a006920:	bf44      	itt	mi
1a006922:	f041 0120 	orrmi.w	r1, r1, #32
1a006926:	6021      	strmi	r1, [r4, #0]
1a006928:	b91b      	cbnz	r3, 1a006932 <_printf_i+0x15e>
1a00692a:	6822      	ldr	r2, [r4, #0]
1a00692c:	f022 0220 	bic.w	r2, r2, #32
1a006930:	6022      	str	r2, [r4, #0]
1a006932:	2210      	movs	r2, #16
1a006934:	e7b7      	b.n	1a0068a6 <_printf_i+0xd2>
1a006936:	064d      	lsls	r5, r1, #25
1a006938:	bf48      	it	mi
1a00693a:	b29b      	uxthmi	r3, r3
1a00693c:	e7ef      	b.n	1a00691e <_printf_i+0x14a>
1a00693e:	4665      	mov	r5, ip
1a006940:	fbb3 f1f2 	udiv	r1, r3, r2
1a006944:	fb02 3311 	mls	r3, r2, r1, r3
1a006948:	5cc3      	ldrb	r3, [r0, r3]
1a00694a:	f805 3d01 	strb.w	r3, [r5, #-1]!
1a00694e:	460b      	mov	r3, r1
1a006950:	2900      	cmp	r1, #0
1a006952:	d1f5      	bne.n	1a006940 <_printf_i+0x16c>
1a006954:	e7b9      	b.n	1a0068ca <_printf_i+0xf6>
1a006956:	6813      	ldr	r3, [r2, #0]
1a006958:	6825      	ldr	r5, [r4, #0]
1a00695a:	6961      	ldr	r1, [r4, #20]
1a00695c:	1d18      	adds	r0, r3, #4
1a00695e:	6010      	str	r0, [r2, #0]
1a006960:	0628      	lsls	r0, r5, #24
1a006962:	681b      	ldr	r3, [r3, #0]
1a006964:	d501      	bpl.n	1a00696a <_printf_i+0x196>
1a006966:	6019      	str	r1, [r3, #0]
1a006968:	e002      	b.n	1a006970 <_printf_i+0x19c>
1a00696a:	066a      	lsls	r2, r5, #25
1a00696c:	d5fb      	bpl.n	1a006966 <_printf_i+0x192>
1a00696e:	8019      	strh	r1, [r3, #0]
1a006970:	2300      	movs	r3, #0
1a006972:	6123      	str	r3, [r4, #16]
1a006974:	4665      	mov	r5, ip
1a006976:	e7b9      	b.n	1a0068ec <_printf_i+0x118>
1a006978:	6813      	ldr	r3, [r2, #0]
1a00697a:	1d19      	adds	r1, r3, #4
1a00697c:	6011      	str	r1, [r2, #0]
1a00697e:	681d      	ldr	r5, [r3, #0]
1a006980:	6862      	ldr	r2, [r4, #4]
1a006982:	2100      	movs	r1, #0
1a006984:	4628      	mov	r0, r5
1a006986:	f000 f83b 	bl	1a006a00 <memchr>
1a00698a:	b108      	cbz	r0, 1a006990 <_printf_i+0x1bc>
1a00698c:	1b40      	subs	r0, r0, r5
1a00698e:	6060      	str	r0, [r4, #4]
1a006990:	6863      	ldr	r3, [r4, #4]
1a006992:	6123      	str	r3, [r4, #16]
1a006994:	2300      	movs	r3, #0
1a006996:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a00699a:	e7a7      	b.n	1a0068ec <_printf_i+0x118>
1a00699c:	6923      	ldr	r3, [r4, #16]
1a00699e:	462a      	mov	r2, r5
1a0069a0:	4639      	mov	r1, r7
1a0069a2:	4630      	mov	r0, r6
1a0069a4:	47c0      	blx	r8
1a0069a6:	3001      	adds	r0, #1
1a0069a8:	d0aa      	beq.n	1a006900 <_printf_i+0x12c>
1a0069aa:	6823      	ldr	r3, [r4, #0]
1a0069ac:	079b      	lsls	r3, r3, #30
1a0069ae:	d413      	bmi.n	1a0069d8 <_printf_i+0x204>
1a0069b0:	68e0      	ldr	r0, [r4, #12]
1a0069b2:	9b03      	ldr	r3, [sp, #12]
1a0069b4:	4298      	cmp	r0, r3
1a0069b6:	bfb8      	it	lt
1a0069b8:	4618      	movlt	r0, r3
1a0069ba:	e7a3      	b.n	1a006904 <_printf_i+0x130>
1a0069bc:	2301      	movs	r3, #1
1a0069be:	464a      	mov	r2, r9
1a0069c0:	4639      	mov	r1, r7
1a0069c2:	4630      	mov	r0, r6
1a0069c4:	47c0      	blx	r8
1a0069c6:	3001      	adds	r0, #1
1a0069c8:	d09a      	beq.n	1a006900 <_printf_i+0x12c>
1a0069ca:	3501      	adds	r5, #1
1a0069cc:	68e3      	ldr	r3, [r4, #12]
1a0069ce:	9a03      	ldr	r2, [sp, #12]
1a0069d0:	1a9b      	subs	r3, r3, r2
1a0069d2:	42ab      	cmp	r3, r5
1a0069d4:	dcf2      	bgt.n	1a0069bc <_printf_i+0x1e8>
1a0069d6:	e7eb      	b.n	1a0069b0 <_printf_i+0x1dc>
1a0069d8:	2500      	movs	r5, #0
1a0069da:	f104 0919 	add.w	r9, r4, #25
1a0069de:	e7f5      	b.n	1a0069cc <_printf_i+0x1f8>
1a0069e0:	2b00      	cmp	r3, #0
1a0069e2:	d1ac      	bne.n	1a00693e <_printf_i+0x16a>
1a0069e4:	7803      	ldrb	r3, [r0, #0]
1a0069e6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a0069ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0069ee:	e76c      	b.n	1a0068ca <_printf_i+0xf6>
1a0069f0:	1a007275 	.word	0x1a007275
1a0069f4:	1a007286 	.word	0x1a007286
1a0069f8:	ffffffff 	.word	0xffffffff
1a0069fc:	ffffffff 	.word	0xffffffff

1a006a00 <memchr>:
1a006a00:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a006a04:	2a10      	cmp	r2, #16
1a006a06:	db2b      	blt.n	1a006a60 <memchr+0x60>
1a006a08:	f010 0f07 	tst.w	r0, #7
1a006a0c:	d008      	beq.n	1a006a20 <memchr+0x20>
1a006a0e:	f810 3b01 	ldrb.w	r3, [r0], #1
1a006a12:	3a01      	subs	r2, #1
1a006a14:	428b      	cmp	r3, r1
1a006a16:	d02d      	beq.n	1a006a74 <memchr+0x74>
1a006a18:	f010 0f07 	tst.w	r0, #7
1a006a1c:	b342      	cbz	r2, 1a006a70 <memchr+0x70>
1a006a1e:	d1f6      	bne.n	1a006a0e <memchr+0xe>
1a006a20:	b4f0      	push	{r4, r5, r6, r7}
1a006a22:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a006a26:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a006a2a:	f022 0407 	bic.w	r4, r2, #7
1a006a2e:	f07f 0700 	mvns.w	r7, #0
1a006a32:	2300      	movs	r3, #0
1a006a34:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a006a38:	3c08      	subs	r4, #8
1a006a3a:	ea85 0501 	eor.w	r5, r5, r1
1a006a3e:	ea86 0601 	eor.w	r6, r6, r1
1a006a42:	fa85 f547 	uadd8	r5, r5, r7
1a006a46:	faa3 f587 	sel	r5, r3, r7
1a006a4a:	fa86 f647 	uadd8	r6, r6, r7
1a006a4e:	faa5 f687 	sel	r6, r5, r7
1a006a52:	b98e      	cbnz	r6, 1a006a78 <memchr+0x78>
1a006a54:	d1ee      	bne.n	1a006a34 <memchr+0x34>
1a006a56:	bcf0      	pop	{r4, r5, r6, r7}
1a006a58:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a006a5c:	f002 0207 	and.w	r2, r2, #7
1a006a60:	b132      	cbz	r2, 1a006a70 <memchr+0x70>
1a006a62:	f810 3b01 	ldrb.w	r3, [r0], #1
1a006a66:	3a01      	subs	r2, #1
1a006a68:	ea83 0301 	eor.w	r3, r3, r1
1a006a6c:	b113      	cbz	r3, 1a006a74 <memchr+0x74>
1a006a6e:	d1f8      	bne.n	1a006a62 <memchr+0x62>
1a006a70:	2000      	movs	r0, #0
1a006a72:	4770      	bx	lr
1a006a74:	3801      	subs	r0, #1
1a006a76:	4770      	bx	lr
1a006a78:	2d00      	cmp	r5, #0
1a006a7a:	bf06      	itte	eq
1a006a7c:	4635      	moveq	r5, r6
1a006a7e:	3803      	subeq	r0, #3
1a006a80:	3807      	subne	r0, #7
1a006a82:	f015 0f01 	tst.w	r5, #1
1a006a86:	d107      	bne.n	1a006a98 <memchr+0x98>
1a006a88:	3001      	adds	r0, #1
1a006a8a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a006a8e:	bf02      	ittt	eq
1a006a90:	3001      	addeq	r0, #1
1a006a92:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a006a96:	3001      	addeq	r0, #1
1a006a98:	bcf0      	pop	{r4, r5, r6, r7}
1a006a9a:	3801      	subs	r0, #1
1a006a9c:	4770      	bx	lr
1a006a9e:	bf00      	nop
1a006aa0:	6f727245 	.word	0x6f727245
1a006aa4:	6c612072 	.word	0x6c612072
1a006aa8:	636e6920 	.word	0x636e6920
1a006aac:	696c6169 	.word	0x696c6169
1a006ab0:	2072617a 	.word	0x2072617a
1a006ab4:	54524155 	.word	0x54524155
1a006ab8:	50534520 	.word	0x50534520
1a006abc:	00000000 	.word	0x00000000
1a006ac0:	0a0d5441 	.word	0x0a0d5441
1a006ac4:	00000000 	.word	0x00000000
1a006ac8:	432b5441 	.word	0x432b5441
1a006acc:	444f4d57 	.word	0x444f4d57
1a006ad0:	0d333d45 	.word	0x0d333d45
1a006ad4:	0000000a 	.word	0x0000000a
1a006ad8:	432b5441 	.word	0x432b5441
1a006adc:	50414a57 	.word	0x50414a57
1a006ae0:	000a0d3f 	.word	0x000a0d3f
1a006ae4:	432b5441 	.word	0x432b5441
1a006ae8:	50414a57 	.word	0x50414a57
1a006aec:	7325223d 	.word	0x7325223d
1a006af0:	25222c22 	.word	0x25222c22
1a006af4:	00002273 	.word	0x00002273
1a006af8:	432b5441 	.word	0x432b5441
1a006afc:	554d5049 	.word	0x554d5049
1a006b00:	0d313d58 	.word	0x0d313d58
1a006b04:	0000000a 	.word	0x0000000a
1a006b08:	432b5441 	.word	0x432b5441
1a006b0c:	4c435049 	.word	0x4c435049
1a006b10:	3d45534f 	.word	0x3d45534f
1a006b14:	0a0d6425 	.word	0x0a0d6425
1a006b18:	00000000 	.word	0x00000000
1a006b1c:	432b5441 	.word	0x432b5441
1a006b20:	54535049 	.word	0x54535049
1a006b24:	0a0d3f4f 	.word	0x0a0d3f4f
1a006b28:	00000000 	.word	0x00000000
1a006b2c:	432b5441 	.word	0x432b5441
1a006b30:	45535049 	.word	0x45535049
1a006b34:	52455652 	.word	0x52455652
1a006b38:	382c313d 	.word	0x382c313d
1a006b3c:	000a0d30 	.word	0x000a0d30
1a006b40:	432b5441 	.word	0x432b5441
1a006b44:	52534649 	.word	0x52534649
1a006b48:	00000a0d 	.word	0x00000a0d
1a006b4c:	4f525245 	.word	0x4f525245
1a006b50:	4c203a52 	.word	0x4c203a52
1a006b54:	6f6c2061 	.word	0x6f6c2061
1a006b58:	7469676e 	.word	0x7469676e
1a006b5c:	64206475 	.word	0x64206475
1a006b60:	61642065 	.word	0x61642065
1a006b64:	20736f74 	.word	0x20736f74
1a006b68:	50545448 	.word	0x50545448
1a006b6c:	70757320 	.word	0x70757320
1a006b70:	20617265 	.word	0x20617265
1a006b74:	6d206c65 	.word	0x6d206c65
1a006b78:	6d697861 	.word	0x6d697861
1a006b7c:	6570206f 	.word	0x6570206f
1a006b80:	74696d72 	.word	0x74696d72
1a006b84:	206f6469 	.word	0x206f6469
1a006b88:	25206564 	.word	0x25206564
1a006b8c:	79622064 	.word	0x79622064
1a006b90:	2e736574 	.word	0x2e736574
1a006b94:	00000000 	.word	0x00000000
1a006b98:	432b5441 	.word	0x432b5441
1a006b9c:	45535049 	.word	0x45535049
1a006ba0:	253d444e 	.word	0x253d444e
1a006ba4:	64252c63 	.word	0x64252c63
1a006ba8:	00000a0d 	.word	0x00000a0d
1a006bac:	00007325 	.word	0x00007325
1a006bb0:	432b5441 	.word	0x432b5441
1a006bb4:	4c435049 	.word	0x4c435049
1a006bb8:	3d45534f 	.word	0x3d45534f
1a006bbc:	0a0d6325 	.word	0x0a0d6325
1a006bc0:	ffffff00 	.word	0xffffff00
1a006bc4:	00006325 	.word	0x00006325
1a006bc8:	ff000d0a 	.word	0xff000d0a

1a006bcc <Response_CIFSR>:
1a006bcc:	4649432b 533a5253 50494154 ff00222c     +CIFSR:STAIP,"..

1a006bdc <Response_COMMA>:
1a006bdc:	ffff002c                                ,...

1a006be0 <Response_CWJAP_1>:
1a006be0:	49464957 4e4f4320 5443454e ff004445     WIFI CONNECTED..

1a006bf0 <Response_CWJAP_2>:
1a006bf0:	49464957 544f4720 00504920              WIFI GOT IP.

1a006bfc <Response_CWJAP_OK>:
1a006bfc:	4a57432b 003a5041                       +CWJAP:.

1a006c04 <Response_IPD>:
1a006c04:	4450492b ffff002c                       +IPD,...

1a006c0c <Response_OK>:
1a006c0c:	ff004b4f                                OK..

1a006c10 <Response_SEND_OK>:
1a006c10:	444e4553 004b4f20 614c200a 71657220     SEND OK.. La req
1a006c20:	74736575 65697420 7520656e 6c20616e     uest tiene una l
1a006c30:	69676e6f 20647574 203a6564 0a206425     ongitud de: %d .
1a006c40:	00000000 614c200a 71657220 74736575     ..... La request
1a006c50:	6d6f6320 74656c70 73652061 7325203a      completa es: %s
1a006c60:	00000a20 00544547 7461642f 00000061      ...GET./data...
1a006c70:	7475622f 006e6f74 6e61702f 00006c65     /button./panel..
1a006c80:	646f622f 00000079 7661732f 00000065     /body.../save...
1a006c90:	54534f50 00000000 7475622f 246e6f74     POST..../button$
1a006ca0:	00000000 7661732f 00002465 614c200a     ..../save$... La
1a006cb0:	71657220 74736575 6d696c20 20616970      request limpia 
1a006cc0:	203a7365 0a207325 00000000 6c45200a     es: %s ...... El
1a006cd0:	74656d20 206f646f 203a7365 0a207325      metodo es: %s .
1a006ce0:	00000000 614c200a 72657620 6e6f6973     ..... La version
1a006cf0:	20656420 50545448 3a736520 20732520      de HTTP es: %s 
1a006d00:	ffff000a 50545448 ffff002f 74736554     ....HTTP/...Test
1a006d10:	ffffff00 6e617254 74696d73 ffffff00     ....Transmit....
1a006d20:	65746e49 65727072 ff006574 6170227b     Interprete..{"pa
1a006d30:	226c656e 2c64253a 74616422 5b3a2261     nel":%d,"data":[
1a006d40:	00000000 002c6425 ff007d5d 69420d0a     ....%d,.]}....Bi
1a006d50:	65766e65 6f64696e 206c6120 76726573     envenido al serv
1a006d60:	726f6469 54544820 73452050 36323870     idor HTTP Esp826
1a006d70:	6f632036 4445206e 49432055 00004141     6 con EDU CIAA..
1a006d80:	614c0d0a 6e6f6320 75676966 69636172     ..La configuraci
1a006d90:	70206e6f 65646575 72617420 20726164     on puede tardar 
1a006da0:	74736168 20312061 756e696d 002e6f74     hasta 1 minuto..
1a006db0:	6373696d 67656c6f 00007361 61736143     miscolegas..Casa
1a006dc0:	72614d2d 006c6f6d 65530d0a 64697672     -Marmol...Servid
1a006dd0:	4820726f 20505454 666e6f63 72756769     or HTTP configur
1a006de0:	2e6f6461 3a504920 00732520 72450d0a     ado. IP: %s...Er
1a006df0:	20726f72 63206c61 69666e6f 61727567     ror al configura
1a006e00:	65732072 64697672 4820726f 2e505454     r servidor HTTP.
1a006e10:	00000000 65500d0a 69636974 72206e6f     ......Peticion r
1a006e20:	6f707365 6469646e 6c612061 696c6320     espondida al cli
1a006e30:	65746e65 54544820 64252050 0000002e     ente HTTP %d....
1a006e40:	65500d0a 69636974 6e206e6f 6572206f     ..Peticion no re
1a006e50:	6e6f7073 61646964 206c6120 65696c63     spondida al clie
1a006e60:	2065746e 50545448 2e642520 ffffff00     nte HTTP %d.....
1a006e70:	6154796d 00006b73 6154796d 00336b73     myTask..myTask3.
1a006e80:	6c707041 74616369 206e6f69 6c6c614d     Application Mall
1a006e90:	4620636f 656c6961 6f482064 0d216b6f     oc Failed Hook!.
1a006ea0:	00000000 7362696c 6572662f 6f747265     ....libs/freerto
1a006eb0:	6f732f73 65637275 6f6f682f 632e736b     s/source/hooks.c
1a006ec0:	ffffff00 70410a0d 63696c70 6f697461     ......Applicatio
1a006ed0:	7453206e 206b6361 7265764f 776f6c66     n Stack Overflow
1a006ee0:	6f202121 6154206e 203a6b73 0a0d7325     !! on Task: %s..
1a006ef0:	ffffff00 41760a0d 72657373 6c614374     ......vAssertCal
1a006f00:	2864656c 200a0d29 4c4c2020 20656e69     led()..   LLine 
1a006f10:	626d754e 3d207265 0d642520 2020200a     Number = %d..   
1a006f20:	656c6946 6d614e20 203d2065 0a0d7325     File Name = %s..
1a006f30:	ff000a0d 454c4449 ffffff00 51726d54     ....IDLE....TmrQ
1a006f40:	ffffff00 20726d54 00637653              ....Tmr Svc.

1a006f4c <ExtRateIn>:
1a006f4c:	00000000                                ....

1a006f50 <GpioButtons>:
1a006f50:	08000400 09010900                       ........

1a006f58 <GpioLeds>:
1a006f58:	01050005 0e000205 0c010b01              ............

1a006f64 <GpioPorts>:
1a006f64:	03030003 0f050403 05031005 07030603     ................
1a006f74:	ffff0802                                ....

1a006f78 <OscRateIn>:
1a006f78:	00b71b00                                ....

1a006f7c <InitClkStates>:
1a006f7c:	01010f01                                ....

1a006f80 <pinmuxing>:
1a006f80:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a006f90:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a006fa0:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a006fb0:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a006fc0:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a006fd0:	00d50301 00d50401 00160107 00560207     ..............V.
1a006fe0:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a006ff0:	00570206                                ..W.

1a006ff4 <UART_BClock>:
1a006ff4:	01a201c2 01620182                       ......b.

1a006ffc <UART_PClock>:
1a006ffc:	00820081 00a200a1 08040201 0f0f0f03     ................
1a00700c:	ffff00ff                                ....

1a007010 <periph_to_base>:
1a007010:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a007020:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a007030:	000100e0 01000100 01200003 00060120     .......... . ...
1a007040:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a007050:	01820013 00120182 01a201a2 01c20011     ................
1a007060:	001001c2 01e201e2 0202000f 000e0202     ................
1a007070:	02220222 0223000d 001c0223              "."...#.#...

1a00707c <InitClkStates>:
1a00707c:	00010100 00010909 0001090a 01010701     ................
1a00708c:	00010902 00010906 0101090c 0001090d     ................
1a00709c:	0001090e 0001090f 00010910 00010911     ................
1a0070ac:	00010912 00010913 00011114 00011119     ................
1a0070bc:	0001111a 0001111b                       ........

1a0070c4 <lpcUarts>:
1a0070c4:	40081000 06020406 00180205 40081000     ...@...........@
1a0070d4:	09070509 00180706 40082000 00000000     ......... .@....
1a0070e4:	00190000 400c1000 07060107 001a0602     .......@........
1a0070f4:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a007104:	02020302 001b0204                       ........

1a00710c <gpioPinsInit>:
1a00710c:	02000104 00050701 05010d03 04080100     ................
1a00711c:	02020002 02000304 00000403 04070002     ................
1a00712c:	030c0300 09050402 05040103 04030208     ................
1a00713c:	04020305 06040504 0802000c 03000b06     ................
1a00714c:	00090607 07060503 060f0504 03030004     ................
1a00715c:	02000404 00050404 06040502 04060200     ................
1a00716c:	0c050408 05040a04 0003010e 14010a00     ................
1a00717c:	010f0000 0d000012 00001101 0010010c     ................
1a00718c:	07070300 000f0300 01000001 00000000     ................
1a00719c:	000a0600 08060603 06100504 04030005     ................
1a0071ac:	03000106 04090400 04010d05 010b0000     ................
1a0071bc:	0200000f 00000001 00010104 02010800     ................
1a0071cc:	01090000 09010006 05040002 04010200     ................
1a0071dc:	02020105 02020504 0e00000a 01000b02     ................
1a0071ec:	000c020b ffff0c01 6c756e28 0000296c     ........(null)..

1a0071fc <ultrasonicSensorsIrqMap>:
1a0071fc:	ff020100                                ....

1a007200 <__sf_fake_stderr>:
	...

1a007220 <__sf_fake_stdin>:
	...

1a007240 <__sf_fake_stdout>:
	...

1a007260 <_global_impure_ptr>:
1a007260:	10001900 2b302d23 6c680020 6665004c     ....#-0+ .hlL.ef
1a007270:	47464567 32313000 36353433 41393837     gEFG.0123456789A
1a007280:	45444342 31300046 35343332 39383736     BCDEF.0123456789
1a007290:	64636261 ff006665                       abcdef..
