#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 26 21:02:17 2021
# Process ID: 100039
# Current directory: /home/catalin
# Command line: vivado
# Log file: /home/catalin/vivado.log
# Journal file: /home/catalin/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
open_bd_design {/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:extragere:1.0 - extragere_0
Adding component instance block -- xilinx.com:module_ref:refacere:1.0 - refacere_0
Adding component instance block -- xilinx.com:module_ref:rezultatFinal:1.0 - rezultatFinal_0
Adding component instance block -- xilinx.com:module_ref:registru16:1.0 - registru16_0
Adding component instance block -- xilinx.com:module_ref:registru16:1.0 - registru16_1
Adding component instance block -- xilinx.com:module_ref:registru48:1.0 - registru48_0
Adding component instance block -- xilinx.com:module_ref:registru48:1.0 - registru48_1
Adding component instance block -- xilinx.com:module_ref:compara:1.0 - compara_0
Adding component instance block -- xilinx.com:module_ref:concatenare:1.0 - concatenare_0
Adding component instance block -- xilinx.com:module_ref:registru57:1.0 - registru57_0
Adding component instance block -- xilinx.com:module_ref:alege:1.0 - alege_0
Adding component instance block -- xilinx.com:module_ref:aliniere:1.0 - aliniere_0
Adding component instance block -- xilinx.com:module_ref:registru8:1.0 - registru8_0
Adding component instance block -- xilinx.com:module_ref:registru8:1.0 - registru8_1
Adding component instance block -- xilinx.com:module_ref:registru8:1.0 - registru8_2
Adding component instance block -- xilinx.com:module_ref:adun_scad:1.0 - adun_scad_0
Adding component instance block -- xilinx.com:module_ref:registru26:1.0 - registru26_0
Adding component instance block -- xilinx.com:module_ref:norm:1.0 - norm_0
Adding component instance block -- xilinx.com:module_ref:ajustare:1.0 - ajustare_0
Adding component instance block -- xilinx.com:module_ref:registru24:1.0 - registru24_0
Successfully read diagram <design_1> from block design file </home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/design_1.bd>
set_property top simulare2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
generate_target Simulation [get_files /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : </home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block extragere_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block refacere_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rezultatFinal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registru16_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registru16_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registru48_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registru48_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block compara_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block concatenare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registru57_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block alege_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block aliniere_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registru8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registru8_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registru8_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adun_scad_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registru26_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block norm_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ajustare_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registru24_0 .
Exporting to file /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/sim_scripts -ip_user_files_dir /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files -ipstatic_source_dir /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.cache/compile_simlib/modelsim} {questa=/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.cache/compile_simlib/questa} {ies=/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.cache/compile_simlib/ies} {xcelium=/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.cache/compile_simlib/xcelium} {vcs=/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.cache/compile_simlib/vcs} {riviera=/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim/xsim.dir/simulare2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed May 26 21:14:30 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulare2_behav -key {Behavioral:sim_1:Functional:simulare2} -tclbatch {simulare2.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source simulare2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulare2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 7546.258 ; gain = 82.801 ; free physical = 165 ; free virtual = 3798
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7546.258 ; gain = 0.000 ; free physical = 180 ; free virtual = 3743
open_bd_design {/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/design_1.bd}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7546.258 ; gain = 0.000 ; free physical = 148 ; free virtual = 3687
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7555.121 ; gain = 8.863 ; free physical = 253 ; free virtual = 3688
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7558.121 ; gain = 3.000 ; free physical = 250 ; free virtual = 3686
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7566.125 ; gain = 8.004 ; free physical = 254 ; free virtual = 3690
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7569.125 ; gain = 3.000 ; free physical = 252 ; free virtual = 3688
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7590.137 ; gain = 15.996 ; free physical = 254 ; free virtual = 3675
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7611.148 ; gain = 9.988 ; free physical = 213 ; free virtual = 3600
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7619.152 ; gain = 7.992 ; free physical = 278 ; free virtual = 3575
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7622.152 ; gain = 3.000 ; free physical = 286 ; free virtual = 3583
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7638.160 ; gain = 15.980 ; free physical = 273 ; free virtual = 3569
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7638.160 ; gain = 0.000 ; free physical = 271 ; free virtual = 3568
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7667.176 ; gain = 10.992 ; free physical = 280 ; free virtual = 3577
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7675.180 ; gain = 8.004 ; free physical = 264 ; free virtual = 3561
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7685.184 ; gain = 10.004 ; free physical = 261 ; free virtual = 3559
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7693.188 ; gain = 7.992 ; free physical = 265 ; free virtual = 3563
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7701.191 ; gain = 7.977 ; free physical = 271 ; free virtual = 3569
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulare2_behav -key {Behavioral:sim_1:Functional:simulare2} -tclbatch {simulare2.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source simulare2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulare2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7717.199 ; gain = 16.008 ; free physical = 285 ; free virtual = 3569
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/top_level.v] -no_script -reset -force -quiet
remove_files  /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/top_level.v
file delete -force /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/top_level.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj simulare2_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d2adbc4fdc124ba8a5da158eb962c097 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulare2_behav -key {Behavioral:sim_1:Functional:simulare2} -tclbatch {simulare2.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source simulare2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulare2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7743.215 ; gain = 26.016 ; free physical = 747 ; free virtual = 3538
close_sim
INFO: [Simtcl 6-16] Simulation closed
archive_project /home/catalin/Desktop/Lab5P2.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-100039-catalin-vm' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
