<stg><name>matrix_vector_product_with_bias_second_layer.1</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="12" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:3 %store_ln76 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln78 = br void %matrix_vector_product_with_bias_second_layer_loop1_1

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1:0 %i_24 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1:1 %icmp_ln78 = icmp_eq  i7 %i_24, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1:2 %add_ln78 = add i7 %i_24, i7 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1:3 %br_ln78 = br i1 %icmp_ln78, void %matrix_vector_product_with_bias_second_layer_loop1_1.split, void %for.inc.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.split:0 %zext_ln78 = zext i7 %i_24

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.split:1 %speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln79"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.split:2 %specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.split:3 %activations_addr = getelementptr i64 %activations, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="activations_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="7">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.split:4 %empty = trunc i7 %i_24

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.split:5 %tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
matrix_vector_product_with_bias_second_layer_loop1_1.split:6 %br_ln82 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_, i64 %activations, i64 %biases2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
for.inc:0 %j = phi i7 %add_ln82, void %for.inc.split, i7 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
for.inc:1 %add113 = phi i64 %add, void %for.inc.split, i64 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.split

]]></Node>
<StgValue><ssdm name="add113"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %icmp_ln82 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:3 %add_ln82 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln82 = br i1 %icmp_ln82, void %for.inc.split, void %for.inc12

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="7">
<![CDATA[
for.inc.split:1 %zext_ln82_1 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.split:4 %add_ln84 = add i12 %zext_ln82_1, i12 %tmp_9

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:5 %zext_ln84 = zext i12 %add_ln84

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="weights2_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:7 %weights2_load = load i12 %weights2_addr

]]></Node>
<StgValue><ssdm name="weights2_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.inc12:0 %store_ln84 = store i64 %add113, i6 %activations_addr

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc12:1 %store_ln76 = store i7 %add_ln78, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
for.inc12:2 %br_ln78 = br void %matrix_vector_product_with_bias_second_layer_loop1_1

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:0 %zext_ln82 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:7 %weights2_load = load i12 %weights2_addr

]]></Node>
<StgValue><ssdm name="weights2_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %input_activations_addr = getelementptr i64 %input_activations, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="input_activations_addr"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:10 %input_activations_load = load i6 %input_activations_addr

]]></Node>
<StgValue><ssdm name="input_activations_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:8 %bitcast_ln84 = bitcast i64 %weights2_load

]]></Node>
<StgValue><ssdm name="bitcast_ln84"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:10 %input_activations_load = load i6 %input_activations_addr

]]></Node>
<StgValue><ssdm name="input_activations_load"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:11 %mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:11 %mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:11 %mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:11 %mul8 = dmul i64 %bitcast_ln84, i64 %input_activations_load

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="54" st_id="9" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %add = dadd i64 %add113, i64 %mul8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="55" st_id="10" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %add = dadd i64 %add113, i64 %mul8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="56" st_id="11" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %add = dadd i64 %add113, i64 %mul8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="57" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln83"/></StgValue>
</operation>

<operation id="58" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %add = dadd i64 %add113, i64 %mul8

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:13 %br_ln82 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="61" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.preheader:0 %call_ln0 = call void @matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_, i64 %activations, i64 %biases2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
for.inc.i.preheader:1 %ret_ln88 = ret

]]></Node>
<StgValue><ssdm name="ret_ln88"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="79" name="biases2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="biases2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="weights2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="activations" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="activations"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="input_activations" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_activations"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="StgValue_83" to="i" fromId="83" toId="14">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="85" toId="15">
</dataflow>
<dataflow id="87" from="biases2" to="specinterface_ln0" fromId="79" toId="15">
</dataflow>
<dataflow id="89" from="empty_8" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="94" from="empty_42" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="98" from="empty_42" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="99" from="empty_42" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="100" from="empty_42" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="101" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="103" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="104" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="105" from="empty_42" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="106" from="empty_42" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="107" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="108" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="85" toId="16">
</dataflow>
<dataflow id="110" from="weights2" to="specinterface_ln0" fromId="80" toId="16">
</dataflow>
<dataflow id="111" from="empty_8" to="specinterface_ln0" fromId="88" toId="16">
</dataflow>
<dataflow id="112" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="114" from="empty_42" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="115" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="116" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="117" from="empty_42" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="118" from="empty_42" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="119" from="empty_42" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="122" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="123" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="124" from="empty_42" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="125" from="empty_42" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="126" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="127" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="129" from="StgValue_128" to="store_ln76" fromId="128" toId="17">
</dataflow>
<dataflow id="130" from="i" to="store_ln76" fromId="14" toId="17">
</dataflow>
<dataflow id="131" from="i" to="i_24" fromId="14" toId="19">
</dataflow>
<dataflow id="132" from="i_24" to="icmp_ln78" fromId="19" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_133" to="icmp_ln78" fromId="133" toId="20">
</dataflow>
<dataflow id="135" from="i_24" to="add_ln78" fromId="19" toId="21">
</dataflow>
<dataflow id="137" from="StgValue_136" to="add_ln78" fromId="136" toId="21">
</dataflow>
<dataflow id="138" from="icmp_ln78" to="br_ln78" fromId="20" toId="22">
</dataflow>
<dataflow id="139" from="i_24" to="zext_ln78" fromId="19" toId="23">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln79" fromId="140" toId="24">
</dataflow>
<dataflow id="143" from="StgValue_142" to="speclooptripcount_ln79" fromId="142" toId="24">
</dataflow>
<dataflow id="144" from="StgValue_142" to="speclooptripcount_ln79" fromId="142" toId="24">
</dataflow>
<dataflow id="145" from="StgValue_142" to="speclooptripcount_ln79" fromId="142" toId="24">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopName" to="specloopname_ln86" fromId="146" toId="25">
</dataflow>
<dataflow id="149" from="empty_14" to="specloopname_ln86" fromId="148" toId="25">
</dataflow>
<dataflow id="150" from="activations" to="activations_addr" fromId="81" toId="26">
</dataflow>
<dataflow id="152" from="StgValue_151" to="activations_addr" fromId="151" toId="26">
</dataflow>
<dataflow id="153" from="zext_ln78" to="activations_addr" fromId="23" toId="26">
</dataflow>
<dataflow id="154" from="i_24" to="empty" fromId="19" toId="27">
</dataflow>
<dataflow id="156" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_9" fromId="155" toId="28">
</dataflow>
<dataflow id="157" from="empty" to="tmp_9" fromId="27" toId="28">
</dataflow>
<dataflow id="159" from="StgValue_158" to="tmp_9" fromId="158" toId="28">
</dataflow>
<dataflow id="161" from="matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_" to="call_ln0" fromId="160" toId="30">
</dataflow>
<dataflow id="162" from="activations" to="call_ln0" fromId="81" toId="30">
</dataflow>
<dataflow id="163" from="biases2" to="call_ln0" fromId="79" toId="30">
</dataflow>
<dataflow id="164" from="add_ln82" to="j" fromId="34" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="br_ln82" to="j" fromId="60" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="166" from="StgValue_128" to="j" fromId="128" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="167" from="br_ln82" to="j" fromId="29" toId="31">
</dataflow>
<dataflow id="168" from="add" to="add113" fromId="59" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="169" from="br_ln82" to="add113" fromId="60" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="171" from="StgValue_170" to="add113" fromId="170" toId="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="172" from="br_ln82" to="add113" fromId="29" toId="32">
</dataflow>
<dataflow id="173" from="j" to="icmp_ln82" fromId="31" toId="33">
</dataflow>
<dataflow id="174" from="StgValue_133" to="icmp_ln82" fromId="133" toId="33">
</dataflow>
<dataflow id="175" from="j" to="add_ln82" fromId="31" toId="34">
</dataflow>
<dataflow id="176" from="StgValue_136" to="add_ln82" fromId="136" toId="34">
</dataflow>
<dataflow id="177" from="icmp_ln82" to="br_ln82" fromId="33" toId="35">
</dataflow>
<dataflow id="178" from="j" to="zext_ln82_1" fromId="31" toId="36">
</dataflow>
<dataflow id="179" from="zext_ln82_1" to="add_ln84" fromId="36" toId="37">
</dataflow>
<dataflow id="180" from="tmp_9" to="add_ln84" fromId="28" toId="37">
</dataflow>
<dataflow id="181" from="add_ln84" to="zext_ln84" fromId="37" toId="38">
</dataflow>
<dataflow id="182" from="weights2" to="weights2_addr" fromId="80" toId="39">
</dataflow>
<dataflow id="183" from="StgValue_151" to="weights2_addr" fromId="151" toId="39">
</dataflow>
<dataflow id="184" from="zext_ln84" to="weights2_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="185" from="weights2_addr" to="weights2_load" fromId="39" toId="40">
</dataflow>
<dataflow id="186" from="add113" to="store_ln84" fromId="32" toId="41">
</dataflow>
<dataflow id="187" from="activations_addr" to="store_ln84" fromId="26" toId="41">
</dataflow>
<dataflow id="188" from="add_ln78" to="store_ln76" fromId="21" toId="42">
</dataflow>
<dataflow id="189" from="i" to="store_ln76" fromId="14" toId="42">
</dataflow>
<dataflow id="190" from="j" to="zext_ln82" fromId="31" toId="44">
</dataflow>
<dataflow id="191" from="weights2_addr" to="weights2_load" fromId="39" toId="45">
</dataflow>
<dataflow id="192" from="input_activations" to="input_activations_addr" fromId="82" toId="46">
</dataflow>
<dataflow id="193" from="StgValue_151" to="input_activations_addr" fromId="151" toId="46">
</dataflow>
<dataflow id="194" from="zext_ln82" to="input_activations_addr" fromId="44" toId="46">
</dataflow>
<dataflow id="195" from="input_activations_addr" to="input_activations_load" fromId="46" toId="47">
</dataflow>
<dataflow id="196" from="weights2_load" to="bitcast_ln84" fromId="45" toId="48">
</dataflow>
<dataflow id="197" from="input_activations_addr" to="input_activations_load" fromId="46" toId="49">
</dataflow>
<dataflow id="198" from="bitcast_ln84" to="mul8" fromId="48" toId="50">
</dataflow>
<dataflow id="199" from="input_activations_load" to="mul8" fromId="49" toId="50">
</dataflow>
<dataflow id="200" from="bitcast_ln84" to="mul8" fromId="48" toId="51">
</dataflow>
<dataflow id="201" from="input_activations_load" to="mul8" fromId="49" toId="51">
</dataflow>
<dataflow id="202" from="bitcast_ln84" to="mul8" fromId="48" toId="52">
</dataflow>
<dataflow id="203" from="input_activations_load" to="mul8" fromId="49" toId="52">
</dataflow>
<dataflow id="204" from="bitcast_ln84" to="mul8" fromId="48" toId="53">
</dataflow>
<dataflow id="205" from="input_activations_load" to="mul8" fromId="49" toId="53">
</dataflow>
<dataflow id="206" from="add113" to="add" fromId="32" toId="54">
</dataflow>
<dataflow id="207" from="mul8" to="add" fromId="53" toId="54">
</dataflow>
<dataflow id="208" from="add113" to="add" fromId="32" toId="55">
</dataflow>
<dataflow id="209" from="mul8" to="add" fromId="53" toId="55">
</dataflow>
<dataflow id="210" from="add113" to="add" fromId="32" toId="56">
</dataflow>
<dataflow id="211" from="mul8" to="add" fromId="53" toId="56">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln83" fromId="140" toId="57">
</dataflow>
<dataflow id="213" from="StgValue_142" to="speclooptripcount_ln83" fromId="142" toId="57">
</dataflow>
<dataflow id="214" from="StgValue_142" to="speclooptripcount_ln83" fromId="142" toId="57">
</dataflow>
<dataflow id="215" from="StgValue_142" to="speclooptripcount_ln83" fromId="142" toId="57">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecLoopName" to="specloopname_ln85" fromId="146" toId="58">
</dataflow>
<dataflow id="218" from="empty_13" to="specloopname_ln85" fromId="217" toId="58">
</dataflow>
<dataflow id="219" from="add113" to="add" fromId="32" toId="59">
</dataflow>
<dataflow id="220" from="mul8" to="add" fromId="53" toId="59">
</dataflow>
<dataflow id="221" from="matrix_vector_product_with_bias_second_layer.1_Pipeline_add_bias_to_activations_" to="call_ln0" fromId="160" toId="61">
</dataflow>
<dataflow id="222" from="activations" to="call_ln0" fromId="81" toId="61">
</dataflow>
<dataflow id="223" from="biases2" to="call_ln0" fromId="79" toId="61">
</dataflow>
<dataflow id="224" from="icmp_ln78" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="225" from="icmp_ln82" to="StgValue_3" fromId="33" toId="3">
</dataflow>
</dataflows>


</stg>
