
sdram.elf:     file format elf32-littlearm


Disassembly of section .text:

30000000 <_start>:
30000000:	e3a00453 	mov	r0, #1392508928	; 0x53000000
30000004:	e3a01000 	mov	r1, #0
30000008:	e5801000 	str	r1, [r0]
3000000c:	e3a00313 	mov	r0, #1275068416	; 0x4c000000
30000010:	e3e01000 	mvn	r1, #0
30000014:	e5801000 	str	r1, [r0]
30000018:	e59f0088 	ldr	r0, [pc, #136]	; 300000a8 <halt+0x4>
3000001c:	e3a01005 	mov	r1, #5
30000020:	e5801000 	str	r1, [r0]
30000024:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
30000028:	e3800103 	orr	r0, r0, #-1073741824	; 0xc0000000
3000002c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
30000030:	e59f0074 	ldr	r0, [pc, #116]	; 300000ac <halt+0x8>
30000034:	e59f1074 	ldr	r1, [pc, #116]	; 300000b0 <halt+0xc>
30000038:	e5801000 	str	r1, [r0]
3000003c:	e3a01000 	mov	r1, #0
30000040:	e5910000 	ldr	r0, [r1]
30000044:	e5811000 	str	r1, [r1]
30000048:	e5912000 	ldr	r2, [r1]
3000004c:	e1510002 	cmp	r1, r2
30000050:	e59fd05c 	ldr	sp, [pc, #92]	; 300000b4 <halt+0x10>
30000054:	03a0da01 	moveq	sp, #4096	; 0x1000
30000058:	05810000 	streq	r0, [r1]
3000005c:	eb0000f7 	bl	30000440 <sdram_init>
30000060:	e3a01000 	mov	r1, #0
30000064:	e59f204c 	ldr	r2, [pc, #76]	; 300000b8 <halt+0x14>
30000068:	e59f304c 	ldr	r3, [pc, #76]	; 300000bc <halt+0x18>

3000006c <cpy>:
3000006c:	e5914000 	ldr	r4, [r1]
30000070:	e5824000 	str	r4, [r2]
30000074:	e2811004 	add	r1, r1, #4
30000078:	e2822004 	add	r2, r2, #4
3000007c:	e1520003 	cmp	r2, r3
30000080:	dafffff9 	ble	3000006c <cpy>
30000084:	e59f1030 	ldr	r1, [pc, #48]	; 300000bc <halt+0x18>
30000088:	e59f2030 	ldr	r2, [pc, #48]	; 300000c0 <halt+0x1c>
3000008c:	e3a03000 	mov	r3, #0

30000090 <clean>:
30000090:	e5813000 	str	r3, [r1]
30000094:	e2811004 	add	r1, r1, #4
30000098:	e1510002 	cmp	r1, r2
3000009c:	dafffffb 	ble	30000090 <clean>
300000a0:	e59ff01c 	ldr	pc, [pc, #28]	; 300000c4 <halt+0x20>

300000a4 <halt>:
300000a4:	eafffffe 	b	300000a4 <halt>
300000a8:	4c000014 	stcmi	0, cr0, [r0], {20}
300000ac:	4c000004 	stcmi	0, cr0, [r0], {4}
300000b0:	0005c011 	andeq	ip, r5, r1, lsl r0
300000b4:	40001000 	andmi	r1, r0, r0
300000b8:	30000000 	andcc	r0, r0, r0
300000bc:	30000630 	andcc	r0, r0, r0, lsr r6
300000c0:	30000638 	andcc	r0, r0, r8, lsr r6
300000c4:	30000574 	andcc	r0, r0, r4, ror r5

300000c8 <delay>:
300000c8:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
300000cc:	e28db000 	add	fp, sp, #0
300000d0:	e24dd00c 	sub	sp, sp, #12
300000d4:	e50b0008 	str	r0, [fp, #-8]
300000d8:	e1a00000 	nop			; (mov r0, r0)
300000dc:	e51b3008 	ldr	r3, [fp, #-8]
300000e0:	e2432001 	sub	r2, r3, #1
300000e4:	e50b2008 	str	r2, [fp, #-8]
300000e8:	e3530000 	cmp	r3, #0
300000ec:	1afffffa 	bne	300000dc <delay+0x14>
300000f0:	e1a00000 	nop			; (mov r0, r0)
300000f4:	e28bd000 	add	sp, fp, #0
300000f8:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
300000fc:	e12fff1e 	bx	lr

30000100 <led_test>:
30000100:	e92d4800 	push	{fp, lr}
30000104:	e28db004 	add	fp, sp, #4
30000108:	e24dd008 	sub	sp, sp, #8
3000010c:	e3a03000 	mov	r3, #0
30000110:	e50b3008 	str	r3, [fp, #-8]
30000114:	e59f2088 	ldr	r2, [pc, #136]	; 300001a4 <led_test+0xa4>
30000118:	e59f3084 	ldr	r3, [pc, #132]	; 300001a4 <led_test+0xa4>
3000011c:	e5933000 	ldr	r3, [r3]
30000120:	e3c33c3f 	bic	r3, r3, #16128	; 0x3f00
30000124:	e5823000 	str	r3, [r2]
30000128:	e59f2074 	ldr	r2, [pc, #116]	; 300001a4 <led_test+0xa4>
3000012c:	e59f3070 	ldr	r3, [pc, #112]	; 300001a4 <led_test+0xa4>
30000130:	e5933000 	ldr	r3, [r3]
30000134:	e3833c15 	orr	r3, r3, #5376	; 0x1500
30000138:	e5823000 	str	r3, [r2]
3000013c:	e59f2064 	ldr	r2, [pc, #100]	; 300001a8 <led_test+0xa8>
30000140:	e59f3060 	ldr	r3, [pc, #96]	; 300001a8 <led_test+0xa8>
30000144:	e5933000 	ldr	r3, [r3]
30000148:	e3833070 	orr	r3, r3, #112	; 0x70
3000014c:	e5823000 	str	r3, [r2]
30000150:	e59f1050 	ldr	r1, [pc, #80]	; 300001a8 <led_test+0xa8>
30000154:	e59f304c 	ldr	r3, [pc, #76]	; 300001a8 <led_test+0xa8>
30000158:	e5933000 	ldr	r3, [r3]
3000015c:	e51b2008 	ldr	r2, [fp, #-8]
30000160:	e2822004 	add	r2, r2, #4
30000164:	e3a00001 	mov	r0, #1
30000168:	e1a02210 	lsl	r2, r0, r2
3000016c:	e1e02002 	mvn	r2, r2
30000170:	e0033002 	and	r3, r3, r2
30000174:	e5813000 	str	r3, [r1]
30000178:	e59f002c 	ldr	r0, [pc, #44]	; 300001ac <led_test+0xac>
3000017c:	ebffffd1 	bl	300000c8 <delay>
30000180:	e51b3008 	ldr	r3, [fp, #-8]
30000184:	e2833001 	add	r3, r3, #1
30000188:	e50b3008 	str	r3, [fp, #-8]
3000018c:	e51b3008 	ldr	r3, [fp, #-8]
30000190:	e3530003 	cmp	r3, #3
30000194:	1affffe8 	bne	3000013c <led_test+0x3c>
30000198:	e3a03000 	mov	r3, #0
3000019c:	e50b3008 	str	r3, [fp, #-8]
300001a0:	eaffffe5 	b	3000013c <led_test+0x3c>
300001a4:	56000050 			; <UNDEFINED> instruction: 0x56000050
300001a8:	56000054 			; <UNDEFINED> instruction: 0x56000054
300001ac:	000186a0 	andeq	r8, r1, r0, lsr #13

300001b0 <uart0_init>:
300001b0:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
300001b4:	e28db000 	add	fp, sp, #0
300001b8:	e59f2068 	ldr	r2, [pc, #104]	; 30000228 <uart0_init+0x78>
300001bc:	e59f3064 	ldr	r3, [pc, #100]	; 30000228 <uart0_init+0x78>
300001c0:	e5933000 	ldr	r3, [r3]
300001c4:	e3c330f0 	bic	r3, r3, #240	; 0xf0
300001c8:	e5823000 	str	r3, [r2]
300001cc:	e59f2054 	ldr	r2, [pc, #84]	; 30000228 <uart0_init+0x78>
300001d0:	e59f3050 	ldr	r3, [pc, #80]	; 30000228 <uart0_init+0x78>
300001d4:	e5933000 	ldr	r3, [r3]
300001d8:	e38330a0 	orr	r3, r3, #160	; 0xa0
300001dc:	e5823000 	str	r3, [r2]
300001e0:	e59f2044 	ldr	r2, [pc, #68]	; 3000022c <uart0_init+0x7c>
300001e4:	e59f3040 	ldr	r3, [pc, #64]	; 3000022c <uart0_init+0x7c>
300001e8:	e5933000 	ldr	r3, [r3]
300001ec:	e3c3300c 	bic	r3, r3, #12
300001f0:	e5823000 	str	r3, [r2]
300001f4:	e3a03245 	mov	r3, #1342177284	; 0x50000004
300001f8:	e3a02005 	mov	r2, #5
300001fc:	e5832000 	str	r2, [r3]
30000200:	e59f3028 	ldr	r3, [pc, #40]	; 30000230 <uart0_init+0x80>
30000204:	e3a0201a 	mov	r2, #26
30000208:	e5832000 	str	r2, [r3]
3000020c:	e3a03205 	mov	r3, #1342177280	; 0x50000000
30000210:	e3a02003 	mov	r2, #3
30000214:	e5832000 	str	r2, [r3]
30000218:	e1a00000 	nop			; (mov r0, r0)
3000021c:	e28bd000 	add	sp, fp, #0
30000220:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
30000224:	e12fff1e 	bx	lr
30000228:	56000070 			; <UNDEFINED> instruction: 0x56000070
3000022c:	56000078 			; <UNDEFINED> instruction: 0x56000078
30000230:	50000028 	andpl	r0, r0, r8, lsr #32

30000234 <putchar>:
30000234:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
30000238:	e28db000 	add	fp, sp, #0
3000023c:	e24dd00c 	sub	sp, sp, #12
30000240:	e50b0008 	str	r0, [fp, #-8]
30000244:	e1a00000 	nop			; (mov r0, r0)
30000248:	e59f3030 	ldr	r3, [pc, #48]	; 30000280 <putchar+0x4c>
3000024c:	e5933000 	ldr	r3, [r3]
30000250:	e2033004 	and	r3, r3, #4
30000254:	e3530000 	cmp	r3, #0
30000258:	0afffffa 	beq	30000248 <putchar+0x14>
3000025c:	e59f2020 	ldr	r2, [pc, #32]	; 30000284 <putchar+0x50>
30000260:	e51b3008 	ldr	r3, [fp, #-8]
30000264:	e20330ff 	and	r3, r3, #255	; 0xff
30000268:	e5c23000 	strb	r3, [r2]
3000026c:	e1a00000 	nop			; (mov r0, r0)
30000270:	e1a00003 	mov	r0, r3
30000274:	e28bd000 	add	sp, fp, #0
30000278:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
3000027c:	e12fff1e 	bx	lr
30000280:	50000010 	andpl	r0, r0, r0, lsl r0
30000284:	50000020 	andpl	r0, r0, r0, lsr #32

30000288 <getchar>:
30000288:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
3000028c:	e28db000 	add	fp, sp, #0
30000290:	e1a00000 	nop			; (mov r0, r0)
30000294:	e59f3028 	ldr	r3, [pc, #40]	; 300002c4 <getchar+0x3c>
30000298:	e5933000 	ldr	r3, [r3]
3000029c:	e2033001 	and	r3, r3, #1
300002a0:	e3530000 	cmp	r3, #0
300002a4:	0afffffa 	beq	30000294 <getchar+0xc>
300002a8:	e59f3018 	ldr	r3, [pc, #24]	; 300002c8 <getchar+0x40>
300002ac:	e5d33000 	ldrb	r3, [r3]
300002b0:	e20330ff 	and	r3, r3, #255	; 0xff
300002b4:	e1a00003 	mov	r0, r3
300002b8:	e28bd000 	add	sp, fp, #0
300002bc:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
300002c0:	e12fff1e 	bx	lr
300002c4:	50000010 	andpl	r0, r0, r0, lsl r0
300002c8:	50000024 	andpl	r0, r0, r4, lsr #32

300002cc <puts>:
300002cc:	e92d4800 	push	{fp, lr}
300002d0:	e28db004 	add	fp, sp, #4
300002d4:	e24dd008 	sub	sp, sp, #8
300002d8:	e50b0008 	str	r0, [fp, #-8]
300002dc:	ea000006 	b	300002fc <puts+0x30>
300002e0:	e51b3008 	ldr	r3, [fp, #-8]
300002e4:	e5d33000 	ldrb	r3, [r3]
300002e8:	e1a00003 	mov	r0, r3
300002ec:	ebffffd0 	bl	30000234 <putchar>
300002f0:	e51b3008 	ldr	r3, [fp, #-8]
300002f4:	e2833001 	add	r3, r3, #1
300002f8:	e50b3008 	str	r3, [fp, #-8]
300002fc:	e51b3008 	ldr	r3, [fp, #-8]
30000300:	e5d33000 	ldrb	r3, [r3]
30000304:	e3530000 	cmp	r3, #0
30000308:	1afffff4 	bne	300002e0 <puts+0x14>
3000030c:	e1a00000 	nop			; (mov r0, r0)
30000310:	e1a00003 	mov	r0, r3
30000314:	e24bd004 	sub	sp, fp, #4
30000318:	e8bd8800 	pop	{fp, pc}

3000031c <printHex>:
3000031c:	e92d4800 	push	{fp, lr}
30000320:	e28db004 	add	fp, sp, #4
30000324:	e24dd018 	sub	sp, sp, #24
30000328:	e50b0018 	str	r0, [fp, #-24]	; 0xffffffe8
3000032c:	e3a03000 	mov	r3, #0
30000330:	e50b3008 	str	r3, [fp, #-8]
30000334:	ea00000e 	b	30000374 <printHex+0x58>
30000338:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
3000033c:	e20330ff 	and	r3, r3, #255	; 0xff
30000340:	e203300f 	and	r3, r3, #15
30000344:	e20310ff 	and	r1, r3, #255	; 0xff
30000348:	e24b2010 	sub	r2, fp, #16
3000034c:	e51b3008 	ldr	r3, [fp, #-8]
30000350:	e0823003 	add	r3, r2, r3
30000354:	e1a02001 	mov	r2, r1
30000358:	e5c32000 	strb	r2, [r3]
3000035c:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
30000360:	e1a03223 	lsr	r3, r3, #4
30000364:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8
30000368:	e51b3008 	ldr	r3, [fp, #-8]
3000036c:	e2833001 	add	r3, r3, #1
30000370:	e50b3008 	str	r3, [fp, #-8]
30000374:	e51b3008 	ldr	r3, [fp, #-8]
30000378:	e3530007 	cmp	r3, #7
3000037c:	daffffed 	ble	30000338 <printHex+0x1c>
30000380:	e59f00b4 	ldr	r0, [pc, #180]	; 3000043c <printHex+0x120>
30000384:	ebffffd0 	bl	300002cc <puts>
30000388:	e3a03007 	mov	r3, #7
3000038c:	e50b3008 	str	r3, [fp, #-8]
30000390:	ea000023 	b	30000424 <printHex+0x108>
30000394:	e24b2010 	sub	r2, fp, #16
30000398:	e51b3008 	ldr	r3, [fp, #-8]
3000039c:	e0823003 	add	r3, r2, r3
300003a0:	e5d33000 	ldrb	r3, [r3]
300003a4:	e3530009 	cmp	r3, #9
300003a8:	8a000007 	bhi	300003cc <printHex+0xb0>
300003ac:	e24b2010 	sub	r2, fp, #16
300003b0:	e51b3008 	ldr	r3, [fp, #-8]
300003b4:	e0823003 	add	r3, r2, r3
300003b8:	e5d33000 	ldrb	r3, [r3]
300003bc:	e2833030 	add	r3, r3, #48	; 0x30
300003c0:	e1a00003 	mov	r0, r3
300003c4:	ebffff9a 	bl	30000234 <putchar>
300003c8:	ea000012 	b	30000418 <printHex+0xfc>
300003cc:	e24b2010 	sub	r2, fp, #16
300003d0:	e51b3008 	ldr	r3, [fp, #-8]
300003d4:	e0823003 	add	r3, r2, r3
300003d8:	e5d33000 	ldrb	r3, [r3]
300003dc:	e3530009 	cmp	r3, #9
300003e0:	9a00000c 	bls	30000418 <printHex+0xfc>
300003e4:	e24b2010 	sub	r2, fp, #16
300003e8:	e51b3008 	ldr	r3, [fp, #-8]
300003ec:	e0823003 	add	r3, r2, r3
300003f0:	e5d33000 	ldrb	r3, [r3]
300003f4:	e353000f 	cmp	r3, #15
300003f8:	8a000006 	bhi	30000418 <printHex+0xfc>
300003fc:	e24b2010 	sub	r2, fp, #16
30000400:	e51b3008 	ldr	r3, [fp, #-8]
30000404:	e0823003 	add	r3, r2, r3
30000408:	e5d33000 	ldrb	r3, [r3]
3000040c:	e2833037 	add	r3, r3, #55	; 0x37
30000410:	e1a00003 	mov	r0, r3
30000414:	ebffff86 	bl	30000234 <putchar>
30000418:	e51b3008 	ldr	r3, [fp, #-8]
3000041c:	e2433001 	sub	r3, r3, #1
30000420:	e50b3008 	str	r3, [fp, #-8]
30000424:	e51b3008 	ldr	r3, [fp, #-8]
30000428:	e3530000 	cmp	r3, #0
3000042c:	aaffffd8 	bge	30000394 <printHex+0x78>
30000430:	e1a00000 	nop			; (mov r0, r0)
30000434:	e24bd004 	sub	sp, fp, #4
30000438:	e8bd8800 	pop	{fp, pc}
3000043c:	30000614 	andcc	r0, r0, r4, lsl r6

30000440 <sdram_init>:
30000440:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
30000444:	e28db000 	add	fp, sp, #0
30000448:	e3a03312 	mov	r3, #1207959552	; 0x48000000
3000044c:	e3a02422 	mov	r2, #570425344	; 0x22000000
30000450:	e5832000 	str	r2, [r3]
30000454:	e59f3050 	ldr	r3, [pc, #80]	; 300004ac <sdram_init+0x6c>
30000458:	e59f2050 	ldr	r2, [pc, #80]	; 300004b0 <sdram_init+0x70>
3000045c:	e5832000 	str	r2, [r3]
30000460:	e59f304c 	ldr	r3, [pc, #76]	; 300004b4 <sdram_init+0x74>
30000464:	e59f2044 	ldr	r2, [pc, #68]	; 300004b0 <sdram_init+0x70>
30000468:	e5832000 	str	r2, [r3]
3000046c:	e59f3044 	ldr	r3, [pc, #68]	; 300004b8 <sdram_init+0x78>
30000470:	e59f2044 	ldr	r2, [pc, #68]	; 300004bc <sdram_init+0x7c>
30000474:	e5832000 	str	r2, [r3]
30000478:	e59f3040 	ldr	r3, [pc, #64]	; 300004c0 <sdram_init+0x80>
3000047c:	e3a020b1 	mov	r2, #177	; 0xb1
30000480:	e5832000 	str	r2, [r3]
30000484:	e59f3038 	ldr	r3, [pc, #56]	; 300004c4 <sdram_init+0x84>
30000488:	e3a02020 	mov	r2, #32
3000048c:	e5832000 	str	r2, [r3]
30000490:	e59f3030 	ldr	r3, [pc, #48]	; 300004c8 <sdram_init+0x88>
30000494:	e3a02020 	mov	r2, #32
30000498:	e5832000 	str	r2, [r3]
3000049c:	e1a00000 	nop			; (mov r0, r0)
300004a0:	e28bd000 	add	sp, fp, #0
300004a4:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
300004a8:	e12fff1e 	bx	lr
300004ac:	4800001c 	stmdami	r0, {r2, r3, r4}
300004b0:	00018001 	andeq	r8, r1, r1
300004b4:	48000020 	stmdami	r0, {r5}
300004b8:	48000024 	stmdami	r0, {r2, r5}
300004bc:	008404f5 	strdeq	r0, [r4], r5
300004c0:	48000028 	stmdami	r0, {r3, r5}
300004c4:	4800002c 	stmdami	r0, {r2, r3, r5}
300004c8:	48000030 	stmdami	r0, {r4, r5}

300004cc <sdram_test>:
300004cc:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
300004d0:	e28db000 	add	fp, sp, #0
300004d4:	e24dd00c 	sub	sp, sp, #12
300004d8:	e3a03203 	mov	r3, #805306368	; 0x30000000
300004dc:	e50b3008 	str	r3, [fp, #-8]
300004e0:	e3a03000 	mov	r3, #0
300004e4:	e50b300c 	str	r3, [fp, #-12]
300004e8:	ea000007 	b	3000050c <sdram_test+0x40>
300004ec:	e51b300c 	ldr	r3, [fp, #-12]
300004f0:	e51b2008 	ldr	r2, [fp, #-8]
300004f4:	e0823003 	add	r3, r2, r3
300004f8:	e3a02041 	mov	r2, #65	; 0x41
300004fc:	e5c32000 	strb	r2, [r3]
30000500:	e51b300c 	ldr	r3, [fp, #-12]
30000504:	e2833001 	add	r3, r3, #1
30000508:	e50b300c 	str	r3, [fp, #-12]
3000050c:	e51b300c 	ldr	r3, [fp, #-12]
30000510:	e3530009 	cmp	r3, #9
30000514:	dafffff4 	ble	300004ec <sdram_test+0x20>
30000518:	e3a03000 	mov	r3, #0
3000051c:	e50b300c 	str	r3, [fp, #-12]
30000520:	ea00000b 	b	30000554 <sdram_test+0x88>
30000524:	e51b300c 	ldr	r3, [fp, #-12]
30000528:	e51b2008 	ldr	r2, [fp, #-8]
3000052c:	e0823003 	add	r3, r2, r3
30000530:	e5d33000 	ldrb	r3, [r3]
30000534:	e20330ff 	and	r3, r3, #255	; 0xff
30000538:	e3530041 	cmp	r3, #65	; 0x41
3000053c:	0a000001 	beq	30000548 <sdram_test+0x7c>
30000540:	e3e03000 	mvn	r3, #0
30000544:	ea000006 	b	30000564 <sdram_test+0x98>
30000548:	e51b300c 	ldr	r3, [fp, #-12]
3000054c:	e2833001 	add	r3, r3, #1
30000550:	e50b300c 	str	r3, [fp, #-12]
30000554:	e51b300c 	ldr	r3, [fp, #-12]
30000558:	e3530009 	cmp	r3, #9
3000055c:	dafffff0 	ble	30000524 <sdram_test+0x58>
30000560:	e3a03000 	mov	r3, #0
30000564:	e1a00003 	mov	r0, r3
30000568:	e28bd000 	add	sp, fp, #0
3000056c:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
30000570:	e12fff1e 	bx	lr

30000574 <main>:
30000574:	e92d4800 	push	{fp, lr}
30000578:	e28db004 	add	fp, sp, #4
3000057c:	ebffff0b 	bl	300001b0 <uart0_init>
30000580:	e59f0074 	ldr	r0, [pc, #116]	; 300005fc <main+0x88>
30000584:	ebffff50 	bl	300002cc <puts>
30000588:	e59f3070 	ldr	r3, [pc, #112]	; 30000600 <main+0x8c>
3000058c:	e5933000 	ldr	r3, [r3]
30000590:	e1a00003 	mov	r0, r3
30000594:	ebffff60 	bl	3000031c <printHex>
30000598:	e59f0064 	ldr	r0, [pc, #100]	; 30000604 <main+0x90>
3000059c:	ebffff4a 	bl	300002cc <puts>
300005a0:	e59f3060 	ldr	r3, [pc, #96]	; 30000608 <main+0x94>
300005a4:	e5d33000 	ldrb	r3, [r3]
300005a8:	e1a00003 	mov	r0, r3
300005ac:	ebffff20 	bl	30000234 <putchar>
300005b0:	e59f3050 	ldr	r3, [pc, #80]	; 30000608 <main+0x94>
300005b4:	e5d33000 	ldrb	r3, [r3]
300005b8:	e2833001 	add	r3, r3, #1
300005bc:	e20320ff 	and	r2, r3, #255	; 0xff
300005c0:	e59f3040 	ldr	r3, [pc, #64]	; 30000608 <main+0x94>
300005c4:	e5c32000 	strb	r2, [r3]
300005c8:	e59f303c 	ldr	r3, [pc, #60]	; 3000060c <main+0x98>
300005cc:	e5d33000 	ldrb	r3, [r3]
300005d0:	e1a00003 	mov	r0, r3
300005d4:	ebffff16 	bl	30000234 <putchar>
300005d8:	e59f302c 	ldr	r3, [pc, #44]	; 3000060c <main+0x98>
300005dc:	e5d33000 	ldrb	r3, [r3]
300005e0:	e2833001 	add	r3, r3, #1
300005e4:	e20320ff 	and	r2, r3, #255	; 0xff
300005e8:	e59f301c 	ldr	r3, [pc, #28]	; 3000060c <main+0x98>
300005ec:	e5c32000 	strb	r2, [r3]
300005f0:	e59f0018 	ldr	r0, [pc, #24]	; 30000610 <main+0x9c>
300005f4:	ebfffeb3 	bl	300000c8 <delay>
300005f8:	eaffffe8 	b	300005a0 <main+0x2c>
300005fc:	3000061c 	andcc	r0, r0, ip, lsl r6
30000600:	30000630 	andcc	r0, r0, r0, lsr r6
30000604:	30000628 	andcc	r0, r0, r8, lsr #12
30000608:	3000062c 	andcc	r0, r0, ip, lsr #12
3000060c:	3000062d 	andcc	r0, r0, sp, lsr #12
30000610:	000186a0 	andeq	r8, r1, r0, lsr #13

Disassembly of section .rodata:

30000614 <g_Char2-0x4>:
30000614:	00007830 	andeq	r7, r0, r0, lsr r8

30000618 <g_Char2>:
30000618:	00000042 	andeq	r0, r0, r2, asr #32
3000061c:	5f670d0a 	svcpl	0x00670d0a
30000620:	203d2041 	eorscs	r2, sp, r1, asr #32
30000624:	00000000 	andeq	r0, r0, r0
30000628:	Address 0x0000000030000628 is out of bounds.


Disassembly of section .data:

3000062c <g_Char>:
3000062c:	Address 0x000000003000062c is out of bounds.


3000062d <g_Char3>:
3000062d:	Address 0x000000003000062d is out of bounds.


Disassembly of section .bss:

30000630 <g_A>:
30000630:	00000000 	andeq	r0, r0, r0

30000634 <g_B>:
30000634:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543505 	subseq	r3, r4, r5, lsl #10
  14:	01080306 	tsteq	r8, r6, lsl #6
  18:	04120109 	ldreq	r0, [r2], #-265	; 0xfffffef7
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x2ef2f2dc>
   4:	62552820 	subsvs	r2, r5, #32, 16	; 0x200000
   8:	75746e75 	ldrbvc	r6, [r4, #-3701]!	; 0xfffff18b
   c:	6e694c2f 	cdpvs	12, 6, cr4, cr9, cr15, {1}
  10:	206f7261 	rsbcs	r7, pc, r1, ror #4
  14:	2e352e35 	mrccs	14, 1, r2, cr5, cr5, {1}
  18:	32312d30 	eorscc	r2, r1, #48, 26	; 0xc00
  1c:	6e756275 	mrcvs	2, 3, r6, cr5, cr5, {3}
  20:	29317574 	ldmdbcs	r1!, {r2, r4, r5, r6, r8, sl, ip, sp, lr}
  24:	352e3520 	strcc	r3, [lr, #-1312]!	; 0xfffffae0
  28:	3220302e 	eorcc	r3, r0, #46	; 0x2e
  2c:	31373130 	teqcc	r7, r0, lsr r1
  30:	00303130 	eorseq	r3, r0, r0, lsr r1
