Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\selgu\Desktop\M2_sme\BE\BE\SOPC\Animo\SOPC_Anemo\SOPC_Anemo.qsys --block-symbol-file --output-directory=C:\Users\selgu\Desktop\M2_sme\BE\BE\SOPC\Animo\SOPC_Anemo\SOPC_Anemo --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading SOPC_Anemo/SOPC_Anemo.qsys
Progress: Reading input file
Progress: Adding Entree [altera_avalon_pio 18.1]
Progress: Parameterizing module Entree
Progress: Adding Sortie [altera_avalon_pio 18.1]
Progress: Parameterizing module Sortie
Progress: Adding animo_0 [animo 2.0]
Progress: Parameterizing module animo_0
Progress: Adding boutonp_0 [boutonp 1.0]
Progress: Parameterizing module boutonp_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pwm_0 [pwm 1.0]
Progress: Parameterizing module pwm_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SOPC_Anemo.Entree: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SOPC_Anemo.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: SOPC_Anemo.animo_0: animo_0.data_valid must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\selgu\Desktop\M2_sme\BE\BE\SOPC\Animo\SOPC_Anemo\SOPC_Anemo.qsys --synthesis=VHDL --output-directory=C:\Users\selgu\Desktop\M2_sme\BE\BE\SOPC\Animo\SOPC_Anemo\SOPC_Anemo\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading SOPC_Anemo/SOPC_Anemo.qsys
Progress: Reading input file
Progress: Adding Entree [altera_avalon_pio 18.1]
Progress: Parameterizing module Entree
Progress: Adding Sortie [altera_avalon_pio 18.1]
Progress: Parameterizing module Sortie
Progress: Adding animo_0 [animo 2.0]
Progress: Parameterizing module animo_0
Progress: Adding boutonp_0 [boutonp 1.0]
Progress: Parameterizing module boutonp_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pwm_0 [pwm 1.0]
Progress: Parameterizing module pwm_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SOPC_Anemo.Entree: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: SOPC_Anemo.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: SOPC_Anemo.animo_0: animo_0.data_valid must be exported, or connected to a matching conduit.
Info: SOPC_Anemo: Generating SOPC_Anemo "SOPC_Anemo" for QUARTUS_SYNTH
Info: Entree: Starting RTL generation for module 'SOPC_Anemo_Entree'
Info: Entree:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SOPC_Anemo_Entree --dir=C:/Users/selgu/AppData/Local/Temp/alt8613_3633049704318836692.dir/0003_Entree_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/selgu/AppData/Local/Temp/alt8613_3633049704318836692.dir/0003_Entree_gen//SOPC_Anemo_Entree_component_configuration.pl  --do_build_sim=0  ]
Info: Entree: Done RTL generation for module 'SOPC_Anemo_Entree'
Info: Entree: "SOPC_Anemo" instantiated altera_avalon_pio "Entree"
Info: Sortie: Starting RTL generation for module 'SOPC_Anemo_Sortie'
Info: Sortie:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SOPC_Anemo_Sortie --dir=C:/Users/selgu/AppData/Local/Temp/alt8613_3633049704318836692.dir/0004_Sortie_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/selgu/AppData/Local/Temp/alt8613_3633049704318836692.dir/0004_Sortie_gen//SOPC_Anemo_Sortie_component_configuration.pl  --do_build_sim=0  ]
Info: Sortie: Done RTL generation for module 'SOPC_Anemo_Sortie'
Info: Sortie: "SOPC_Anemo" instantiated altera_avalon_pio "Sortie"
Info: animo_0: "SOPC_Anemo" instantiated animo "animo_0"
Info: boutonp_0: "SOPC_Anemo" instantiated boutonp "boutonp_0"
Info: jtag_uart_0: Starting RTL generation for module 'SOPC_Anemo_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SOPC_Anemo_jtag_uart_0 --dir=C:/Users/selgu/AppData/Local/Temp/alt8613_3633049704318836692.dir/0007_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/selgu/AppData/Local/Temp/alt8613_3633049704318836692.dir/0007_jtag_uart_0_gen//SOPC_Anemo_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'SOPC_Anemo_jtag_uart_0'
Info: jtag_uart_0: "SOPC_Anemo" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "SOPC_Anemo" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'SOPC_Anemo_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SOPC_Anemo_onchip_memory2_0 --dir=C:/Users/selgu/AppData/Local/Temp/alt8613_3633049704318836692.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/selgu/AppData/Local/Temp/alt8613_3633049704318836692.dir/0008_onchip_memory2_0_gen//SOPC_Anemo_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'SOPC_Anemo_onchip_memory2_0'
Info: onchip_memory2_0: "SOPC_Anemo" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pwm_0: "SOPC_Anemo" instantiated pwm "pwm_0"
Info: Reusing file C:/Users/selgu/Desktop/M2_sme/BE/BE/SOPC/Animo/SOPC_Anemo/SOPC_Anemo/synthesis/submodules/counter.vhd
Info: Reusing file C:/Users/selgu/Desktop/M2_sme/BE/BE/SOPC/Animo/SOPC_Anemo/SOPC_Anemo/synthesis/submodules/divider.vhd
Info: Reusing file C:/Users/selgu/Desktop/M2_sme/BE/BE/SOPC/Animo/SOPC_Anemo/SOPC_Anemo/synthesis/submodules/pwm.vhd
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SOPC_Anemo" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SOPC_Anemo" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SOPC_Anemo" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SOPC_Anemo_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SOPC_Anemo_nios2_gen2_0_cpu --dir=C:/Users/selgu/AppData/Local/Temp/alt8613_3633049704318836692.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/selgu/AppData/Local/Temp/alt8613_3633049704318836692.dir/0012_cpu_gen//SOPC_Anemo_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.12.17 08:50:40 (*) Starting Nios II generation
Info: cpu: # 2020.12.17 08:50:40 (*)   Checking for plaintext license.
Info: cpu: # 2020.12.17 08:50:40 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2020.12.17 08:50:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.12.17 08:50:40 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.12.17 08:50:40 (*)   Plaintext license not found.
Info: cpu: # 2020.12.17 08:50:40 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.12.17 08:50:40 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.12.17 08:50:40 (*)   Creating all objects for CPU
Info: cpu: # 2020.12.17 08:50:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.12.17 08:50:41 (*)   Creating plain-text RTL
Info: cpu: # 2020.12.17 08:50:42 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SOPC_Anemo_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/selgu/Desktop/M2_sme/BE/BE/SOPC/Animo/SOPC_Anemo/SOPC_Anemo/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: SOPC_Anemo: Done "SOPC_Anemo" with 26 modules, 45 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
