// Seed: 2481424371
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    output tri   id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    output wor   id_5
);
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  module_2 modCall_1 (
      id_19,
      id_10
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 #(
    parameter id_3 = 32'd39,
    parameter id_4 = 32'd2
) (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  defparam id_3.id_4 = 1;
endmodule
