#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Nov 19 22:14:20 2017
# Process ID: 21188
# Current directory: /home/adam/vivado_workspace/pic_top/pic_top.runs/synth_1
# Command line: vivado -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/adam/vivado_workspace/pic_top/pic_top.runs/synth_1/top.vds
# Journal file: /home/adam/vivado_workspace/pic_top/pic_top.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3 -flatten_hierarchy full
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.215 ; gain = 155.137 ; free physical = 1873 ; free virtual = 4790
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'pci_mini' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pci_mini/Sources/hdl/pci_mini.v:84]
	Parameter DEVICE_ID bound to: 16'b1001010100000000 
	Parameter VENDOR_ID bound to: 16'b0001000011101110 
	Parameter DEVICE_CLASS bound to: 24'b000001101000000000000000 
	Parameter DEVICE_REV bound to: 8'b00000001 
	Parameter SUBSYSTEM_ID bound to: 16'b0000000000000001 
	Parameter SUBSYSTEM_VENDOR_ID bound to: 16'b1011111010111110 
	Parameter DEVSEL_TIMING bound to: 2'b00 
	Parameter EN_NONE bound to: 0 - type: integer 
	Parameter EN_RD bound to: 1 - type: integer 
	Parameter EN_WR bound to: 2 - type: integer 
	Parameter EN_TR bound to: 3 - type: integer 
	Parameter ST_IDLE bound to: 3'b000 
	Parameter ST_BUSY bound to: 3'b010 
	Parameter ST_MEMREAD bound to: 3'b100 
	Parameter ST_MEMWRITE bound to: 3'b101 
	Parameter ST_CFGREAD bound to: 3'b110 
	Parameter ST_CFGWRITE bound to: 3'b111 
	Parameter MEMREAD bound to: 4'b0110 
	Parameter MEMWRITE bound to: 4'b0111 
	Parameter CFGREAD bound to: 4'b1010 
	Parameter CFGWRITE bound to: 4'b1011 
	Parameter arb_state1 bound to: 2'b00 
	Parameter arb_state2 bound to: 2'b01 
	Parameter machine_waiting bound to: 2'b00 
	Parameter machine_flushing bound to: 2'b01 
	Parameter machine_read_filling bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pci_mini/Sources/hdl/pci_mini.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pci_mini/Sources/hdl/pci_mini.v:495]
INFO: [Synth 8-256] done synthesizing module 'pci_mini' (1#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pci_mini/Sources/hdl/pci_mini.v:84]
WARNING: [Synth 8-689] width (1) of port connection 'wb_dat_i' does not match port width (32) of module 'pci_mini' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/new/top.v:79]
INFO: [Synth 8-638] synthesizing module 'pic' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:17]
INFO: [Synth 8-638] synthesizing module 'LUT2' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-256] done synthesizing module 'LUT2' (2#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111110001000100011111000100010001111100010001000 
INFO: [Synth 8-256] done synthesizing module 'LUT6' (3#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (4#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000001000101000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (4#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized0' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized0' (4#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized1' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized1' (4#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT5' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000010001000000000001001111 
INFO: [Synth 8-256] done synthesizing module 'LUT5' (5#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000001001111000000000100010000000000010001000000000001001111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (5#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0100111101001111010011110100010001000100010001000100010001001111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (5#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized2' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b1110 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized2' (5#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized3' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b1110 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized3' (5#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT3' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00010101 
INFO: [Synth 8-256] done synthesizing module 'LUT3' (6#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT1' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20116]
	Parameter INIT bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'LUT1' (7#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20116]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized4' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized4' (7#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized5' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized5' (7#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0010001011101111001000101110111100100010001000100010111011100010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (7#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000100010101000000010001010100010101000101010000000100010101 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (7#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (7#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized1' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized1' (7#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized2' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized2' (7#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized3' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized3' (7#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized4' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized4' (7#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized5' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized5' (7#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111101000100010100001111111101010000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (7#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1000101110111000 
INFO: [Synth 8-256] done synthesizing module 'LUT4' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000001111111100000000000000100000000011111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010101010101011101010101010101010101011101010111010101110101011 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000110000000000110010001000100010001100000000001100 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized0' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00010001000100110001000100010001 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized0' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized1' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111111111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized1' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized6' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized6' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized2' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111111110111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized2' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0111110101011101011111010101110101111101010111011111110111011101 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized3' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10111000101110111011100010111000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized3' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0100000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10010110 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1110000100011110 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized7' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized7' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized4' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000111100001111101011111101 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized4' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10101100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111111111111101 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized12' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized12' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized13' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized13' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00001000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized8' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized8' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized9' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized9' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized10' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0110 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized10' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized14' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000001000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized14' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized11' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized11' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000011100010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized4' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0011001000111110 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized4' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized15' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111011111111111111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized15' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized16' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0011111101110101001111110111010100111111011101010011111101010101 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized16' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized17' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized17' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized18' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized18' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized5' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized5' (8#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'FDCE' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3749]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (9#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3749]
INFO: [Synth 8-638] synthesizing module 'GND' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4827]
INFO: [Synth 8-256] done synthesizing module 'GND' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:4827]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized19' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111101110001111111100000000000000001011100000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized19' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized3' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10101100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized3' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized20' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized20' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized4' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10101100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized4' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized5' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10101100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized5' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized6' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10101100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized6' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized21' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized21' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized22' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized22' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized23' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized23' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized24' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized24' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized25' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized25' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized26' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000011111111111111111111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized26' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized27' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized27' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized28' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized28' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized29' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized29' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized30' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111110010011100100111111111110010011100100 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized30' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized31' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111110010011100100111111111110010011100100 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized31' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized32' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized32' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized33' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized33' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized34' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized34' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized35' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized35' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized36' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized36' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized7' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11100000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized7' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized37' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010111110100000110011111100111110101111101000001100000011000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized37' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized6' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0010111100100000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized6' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized38' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000010001100000000001000110000000000000000000000001100110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized38' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized7' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized7' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized8' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10101100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized8' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized9' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10101100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized9' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized10' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10101100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized10' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized6' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized6' (10#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'VCC' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44675]
INFO: [Synth 8-256] done synthesizing module 'VCC' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44675]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized5' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b01010000010100000101000001000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized5' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized6' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized6' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized7' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized7' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized8' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized8' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized9' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized9' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized10' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized10' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized11' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized11' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized12' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized12' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized13' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized13' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized14' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized14' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized15' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized15' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized16' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized16' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized17' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized17' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized18' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized18' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized19' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized19' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized20' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized20' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized21' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized21' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized22' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized22' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized23' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized23' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized24' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized24' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized25' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized25' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized26' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized26' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized27' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized27' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized28' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized28' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized8' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized8' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized12' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized12' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized11' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized11' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized12' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized12' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized13' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized13' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized39' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000100000000000001111 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized39' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized13' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized13' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized14' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized14' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized14' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized14' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized15' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized15' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized16' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized16' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized15' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized15' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized17' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized17' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized18' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized18' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized29' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized29' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized19' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized19' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized20' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized20' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized21' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized21' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized22' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized22' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized23' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized23' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized24' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized24' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized25' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized25' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized26' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized26' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized40' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000011110000111100001111000011100000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized40' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized27' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized27' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized28' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized28' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized29' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized29' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized30' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized30' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized31' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized31' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized32' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized32' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized33' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized33' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized34' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized34' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized35' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized35' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized36' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized36' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized37' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized37' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized38' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000010 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized38' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized39' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized39' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized40' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized40' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized41' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized41' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized42' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized42' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized43' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized43' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized44' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized44' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized45' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized45' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized46' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000100 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized46' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized47' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized47' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized48' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized48' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized49' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized49' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized50' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00100000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized50' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized16' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized16' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized30' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized30' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized31' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized31' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized32' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized32' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized33' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized33' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized34' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized34' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized35' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized35' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized36' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b10100000101000001010000010000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized36' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized7' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized7' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized8' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized8' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized9' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized9' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized10' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized10' (11#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized11' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized11' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized12' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized12' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized13' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized13' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized14' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized14' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized15' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized15' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized16' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized16' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized17' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized17' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized18' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized18' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized19' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized19' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized20' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized20' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized21' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized21' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized22' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized22' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized23' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized23' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized24' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized24' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized25' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized25' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized26' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized26' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized27' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized27' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized28' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized28' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized29' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized29' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized30' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized30' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized31' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized31' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
WARNING: [Synth 8-689] width (3) of port connection 'CO' does not match port width (4) of module 'CARRY4' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2181]
WARNING: [Synth 8-350] instance 'count_cmd_reg[31]_i_10' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2179]
WARNING: [Synth 8-350] instance 'count_cmd_reg[31]_i_14' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2185]
WARNING: [Synth 8-350] instance 'count_cmd_reg[31]_i_18' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2191]
WARNING: [Synth 8-350] instance 'count_cmd_reg[31]_i_22' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2197]
WARNING: [Synth 8-350] instance 'count_cmd_reg[31]_i_26' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2203]
WARNING: [Synth 8-350] instance 'count_cmd_reg[31]_i_30' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2209]
WARNING: [Synth 8-350] instance 'count_cmd_reg[31]_i_35' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2215]
WARNING: [Synth 8-350] instance 'count_cmd_reg[31]_i_40' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2221]
WARNING: [Synth 8-350] instance 'count_cmd_reg[31]_i_45' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2227]
WARNING: [Synth 8-689] width (3) of port connection 'O' does not match port width (4) of module 'CARRY4' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2237]
WARNING: [Synth 8-350] instance 'count_cmd_reg[31]_i_5' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2233]
WARNING: [Synth 8-689] width (3) of port connection 'CO' does not match port width (4) of module 'CARRY4' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2241]
WARNING: [Synth 8-350] instance 'count_cmd_reg[31]_i_6' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2239]
WARNING: [Synth 8-689] width (3) of port connection 'CO' does not match port width (4) of module 'CARRY4' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2247]
WARNING: [Synth 8-350] instance 'count_cmd_reg[31]_i_8' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2245]
WARNING: [Synth 8-689] width (3) of port connection 'CO' does not match port width (4) of module 'CARRY4' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2253]
WARNING: [Synth 8-350] instance 'count_cmd_reg[31]_i_9' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2251]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized32' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized32' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized33' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized33' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized34' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized34' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized35' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized35' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized36' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized36' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized37' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized37' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized38' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized38' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized41' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000010100111111111111111100000000000101000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized41' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized37' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000000000000100010101 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized37' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized39' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized39' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized51' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b10111000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized51' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized38' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00011111001111000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized38' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized40' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized40' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized39' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000001111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized39' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized40' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized40' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized41' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized41' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized42' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized42' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized43' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized43' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized44' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized44' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized45' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized45' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized46' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized46' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized47' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized47' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized48' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized48' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized49' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized49' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized50' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized50' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized51' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized51' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized52' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized52' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized53' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized53' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized54' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized54' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized55' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized55' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized56' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized56' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized57' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized57' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized58' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized58' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized59' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized59' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized60' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized60' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized61' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized61' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized62' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized62' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized9' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized9' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized10' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized10' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized11' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized11' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized12' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized12' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized63' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000000000010000000101 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized63' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized64' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized64' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized65' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111111111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized65' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized66' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111111011111111111111 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized66' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized67' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111111111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized67' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized68' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111111111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized68' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized13' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1111111111111110 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized13' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized69' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized69' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized70' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized70' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized71' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized71' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized72' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized72' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized73' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized73' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized74' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized74' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized75' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111111111100000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized75' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized41' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized41' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized42' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized42' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized43' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized43' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized44' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized44' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized45' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized45' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized46' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized46' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized47' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized47' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized48' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized48' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized49' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized49' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized50' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized50' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized51' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized51' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized52' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized52' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized53' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized53' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized54' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized54' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized55' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized55' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized56' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized56' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized57' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized57' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized58' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized58' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized59' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized59' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized60' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized60' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized61' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized61' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized62' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized62' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized63' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized63' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized64' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized64' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized65' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized65' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
WARNING: [Synth 8-689] width (3) of port connection 'O' does not match port width (4) of module 'CARRY4' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2990]
WARNING: [Synth 8-350] instance 'int_index_reg[31]_i_8' of module 'CARRY4' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:2986]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized66' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized66' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized67' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized67' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized68' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized68' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized69' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized69' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized70' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized70' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized71' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized71' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized72' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized72' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized76' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00001000111111110000100000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized76' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized42' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100010000000100010001000000010000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized42' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized43' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010101011110000101010101111000010101010110011001010101000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized43' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized77' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111110110000000000011011000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized77' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized14' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1010110010100000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized14' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized78' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00001000111111110000100000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized78' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized44' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100010000000100010001000000010000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized44' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized45' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010101011110000101010101111000010101010110011001010101000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized45' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized79' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111110110000000000011011000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized79' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized15' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1010110010100000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized15' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized80' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00001000111111110000100000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized80' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized46' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1111111111111111111111111111111100010000000100010001000000010000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized46' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized47' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000100001000000010000000100000001 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized47' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized48' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010101011110000101010101111000010101010110011001010101000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized48' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized52' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11111110 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized52' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized81' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b11111111110110000000000011011000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized81' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized16' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
	Parameter INIT bound to: 16'b1010110010100000 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized16' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20227]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized73' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized73' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized74' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized74' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized75' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized75' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized82' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00001000111111110000100000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized82' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized83' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000100111111110000010000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized83' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized84' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000001111110100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized84' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized76' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized76' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized53' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized53' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized49' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000001110101010101010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized49' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized17' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
	Parameter INIT bound to: 4'b0010 
INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized17' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20150]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized54' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized54' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized55' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
	Parameter INIT bound to: 8'b11010000 
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized55' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20187]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized50' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000001010101011101010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized50' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized51' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized51' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized85' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized85' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized52' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b1010101010101010101010101010101010101000101010101010101010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized52' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized53' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
	Parameter INIT bound to: 64'b0000000000000000011101010000000000000000000000000101010100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized53' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20316]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized86' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000000111010100000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized86' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized87' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
	Parameter INIT bound to: 32'b00000000000000000001000000000000 
INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized87' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20270]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized77' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized77' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized78' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized78' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized79' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized79' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized80' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized80' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized81' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized81' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized82' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized82' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized83' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized83' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized84' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized84' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized85' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized85' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized86' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized86' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized87' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized87' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized88' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized88' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized89' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized89' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized90' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized90' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized91' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized91' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized92' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized92' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized93' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized93' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized94' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized94' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized95' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized95' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized96' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized96' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized97' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized97' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized98' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized98' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized99' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized99' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized100' [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized100' (12#1) [/fpga2/xilinx/Vivado/2016.2/Vivado/2016.2/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-256] done synthesizing module 'pic' (13#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/ooc_pic/project_checkpoint_pic_ooc.v:17]
WARNING: [Synth 8-350] instance 'pic_0' of module 'pic' requires 6 connections, but only 5 given [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/new/top.v:94]
INFO: [Synth 8-638] synthesizing module 'potato' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/potato.vhd:43]
	Parameter PROCESSOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter RESET_ADDRESS bound to: 32'b00000000000000000000001000000000 
INFO: [Synth 8-638] synthesizing module 'pp_core' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_core.vhd:54]
	Parameter PROCESSOR_ID bound to: 0 - type: integer 
	Parameter RESET_ADDRESS bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pp_csr_unit' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_csr_unit.vhd:57]
	Parameter PROCESSOR_ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pp_counter' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_counter.vhd:23]
	Parameter COUNTER_WIDTH bound to: 64 - type: integer 
	Parameter COUNTER_STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pp_counter' (14#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_counter.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pp_csr_unit' (15#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_csr_unit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'pp_register_file' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_register_file.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'pp_register_file' (16#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_register_file.vhd:32]
INFO: [Synth 8-638] synthesizing module 'pp_fetch' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_fetch.vhd:42]
	Parameter RESET_ADDRESS bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pp_fetch' (17#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_fetch.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pp_decode' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_decode.vhd:67]
	Parameter RESET_ADDRESS bound to: 512 - type: integer 
	Parameter PROCESSOR_ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pp_imm_decoder' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_imm_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'pp_imm_decoder' (18#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_imm_decoder.vhd:16]
INFO: [Synth 8-638] synthesizing module 'pp_control_unit' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_control_unit.vhd:46]
INFO: [Synth 8-638] synthesizing module 'pp_alu_control_unit' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_alu_control_unit.vhd:25]
INFO: [Synth 8-226] default block is never used [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_alu_control_unit.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_alu_control_unit.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'pp_alu_control_unit' (19#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_alu_control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'pp_control_unit' (20#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_control_unit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'pp_decode' (21#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_decode.vhd:67]
INFO: [Synth 8-638] synthesizing module 'pp_execute' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_execute.vhd:125]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_execute.vhd:290]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_execute.vhd:290]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_execute.vhd:290]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_execute.vhd:290]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_execute.vhd:290]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_execute.vhd:290]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_execute.vhd:290]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_execute.vhd:290]
INFO: [Synth 8-638] synthesizing module 'pp_alu_mux' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_alu_mux.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'pp_alu_mux' (22#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_alu_mux.vhd:26]
INFO: [Synth 8-638] synthesizing module 'pp_comparator' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_comparator.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'pp_comparator' (23#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_comparator.vhd:20]
INFO: [Synth 8-638] synthesizing module 'pp_alu' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_alu.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'pp_alu' (24#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_alu.vhd:19]
INFO: [Synth 8-638] synthesizing module 'pp_csr_alu' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_csr_alu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'pp_csr_alu' (25#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_csr_alu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'pp_execute' (26#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_execute.vhd:125]
INFO: [Synth 8-638] synthesizing module 'pp_memory' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_memory.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'pp_memory' (27#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_memory.vhd:61]
INFO: [Synth 8-638] synthesizing module 'pp_writeback' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_writeback.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'pp_writeback' (28#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_writeback.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'pp_core' (29#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_core.vhd:54]
INFO: [Synth 8-638] synthesizing module 'pp_icache' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_icache.vhd:43]
	Parameter LINE_SIZE bound to: 4 - type: integer 
	Parameter NUM_LINES bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_icache.vhd:59]
INFO: [Synth 8-226] default block is never used [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_utilities.vhd:71]
INFO: [Synth 8-226] default block is never used [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_icache.vhd:239]
INFO: [Synth 8-226] default block is never used [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_utilities.vhd:71]
INFO: [Synth 8-226] default block is never used [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_icache.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'pp_icache' (30#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_icache.vhd:43]
INFO: [Synth 8-638] synthesizing module 'pp_wb_adapter' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_wb_adapter.vhd:34]
INFO: [Synth 8-226] default block is never used [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_wb_adapter.vhd:90]
INFO: [Synth 8-226] default block is never used [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_utilities.vhd:71]
INFO: [Synth 8-226] default block is never used [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_utilities.vhd:71]
INFO: [Synth 8-226] default block is never used [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_wb_adapter.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'pp_wb_adapter' (31#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_wb_adapter.vhd:34]
INFO: [Synth 8-638] synthesizing module 'pp_wb_arbiter' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_wb_arbiter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'pp_wb_arbiter' (32#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_wb_arbiter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'potato' (33#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/potato.vhd:43]
INFO: [Synth 8-638] synthesizing module 'pwm' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pwm/Sources/hdl/pwm.v:19]
	Parameter adr_ctrl bound to: 0 - type: integer 
	Parameter adr_divisor bound to: 2 - type: integer 
	Parameter adr_period bound to: 4 - type: integer 
	Parameter adr_DC bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pwm/Sources/hdl/pwm.v:60]
INFO: [Synth 8-638] synthesizing module 'down_clocking_even' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pwm/Sources/hdl/down_clocking_even.v:4]
INFO: [Synth 8-638] synthesizing module 'minus_one' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pwm/Sources/hdl/minus_one.v:13]
INFO: [Synth 8-256] done synthesizing module 'minus_one' (34#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pwm/Sources/hdl/minus_one.v:13]
INFO: [Synth 8-256] done synthesizing module 'down_clocking_even' (35#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pwm/Sources/hdl/down_clocking_even.v:4]
INFO: [Synth 8-638] synthesizing module 'down_clocking_odd' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pwm/Sources/hdl/down_clocking_odd.v:6]
INFO: [Synth 8-256] done synthesizing module 'down_clocking_odd' (36#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pwm/Sources/hdl/down_clocking_odd.v:6]
WARNING: [Synth 8-5788] Register ctrl_reg in module pwm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pwm/Sources/hdl/pwm.v:53]
WARNING: [Synth 8-5788] Register ctrl_reg in module pwm is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pwm/Sources/hdl/pwm.v:73]
INFO: [Synth 8-256] done synthesizing module 'pwm' (37#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pwm/Sources/hdl/pwm.v:19]
INFO: [Synth 8-638] synthesizing module 'quadratic_func' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/hdl/quadratic_func.vhd:53]
	Parameter fw bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'quadratic_func' (38#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/hdl/quadratic_func.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'top' (39#1) [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design pp_memory has unconnected port dmem_read_ack
WARNING: [Synth 8-3331] design pp_memory has unconnected port dmem_write_ack
WARNING: [Synth 8-3331] design pp_fetch has unconnected port flush
WARNING: [Synth 8-3331] design pci_mini has unconnected port wb_gnt
WARNING: [Synth 8-3331] design pci_mini has unconnected port wb_req_other
WARNING: [Synth 8-3331] design top has unconnected port led[15]
WARNING: [Synth 8-3331] design top has unconnected port led[14]
WARNING: [Synth 8-3331] design top has unconnected port led[13]
WARNING: [Synth 8-3331] design top has unconnected port led[12]
WARNING: [Synth 8-3331] design top has unconnected port led[11]
WARNING: [Synth 8-3331] design top has unconnected port led[10]
WARNING: [Synth 8-3331] design top has unconnected port led[3]
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
WARNING: [Synth 8-3331] design top has unconnected port JA[7]
WARNING: [Synth 8-3331] design top has unconnected port JA[6]
WARNING: [Synth 8-3331] design top has unconnected port JA[5]
WARNING: [Synth 8-3331] design top has unconnected port JA[4]
WARNING: [Synth 8-3331] design top has unconnected port JA[3]
WARNING: [Synth 8-3331] design top has unconnected port JA[2]
WARNING: [Synth 8-3331] design top has unconnected port JA[1]
WARNING: [Synth 8-3331] design top has unconnected port JA[0]
WARNING: [Synth 8-3331] design top has unconnected port JB[7]
WARNING: [Synth 8-3331] design top has unconnected port JB[6]
WARNING: [Synth 8-3331] design top has unconnected port JB[5]
WARNING: [Synth 8-3331] design top has unconnected port JB[4]
WARNING: [Synth 8-3331] design top has unconnected port JB[3]
WARNING: [Synth 8-3331] design top has unconnected port JB[2]
WARNING: [Synth 8-3331] design top has unconnected port JB[1]
WARNING: [Synth 8-3331] design top has unconnected port JB[0]
WARNING: [Synth 8-3331] design top has unconnected port JC[7]
WARNING: [Synth 8-3331] design top has unconnected port JC[6]
WARNING: [Synth 8-3331] design top has unconnected port JC[5]
WARNING: [Synth 8-3331] design top has unconnected port JC[4]
WARNING: [Synth 8-3331] design top has unconnected port JC[3]
WARNING: [Synth 8-3331] design top has unconnected port JC[2]
WARNING: [Synth 8-3331] design top has unconnected port JC[1]
WARNING: [Synth 8-3331] design top has unconnected port JC[0]
WARNING: [Synth 8-3331] design top has unconnected port JD[7]
WARNING: [Synth 8-3331] design top has unconnected port JD[6]
WARNING: [Synth 8-3331] design top has unconnected port JD[5]
WARNING: [Synth 8-3331] design top has unconnected port JD[4]
WARNING: [Synth 8-3331] design top has unconnected port JD[3]
WARNING: [Synth 8-3331] design top has unconnected port JD[2]
WARNING: [Synth 8-3331] design top has unconnected port JD[1]
WARNING: [Synth 8-3331] design top has unconnected port JD[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1098.652 ; gain = 213.574 ; free physical = 1812 ; free virtual = 4729
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[7] to constant 0 [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/new/top.v:94]
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[6] to constant 0 [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/new/top.v:94]
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[5] to constant 0 [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/new/top.v:94]
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[4] to constant 0 [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/new/top.v:94]
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[3] to constant 0 [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/new/top.v:94]
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[2] to constant 0 [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/new/top.v:94]
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[1] to constant 0 [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/new/top.v:94]
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[0] to constant 0 [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/new/top.v:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1098.652 ; gain = 213.574 ; free physical = 1811 ; free virtual = 4729
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1448.168 ; gain = 0.000 ; free physical = 1626 ; free virtual = 4546
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1448.168 ; gain = 563.090 ; free physical = 1624 ; free virtual = 4543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1448.168 ; gain = 563.090 ; free physical = 1624 ; free virtual = 4543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for pic_0. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 1).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus[0]_INST_0 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus[1]_INST_0 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus[2]_INST_0 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus[3]_INST_0 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus[4]_INST_0 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus[5]_INST_0 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus[6]_INST_0 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus[7]_INST_0 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus[7]_INST_0_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus[7]_INST_0_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus[7]_INST_0_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus[7]_INST_0_i_4 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed[0]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed[1]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed[2]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed[2]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed[2]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed[4]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed[6]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed[7]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed[7]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed[7]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed[7]_i_4 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed_reg[0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed_reg[1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed_reg[2] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed_reg[4] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed_reg[6] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\DataBus_retimed_reg[7] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[0]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[0]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[0]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[1]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[1]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[1]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[1]_i_4 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[1]_i_5 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[1]_i_6 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[1]_i_7 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[1]_i_8 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[2]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[2]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[2]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[2]_i_4 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[2]_i_5 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[2]_i_6 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[2]_i_7 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_10 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_11 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_12 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_13 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_14 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_15 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_16 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_17 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_18 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_19 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_4 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_5 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_6 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_7 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_8 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s[3]_i_9 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s_reg[0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s_reg[1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s_reg[2] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\FSM_sequential_next_s_reg[3] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/GND. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_1. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_10. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_11. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_12. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_13. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_14. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_15. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_16. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_17. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_18. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_19. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_2. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_20. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_21. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_22. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_23. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_24. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_25. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_26. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_27. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_28. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_29. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_3. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_30. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_4. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_5. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_6. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_7. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_8. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_i_9. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/INTR_O_reg. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/VCC. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[0]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[10]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[11]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[12]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[13]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[14]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[15]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[16]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[17]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[18]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[19]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[1]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[20]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[21]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[22]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[23]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[24]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[25]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[26]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[27]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[28]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[29]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[2]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[30]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_15 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_16 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_17 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_19 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_20 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_21 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_23 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_24 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_25 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_27 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_28 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_29 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_31 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_32 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_33 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_34 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_36 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_37 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_38 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_39 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_4 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_41 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_42 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_43 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_44 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_46 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_47 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_48 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_49 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_50 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_51 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_52 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_53 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_54 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_55 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_56 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_57 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_58 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_59 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_60 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_61 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_62 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_63 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_64 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_65 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[31]_i_7 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[3]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[4]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[5]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[6]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[7]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[8]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd[9]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[10] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[11] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[12] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[12]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[13] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[14] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[15] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[16] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[16]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[17] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[18] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[19] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[20] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[20]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[21] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[22] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[23] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[24] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[24]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[25] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[26] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[27] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[28] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[28]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[29] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[2] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[30] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31]_i_10 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31]_i_14 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31]_i_18 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31]_i_22 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31]_i_26 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31]_i_30 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31]_i_35 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31]_i_40 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31]_i_45 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31]_i_5 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31]_i_6 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31]_i_8 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[31]_i_9 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[3] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[4] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[4]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[5] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[6] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[7] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[8] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[8]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\count_cmd_reg[9] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/flag1_i_1. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/flag1_i_2. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/flag1_reg. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/flag_i_1. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/flag_i_2. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/flag_reg. (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[0]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[10]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[11]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[12]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[13]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[14]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[15]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[16]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[17]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[18]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[19]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[1]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[20]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[21]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[22]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[23]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[24]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[25]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[26]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[27]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[28]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[29]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[2]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[30]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[31]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[31]_i_10 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[31]_i_11 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[31]_i_12 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[31]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[31]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[31]_i_4 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[31]_i_5 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[31]_i_6 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[31]_i_7 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[31]_i_9 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[3]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[4]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[5]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[6]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[7]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[8]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index[9]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[10] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[11] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[12] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[12]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[13] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[14] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[15] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[16] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[16]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[17] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[18] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[19] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[20] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[20]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[21] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[22] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[23] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[24] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[24]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[25] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[26] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[27] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[28] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[28]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[29] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[2] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[30] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[31] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[31]_i_8 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[3] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[4] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[4]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[5] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[6] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[7] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[8] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[8]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_index_reg[9] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[0]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[0]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[0]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[0]_i_4 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[0]_i_5 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[1]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[1]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[1]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[1]_i_4 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[1]_i_5 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[2]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[2]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[2]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[2]_i_4 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[2]_i_5 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[2]_i_6 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt[2]_i_7 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt_reg[0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt_reg[1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_pt_reg[2] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_type[0]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_type[1]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_type[1]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_type_reg[0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\int_type_reg[1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[0][2]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[0][2]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[0][2]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[0][2]_i_4 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[2][2]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[2][2]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[2][2]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[2][2]_i_4 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[4][2]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[4][2]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[4][2]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[6][2]_i_1 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[6][2]_i_2 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt[6][2]_i_3 . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[0][0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[0][1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[0][2] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[1][0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[1][1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[1][2] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[2][0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[2][1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[2][2] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[3][0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[3][1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[3][2] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[4][0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[4][1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[4][2] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[5][0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[5][1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[5][2] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[6][0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[6][1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[6][2] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[7][0] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[7][1] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
Applied set_property DONT_TOUCH = true for pic_0/\pt_reg[7][2] . (constraint file  /home/adam/vivado_workspace/pic_top/pic_top.srcs/constrs_1/imports/constrs_1/imports/new/constr.xdc, line 2).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1448.168 ; gain = 563.090 ; free physical = 1624 ; free virtual = 4543
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'fifo_start_wb_addr_rd_reg[31:0]' into 'fifo_start_wb_addr_reg[31:0]' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pci_mini/Sources/hdl/pci_mini.v:513]
INFO: [Synth 8-4471] merging register 'wb_stb_o_reg' into 'wb_cyc_o_reg' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_pci_mini/Sources/hdl/pci_mini.v:327]
INFO: [Synth 8-802] inferred FSM for state register 'wbw_phase_reg' in module 'pci_mini'
INFO: [Synth 8-5544] ROM "trdy0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ad1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wbwf_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "failed_addr_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "baseaddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wb_baseaddr_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "user_command_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wbwf_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "software_interrupt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtvec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mepc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mscratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtime_compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_x_src" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rd_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "csr_write" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_size" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_size" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_execute.vhd:365]
INFO: [Synth 8-5544] ROM "exception_cause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dmem_data_size" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wb_outputs[cyc]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cl_current_word" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'wb_outputs_reg[stb]' into 'wb_outputs_reg[cyc]' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_wb_adapter.vhd:79]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pp_wb_arbiter'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "period" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divisor" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wbw_phase_reg' using encoding 'sequential' in module 'pci_mini'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 m1_busy |                               01 |                               01
                 m2_busy |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pp_wb_arbiter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1448.168 ; gain = 563.090 ; free physical = 1608 ; free virtual = 4527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	  36 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 2     
	               24 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 1     
	                4 Bit    Wide XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 42    
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 51    
+---RAMs : 
	              16K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   8 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 35    
	  12 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	  20 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	  22 Input      5 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	  12 Input      3 Bit        Muxes := 3     
	  16 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 93    
	   4 Input      1 Bit        Muxes := 39    
	   8 Input      1 Bit        Muxes := 24    
	  13 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 2     
	               24 Bit    Wide XORs := 1     
	               16 Bit    Wide XORs := 1     
	                4 Bit    Wide XORs := 1     
Module pci_mini 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	  36 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	  12 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	  12 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 25    
Module pp_csr_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  22 Input      5 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 13    
Module pp_register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module pp_fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pp_imm_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module pp_alu_control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module pp_control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      5 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module pp_decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pp_alu_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module pp_alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module pp_csr_alu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module pp_execute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module pp_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module pp_writeback 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module pp_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pp_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	              16K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   8 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 8     
Module pp_wb_adapter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
Module pp_wb_arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 4     
Module down_clocking_even 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module down_clocking_odd 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module quadratic_func 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1448.168 ; gain = 563.090 ; free physical = 1608 ; free virtual = 4527
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ad1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'cl_current_word_reg[2:0]' into 'cl_current_word_reg[2:0]' [/home/adam/vivado_workspace/pic_top/pic_top.srcs/sources_1/imports/vivado_workspace/ooc_potato/Sources/hdl/pp_icache.vhd:226]
INFO: [Synth 8-5546] ROM "processor/csr_unit/mscratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/csr_unit/mepc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/csr_unit/mtvec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/csr_unit/software_interrupt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/csr_unit/mtime_compare" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/csr_unit/mie" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/decode/control_unit/alu_control/alu_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "processor/decode/control_unit/alu_control/alu_op" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP quadratic_func_0/x2_a_reg, operation Mode is: (A2*B2)'.
DSP Report: register quadratic_func_0/coeff_a_reg_reg is absorbed into DSP quadratic_func_0/x2_a_reg.
DSP Report: register quadratic_func_0/x2_reg is absorbed into DSP quadratic_func_0/x2_a_reg.
DSP Report: register quadratic_func_0/x2_a_reg is absorbed into DSP quadratic_func_0/x2_a_reg.
DSP Report: operator quadratic_func_0/multOp is absorbed into DSP quadratic_func_0/x2_a_reg.
DSP Report: Generating DSP quadratic_func_0/sum_reg_reg, operation Mode is: (PCIN+A2:B2+C')'.
DSP Report: register B is absorbed into DSP quadratic_func_0/sum_reg_reg.
DSP Report: register A is absorbed into DSP quadratic_func_0/sum_reg_reg.
DSP Report: register C is absorbed into DSP quadratic_func_0/sum_reg_reg.
DSP Report: register quadratic_func_0/sum_reg_reg is absorbed into DSP quadratic_func_0/sum_reg_reg.
DSP Report: operator quadratic_func_0/plusOp is absorbed into DSP quadratic_func_0/sum_reg_reg.
WARNING: [Synth 8-3331] design pci_mini has unconnected port wb_gnt
WARNING: [Synth 8-3331] design pci_mini has unconnected port wb_req_other
WARNING: [Synth 8-3331] design top has unconnected port sw[7]
WARNING: [Synth 8-3331] design top has unconnected port sw[6]
WARNING: [Synth 8-3331] design top has unconnected port sw[5]
WARNING: [Synth 8-3331] design top has unconnected port sw[4]
WARNING: [Synth 8-3331] design top has unconnected port JA[7]
WARNING: [Synth 8-3331] design top has unconnected port JA[6]
WARNING: [Synth 8-3331] design top has unconnected port JA[5]
WARNING: [Synth 8-3331] design top has unconnected port JA[4]
WARNING: [Synth 8-3331] design top has unconnected port JA[3]
WARNING: [Synth 8-3331] design top has unconnected port JA[2]
WARNING: [Synth 8-3331] design top has unconnected port JA[1]
WARNING: [Synth 8-3331] design top has unconnected port JA[0]
WARNING: [Synth 8-3331] design top has unconnected port JB[7]
WARNING: [Synth 8-3331] design top has unconnected port JB[6]
WARNING: [Synth 8-3331] design top has unconnected port JB[5]
WARNING: [Synth 8-3331] design top has unconnected port JB[4]
WARNING: [Synth 8-3331] design top has unconnected port JB[3]
WARNING: [Synth 8-3331] design top has unconnected port JB[2]
WARNING: [Synth 8-3331] design top has unconnected port JB[1]
WARNING: [Synth 8-3331] design top has unconnected port JB[0]
WARNING: [Synth 8-3331] design top has unconnected port JC[7]
WARNING: [Synth 8-3331] design top has unconnected port JC[6]
WARNING: [Synth 8-3331] design top has unconnected port JC[5]
WARNING: [Synth 8-3331] design top has unconnected port JC[4]
WARNING: [Synth 8-3331] design top has unconnected port JC[3]
WARNING: [Synth 8-3331] design top has unconnected port JC[2]
WARNING: [Synth 8-3331] design top has unconnected port JC[1]
WARNING: [Synth 8-3331] design top has unconnected port JC[0]
WARNING: [Synth 8-3331] design top has unconnected port JD[7]
WARNING: [Synth 8-3331] design top has unconnected port JD[6]
WARNING: [Synth 8-3331] design top has unconnected port JD[5]
WARNING: [Synth 8-3331] design top has unconnected port JD[4]
WARNING: [Synth 8-3331] design top has unconnected port JD[3]
WARNING: [Synth 8-3331] design top has unconnected port JD[2]
WARNING: [Synth 8-3331] design top has unconnected port JD[1]
WARNING: [Synth 8-3331] design top has unconnected port JD[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1448.168 ; gain = 563.090 ; free physical = 1608 ; free virtual = 4528
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1448.168 ; gain = 563.090 ; free physical = 1608 ; free virtual = 4528

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pp_icache   | cache_memory_reg | 128 x 128(READ_FIRST)  | W |   | 128 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
+------------+------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                      | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------------+-----------+----------------------+---------------+
|potato      | processor/regfile/registers_reg | Implied   | 32 x 32              | RAM32M x 12   | 
|potato      | icache/tag_memory_reg           | Implied   | 128 x 21             | RAM64M x 14   | 
+------------+---------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|quadratic_func | (A2*B2)'         | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|top            | (PCIN+A2:B2+C')' | 6      | 18     | 20     | -      | -1     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
+---------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[2]' (FDE) to 'potato_0/icache/cl_load_address_reg[13]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[1]' (FDE) to 'potato_0/icache/cl_load_address_reg[12]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[0]' (FDE) to 'potato_0/icache/cl_load_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[5]' (FDE) to 'potato_0/icache/cl_load_address_reg[16]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[4]' (FDE) to 'potato_0/icache/cl_load_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[3]' (FDE) to 'potato_0/icache/cl_load_address_reg[14]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[8]' (FDE) to 'potato_0/icache/cl_load_address_reg[19]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[7]' (FDE) to 'potato_0/icache/cl_load_address_reg[18]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[6]' (FDE) to 'potato_0/icache/cl_load_address_reg[17]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[11]' (FDE) to 'potato_0/icache/cl_load_address_reg[22]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[10]' (FDE) to 'potato_0/icache/cl_load_address_reg[21]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[9]' (FDE) to 'potato_0/icache/cl_load_address_reg[20]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[14]' (FDE) to 'potato_0/icache/cl_load_address_reg[25]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[13]' (FDE) to 'potato_0/icache/cl_load_address_reg[24]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[12]' (FDE) to 'potato_0/icache/cl_load_address_reg[23]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[17]' (FDE) to 'potato_0/icache/cl_load_address_reg[28]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[16]' (FDE) to 'potato_0/icache/cl_load_address_reg[27]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[15]' (FDE) to 'potato_0/icache/cl_load_address_reg[26]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/cl_current_line_reg[0]' (FDE) to 'potato_0/icache/cl_load_address_reg[4]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/cl_current_line_reg[1]' (FDE) to 'potato_0/icache/cl_load_address_reg[5]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/cl_current_line_reg[2]' (FDE) to 'potato_0/icache/cl_load_address_reg[6]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/cl_current_line_reg[3]' (FDE) to 'potato_0/icache/cl_load_address_reg[7]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/cl_current_line_reg[4]' (FDE) to 'potato_0/icache/cl_load_address_reg[8]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/cl_current_line_reg[5]' (FDE) to 'potato_0/icache/cl_load_address_reg[9]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/cl_current_line_reg[6]' (FDE) to 'potato_0/icache/cl_load_address_reg[10]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[20]' (FDE) to 'potato_0/icache/cl_load_address_reg[31]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[19]' (FDE) to 'potato_0/icache/cl_load_address_reg[30]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/load_buffer_tag_reg[18]' (FDE) to 'potato_0/icache/cl_load_address_reg[29]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_write_reg_reg[0]' (FDRE) to 'pci_mini_0/led_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_write_reg_reg[1]' (FDRE) to 'pci_mini_0/led_reg[1]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_write_reg_reg[2]' (FDRE) to 'pci_mini_0/led_reg[2]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_write_reg_reg[3]' (FDRE) to 'pci_mini_0/led_reg[3]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[7]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[7]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[11]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[11]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[15]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[15]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[19]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[19]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[23]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[23]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[20]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[20]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[21]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[21]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[22]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[22]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[16]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[16]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[17]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[17]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[18]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[18]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[12]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[12]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[13]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[13]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[14]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[14]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[8]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[8]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[9]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[9]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[10]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[10]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[4]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[4]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[5]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[5]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[6]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[6]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[30]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[30]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[31]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[31]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[24]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[24]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[25]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[25]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[26]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[26]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[27]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[27]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[28]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[28]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[29]' (FDRE) to 'pci_mini_0/user_status_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[29]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[0]' (FDRE) to 'pci_mini_0/user_status_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[1]' (FDRE) to 'pci_mini_0/user_status_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[1]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/user_status_reg_reg[2]' (FDRE) to 'pci_mini_0/user_status_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'pci_mini_0/pci_read_reg_reg[2]' (FDRE) to 'pci_mini_0/pci_read_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pci_mini_0/\user_status_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pci_mini_0/\pci_read_reg_reg[3] )
INFO: [Synth 8-3886] merging instance 'potato_0/icache/wb_outputs_reg[sel][0]' (FDE) to 'potato_0/icache/wb_outputs_reg[sel][3]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/wb_outputs_reg[sel][2]' (FDE) to 'potato_0/icache/wb_outputs_reg[sel][3]'
INFO: [Synth 8-3886] merging instance 'potato_0/icache/wb_outputs_reg[sel][3]' (FDE) to 'potato_0/icache/wb_outputs_reg[sel][1]'
INFO: [Synth 8-3886] merging instance 'potato_0/processor/execute/decode_exception_cause_reg[4]' (FDE) to 'potato_0/processor/execute/decode_exception_cause_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (potato_0/\processor/execute /\decode_exception_cause_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\processor/execute /\decode_exception_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pci_mini_0/EN_RDd_reg)
INFO: [Synth 8-3886] merging instance 'potato_0/icache/wb_outputs_reg[adr][0]' (FDE) to 'potato_0/icache/wb_outputs_reg[adr][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[adr][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[dat][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (potato_0/\icache/wb_outputs_reg[we] )
WARNING: [Synth 8-3332] Sequential element (pci_read_sel_reg_reg[3]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_sel_reg_reg[2]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_sel_reg_reg[1]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_write_sel_reg_reg[3]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_write_sel_reg_reg[2]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_write_sel_reg_reg[1]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (wb_sel_o_reg[3]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (wb_sel_o_reg[2]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (wb_sel_o_reg[1]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[31]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[30]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[29]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[28]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[27]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[26]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[25]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[24]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[23]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[22]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[21]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[20]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[19]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[18]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[17]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[16]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[15]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[14]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[13]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[12]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[11]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[10]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[9]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[8]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[7]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[6]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[5]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[4]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[3]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[2]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[1]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (user_status_reg_reg[0]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[31]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[30]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[29]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[28]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[27]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[26]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[25]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[24]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[23]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[22]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[21]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[20]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[19]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[18]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[17]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[16]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[15]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[14]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[13]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[12]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[11]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[10]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[9]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[8]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[7]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[6]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[5]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[4]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[3]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[2]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_read_reg_reg[1]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (EN_RDd_reg) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_write_reg_reg[0]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_write_reg_reg[1]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_write_reg_reg[2]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (pci_write_reg_reg[3]) is unused and will be removed from module pci_mini.
WARNING: [Synth 8-3332] Sequential element (decode_exception_cause_reg[5]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (decode_exception_cause_reg[4]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (decode_exception_cause_reg[1]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[23]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[22]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[21]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[20]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[19]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[18]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[17]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[16]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[15]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[14]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[13]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[12]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[11]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[10]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[9]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[8]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[6]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[5]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[4]) is unused and will be removed from module pp_execute.
WARNING: [Synth 8-3332] Sequential element (mie_reg[2]) is unused and will be removed from module pp_execute.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'potato_0/processor/execute/csr_use_immediate_reg' (FDE) to 'potato_0/processor/execute/funct3_reg[2]'
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1448.168 ; gain = 563.090 ; free physical = 1564 ; free virtual = 4483
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 1448.168 ; gain = 563.090 ; free physical = 1564 ; free virtual = 4483

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1500.168 ; gain = 615.090 ; free physical = 1470 ; free virtual = 4390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1578.574 ; gain = 693.496 ; free physical = 1390 ; free virtual = 4310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance potato_0/icache/cache_memory_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance potato_0/icache/cache_memory_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1614.590 ; gain = 729.512 ; free physical = 1353 ; free virtual = 4273
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1614.590 ; gain = 729.512 ; free physical = 1353 ; free virtual = 4273

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 1614.590 ; gain = 729.512 ; free physical = 1353 ; free virtual = 4273
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pic_0:IR[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1614.590 ; gain = 729.512 ; free physical = 1353 ; free virtual = 4273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1614.590 ; gain = 729.512 ; free physical = 1353 ; free virtual = 4273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1614.590 ; gain = 729.512 ; free physical = 1353 ; free virtual = 4272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |   233|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |GND       |     1|
|6     |LUT1      |   356|
|7     |LUT2      |   382|
|8     |LUT3      |   384|
|9     |LUT4      |   567|
|10    |LUT5      |   834|
|11    |LUT6      |  1319|
|12    |MUXF7     |    63|
|13    |MUXF8     |     8|
|14    |RAM32M    |    12|
|15    |RAM64M    |    14|
|16    |RAMB36E1  |     2|
|17    |VCC       |     1|
|18    |FDCE      |   181|
|19    |FDRE      |  2025|
|20    |FDSE      |    26|
|21    |IBUF      |     6|
|22    |OBUF      |     9|
|23    |OBUFT     |     7|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  6434|
|2     |  pic_0  |pic    |   386|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1614.590 ; gain = 729.512 ; free physical = 1353 ; free virtual = 4272
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 250 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1614.590 ; gain = 292.855 ; free physical = 1353 ; free virtual = 4273
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1614.598 ; gain = 729.520 ; free physical = 1354 ; free virtual = 4274
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 17 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
968 Infos, 251 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1614.598 ; gain = 654.965 ; free physical = 1354 ; free virtual = 4274
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1646.605 ; gain = 0.000 ; free physical = 1352 ; free virtual = 4272
INFO: [Common 17-206] Exiting Vivado at Sun Nov 19 22:15:40 2017...
