!PADS-POWERPCB-V9.4-MILS!

*PART*
J1 B2B_50POS_PLUG@BOARD_TO_BOARD_50POS_PLUG_TEMPLATE
J2 B2B_50POS_RECEPTACLE@BOARD_TO_BOARD_50POS_RECEPTACLE_TEMPLATE
J3 TP_25PIN_1THRU49@TP_25PIN
J5 TP_25PIN_2THRU50@TP_25PIN
J4 TP_25PIN_51THRU99@TP_25PIN
J6 TP_25PIN_52THRU100@TP_25PIN
*CONNECTION*
*SIGNAL* 99_ESH_AUX_VCC
J1.99 J4.8
J4.8 J2.99
*SIGNAL* 98_ESH_AUX_VCC
J1.98 J6.1
J6.1 J2.98
*SIGNAL* 97_ESH_AUX_VCC
J1.97 J4.7
J4.7 J2.97
*SIGNAL* 96_GND
J1.96 J6.10
J6.10 J2.96
*SIGNAL* 95_VCC1P1
J1.95 J4.6
J4.6 J2.95
*SIGNAL* 94_M_FPGA_3B_07
J1.94 J6.18
J6.18 J2.94
*SIGNAL* 93_VCC1P1
J1.93 J4.5
J4.5 J2.93
*SIGNAL* 92_M_FPGA_3B_08
J1.92 J6.2
J6.2 J2.92
*SIGNAL* 91_GND
J1.91 J4.4
J4.4 J2.91
*SIGNAL* 90_M_FPGA_3B_05
J1.90 J6.11
J6.11 J2.90
*SIGNAL* 89_ESH_FORCE_STARTUP
J1.89 J4.3
J4.3 J2.89
*SIGNAL* 88_ESH_FPGA_USB_DPLUS
J1.88 J6.19
J6.19 J2.88
*SIGNAL* 87_ESH_FPGA_SPI_CLK
J1.87 J4.2
J4.2 J2.87
*SIGNAL* 86_ESH_FPGA_USB_DMINUS
J1.86 J6.3
J6.3 J2.86
*SIGNAL* 85_ESH_JTAG_TCK
J1.85 J4.1
J4.1 J2.85
*SIGNAL* 84_M_FPGA_3B_12
J1.84 J6.12
J6.12 J2.84
*SIGNAL* 83_ESH_JTAG_TMS_SPI_CS
J1.83 J4.17
J4.17 J2.83
*SIGNAL* 82_M_FPGA_3B_09
J1.82 J6.20
J6.20 J2.82
*SIGNAL* 81_ESH_JTAG_TDI_SPI_MOSI
J1.81 J4.16
J4.16 J2.81
*SIGNAL* 80_M_FPGA_3B_13
J1.80 J6.4
J6.4 J2.80
*SIGNAL* 79_ESH_JTAG_TDO_SPI_MISO
J1.79 J4.15
J4.15 J2.79
*SIGNAL* 78_M_FPGA_3B_10
J1.78 J6.13
J6.13 J2.78
*SIGNAL* 77_M_FPGA_3B_03
J1.77 J4.14
J4.14 J2.77
*SIGNAL* 76_M_FPGA_3B_01
J1.76 J6.21
J6.21 J2.76
*SIGNAL* 75_M_FPGA_3B_06
J1.75 J4.13
J4.13 J2.75
*SIGNAL* 74_M_FPGA_3B_11
J1.74 J6.5
J6.5 J2.74
*SIGNAL* 73_M_FPGA_3B_02
J1.73 J4.12
J4.12 J2.73
*SIGNAL* 72_M_FPGA_3B_00
J1.72 J6.14
J6.14 J2.72
*SIGNAL* 71_M_FPGA_3B_04
J1.71 J4.11
J4.11 J2.71
*SIGNAL* 70_M_FPGA_4A_06
J1.70 J6.22
J6.22 J2.70
*SIGNAL* 69_M_FPGA_4A_00
J1.69 J4.10
J4.10 J2.69
*SIGNAL* 68_M_FPGA_4A_01
J1.68 J6.6
J6.6 J2.68
*SIGNAL* 67_GND
J1.67 J4.9
J4.9 J2.67
*SIGNAL* 66_FPGA_2P5V
J1.66 J6.15
J6.15 J2.66
*SIGNAL* 65_VCC2P5
J1.65 J4.25
J4.25 J2.65
*SIGNAL* 64_M_FPGA_4A_02
J1.64 J6.23
J6.23 J2.64
*SIGNAL* 63_VCC2P5
J1.63 J4.24
J4.24 J2.63
*SIGNAL* 62_M_FPGA_4A_03
J1.62 J6.7
J6.7 J2.62
*SIGNAL* 61_FPGA_1P8V
J1.61 J4.23
J4.23 J2.61
*SIGNAL* 60_M_FPGA_4A_07
J1.60 J6.16
J6.16 J2.60
*SIGNAL* 59_FPGA_1P8V
J1.59 J4.22
J4.22 J2.59
*SIGNAL* 58_M_FPGA_4A_04
J1.58 J6.24
J6.24 J2.58
*SIGNAL* 57_PWR_MAIN
J1.57 J4.21
J4.21 J2.57
*SIGNAL* 56_M_FPGA_4A_08
J1.56 J6.8
J6.8 J2.56
*SIGNAL* 55_PWR_MAIN
J1.55 J4.20
J4.20 J2.55
*SIGNAL* 54_M_FPGA_4A_09
J1.54 J6.17
J6.17 J2.54
*SIGNAL* 53_VCC3P3
J1.53 J4.19
J4.19 J2.53
*SIGNAL* 52_M_FPGA_4A_05
J1.52 J6.25
J6.25 J2.52
*SIGNAL* 51_VCC3P3
J1.51 J4.18
J4.18 J2.51
*SIGNAL* 50_GND
J1.50 J5.8
J5.8 J2.50
*SIGNAL* 49_I2C_SCL
J3.9 J1.49
J1.49 J2.49
*SIGNAL* 48_M_CPLD_15
J1.48 J5.7
J5.7 J2.48
*SIGNAL* 47_I2C_SDA
J3.1 J1.47
J1.47 J2.47
*SIGNAL* 46_M_CPLD_14
J1.46 J5.6
J5.6 J2.46
*SIGNAL* 45_GND
J3.10 J1.45
J1.45 J2.45
*SIGNAL* 44_M_CPLD_13
J1.44 J5.5
J5.5 J2.44
*SIGNAL* 43_PWR_MAIN
J3.18 J1.43
J1.43 J2.43
*SIGNAL* 42_M_CPLD_12
J1.42 J5.4
J5.4 J2.42
*SIGNAL* 41_PWR_MAIN
J3.2 J1.41
J1.41 J2.41
*SIGNAL* 40_M_CPLD_11
J1.40 J5.3
J5.3 J2.40
*SIGNAL* 39_VCC1P8_AUX
J3.11 J1.39
J1.39 J2.39
*SIGNAL* 38_M_CPLD_10
J1.38 J5.2
J5.2 J2.38
*SIGNAL* 37_GND
J3.19 J1.37
J1.37 J2.37
*SIGNAL* 36_M_CPLD_09
J1.36 J5.1
J5.1 J2.36
*SIGNAL* 35_M_FPGA_8A_01
J3.3 J1.35
J1.35 J2.35
*SIGNAL* 34_M_CPLD_08
J1.34 J5.17
J5.17 J2.34
*SIGNAL* 33_M_FPGA_8A_00
J3.12 J1.33
J1.33 J2.33
*SIGNAL* 32_M_CPLD_07
J1.32 J5.16
J5.16 J2.32
*SIGNAL* 31_M_FPGA_8A_02
J3.20 J1.31
J1.31 J2.31
*SIGNAL* 30_M_CPLD_06
J1.30 J5.15
J5.15 J2.30
*SIGNAL* 29_M_FPGA_7A_06
J3.4 J1.29
J1.29 J2.29
*SIGNAL* 28_M_CPLD_05
J1.28 J5.14
J5.14 J2.28
*SIGNAL* 27_M_FPGA_7A_00
J3.13 J1.27
J1.27 J2.27
*SIGNAL* 26_M_CPLD_04
J1.26 J5.13
J5.13 J2.26
*SIGNAL* 25_GND
J3.21 J1.25
J1.25 J2.25
*SIGNAL* 24_M_CPLD_03
J1.24 J5.12
J5.12 J2.24
*SIGNAL* 23_M_FPGA_7A_01
J3.5 J1.23
J1.23 J2.23
*SIGNAL* 22_M_CPLD_02
J1.22 J5.11
J5.11 J2.22
*SIGNAL* 21_M_FPGA_7A_07
J3.14 J1.21
J1.21 J2.21
*SIGNAL* 20_M_CPLD_01
J1.20 J5.10
J5.10 J2.20
*SIGNAL* 19_M_FPGA_7A_02
J3.22 J1.19
J1.19 J2.19
*SIGNAL* 18_M_CPLD_00
J1.18 J5.9
J5.9 J2.18
*SIGNAL* 17_M_FPGA_7A_03
J3.6 J1.17
J1.17 J2.17
*SIGNAL* 16_CPLDON_02
J1.16 J5.25
J5.25 J2.16
*SIGNAL* 15_M_FPGA_7A_08
J3.15 J1.15
J1.15 J2.15
*SIGNAL* 14_CPLDON_01
J1.14 J5.24
J5.24 J2.14
*SIGNAL* 13_GND
J3.23 J1.13
J1.13 J2.13
*SIGNAL* 12_CPLDON_00
J1.12 J5.23
J5.23 J2.12
*SIGNAL* 11_M_FPGA_7A_04
J3.7 J1.11
J1.11 J2.11
*SIGNAL* 10_GND
J1.10 J5.22
J5.22 J2.10
*SIGNAL* 100_ESH_AUX_VCC
J1.100 J6.9
J6.9 J2.100
*SIGNAL* 09_M_FPGA_7A_09
J3.16 J1.9
J1.9 J2.9
*SIGNAL* 08_VCC1P8
J1.8 J5.21
J5.21 J2.8
*SIGNAL* 07_M_FPGA_7A_05
J3.24 J1.7
J1.7 J2.7
*SIGNAL* 06_VCC1P8
J1.6 J5.20
J5.20 J2.6
*SIGNAL* 05_M_FPGA_7A_10
J3.8 J1.5
J1.5 J2.5
*SIGNAL* 04_FPGA_3P3V
J1.4 J5.19
J5.19 J2.4
*SIGNAL* 03_M_FPGA_7A_12
J3.17 J1.3
J1.3 J2.3
*SIGNAL* 02_FPGA_3P3V
J1.2 J5.18
J5.18 J2.2
*SIGNAL* 01_M_FPGA_7A_11
J3.25 J1.1
J1.1 J2.1



*MISC*
RULES_SECTION MILS
{
DESIGN RULES
{
RULE_SET (1)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
HIGH_SPEED_RULE :
{
AGGRESSOR N
MIN_LENGTH 0.000000
MAX_LENGTH 50000.000000
STUB_LENGTH 1000.000000
PARALLEL_LENGTH 1000.000000
PARALLEL_GAP 200.000000
TANDEM_LENGTH 1000.000000
TANDEM_GAP 200.000000
MIN_DELAY 0.000000
MAX_DELAY 10.000000
MIN_CAPACITANCE 0.000000
MAX_CAPACITANCE 10.000000
MIN_IMPEDANCE 50.000000
MAX_IMPEDANCE 150.000000
SHIELD_NET *
SHIELD_GAP 200.000000
MATCH_LENGTH_TOLERANCE 200.000000
}
}
RULE_SET (2)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
ROUTE_RULE :
{
LENGTH_MINIMIZATION_TYPE 1
VIA_SHARE Y
MAX_NUMBER_OF_VIAS -1
TRACE_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
SHOVE_PROTECTED N
ROUTE_PRIORITY 3
VALID_LAYER 1
VALID_LAYER 2
VALID_VIA_TYPE *USE_CURRENT*
}
}
RULE_SET (3)
{
FOR :
{
DEFAULT :
}
AGAINST :
{
DEFAULT :
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 6.000000
VIA_TO_TRACK 6.000000
VIA_TO_VIA 6.000000
PAD_TO_TRACK 6.000000
PAD_TO_VIA 6.000000
PAD_TO_PAD 6.000000
SMD_TO_TRACK 6.000000
SMD_TO_VIA 6.000000
SMD_TO_PAD 6.000000
SMD_TO_SMD 6.000000
COPPER_TO_TRACK 6.000000
COPPER_TO_VIA 6.000000
COPPER_TO_PAD 6.000000
COPPER_TO_SMD 6.000000
COPPER_TO_COPPER 6.000000
TEXT_TO_TRACK 6.000000
TEXT_TO_VIA 6.000000
TEXT_TO_PAD 6.000000
TEXT_TO_SMD 6.000000
OUTLINE_TO_TRACK 6.000000
OUTLINE_TO_VIA 6.000000
OUTLINE_TO_PAD 6.000000
OUTLINE_TO_SMD 6.000000
OUTLINE_TO_COPPER 6.000000
DRILL_TO_TRACK 6.000000
DRILL_TO_VIA 6.000000
DRILL_TO_PAD 6.000000
DRILL_TO_SMD 6.000000
DRILL_TO_COPPER 6.000000
SAME_NET_SMD_TO_VIA 6.000000
SAME_NET_SMD_TO_CRN 6.000000
SAME_NET_VIA_TO_VIA 6.000000
SAME_NET_PAD_TO_CRN 6.000000
SAME_NET_TRACK_TO_CRN 6.000000
MIN_TRACK_WIDTH 12.000000
REC_TRACK_WIDTH 12.000000
MAX_TRACK_WIDTH 12.000000
DRILL_TO_DRILL 6.000000
BODY_TO_BODY 6.000000
}
}
}
}
ATTRIBUTE VALUES
{
PART J2
{
PKG_TYPE BOARD_TO_BOARD_50POS_RECEPTACLE_TEMPLATE
"Part Number" 529910508
}
PART J4
{
PKG_TYPE TP_25PIN
}
PART J6
{
PKG_TYPE TP_25PIN
}
PART J5
{
PKG_TYPE TP_25PIN
}
PART J1
{
PKG_TYPE BOARD_TO_BOARD_50POS_PLUG_TEMPLATE
"Part Number" 529910508
}
PART J3
{
PKG_TYPE TP_25PIN
}
}

*END*
