# ğŸ” Universal Shift Register (USR)

### ğŸ“Œ Overview

A Universal Shift Register is a versatile digital circuit that can load data in parallel, shift left, shift right, and hold the current state. It's called "universal" because it supports multiple modes of data handling, making it widely useful in data storage, data transfer, and arithmetic operations.

### âš™ï¸ Features

4-bit Register (can be extended)

Supports 4 operations:

No change (Hold)

Shift Left

Shift Right

Parallel Load

##ğŸ”§ Modes of Operation

| S1 |	S0	| Operation |	Description |
|----|------|-----------|-------------|
| 0  |	0   |	Hold	    |Retains previous data |
| 0  |	1   |	Shift Right	| Shifts all bits right, MSB gets serial input |
| 1  |	0   |	Shift Left |	Shifts all bits left, LSB gets serial input |
| 1  |	1   |	Parallel Load |	Loads data directly from inputs |

S1 and S0 are control signals.

SinL and SinR are serial inputs for left and right shift operations.

D is the 4-bit parallel data input.

Q is the 4-bit register output.

### ğŸ§± Structural Design (Gate-Level)

The design is implemented at structural level using multiplexers and D flip-flops:

Each bit has a 4:1 multiplexer to select the source of data.

Data from MUX is stored using D flip-flops on every clock edge.

### ğŸ•¹ï¸ Inputs and Outputs

Inputs:

clk â€“ Clock signal

reset â€“ Synchronous reset

S1, S0 â€“ Mode select lines

SinL, SinR â€“ Serial inputs for shift operations

D[3:0] â€“ 4-bit parallel input data

Outputs:

Q[3:0] â€“ 4-bit register output

## On Paper explanation 

![Image](https://github.com/user-attachments/assets/19e81f77-7e3b-4ee6-9ac0-3b9a6f2dd3db)

![Image](https://github.com/user-attachments/assets/701e51a1-d5c4-498f-b870-a776d30b3fea)

![Image](https://github.com/user-attachments/assets/f29a0ead-38a8-4175-8943-e44340daa518)


