$comment
	File created using the following command:
		vcd file A.msim.vcd -direction
$end
$date
	Tue Dec 12 18:51:46 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module A3_vlg_vec_tst $end
$var reg 1 ! ALUBUS $end
$var reg 1 " CLKA $end
$var reg 1 # CLKB $end
$var reg 1 $ CLR $end
$var reg 1 % CN $end
$var reg 1 & GN $end
$var reg 16 ' treg_io [15:0] $end
$var reg 1 ( latch_clk $end
$var reg 1 ) latch_OEN $end
$var reg 1 * M $end
$var reg 8 + RAM_addr [7:0] $end
$var reg 1 , RAM_CLK $end
$var reg 1 - RAM_inclock $end
$var reg 1 . RAM_outclock $end
$var reg 1 / RAM_wren $end
$var reg 1 0 S0 $end
$var reg 1 1 S1 $end
$var reg 1 2 S2 $end
$var reg 1 3 S3 $end
$var wire 1 4 CN4 $end
$var wire 1 5 fa [15] $end
$var wire 1 6 fa [14] $end
$var wire 1 7 fa [13] $end
$var wire 1 8 fa [12] $end
$var wire 1 9 fa [11] $end
$var wire 1 : fa [10] $end
$var wire 1 ; fa [9] $end
$var wire 1 < fa [8] $end
$var wire 1 = fa [7] $end
$var wire 1 > fa [6] $end
$var wire 1 ? fa [5] $end
$var wire 1 @ fa [4] $end
$var wire 1 A fa [3] $end
$var wire 1 B fa [2] $end
$var wire 1 C fa [1] $end
$var wire 1 D fa [0] $end
$var wire 1 E fb [15] $end
$var wire 1 F fb [14] $end
$var wire 1 G fb [13] $end
$var wire 1 H fb [12] $end
$var wire 1 I fb [11] $end
$var wire 1 J fb [10] $end
$var wire 1 K fb [9] $end
$var wire 1 L fb [8] $end
$var wire 1 M fb [7] $end
$var wire 1 N fb [6] $end
$var wire 1 O fb [5] $end
$var wire 1 P fb [4] $end
$var wire 1 Q fb [3] $end
$var wire 1 R fb [2] $end
$var wire 1 S fb [1] $end
$var wire 1 T fb [0] $end
$var wire 1 U io [15] $end
$var wire 1 V io [14] $end
$var wire 1 W io [13] $end
$var wire 1 X io [12] $end
$var wire 1 Y io [11] $end
$var wire 1 Z io [10] $end
$var wire 1 [ io [9] $end
$var wire 1 \ io [8] $end
$var wire 1 ] io [7] $end
$var wire 1 ^ io [6] $end
$var wire 1 _ io [5] $end
$var wire 1 ` io [4] $end
$var wire 1 a io [3] $end
$var wire 1 b io [2] $end
$var wire 1 c io [1] $end
$var wire 1 d io [0] $end
$var wire 1 e sampler $end
$scope module i1 $end
$var wire 1 f gnd $end
$var wire 1 g vcc $end
$var wire 1 h unknown $end
$var tri1 1 i devclrn $end
$var tri1 1 j devpor $end
$var tri1 1 k devoe $end
$var wire 1 l inst13|inst3|inst12|74~1_combout $end
$var wire 1 m inst13|inst3|inst5|29~2_combout $end
$var wire 1 n inst13|inst3|inst10|45~0_combout $end
$var wire 1 o inst13|inst3|inst5|27~0_combout $end
$var wire 1 p inst13|inst3|inst5|27~1_combout $end
$var wire 1 q inst13|inst3|inst5|27~2_combout $end
$var wire 1 r inst13|inst3|inst10|75~0_combout $end
$var wire 1 s inst13|inst3|inst9|44~0_combout $end
$var wire 1 t inst13|inst3|inst9|48~0_combout $end
$var wire 1 u inst10|inst1|16~combout $end
$var wire 1 v inst10|inst|12~combout $end
$var wire 1 w RAM_wren~input_o $end
$var wire 1 x RAM_CLK~input_o $end
$var wire 1 y RAM_CLK~inputclkctrl_outclk $end
$var wire 1 z io[15]~output_o $end
$var wire 1 { io[14]~output_o $end
$var wire 1 | io[13]~output_o $end
$var wire 1 } io[12]~output_o $end
$var wire 1 ~ io[11]~output_o $end
$var wire 1 !! io[10]~output_o $end
$var wire 1 "! io[9]~output_o $end
$var wire 1 #! io[8]~output_o $end
$var wire 1 $! io[7]~output_o $end
$var wire 1 %! io[6]~output_o $end
$var wire 1 &! io[5]~output_o $end
$var wire 1 '! io[4]~output_o $end
$var wire 1 (! io[3]~output_o $end
$var wire 1 )! io[2]~output_o $end
$var wire 1 *! io[1]~output_o $end
$var wire 1 +! io[0]~output_o $end
$var wire 1 ,! CN4~output_o $end
$var wire 1 -! fa[15]~output_o $end
$var wire 1 .! fa[14]~output_o $end
$var wire 1 /! fa[13]~output_o $end
$var wire 1 0! fa[12]~output_o $end
$var wire 1 1! fa[11]~output_o $end
$var wire 1 2! fa[10]~output_o $end
$var wire 1 3! fa[9]~output_o $end
$var wire 1 4! fa[8]~output_o $end
$var wire 1 5! fa[7]~output_o $end
$var wire 1 6! fa[6]~output_o $end
$var wire 1 7! fa[5]~output_o $end
$var wire 1 8! fa[4]~output_o $end
$var wire 1 9! fa[3]~output_o $end
$var wire 1 :! fa[2]~output_o $end
$var wire 1 ;! fa[1]~output_o $end
$var wire 1 <! fa[0]~output_o $end
$var wire 1 =! fb[15]~output_o $end
$var wire 1 >! fb[14]~output_o $end
$var wire 1 ?! fb[13]~output_o $end
$var wire 1 @! fb[12]~output_o $end
$var wire 1 A! fb[11]~output_o $end
$var wire 1 B! fb[10]~output_o $end
$var wire 1 C! fb[9]~output_o $end
$var wire 1 D! fb[8]~output_o $end
$var wire 1 E! fb[7]~output_o $end
$var wire 1 F! fb[6]~output_o $end
$var wire 1 G! fb[5]~output_o $end
$var wire 1 H! fb[4]~output_o $end
$var wire 1 I! fb[3]~output_o $end
$var wire 1 J! fb[2]~output_o $end
$var wire 1 K! fb[1]~output_o $end
$var wire 1 L! fb[0]~output_o $end
$var wire 1 M! S1~input_o $end
$var wire 1 N! io[14]~input_o $end
$var wire 1 O! CLR~input_o $end
$var wire 1 P! CLR~inputclkctrl_outclk $end
$var wire 1 Q! inst13|inst|inst2|13~q $end
$var wire 1 R! S0~input_o $end
$var wire 1 S! inst13|inst3|inst12|45~0_combout $end
$var wire 1 T! S3~input_o $end
$var wire 1 U! inst13|inst2|inst2|13~q $end
$var wire 1 V! inst13|inst3|inst12|48~0_combout $end
$var wire 1 W! M~input_o $end
$var wire 1 X! inst13|inst3|inst12|74~2_combout $end
$var wire 1 Y! io[15]~input_o $end
$var wire 1 Z! inst13|inst|inst2|12~q $end
$var wire 1 [! S2~input_o $end
$var wire 1 \! inst13|inst3|inst12|52~0_combout $end
$var wire 1 ]! inst13|inst2|inst2|12~q $end
$var wire 1 ^! inst13|inst3|inst12|51~0_combout $end
$var wire 1 _! inst13|inst3|inst12|77~0_combout $end
$var wire 1 `! RAM_inclock~input_o $end
$var wire 1 a! RAM_inclock~inputclkctrl_outclk $end
$var wire 1 b! RAM_outclock~input_o $end
$var wire 1 c! RAM_outclock~inputclkctrl_outclk $end
$var wire 1 d! io[0]~input_o $end
$var wire 1 e! inst|inst|inst1|19~feeder_combout $end
$var wire 1 f! inst|inst|inst1|19~q $end
$var wire 1 g! RAM_addr[0]~input_o $end
$var wire 1 h! inst|inst4|inst|19~feeder_combout $end
$var wire 1 i! inst|inst4|inst|19~q $end
$var wire 1 j! RAM_addr[1]~input_o $end
$var wire 1 k! inst|inst4|inst|18~feeder_combout $end
$var wire 1 l! inst|inst4|inst|18~q $end
$var wire 1 m! RAM_addr[2]~input_o $end
$var wire 1 n! inst|inst4|inst|17~feeder_combout $end
$var wire 1 o! inst|inst4|inst|17~q $end
$var wire 1 p! RAM_addr[3]~input_o $end
$var wire 1 q! inst|inst4|inst|16~q $end
$var wire 1 r! RAM_addr[4]~input_o $end
$var wire 1 s! inst|inst4|inst|15~feeder_combout $end
$var wire 1 t! inst|inst4|inst|15~q $end
$var wire 1 u! RAM_addr[5]~input_o $end
$var wire 1 v! inst|inst4|inst|14~feeder_combout $end
$var wire 1 w! inst|inst4|inst|14~q $end
$var wire 1 x! RAM_addr[6]~input_o $end
$var wire 1 y! inst|inst4|inst|13~feeder_combout $end
$var wire 1 z! inst|inst4|inst|13~q $end
$var wire 1 {! RAM_addr[7]~input_o $end
$var wire 1 |! inst|inst4|inst|12~feeder_combout $end
$var wire 1 }! inst|inst4|inst|12~q $end
$var wire 1 ~! io[1]~input_o $end
$var wire 1 !" inst|inst|inst1|18~feeder_combout $end
$var wire 1 "" inst|inst|inst1|18~q $end
$var wire 1 #" io[2]~input_o $end
$var wire 1 $" inst|inst|inst1|17~q $end
$var wire 1 %" io[3]~input_o $end
$var wire 1 &" inst|inst|inst1|16~feeder_combout $end
$var wire 1 '" inst|inst|inst1|16~q $end
$var wire 1 (" io[4]~input_o $end
$var wire 1 )" inst|inst|inst1|15~feeder_combout $end
$var wire 1 *" inst|inst|inst1|15~q $end
$var wire 1 +" io[5]~input_o $end
$var wire 1 ," inst|inst|inst1|14~q $end
$var wire 1 -" io[6]~input_o $end
$var wire 1 ." inst|inst|inst1|13~feeder_combout $end
$var wire 1 /" inst|inst|inst1|13~q $end
$var wire 1 0" io[7]~input_o $end
$var wire 1 1" inst|inst|inst1|12~q $end
$var wire 1 2" io[8]~input_o $end
$var wire 1 3" inst|inst|inst2|19~q $end
$var wire 1 4" io[9]~input_o $end
$var wire 1 5" inst|inst|inst2|18~feeder_combout $end
$var wire 1 6" inst|inst|inst2|18~q $end
$var wire 1 7" io[10]~input_o $end
$var wire 1 8" inst|inst|inst2|17~feeder_combout $end
$var wire 1 9" inst|inst|inst2|17~q $end
$var wire 1 :" io[11]~input_o $end
$var wire 1 ;" inst|inst|inst2|16~q $end
$var wire 1 <" io[12]~input_o $end
$var wire 1 =" inst|inst|inst2|15~q $end
$var wire 1 >" io[13]~input_o $end
$var wire 1 ?" inst|inst|inst2|14~q $end
$var wire 1 @" inst|inst|inst2|13~q $end
$var wire 1 A" inst|inst|inst2|12~q $end
$var wire 1 B" latch_clk~input_o $end
$var wire 1 C" latch_clk~inputclkctrl_outclk $end
$var wire 1 D" inst10|inst1|19~combout $end
$var wire 1 E" latch_OEN~input_o $end
$var wire 1 F" inst13|inst6|inst1|26~1_combout $end
$var wire 1 G" ALUBUS~input_o $end
$var wire 1 H" inst13|inst6|inst1|26~2_combout $end
$var wire 1 I" GN~input_o $end
$var wire 1 J" inst13|inst6|inst1|26~3_combout $end
$var wire 1 K" inst13|inst3|inst12|82~combout $end
$var wire 1 L" inst10|inst1|18~combout $end
$var wire 1 M" inst13|inst6|inst1|27~1_combout $end
$var wire 1 N" inst13|inst6|inst1|27~2_combout $end
$var wire 1 O" inst10|inst1|17~combout $end
$var wire 1 P" inst13|inst6|inst1|31~2_combout $end
$var wire 1 Q" inst13|inst2|inst2|14~q $end
$var wire 1 R" inst13|inst|inst2|14~q $end
$var wire 1 S" inst13|inst3|inst12|47~0_combout $end
$var wire 1 T" inst13|inst|inst2|15~q $end
$var wire 1 U" inst13|inst2|inst2|15~q $end
$var wire 1 V" inst13|inst3|inst12|43~0_combout $end
$var wire 1 W" inst13|inst3|inst12|46~0_combout $end
$var wire 1 X" inst13|inst3|inst5|31~0_combout $end
$var wire 1 Y" CN~input_o $end
$var wire 1 Z" inst13|inst3|inst12|44~0_combout $end
$var wire 1 [" inst13|inst3|inst12|74~0_combout $end
$var wire 1 \" inst13|inst3|inst12|63~0_combout $end
$var wire 1 ]" inst13|inst3|inst12|63~1_combout $end
$var wire 1 ^" inst13|inst3|inst5|31~1_combout $end
$var wire 1 _" inst13|inst3|inst12|79~0_combout $end
$var wire 1 `" inst13|inst6|inst1|31~1_combout $end
$var wire 1 a" inst13|inst6|inst1|31~3_combout $end
$var wire 1 b" inst13|inst3|inst12|80~combout $end
$var wire 1 c" inst13|inst6|inst1|36~1_combout $end
$var wire 1 d" inst13|inst6|inst1|36~2_combout $end
$var wire 1 e" inst13|inst2|inst2|16~q $end
$var wire 1 f" inst13|inst3|inst11|51~0_combout $end
$var wire 1 g" inst13|inst2|inst2|17~q $end
$var wire 1 h" inst13|inst3|inst11|48~0_combout $end
$var wire 1 i" inst13|inst|inst2|19~q $end
$var wire 1 j" inst13|inst3|inst11|43~0_combout $end
$var wire 1 k" inst13|inst2|inst2|18~q $end
$var wire 1 l" inst13|inst3|inst11|44~0_combout $end
$var wire 1 m" inst13|inst3|inst5|29~0_combout $end
$var wire 1 n" inst13|inst|inst2|16~q $end
$var wire 1 o" inst13|inst3|inst11|52~0_combout $end
$var wire 1 p" inst13|inst3|inst5|29~1_combout $end
$var wire 1 q" inst13|inst3|inst5|31~2_combout $end
$var wire 1 r" inst13|inst3|inst5|29~3_combout $end
$var wire 1 s" inst13|inst2|inst2|19~q $end
$var wire 1 t" inst13|inst3|inst11|46~0_combout $end
$var wire 1 u" inst13|inst3|inst11|74~0_combout $end
$var wire 1 v" inst13|inst3|inst11|74~1_combout $end
$var wire 1 w" inst13|inst3|inst11|74~2_combout $end
$var wire 1 x" inst13|inst6|inst1|11~1_combout $end
$var wire 1 y" inst10|inst1|15~combout $end
$var wire 1 z" inst13|inst6|inst1|11~2_combout $end
$var wire 1 {" inst13|inst6|inst1|11~3_combout $end
$var wire 1 |" inst13|inst|inst2|17~q $end
$var wire 1 }" inst13|inst3|inst11|45~0_combout $end
$var wire 1 ~" inst13|inst6|inst1|10~2_combout $end
$var wire 1 !# inst10|inst1|14~combout $end
$var wire 1 "# inst13|inst6|inst1|10~1_combout $end
$var wire 1 ## inst13|inst6|inst1|10~3_combout $end
$var wire 1 $# inst13|inst3|inst11|79~0_combout $end
$var wire 1 %# inst10|inst1|13~combout $end
$var wire 1 &# inst13|inst6|inst1|6~1_combout $end
$var wire 1 '# inst13|inst|inst2|18~q $end
$var wire 1 (# inst13|inst3|inst11|47~0_combout $end
$var wire 1 )# inst13|inst3|inst11|81~0_combout $end
$var wire 1 *# inst13|inst6|inst1|6~2_combout $end
$var wire 1 +# inst10|inst1|12~combout $end
$var wire 1 ,# inst13|inst6|inst1|1~1_combout $end
$var wire 1 -# inst13|inst3|inst11|80~combout $end
$var wire 1 .# inst13|inst6|inst1|1~2_combout $end
$var wire 1 /# inst13|inst|inst1|12~feeder_combout $end
$var wire 1 0# inst13|inst|inst1|12~q $end
$var wire 1 1# inst13|inst2|inst1|12~q $end
$var wire 1 2# inst13|inst3|inst10|52~0_combout $end
$var wire 1 3# inst13|inst3|inst10|51~0_combout $end
$var wire 1 4# inst13|inst3|inst10|77~0_combout $end
$var wire 1 5# inst13|inst|inst1|14~q $end
$var wire 1 6# inst13|inst2|inst1|14~q $end
$var wire 1 7# inst13|inst3|inst10|44~0_combout $end
$var wire 1 8# inst13|inst3|inst10|47~0_combout $end
$var wire 1 9# inst13|inst3|inst10|75~1_combout $end
$var wire 1 :# inst13|inst2|inst1|13~q $end
$var wire 1 ;# inst13|inst3|inst10|48~0_combout $end
$var wire 1 <# inst13|inst3|inst10|74~0_combout $end
$var wire 1 =# inst10|inst|19~combout $end
$var wire 1 ># inst13|inst6|inst|26~1_combout $end
$var wire 1 ?# inst13|inst6|inst|26~2_combout $end
$var wire 1 @# inst13|inst3|inst10|82~0_combout $end
$var wire 1 A# inst10|inst|18~combout $end
$var wire 1 B# inst13|inst6|inst|27~1_combout $end
$var wire 1 C# inst13|inst6|inst|27~2_combout $end
$var wire 1 D# inst13|inst3|inst10|81~0_combout $end
$var wire 1 E# inst13|inst|inst1|15~q $end
$var wire 1 F# inst13|inst2|inst1|15~q $end
$var wire 1 G# inst13|inst3|inst10|46~0_combout $end
$var wire 1 H# inst13|inst3|inst10|43~0_combout $end
$var wire 1 I# inst13|inst3|inst10|79~combout $end
$var wire 1 J# inst10|inst|17~combout $end
$var wire 1 K# inst13|inst6|inst|31~1_combout $end
$var wire 1 L# inst13|inst6|inst|31~2_combout $end
$var wire 1 M# inst10|inst|16~combout $end
$var wire 1 N# inst13|inst6|inst|36~1_combout $end
$var wire 1 O# inst13|inst6|inst|36~2_combout $end
$var wire 1 P# inst13|inst6|inst|36~3_combout $end
$var wire 1 Q# inst13|inst2|inst1|17~q $end
$var wire 1 R# inst13|inst3|inst9|45~0_combout $end
$var wire 1 S# inst13|inst2|inst1|18~q $end
$var wire 1 T# inst13|inst|inst1|18~q $end
$var wire 1 U# inst13|inst3|inst9|47~0_combout $end
$var wire 1 V# inst13|inst|inst1|19~q $end
$var wire 1 W# inst13|inst3|inst9|46~0_combout $end
$var wire 1 X# inst13|inst2|inst1|19~q $end
$var wire 1 Y# inst13|inst3|inst9|43~0_combout $end
$var wire 1 Z# inst13|inst3|inst9|79~0_combout $end
$var wire 1 [# inst13|inst3|inst9|74~0_combout $end
$var wire 1 \# inst13|inst3|inst9|74~1_combout $end
$var wire 1 ]# inst10|inst|15~combout $end
$var wire 1 ^# inst13|inst6|inst|11~1_combout $end
$var wire 1 _# inst13|inst|inst1|16~q $end
$var wire 1 `# inst13|inst6|inst|11~2_combout $end
$var wire 1 a# inst13|inst6|inst|11~3_combout $end
$var wire 1 b# inst13|inst6|inst|11~4_combout $end
$var wire 1 c# inst10|inst|14~combout $end
$var wire 1 d# inst13|inst6|inst|10~1_combout $end
$var wire 1 e# inst13|inst3|inst9|82~combout $end
$var wire 1 f# inst13|inst6|inst|10~2_combout $end
$var wire 1 g# inst10|inst|13~combout $end
$var wire 1 h# inst13|inst6|inst|6~1_combout $end
$var wire 1 i# inst13|inst3|inst9|81~combout $end
$var wire 1 j# inst13|inst6|inst|6~2_combout $end
$var wire 1 k# inst13|inst6|inst|1~1_combout $end
$var wire 1 l# inst13|inst3|inst9|80~0_combout $end
$var wire 1 m# inst13|inst6|inst|1~2_combout $end
$var wire 1 n# inst13|inst3|inst12|78~combout $end
$var wire 1 o# CLKA~input_o $end
$var wire 1 p# CLKA~inputclkctrl_outclk $end
$var wire 1 q# inst13|inst|inst1|13~q $end
$var wire 1 r# inst13|inst|inst1|17~q $end
$var wire 1 s# CLKB~input_o $end
$var wire 1 t# CLKB~inputclkctrl_outclk $end
$var wire 1 u# inst13|inst2|inst1|16~q $end
$var wire 1 v# inst|inst5|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 w# inst|inst5|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 x# inst|inst5|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 y# inst|inst5|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 z# inst|inst5|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 {# inst|inst5|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 |# inst|inst5|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 }# inst|inst5|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 ~# inst|inst5|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 !$ inst|inst5|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 "$ inst|inst5|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 #$ inst|inst5|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 $$ inst|inst5|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 %$ inst|inst5|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 &$ inst|inst5|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 '$ inst|inst5|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 ($ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 )$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 *$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 +$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 ,$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 -$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 .$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 /$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 0$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 1$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 2$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 3$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 4$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 5$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 6$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 7$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 8$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 9$ inst|inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
1$
0%
1&
b101001001000 '
0(
1)
0*
b0 +
0,
0-
0.
0/
10
01
02
13
14
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0d
0c
0b
1a
0`
0_
1^
0]
0\
1[
0Z
1Y
0X
0W
0V
0U
xe
0f
1g
xh
1i
1j
1k
1l
0m
0n
0o
0p
0q
0r
0s
0t
xu
xv
0w
0x
0y
zz
z{
z|
z}
z~
z!!
z"!
z#!
z$!
z%!
z&!
z'!
z(!
z)!
z*!
z+!
1,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
1P!
0Q!
1R!
0S!
1T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
1%"
1&"
0'"
0("
0)"
0*"
0+"
0,"
1-"
1."
0/"
00"
01"
02"
03"
14"
15"
06"
07"
08"
09"
1:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
xD"
1E"
1F"
1G"
1H"
1I"
0J"
1K"
xL"
1M"
1N"
xO"
1P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
1\"
1]"
0^"
1_"
1`"
1a"
0b"
1c"
1d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
1q"
0r"
0s"
0t"
1u"
1v"
1w"
1x"
xy"
1z"
1{"
0|"
0}"
1~"
x!#
1"#
1##
1$#
x%#
1&#
0'#
0(#
0)#
1*#
x+#
1,#
0-#
1.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
19#
0:#
0;#
1<#
x=#
1>#
1?#
0@#
xA#
1B#
1C#
0D#
0E#
0F#
0G#
0H#
1I#
xJ#
1K#
1L#
xM#
1N#
0O#
1P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
1Z#
1[#
1\#
x]#
1^#
0_#
0`#
0a#
1b#
xc#
1d#
1e#
1f#
xg#
1h#
1i#
1j#
1k#
0l#
1m#
1n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
$end
#40000
1(
1B"
1C"
0e
0g#
0c#
1]#
0M#
0J#
1A#
0=#
0+#
1%#
0!#
1y"
0O"
0L"
0D"
0v
0u
#50000
0(
0B"
0C"
1e
#90000
b1000101001001000 '
b1000001001001000 '
b1000011001001000 '
b1000010001001000 '
b1000010011001000 '
b1000010010001000 '
b1000010010011000 '
b1000010010011001 '
1d
1`
0^
1]
0[
1Z
0Y
1U
1d!
1("
0-"
10"
04"
17"
0:"
1Y!
0e
1e!
1)"
0."
1/#
05"
18"
#100000
1,
1x
1y
1e
1A"
19"
11"
1*"
1'"
1f!
#110000
1-
1/
1`!
1w
1a!
0e
#130000
0,
0x
0y
1e
#140000
0-
0/
0`!
0w
0a!
0e
#170000
b1z00010010011001 '
b1zz0010010011001 '
b1zzz010010011001 '
b1zzz010z10011001 '
b1zzz010z10z11001 '
b1zzz010z10z1z001 '
b1zzz010z10z1zz01 '
b1zzz010z10z1zzz1 '
bz010z10z1zzz1 '
bz10z10z1zzz1 '
bz0z10z1zzz1 '
bz10z1zzz1 '
bz0z1zzz1 '
bz1zzz1 '
bz1 '
bz '
zd
zc
zb
za
z`
z_
z^
z]
z\
z[
zZ
zY
zX
zW
zV
zU
zd!
z~!
z#"
z%"
z("
z+"
z-"
z0"
z2"
z4"
z7"
z:"
z<"
z>"
zN!
zY!
1e
xe!
x!"
x&"
x)"
x."
x/#
x5"
x8"
#460000
0)
0E"
0e
0k#
0h#
0d#
0N#
0K#
0>#
0,#
0"#
0c"
0P"
0M"
0F"
1J"
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1#!
1"!
1!!
1~
1}
1|
1{
1z
1d
1c
1b
1a
1`
1_
1^
1]
1\
1[
1Z
1Y
1X
1W
1V
1U
0m#
0j#
0f#
0P#
0L#
0?#
0.#
0##
0d"
0a"
0N"
0H"
1d!
1~!
1#"
1%"
1("
1+"
1-"
10"
12"
14"
17"
1:"
1<"
1>"
1N!
1Y!
0+!
0*!
0)!
0'!
0&!
0$!
0#!
0!!
0}
0|
0{
0z
0d
0c
0b
0`
0_
0]
0\
0Z
0X
0W
0V
0U
1e!
1!"
1&"
1)"
1."
1/#
15"
18"
0d!
0~!
0#"
0("
0+"
00"
02"
07"
0<"
0>"
0N!
0Y!
0e!
0!"
0)"
0/#
08"
#490000
1"
1o#
1p#
1e
1q#
1_#
1'#
1n"
1n
1a#
1l"
1f"
16!
19!
13!
11!
1>
1A
1;
19
1@#
1)#
#530000
0"
0o#
0p#
0e
#570000
1)
1E"
1e
1k#
1h#
1d#
1N#
1K#
1>#
1,#
1"#
1c"
1P"
1M"
1F"
0J"
z+!
z*!
z)!
z(!
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
z}
z|
z{
zz
zd
zc
zb
za
z`
z_
z^
z]
z\
z[
zZ
zY
zX
zW
zV
zU
1m#
1j#
1f#
1P#
1L#
1?#
1.#
1##
1d"
1a"
1N"
1H"
zd!
z~!
z#"
z%"
z("
z+"
z-"
z0"
z2"
z4"
z7"
z:"
z<"
z>"
zN!
zY!
xe!
x!"
x&"
x)"
x."
x/#
x5"
x8"
#580000
1.
1b!
1c!
0e
19$
16$
15$
12$
1/$
1*$
1'$
1$$
1#$
1~#
1{#
1v#
#590000
0&
0I"
1e
0h#
0d#
0K#
0B#
0,#
0&#
0z"
0c"
0P"
0M"
1J"
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1#!
1"!
1!!
1~
1}
1|
1{
1z
1d
1c
1b
1a
1`
1_
1^
1]
1\
1[
1Z
1Y
1X
1W
1V
1U
0j#
0f#
0L#
0C#
0.#
0*#
0{"
0d"
0a"
0N"
1d!
1~!
1#"
1%"
1("
1+"
1-"
10"
12"
14"
17"
1:"
1<"
1>"
1N!
1Y!
0*!
0)!
0&!
0%!
0#!
0"!
0~
0}
0|
0{
0c
0b
0_
0^
0\
0[
0Y
0X
0W
0V
1e!
1!"
1&"
1)"
1."
1/#
15"
18"
0~!
0#"
0+"
0-"
02"
04"
0:"
0<"
0>"
0N!
0!"
0."
05"
#600000
1#
1s#
1t#
0e
1u#
1X#
1F#
11#
1g"
1]!
1`#
1Y#
1H#
13#
1}"
1^!
1I!
1L!
1H!
1E!
1B!
1=!
1Q
1T
1P
1M
1J
1E
0a#
1l#
0Z#
14#
1_!
0i#
#650000
0#
0s#
0t#
1e
#670000
1&
1I"
0e
1h#
1d#
1K#
1B#
1,#
1&#
1z"
1c"
1P"
1M"
0J"
z+!
z*!
z)!
z(!
z'!
z&!
z%!
z$!
z#!
z"!
z!!
z~
z}
z|
z{
zz
zd
zc
zb
za
z`
z_
z^
z]
z\
z[
zZ
zY
zX
zW
zV
zU
1j#
1f#
1L#
1C#
1.#
1*#
1{"
1d"
1a"
1N"
zd!
z~!
z#"
z%"
z("
z+"
z-"
z0"
z2"
z4"
z7"
z:"
z<"
z>"
zN!
zY!
xe!
x!"
x&"
x)"
x."
x/#
x5"
x8"
#690000
0!
0.
0G"
0b!
0c!
1e
0`"
0m#
0f#
0b#
0L#
0.#
0d"
0N"
1J"
0+!
0)!
0(!
0&!
0#!
0}
0{
1*!
1'!
1%!
1$!
1"!
1!!
1~
1|
1z
0d
0b
0a
0_
0\
0X
0V
1c
1`
1^
1]
1[
1Z
1Y
1W
1U
0a"
0d!
0#"
0%"
0+"
02"
0<"
0N!
1~!
1("
1-"
10"
14"
17"
1:"
1>"
1Y!
0|
0W
0e!
0&"
1!"
1)"
1."
1/#
15"
18"
0>"
#700000
1(
1B"
1C"
0e
1g#
0]#
1M#
1=#
1!#
1D"
#710000
0(
0B"
0C"
1e
#730000
1!
1G"
0e
1`"
1m#
1f#
1b#
1L#
1.#
1d"
1N"
0J"
z+!
z)!
z(!
z&!
z#!
z}
z{
z*!
z'!
z%!
z$!
z"!
z!!
z~
z|
zz
zd
zb
za
z_
z\
zX
zV
zc
z`
z^
z]
z[
zZ
zY
zW
zU
1a"
zd!
z#"
z%"
z+"
z2"
z<"
zN!
z~!
z("
z-"
z0"
z4"
z7"
z:"
z>"
zY!
xe!
x&"
x!"
x)"
x."
x/#
x5"
x8"
#920000
0)
0E"
1e
0k#
0d#
0^#
0K#
0,#
0c"
0P"
0M"
1J"
1+!
1*!
1)!
1(!
1'!
1&!
1%!
1$!
1#!
1"!
1!!
1~
1}
1|
1{
1z
1d
1c
1b
1a
1`
1_
1^
1]
1\
1[
1Z
1Y
1X
1W
1V
1U
0m#
0f#
0b#
0L#
0.#
0d"
0a"
0N"
1d!
1~!
1#"
1%"
1("
1+"
1-"
10"
12"
14"
17"
1:"
1<"
1>"
1N!
1Y!
0+!
0)!
0(!
0&!
0#!
0}
0|
0{
0d
0b
0a
0_
0\
0X
0W
0V
1e!
1!"
1&"
1)"
1."
1/#
15"
18"
0d!
0#"
0%"
0+"
02"
0<"
0>"
0N!
0e!
0&"
#1000000
